// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "reg16_pc_interface")
  (DATE "10/22/2020 16:30:03")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (553:553:553))
        (PORT datac (1081:1081:1081) (1129:1129:1129))
        (PORT datad (1182:1182:1182) (1246:1246:1246))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (554:554:554))
        (PORT datac (1142:1142:1142) (1176:1176:1176))
        (PORT datad (1178:1178:1178) (1240:1240:1240))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (563:563:563))
        (PORT datac (1272:1272:1272) (1300:1300:1300))
        (PORT datad (1179:1179:1179) (1241:1241:1241))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (541:541:541))
        (PORT datac (1071:1071:1071) (1120:1120:1120))
        (PORT datad (1177:1177:1177) (1239:1239:1239))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (510:510:510))
        (PORT datac (787:787:787) (845:845:845))
        (PORT datad (1538:1538:1538) (1608:1608:1608))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (549:549:549))
        (PORT datac (1021:1021:1021) (1046:1046:1046))
        (PORT datad (1544:1544:1544) (1615:1615:1615))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (549:549:549))
        (PORT datac (1029:1029:1029) (1068:1068:1068))
        (PORT datad (1542:1542:1542) (1613:1613:1613))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (520:520:520))
        (PORT datac (806:806:806) (859:859:859))
        (PORT datad (1540:1540:1540) (1610:1610:1610))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1795:1795:1795) (1832:1832:1832))
        (PORT ena (2129:2129:2129) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (810:810:810))
        (PORT datab (876:876:876) (937:937:937))
        (PORT datad (1171:1171:1171) (1243:1243:1243))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1754:1754:1754) (1720:1720:1720))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (870:870:870))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1170:1170:1170) (1242:1242:1242))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (808:808:808) (878:878:878))
        (PORT datad (796:796:796) (862:862:862))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (379:379:379))
        (PORT datac (840:840:840) (893:893:893))
        (PORT datad (800:800:800) (867:867:867))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (914:914:914))
        (PORT datab (863:863:863) (932:932:932))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (856:856:856) (916:916:916))
        (PORT datac (254:254:254) (335:335:335))
        (PORT datad (803:803:803) (870:870:870))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (543:543:543))
        (PORT datac (1226:1226:1226) (1300:1300:1300))
        (PORT datad (1094:1094:1094) (1141:1141:1141))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (548:548:548))
        (PORT datab (1092:1092:1092) (1115:1115:1115))
        (PORT datac (1225:1225:1225) (1300:1300:1300))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (520:520:520))
        (PORT datab (1272:1272:1272) (1340:1340:1340))
        (PORT datac (777:777:777) (832:832:832))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (516:516:516))
        (PORT datab (1272:1272:1272) (1340:1340:1340))
        (PORT datac (781:781:781) (839:839:839))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1274:1274:1274) (1343:1343:1343))
        (PORT datac (1331:1331:1331) (1354:1354:1354))
        (PORT datad (434:434:434) (487:487:487))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1090:1090:1090) (1114:1114:1114))
        (PORT datac (1224:1224:1224) (1299:1299:1299))
        (PORT datad (456:456:456) (508:508:508))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1272:1272:1272) (1341:1341:1341))
        (PORT datac (779:779:779) (833:833:833))
        (PORT datad (430:430:430) (485:485:485))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1330:1330:1330))
        (PORT datab (1272:1272:1272) (1341:1341:1341))
        (PORT datac (428:428:428) (488:488:488))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (915:915:915))
        (PORT datac (466:466:466) (521:521:521))
        (PORT datad (1219:1219:1219) (1288:1288:1288))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (766:766:766) (827:827:827))
        (PORT datad (1187:1187:1187) (1239:1239:1239))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (915:915:915))
        (PORT datac (1364:1364:1364) (1395:1395:1395))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1438:1438:1438))
        (PORT datab (288:288:288) (372:372:372))
        (PORT datac (839:839:839) (892:892:892))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1440:1440:1440))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (830:830:830) (889:889:889))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1439:1439:1439))
        (PORT datab (857:857:857) (917:917:917))
        (PORT datac (254:254:254) (334:334:334))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_EN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3626:3626:3626) (3614:3614:3614))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_RS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3454:3454:3454) (3375:3375:3375))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5512:5512:5512) (5902:5902:5902))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5892:5892:5892) (5503:5503:5503))
        (IOPATH i o (4201:4201:4201) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5592:5592:5592) (5155:5155:5155))
        (IOPATH i o (2826:2826:2826) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3692:3692:3692) (3951:3951:3951))
        (IOPATH i o (4140:4140:4140) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3905:3905:3905) (3649:3649:3649))
        (IOPATH i o (2850:2850:2850) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3972:3972:3972) (3718:3718:3718))
        (IOPATH i o (2840:2840:2840) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3674:3674:3674) (3406:3406:3406))
        (IOPATH i o (2816:2816:2816) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3886:3886:3886) (4133:4133:4133))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3499:3499:3499) (3785:3785:3785))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3968:3968:3968) (4215:4215:4215))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4369:4369:4369) (4239:4239:4239))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4655:4655:4655) (4507:4507:4507))
        (IOPATH i o (2918:2918:2918) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LEDG\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4494:4494:4494) (4388:4388:4388))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[23\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (541:541:541) (498:498:498))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[22\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3155:3155:3155) (3225:3225:3225))
        (IOPATH i o (2886:2886:2886) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[21\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1150:1150:1150) (1110:1110:1110))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[20\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2703:2703:2703) (2733:2733:2733))
        (IOPATH i o (2846:2846:2846) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[17\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (5473:5473:5473) (5170:5170:5170))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[16\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1529:1529:1529) (1511:1511:1511))
        (IOPATH i o (2938:2938:2938) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3406:3406:3406) (3411:3411:3411))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2210:2210:2210) (2334:2334:2334))
        (IOPATH i o (2928:2928:2928) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2826:2826:2826) (2774:2774:2774))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2711:2711:2711) (2675:2675:2675))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2588:2588:2588) (2548:2548:2548))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\GPIO\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3076:3076:3076) (3080:3080:3080))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3926:3926:3926) (3821:3821:3821))
        (IOPATH i o (4140:4140:4140) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4316:4316:4316) (4209:4209:4209))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2716:2716:2716) (2796:2796:2796))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4344:4344:4344) (4394:4394:4394))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4287:4287:4287) (4171:4171:4171))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2215:2215:2215) (2263:2263:2263))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2627:2627:2627) (2622:2622:2622))
        (IOPATH i o (2905:2905:2905) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (4383:4383:4383) (4266:4266:4266))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\altera_reserved_tdo\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (3033:3033:3033) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tms\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tck\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\altera_reserved_tdi\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (305:305:305) (396:396:396))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3947:3947:3947) (4020:4020:4020))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (939:939:939))
        (PORT datac (3620:3620:3620) (3654:3654:3654))
        (PORT datad (506:506:506) (571:571:571))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (543:543:543))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3947:3947:3947) (4020:4020:4020))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3420:3420:3420) (3426:3426:3426))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3419:3419:3419) (3426:3426:3426))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (481:481:481) (542:542:542))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3420:3420:3420) (3426:3426:3426))
        (PORT datad (284:284:284) (358:358:358))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3653:3653:3653) (3693:3693:3693))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4233:4233:4233) (4245:4245:4245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datad (264:264:264) (339:339:339))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (4233:4233:4233) (4245:4245:4245))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (821:821:821))
        (PORT datab (3651:3651:3651) (3691:3691:3691))
        (PORT datad (426:426:426) (477:477:477))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3420:3420:3420) (3426:3426:3426))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3947:3947:3947) (4020:4020:4020))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3418:3418:3418) (3425:3425:3425))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (383:383:383))
        (PORT datad (263:263:263) (341:341:341))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3947:3947:3947) (4020:4020:4020))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (391:391:391))
        (PORT datab (3418:3418:3418) (3425:3425:3425))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (3417:3417:3417) (3424:3424:3424))
        (PORT datad (261:261:261) (338:338:338))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (531:531:531))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (445:445:445) (500:500:500))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (3947:3947:3947) (4020:4020:4020))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (580:580:580))
        (PORT datab (3420:3420:3420) (3427:3427:3427))
        (PORT datac (718:718:718) (748:748:748))
        (PORT datad (444:444:444) (499:499:499))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (3418:3418:3418) (3425:3425:3425))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2864:2864:2864) (2757:2757:2757))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (839:839:839) (899:899:899))
        (PORT datad (506:506:506) (571:571:571))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (317:317:317))
        (PORT datab (439:439:439) (457:457:457))
        (PORT datac (404:404:404) (420:420:420))
        (PORT datad (238:238:238) (267:267:267))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (836:836:836) (896:896:896))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT asdata (2934:2934:2934) (2824:2824:2824))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (421:421:421) (472:472:472))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT asdata (668:668:668) (749:749:749))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT asdata (662:662:662) (737:737:737))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (271:271:271) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1519:1519:1519) (1536:1536:1536))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (PORT datab (295:295:295) (381:381:381))
        (PORT datad (263:263:263) (338:338:338))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (388:388:388))
        (PORT datab (296:296:296) (382:382:382))
        (PORT datad (449:449:449) (496:496:496))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (394:394:394))
        (PORT datab (305:305:305) (396:396:396))
        (PORT datac (596:596:596) (580:580:580))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1411:1411:1411) (1365:1365:1365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (906:906:906))
        (PORT datab (3417:3417:3417) (3424:3424:3424))
        (PORT datac (270:270:270) (359:359:359))
        (PORT datad (479:479:479) (541:541:541))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (851:851:851))
        (PORT datab (4880:4880:4880) (4966:4966:4966))
        (PORT datac (720:720:720) (747:747:747))
        (PORT datad (4844:4844:4844) (4918:4918:4918))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (889:889:889) (941:941:941))
        (PORT datac (691:691:691) (732:732:732))
        (PORT datad (1215:1215:1215) (1285:1285:1285))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (953:953:953))
        (PORT datab (1397:1397:1397) (1436:1436:1436))
        (PORT datac (1768:1768:1768) (1810:1810:1810))
        (PORT datad (1205:1205:1205) (1247:1247:1247))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1209:1209:1209))
        (PORT datab (1137:1137:1137) (1196:1196:1196))
        (PORT datad (1086:1086:1086) (1125:1125:1125))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT asdata (913:913:913) (976:976:976))
        (PORT clrn (1490:1490:1490) (1534:1534:1534))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1052:1052:1052) (1071:1071:1071))
        (PORT datac (1030:1030:1030) (1055:1055:1055))
        (PORT datad (1039:1039:1039) (1071:1071:1071))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1228:1228:1228))
        (PORT datac (1301:1301:1301) (1284:1284:1284))
        (PORT datad (1007:1007:1007) (994:994:994))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datad (387:387:387) (386:386:386))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1704:1704:1704) (1715:1715:1715))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1436:1436:1436))
        (PORT datac (1346:1346:1346) (1358:1358:1358))
        (PORT datad (1537:1537:1537) (1607:1607:1607))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1441:1441:1441))
        (PORT datab (993:993:993) (976:976:976))
        (PORT datac (1349:1349:1349) (1362:1362:1362))
        (PORT datad (1545:1545:1545) (1617:1617:1617))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1715:1715:1715))
        (PORT datac (1008:1008:1008) (1040:1040:1040))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1096:1096:1096))
        (PORT datab (262:262:262) (309:309:309))
        (PORT datac (224:224:224) (270:270:270))
        (PORT datad (740:740:740) (741:741:741))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1795:1795:1795) (1832:1832:1832))
        (PORT ena (2129:2129:2129) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (809:809:809) (872:872:872))
        (PORT datac (685:685:685) (728:728:728))
        (PORT datad (1170:1170:1170) (1242:1242:1242))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1230:1230:1230))
        (PORT datab (1336:1336:1336) (1320:1320:1320))
        (PORT datac (1325:1325:1325) (1334:1334:1334))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (910:910:910))
        (PORT datac (1060:1060:1060) (1098:1098:1098))
        (PORT datad (1174:1174:1174) (1235:1235:1235))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (952:952:952))
        (PORT datab (1399:1399:1399) (1439:1439:1439))
        (PORT datad (1010:1010:1010) (998:998:998))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (1805:1805:1805) (1849:1849:1849))
        (PORT datad (1202:1202:1202) (1244:1244:1244))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1057:1057:1057))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datac (1228:1228:1228) (1237:1237:1237))
        (PORT datad (1047:1047:1047) (1039:1039:1039))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3308:3308:3308) (3321:3321:3321))
        (PORT datab (1108:1108:1108) (1153:1153:1153))
        (PORT datad (1078:1078:1078) (1121:1121:1121))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (968:968:968))
        (PORT datab (337:337:337) (432:432:432))
        (PORT datac (501:501:501) (568:568:568))
        (PORT datad (218:218:218) (248:248:248))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3312:3312:3312) (3324:3324:3324))
        (PORT datac (1120:1120:1120) (1180:1180:1180))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (967:967:967))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2882:2882:2882) (2764:2764:2764))
        (PORT datad (1292:1292:1292) (1270:1270:1270))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datab (304:304:304) (395:395:395))
        (PORT datac (597:597:597) (581:581:581))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1466:1466:1466) (1391:1391:1391))
        (PORT ena (1411:1411:1411) (1365:1365:1365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (977:977:977))
        (PORT datab (827:827:827) (871:871:871))
        (PORT datac (465:465:465) (520:520:520))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (566:566:566))
        (PORT datab (904:904:904) (961:961:961))
        (PORT datac (944:944:944) (922:922:922))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1490:1490:1490) (1534:1534:1534))
        (PORT ena (1666:1666:1666) (1615:1615:1615))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (854:854:854))
        (PORT datab (4878:4878:4878) (4963:4963:4963))
        (PORT datac (721:721:721) (747:747:747))
        (PORT datad (4842:4842:4842) (4915:4915:4915))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (595:595:595))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (492:492:492) (544:544:544))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (548:548:548))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (551:551:551))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (551:551:551))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (547:547:547))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (553:553:553))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (558:558:558))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (412:412:412))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (545:545:545))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (413:413:413))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (952:952:952))
        (PORT datac (475:475:475) (546:546:546))
        (PORT datad (1214:1214:1214) (1284:1284:1284))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1795:1795:1795) (1832:1832:1832))
        (PORT ena (2129:2129:2129) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (525:525:525))
        (PORT datac (794:794:794) (846:846:846))
        (PORT datad (1170:1170:1170) (1242:1242:1242))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (908:908:908) (972:972:972))
        (PORT datac (1047:1047:1047) (1088:1088:1088))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (439:439:439))
        (PORT datab (1560:1560:1560) (1603:1603:1603))
        (PORT datad (1191:1191:1191) (1244:1244:1244))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1754:1754:1754) (1720:1720:1720))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datab (1560:1560:1560) (1604:1604:1604))
        (PORT datad (1171:1171:1171) (1243:1243:1243))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (585:585:585))
        (PORT datab (466:466:466) (479:479:479))
        (PORT datac (1804:1804:1804) (1858:1858:1858))
        (PORT datad (463:463:463) (515:515:515))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (811:811:811))
        (PORT datac (239:239:239) (290:290:290))
        (PORT datad (304:304:304) (390:390:390))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (811:811:811))
        (PORT datac (240:240:240) (291:291:291))
        (PORT datad (305:305:305) (391:391:391))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (471:471:471))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (226:226:226) (258:258:258))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (426:426:426))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (472:472:472))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (388:388:388))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (472:472:472))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (227:227:227) (259:259:259))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datad (227:227:227) (258:258:258))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (391:391:391))
        (PORT datab (479:479:479) (540:540:540))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (264:264:264) (341:341:341))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (327:327:327))
        (PORT datab (798:798:798) (808:808:808))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1479:1479:1479) (1523:1523:1523))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (439:439:439))
        (PORT datab (938:938:938) (914:914:914))
        (PORT datac (422:422:422) (428:428:428))
        (PORT datad (1111:1111:1111) (1168:1168:1168))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (545:545:545))
        (PORT datab (866:866:866) (922:922:922))
        (PORT datac (240:240:240) (291:291:291))
        (PORT datad (728:728:728) (734:734:734))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2827:2827:2827) (2719:2719:2719))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (849:849:849) (905:905:905))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (858:858:858) (919:919:919))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (773:773:773))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (856:856:856) (914:914:914))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (846:846:846) (908:908:908))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (864:864:864) (912:912:912))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (772:772:772))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (851:851:851) (919:919:919))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (870:870:870) (916:916:916))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (867:867:867) (912:912:912))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (687:687:687) (727:727:727))
        (PORT datad (467:467:467) (526:526:526))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (835:835:835))
        (PORT datab (1136:1136:1136) (1195:1195:1195))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (784:784:784) (838:838:838))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (2054:2054:2054) (2059:2059:2059))
        (PORT clrn (1677:1677:1677) (1634:1634:1634))
        (PORT ena (1454:1454:1454) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (500:500:500) (551:551:551))
        (PORT datac (4770:4770:4770) (4824:4824:4824))
        (PORT datad (772:772:772) (805:805:805))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (701:701:701))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (453:453:453))
        (PORT datab (328:328:328) (420:420:420))
        (PORT datac (316:316:316) (404:404:404))
        (PORT datad (689:689:689) (684:684:684))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT ena (1704:1704:1704) (1668:1668:1668))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (411:411:411))
        (PORT datab (2024:2024:2024) (2020:2020:2020))
        (PORT datac (323:323:323) (418:418:418))
        (PORT datad (730:730:730) (782:782:782))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (410:410:410))
        (PORT datab (736:736:736) (728:728:728))
        (PORT datac (372:372:372) (384:384:384))
        (PORT datad (1334:1334:1334) (1338:1338:1338))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1185:1185:1185))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (803:803:803) (871:871:871))
        (PORT datad (1335:1335:1335) (1339:1339:1339))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2398:2398:2398) (2387:2387:2387))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1098:1098:1098))
        (PORT datac (483:483:483) (547:547:547))
        (PORT datad (1217:1217:1217) (1286:1286:1286))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1795:1795:1795) (1832:1832:1832))
        (PORT ena (2129:2129:2129) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (516:516:516))
        (PORT datac (750:750:750) (807:807:807))
        (PORT datad (1172:1172:1172) (1244:1244:1244))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1165:1165:1165))
        (PORT datab (1088:1088:1088) (1134:1134:1134))
        (PORT datac (485:485:485) (549:549:549))
        (PORT datad (1771:1771:1771) (1816:1816:1816))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (903:903:903) (956:956:956))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (690:690:690) (771:771:771))
        (PORT clrn (1383:1383:1383) (1402:1402:1402))
        (PORT sload (1351:1351:1351) (1396:1396:1396))
        (PORT ena (1645:1645:1645) (1602:1602:1602))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (1777:1777:1777) (1790:1790:1790))
        (PORT clrn (1677:1677:1677) (1634:1634:1634))
        (PORT ena (1454:1454:1454) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (449:449:449))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (4544:4544:4544) (4631:4631:4631))
        (PORT datad (790:790:790) (810:810:810))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (978:978:978) (956:956:956))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2053:2053:2053) (2067:2067:2067))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datac (1359:1359:1359) (1390:1390:1390))
        (PORT datad (828:828:828) (886:886:886))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (317:317:317))
        (PORT datab (1093:1093:1093) (1124:1124:1124))
        (PORT datac (224:224:224) (269:269:269))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (930:930:930))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datad (797:797:797) (864:864:864))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1114:1114:1114))
        (PORT datab (262:262:262) (297:297:297))
        (PORT datac (1767:1767:1767) (1809:1809:1809))
        (PORT datad (236:236:236) (263:263:263))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (966:966:966))
        (PORT datab (333:333:333) (427:427:427))
        (PORT datac (504:504:504) (572:572:572))
        (PORT datad (222:222:222) (252:252:252))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (967:967:967))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2882:2882:2882) (2764:2764:2764))
        (PORT datad (1292:1292:1292) (1270:1270:1270))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_3\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1490:1490:1490) (1534:1534:1534))
        (PORT ena (1666:1666:1666) (1615:1615:1615))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1146:1146:1146))
        (PORT datab (903:903:903) (959:959:959))
        (PORT datad (732:732:732) (746:746:746))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (395:395:395))
        (PORT datac (1365:1365:1365) (1397:1397:1397))
        (PORT datad (810:810:810) (849:849:849))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (380:380:380))
        (PORT datac (838:838:838) (894:894:894))
        (PORT datad (795:795:795) (861:861:861))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (594:594:594))
        (PORT datab (786:786:786) (785:785:785))
        (PORT datad (484:484:484) (540:540:540))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (398:398:398))
        (PORT datac (1360:1360:1360) (1391:1391:1391))
        (PORT datad (1115:1115:1115) (1158:1158:1158))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (375:375:375))
        (PORT datac (784:784:784) (842:842:842))
        (PORT datad (795:795:795) (861:861:861))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1445:1445:1445))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (1117:1117:1117) (1158:1158:1158))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1443:1443:1443) (1432:1432:1432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (1119:1119:1119) (1161:1161:1161))
        (PORT datad (799:799:799) (866:866:866))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1499:1499:1499) (1538:1538:1538))
        (PORT ena (1123:1123:1123) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (580:580:580))
        (PORT datac (465:465:465) (521:521:521))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (885:885:885) (899:899:899))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (853:853:853))
        (PORT datab (1274:1274:1274) (1343:1343:1343))
        (PORT datac (787:787:787) (849:849:849))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (963:963:963))
        (PORT datac (504:504:504) (572:572:572))
        (PORT datad (297:297:297) (382:382:382))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (314:314:314))
        (PORT datac (227:227:227) (273:273:273))
        (PORT datad (920:920:920) (899:899:899))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (809:809:809) (867:867:867))
        (PORT datac (454:454:454) (502:502:502))
        (PORT datad (1541:1541:1541) (1612:1612:1612))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (707:707:707))
        (PORT datab (1295:1295:1295) (1274:1274:1274))
        (PORT datac (1769:1769:1769) (1811:1811:1811))
        (PORT datad (236:236:236) (262:262:262))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (967:967:967))
        (PORT datab (540:540:540) (607:607:607))
        (PORT datac (2880:2880:2880) (2762:2762:2762))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (249:249:249) (288:288:288))
        (PORT datac (229:229:229) (261:261:261))
        (PORT datad (1295:1295:1295) (1274:1274:1274))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1490:1490:1490) (1534:1534:1534))
        (PORT ena (1666:1666:1666) (1615:1615:1615))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1053:1053:1053))
        (PORT datab (1188:1188:1188) (1216:1216:1216))
        (PORT datac (1403:1403:1403) (1427:1427:1427))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1354:1354:1354))
        (PORT datab (1273:1273:1273) (1342:1342:1342))
        (PORT datac (491:491:491) (544:544:544))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (539:539:539))
        (PORT datac (781:781:781) (821:821:821))
        (PORT datad (1539:1539:1539) (1610:1610:1610))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (551:551:551))
        (PORT datab (247:247:247) (287:287:287))
        (PORT datad (457:457:457) (508:508:508))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1273:1273:1273) (1342:1342:1342))
        (PORT datac (1050:1050:1050) (1088:1088:1088))
        (PORT datad (452:452:452) (503:503:503))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1639:1639:1639))
        (PORT datac (431:431:431) (479:479:479))
        (PORT datad (1546:1546:1546) (1617:1617:1617))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (866:866:866))
        (PORT datab (550:550:550) (593:593:593))
        (PORT datac (1224:1224:1224) (1298:1298:1298))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1154:1154:1154) (1134:1134:1134))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (520:520:520))
        (PORT datac (1700:1700:1700) (1722:1722:1722))
        (PORT datad (1540:1540:1540) (1611:1611:1611))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1697:1697:1697) (1686:1686:1686))
        (PORT ena (1494:1494:1494) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (PORT datad (310:310:310) (385:385:385))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1302:1302:1302) (1270:1270:1270))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (852:852:852))
        (PORT datab (1080:1080:1080) (1128:1128:1128))
        (PORT datac (721:721:721) (747:747:747))
        (PORT datad (1008:1008:1008) (1030:1030:1030))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2913:2913:2913) (2802:2802:2802))
        (PORT datac (502:502:502) (569:569:569))
        (PORT datad (304:304:304) (390:390:390))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3311:3311:3311) (3323:3323:3323))
        (PORT datab (1161:1161:1161) (1215:1215:1215))
        (PORT datac (503:503:503) (571:571:571))
        (PORT datad (1076:1076:1076) (1111:1111:1111))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (966:966:966))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1074:1074:1074) (1117:1117:1117))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1490:1490:1490) (1534:1534:1534))
        (PORT ena (1666:1666:1666) (1615:1615:1615))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1220:1220:1220) (1268:1268:1268))
        (PORT datac (802:802:802) (864:864:864))
        (PORT datad (1379:1379:1379) (1374:1374:1374))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1352:1352:1352))
        (PORT datab (481:481:481) (542:542:542))
        (PORT datac (1226:1226:1226) (1301:1301:1301))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1097:1097:1097))
        (PORT datab (263:263:263) (310:310:310))
        (PORT datac (223:223:223) (270:270:270))
        (PORT datad (740:740:740) (741:741:741))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (532:532:532))
        (PORT datac (2136:2136:2136) (2151:2151:2151))
        (PORT datad (1184:1184:1184) (1248:1248:1248))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1057:1057:1057))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (1225:1225:1225) (1235:1235:1235))
        (PORT datad (1044:1044:1044) (1036:1036:1036))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (894:894:894))
        (PORT datab (478:478:478) (542:542:542))
        (PORT datac (1224:1224:1224) (1298:1298:1298))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (533:533:533))
        (PORT datab (1111:1111:1111) (1160:1160:1160))
        (PORT datad (1175:1175:1175) (1237:1237:1237))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (767:767:767))
        (PORT datab (777:777:777) (814:814:814))
        (PORT datad (759:759:759) (813:813:813))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (560:560:560))
        (PORT datab (1271:1271:1271) (1340:1340:1340))
        (PORT datac (1052:1052:1052) (1090:1090:1090))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1767:1767:1767) (1793:1793:1793))
        (PORT datab (754:754:754) (790:790:790))
        (PORT datad (1177:1177:1177) (1240:1240:1240))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (571:571:571))
        (PORT datac (1226:1226:1226) (1300:1300:1300))
        (PORT datad (769:769:769) (821:821:821))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1858:1858:1858) (1898:1898:1898))
        (PORT ena (1113:1113:1113) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (555:555:555))
        (PORT datac (1048:1048:1048) (1096:1096:1096))
        (PORT datad (1183:1183:1183) (1246:1246:1246))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1506:1506:1506) (1552:1552:1552))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (801:801:801) (855:855:855))
        (PORT datad (1015:1015:1015) (1060:1060:1060))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (885:885:885) (898:898:898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (2907:2907:2907) (3022:3022:3022))
        (PORT clrn (1677:1677:1677) (1634:1634:1634))
        (PORT ena (1454:1454:1454) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (720:720:720) (766:766:766))
        (PORT datad (773:773:773) (806:806:806))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (709:709:709) (707:707:707))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (723:723:723) (808:808:808))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (952:952:952))
        (PORT datab (1396:1396:1396) (1435:1435:1435))
        (PORT datac (1767:1767:1767) (1809:1809:1809))
        (PORT datad (1205:1205:1205) (1247:1247:1247))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (383:383:383))
        (PORT datab (793:793:793) (796:796:796))
        (PORT datad (1045:1045:1045) (1030:1030:1030))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1549:1549:1549) (1476:1476:1476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (566:566:566))
        (PORT datac (729:729:729) (762:762:762))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (956:956:956) (1010:1010:1010))
        (PORT ena (1553:1553:1553) (1585:1585:1585))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2186:2186:2186))
        (PORT asdata (1239:1239:1239) (1323:1323:1323))
        (PORT clrn (1490:1490:1490) (1534:1534:1534))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1006:1006:1006) (1036:1036:1036))
        (PORT datac (1654:1654:1654) (1672:1672:1672))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (459:459:459))
        (PORT datab (2025:2025:2025) (2020:2020:2020))
        (PORT datac (432:432:432) (441:441:441))
        (PORT datad (279:279:279) (364:364:364))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (853:853:853))
        (PORT datab (4879:4879:4879) (4964:4964:4964))
        (PORT datac (721:721:721) (747:747:747))
        (PORT datad (4843:4843:4843) (4916:4916:4916))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1375:1375:1375) (1381:1381:1381))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1677:1677:1677) (1634:1634:1634))
        (PORT ena (1454:1454:1454) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (414:414:414))
        (PORT datab (4588:4588:4588) (4666:4666:4666))
        (PORT datac (735:735:735) (750:750:750))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (762:762:762))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4805:4805:4805) (4871:4871:4871))
        (PORT datab (4587:4587:4587) (4665:4665:4665))
        (PORT datac (733:733:733) (748:748:748))
        (PORT datad (788:788:788) (807:807:807))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (1783:1783:1783) (1787:1787:1787))
        (PORT clrn (1677:1677:1677) (1634:1634:1634))
        (PORT ena (1454:1454:1454) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (286:286:286) (369:369:369))
        (PORT datac (4542:4542:4542) (4628:4628:4628))
        (PORT datad (788:788:788) (807:807:807))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (712:712:712) (715:715:715))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (4768:4768:4768) (4784:4784:4784))
        (PORT clrn (1677:1677:1677) (1634:1634:1634))
        (PORT ena (1454:1454:1454) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (854:854:854))
        (PORT datab (4879:4879:4879) (4964:4964:4964))
        (PORT datac (721:721:721) (747:747:747))
        (PORT datad (4843:4843:4843) (4916:4916:4916))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (532:532:532))
        (PORT datab (4874:4874:4874) (4959:4959:4959))
        (PORT datac (375:375:375) (381:381:381))
        (PORT datad (774:774:774) (807:807:807))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (995:995:995) (964:964:964))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1220:1220:1220) (1260:1260:1260))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1125:1125:1125) (1171:1171:1171))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (459:459:459))
        (PORT datab (1592:1592:1592) (1616:1616:1616))
        (PORT datac (654:654:654) (662:662:662))
        (PORT datad (278:278:278) (364:364:364))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4804:4804:4804) (4870:4870:4870))
        (PORT datab (4590:4590:4590) (4668:4668:4668))
        (PORT datac (738:738:738) (753:753:753))
        (PORT datad (791:791:791) (810:810:810))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT asdata (3161:3161:3161) (3207:3207:3207))
        (PORT clrn (1677:1677:1677) (1634:1634:1634))
        (PORT ena (1454:1454:1454) (1427:1427:1427))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (4543:4543:4543) (4629:4629:4629))
        (PORT datad (789:789:789) (808:808:808))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (686:686:686))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (732:732:732) (823:823:823))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (929:929:929))
        (PORT datab (520:520:520) (576:576:576))
        (PORT datad (1220:1220:1220) (1289:1289:1289))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1795:1795:1795) (1832:1832:1832))
        (PORT ena (2129:2129:2129) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (549:549:549))
        (PORT datac (1673:1673:1673) (1701:1701:1701))
        (PORT datad (1169:1169:1169) (1242:1242:1242))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (528:528:528))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1837:1837:1837) (1885:1885:1885))
        (PORT sload (1403:1403:1403) (1492:1492:1492))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (412:412:412))
        (PORT datad (310:310:310) (384:384:384))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1731:1731:1731) (1732:1732:1732))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (889:889:889))
        (PORT datad (741:741:741) (793:793:793))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1802:1802:1802) (1825:1825:1825))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (899:899:899))
        (PORT datad (802:802:802) (845:845:845))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|is_in_use_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1728:1728:1728) (1725:1725:1725))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (858:858:858))
        (PORT datab (287:287:287) (370:370:370))
        (PORT datac (732:732:732) (747:747:747))
        (PORT datad (756:756:756) (806:806:806))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1146:1146:1146))
        (PORT datab (782:782:782) (837:837:837))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (790:790:790) (810:810:810))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (688:688:688) (691:691:691))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (723:723:723) (806:806:806))
        (PORT clrn (1489:1489:1489) (1520:1520:1520))
        (PORT sload (2110:2110:2110) (2146:2146:2146))
        (PORT ena (1117:1117:1117) (1092:1092:1092))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2873:2873:2873) (2771:2771:2771))
        (PORT datad (508:508:508) (572:572:572))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1825:1825:1825) (1842:1842:1842))
        (PORT datab (759:759:759) (792:792:792))
        (PORT datac (1060:1060:1060) (1081:1081:1081))
        (PORT datad (713:713:713) (738:738:738))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1195:1195:1195) (1225:1225:1225))
        (PORT datac (2894:2894:2894) (2741:2741:2741))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_tdo_mux\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1457:1457:1457))
        (PORT datac (1147:1147:1147) (1180:1180:1180))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1154:1154:1154) (1189:1189:1189))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1154:1154:1154) (1190:1190:1190))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1154:1154:1154) (1190:1190:1190))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1170:1170:1170) (1148:1148:1148))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (434:434:434))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1239:1239:1239))
        (PORT datac (1170:1170:1170) (1229:1229:1229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1174:1174:1174))
        (PORT datab (1159:1159:1159) (1193:1193:1193))
        (PORT datac (257:257:257) (305:305:305))
        (PORT datad (880:880:880) (953:953:953))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1430:1430:1430) (1391:1391:1391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (422:422:422))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1430:1430:1430) (1391:1391:1391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (432:432:432))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1430:1430:1430) (1391:1391:1391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (406:406:406))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1430:1430:1430) (1391:1391:1391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (365:365:365))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1430:1430:1430) (1391:1391:1391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (433:433:433))
        (PORT datab (311:311:311) (404:404:404))
        (PORT datac (276:276:276) (369:369:369))
        (PORT datad (292:292:292) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (432:432:432))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (300:300:300) (393:393:393))
        (PORT datad (719:719:719) (723:723:723))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (795:795:795) (862:862:862))
        (PORT ena (1430:1430:1430) (1391:1391:1391))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (278:278:278) (362:362:362))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (433:433:433))
        (PORT datab (244:244:244) (283:283:283))
        (PORT datac (302:302:302) (395:395:395))
        (PORT datad (303:303:303) (390:390:390))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1235:1235:1235))
        (PORT datab (720:720:720) (722:722:722))
        (PORT datac (1172:1172:1172) (1231:1231:1231))
        (PORT datad (879:879:879) (952:952:952))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (433:433:433))
        (PORT datab (310:310:310) (403:403:403))
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (304:304:304) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (740:740:740))
        (PORT datab (778:778:778) (818:818:818))
        (PORT datac (764:764:764) (808:808:808))
        (PORT datad (756:756:756) (806:806:806))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (434:434:434))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datac (302:302:302) (396:396:396))
        (PORT datad (295:295:295) (375:375:375))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (852:852:852))
        (PORT datab (756:756:756) (743:743:743))
        (PORT datac (264:264:264) (313:313:313))
        (PORT datad (873:873:873) (945:945:945))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (355:355:355))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2830:2830:2830) (2724:2724:2724))
        (PORT datad (875:875:875) (948:948:948))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1175:1175:1175))
        (PORT datab (1160:1160:1160) (1194:1194:1194))
        (PORT datac (257:257:257) (306:306:306))
        (PORT datad (880:880:880) (953:953:953))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (850:850:850))
        (PORT datab (286:286:286) (370:370:370))
        (PORT datac (744:744:744) (783:783:783))
        (PORT datad (877:877:877) (950:950:950))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1238:1238:1238))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (1172:1172:1172) (1231:1231:1231))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (256:256:256) (304:304:304))
        (PORT datad (882:882:882) (956:956:956))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (1177:1177:1177) (1223:1223:1223))
        (PORT datac (1171:1171:1171) (1230:1230:1230))
        (PORT datad (882:882:882) (956:956:956))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (854:854:854))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (765:765:765) (809:809:809))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1037:1037:1037))
        (PORT datab (799:799:799) (843:843:843))
        (PORT datac (316:316:316) (406:406:406))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (442:442:442))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (714:714:714) (733:733:733))
        (PORT datad (473:473:473) (523:523:523))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (301:301:301) (411:411:411))
        (PORT datad (327:327:327) (429:429:429))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (665:665:665))
        (PORT datab (482:482:482) (490:490:490))
        (PORT datac (214:214:214) (250:250:250))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1437:1437:1437))
        (PORT datab (1746:1746:1746) (1767:1767:1767))
        (PORT datac (1328:1328:1328) (1341:1341:1341))
        (PORT datad (1129:1129:1129) (1171:1171:1171))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (1115:1115:1115) (1083:1083:1083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (473:473:473))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (1115:1115:1115) (1083:1083:1083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (453:453:453))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (1115:1115:1115) (1083:1083:1083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (449:449:449))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (1115:1115:1115) (1083:1083:1083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (913:913:913) (987:987:987))
        (PORT ena (1115:1115:1115) (1083:1083:1083))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (403:403:403))
        (PORT datad (321:321:321) (422:422:422))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (476:476:476))
        (PORT datab (337:337:337) (447:447:447))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (309:309:309) (402:402:402))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (576:576:576))
        (PORT datab (620:620:620) (619:619:619))
        (PORT datac (378:378:378) (381:381:381))
        (PORT datad (229:229:229) (251:251:251))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (578:578:578))
        (PORT datab (624:624:624) (623:623:623))
        (PORT datac (714:714:714) (732:732:732))
        (PORT datad (475:475:475) (524:524:524))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (3410:3410:3410) (3291:3291:3291))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1134:1134:1134))
        (PORT datab (1387:1387:1387) (1406:1406:1406))
        (PORT datac (1723:1723:1723) (1747:1747:1747))
        (PORT datad (697:697:697) (698:698:698))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT asdata (671:671:671) (751:751:751))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT asdata (670:670:670) (749:749:749))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1389:1389:1389) (1409:1409:1409))
        (PORT datad (1048:1048:1048) (1078:1078:1078))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1428:1428:1428))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1726:1726:1726) (1750:1750:1750))
        (PORT datad (697:697:697) (697:697:697))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (261:261:261) (309:309:309))
        (PORT datad (454:454:454) (506:506:506))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (479:479:479))
        (PORT datab (339:339:339) (450:450:450))
        (PORT datac (318:318:318) (420:420:420))
        (PORT datad (311:311:311) (403:403:403))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (482:482:482) (490:490:490))
        (PORT datac (210:210:210) (245:245:245))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT asdata (668:668:668) (748:748:748))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (638:638:638))
        (PORT datab (260:260:260) (307:307:307))
        (PORT datad (427:427:427) (480:480:480))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (449:449:449))
        (PORT datac (315:315:315) (417:417:417))
        (PORT datad (316:316:316) (404:404:404))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (479:479:479))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (302:302:302) (412:412:412))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT asdata (670:670:670) (750:750:750))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (613:613:613))
        (PORT datab (262:262:262) (310:310:310))
        (PORT datad (456:456:456) (508:508:508))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (449:449:449))
        (PORT datab (483:483:483) (533:533:533))
        (PORT datac (316:316:316) (418:418:418))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (427:427:427))
        (PORT datab (338:338:338) (448:448:448))
        (PORT datac (317:317:317) (419:419:419))
        (PORT datad (326:326:326) (429:429:429))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (871:871:871))
        (PORT datab (260:260:260) (308:308:308))
        (PORT datad (455:455:455) (507:507:507))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1387:1387:1387))
        (PORT datad (1131:1131:1131) (1173:1173:1173))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1383:1383:1383))
        (PORT datab (824:824:824) (893:893:893))
        (PORT datad (1128:1128:1128) (1170:1170:1170))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3417:3417:3417) (3334:3334:3334))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (954:954:954) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (662:662:662) (738:738:738))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (954:954:954) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (663:663:663) (739:739:739))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (954:954:954) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (660:660:660) (735:735:735))
        (PORT sload (916:916:916) (998:998:998))
        (PORT ena (954:954:954) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (413:413:413))
        (PORT datac (315:315:315) (403:403:403))
        (PORT datad (730:730:730) (781:781:781))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (781:781:781) (789:789:789))
        (PORT datad (1766:1766:1766) (1783:1783:1783))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1709:1709:1709) (1739:1739:1739))
        (PORT datad (425:425:425) (429:429:429))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1399:1399:1399))
        (PORT datab (909:909:909) (967:967:967))
        (PORT datac (1059:1059:1059) (1080:1080:1080))
        (PORT datad (1007:1007:1007) (1043:1043:1043))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (454:454:454))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (602:602:602))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (456:456:456))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1065:1065:1065) (1112:1112:1112))
        (PORT datad (1139:1139:1139) (1210:1210:1210))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1439:1439:1439))
        (PORT datab (276:276:276) (319:319:319))
        (PORT datac (747:747:747) (765:765:765))
        (PORT datad (1188:1188:1188) (1255:1255:1255))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (995:995:995) (1046:1046:1046))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (374:374:374))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (995:995:995) (1046:1046:1046))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (454:454:454))
        (PORT datab (512:512:512) (587:587:587))
        (PORT datac (302:302:302) (412:412:412))
        (PORT datad (285:285:285) (371:371:371))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (449:449:449))
        (PORT datab (1184:1184:1184) (1251:1251:1251))
        (PORT datac (1069:1069:1069) (1116:1116:1116))
        (PORT datad (440:440:440) (488:488:488))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (995:995:995) (1046:1046:1046))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (588:588:588))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (995:995:995) (1046:1046:1046))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (995:995:995) (1046:1046:1046))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (421:421:421))
        (PORT datab (347:347:347) (460:460:460))
        (PORT datac (451:451:451) (498:498:498))
        (PORT datad (495:495:495) (556:556:556))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (603:603:603))
        (PORT datab (515:515:515) (591:591:591))
        (PORT datac (307:307:307) (417:417:417))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (458:458:458))
        (PORT datab (517:517:517) (593:593:593))
        (PORT datac (309:309:309) (420:420:420))
        (PORT datad (287:287:287) (374:374:374))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1187:1187:1187) (1255:1255:1255))
        (PORT datac (1063:1063:1063) (1109:1109:1109))
        (PORT datad (1191:1191:1191) (1258:1258:1258))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (459:459:459))
        (PORT datac (384:384:384) (403:403:403))
        (PORT datad (497:497:497) (558:558:558))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3179:3179:3179) (3062:3062:3062))
        (PORT datab (1189:1189:1189) (1257:1257:1257))
        (PORT datac (1062:1062:1062) (1108:1108:1108))
        (PORT datad (1193:1193:1193) (1261:1261:1261))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (521:521:521) (597:597:597))
        (PORT datac (313:313:313) (425:425:425))
        (PORT datad (404:404:404) (411:411:411))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1439:1439:1439))
        (PORT datab (276:276:276) (319:319:319))
        (PORT datac (748:748:748) (766:766:766))
        (PORT datad (1187:1187:1187) (1253:1253:1253))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1152:1152:1152) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (758:758:758))
        (PORT datab (1184:1184:1184) (1252:1252:1252))
        (PORT datac (1067:1067:1067) (1113:1113:1113))
        (PORT datad (1188:1188:1188) (1254:1254:1254))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (517:517:517) (593:593:593))
        (PORT datac (309:309:309) (420:420:420))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (602:602:602))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (382:382:382) (401:401:401))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1152:1152:1152) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (458:458:458))
        (PORT datab (1385:1385:1385) (1424:1424:1424))
        (PORT datac (481:481:481) (554:554:554))
        (PORT datad (287:287:287) (374:374:374))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (348:348:348) (462:462:462))
        (PORT datad (496:496:496) (557:557:557))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (560:560:560))
        (PORT datab (472:472:472) (475:475:475))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1355:1355:1355) (1385:1385:1385))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2194:2194:2194))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1152:1152:1152) (1131:1131:1131))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (418:418:418))
        (PORT datab (277:277:277) (320:320:320))
        (PORT datac (688:688:688) (716:716:716))
        (PORT datad (1193:1193:1193) (1260:1260:1260))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2193:2193:2193))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2447:2447:2447) (2345:2345:2345))
        (PORT datab (1086:1086:1086) (1132:1132:1132))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1837:1837:1837) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (542:542:542))
        (PORT datac (864:864:864) (923:923:923))
        (PORT datad (1192:1192:1192) (1245:1245:1245))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1754:1754:1754) (1720:1720:1720))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (375:375:375))
        (PORT datac (866:866:866) (925:925:925))
        (PORT datad (1169:1169:1169) (1241:1241:1241))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2191:2191:2191))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (2084:2084:2084) (2117:2117:2117))
        (PORT ena (1704:1704:1704) (1659:1659:1659))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (376:376:376))
        (PORT datab (698:698:698) (739:739:739))
        (PORT datac (471:471:471) (542:542:542))
        (PORT datad (463:463:463) (514:514:514))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (434:434:434))
        (PORT datab (907:907:907) (971:971:971))
        (PORT datac (1046:1046:1046) (1087:1087:1087))
        (PORT datad (1153:1153:1153) (1204:1204:1204))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1722w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1136:1136:1136))
        (PORT datab (954:954:954) (1033:1033:1033))
        (PORT datac (1101:1101:1101) (1165:1165:1165))
        (PORT datad (893:893:893) (958:958:958))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1220:1220:1220) (1268:1268:1268))
        (PORT datac (800:800:800) (862:862:862))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (905:905:905))
        (PORT datab (1221:1221:1221) (1270:1270:1270))
        (PORT datac (283:283:283) (370:370:370))
        (PORT datad (1351:1351:1351) (1378:1378:1378))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2179:2179:2179))
        (PORT asdata (670:670:670) (751:751:751))
        (PORT ena (1456:1456:1456) (1437:1437:1437))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (825:825:825))
        (PORT datab (3259:3259:3259) (3131:3131:3131))
        (PORT datac (1145:1145:1145) (1211:1211:1211))
        (PORT datad (336:336:336) (432:432:432))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (767:767:767))
        (PORT datab (790:790:790) (852:852:852))
        (PORT datac (764:764:764) (776:776:776))
        (PORT datad (1487:1487:1487) (1519:1519:1519))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1415:1415:1415) (1365:1365:1365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2179:2179:2179))
        (PORT asdata (671:671:671) (752:752:752))
        (PORT ena (1456:1456:1456) (1437:1437:1437))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (373:373:373) (486:486:486))
        (PORT datac (1145:1145:1145) (1211:1211:1211))
        (PORT datad (937:937:937) (929:929:929))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1415:1415:1415) (1365:1365:1365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (397:397:397))
        (PORT datab (969:969:969) (971:971:971))
        (PORT datac (1147:1147:1147) (1214:1214:1214))
        (PORT datad (337:337:337) (442:442:442))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1415:1415:1415) (1365:1365:1365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1456:1456:1456) (1437:1437:1437))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst8\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1115:1115:1115) (1158:1158:1158))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2200:2200:2200))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2200:2200:2200))
        (PORT asdata (668:668:668) (748:748:748))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2200:2200:2200))
        (PORT asdata (1445:1445:1445) (1493:1493:1493))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2200:2200:2200))
        (PORT asdata (661:661:661) (736:736:736))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst8\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2200:2200:2200))
        (PORT asdata (1504:1504:1504) (1540:1540:1540))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst6\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2200:2200:2200))
        (PORT asdata (837:837:837) (885:885:885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst5\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (PORT datab (720:720:720) (747:747:747))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst5\|LPM_COMPARE_component\|auto_generated\|aneb_result_wire\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (543:543:543))
        (PORT datab (235:235:235) (270:270:270))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5276:5276:5276) (5344:5344:5344))
        (PORT sload (1115:1115:1115) (1173:1173:1173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (379:379:379))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5276:5276:5276) (5344:5344:5344))
        (PORT sload (1115:1115:1115) (1173:1173:1173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5276:5276:5276) (5344:5344:5344))
        (PORT sload (1115:1115:1115) (1173:1173:1173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (764:764:764))
        (PORT datab (296:296:296) (383:383:383))
        (PORT datac (262:262:262) (346:346:346))
        (PORT datad (439:439:439) (497:497:497))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (1899:1899:1899) (1832:1832:1832))
        (PORT datad (439:439:439) (497:497:497))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5276:5276:5276) (5344:5344:5344))
        (PORT sload (1115:1115:1115) (1173:1173:1173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5276:5276:5276) (5344:5344:5344))
        (PORT sload (1115:1115:1115) (1173:1173:1173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5276:5276:5276) (5344:5344:5344))
        (PORT sload (1115:1115:1115) (1173:1173:1173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst\|inst13\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2205:2205:2205))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (5277:5277:5277) (5344:5344:5344))
        (PORT sload (1115:1115:1115) (1173:1173:1173))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (540:540:540))
        (PORT datab (773:773:773) (812:812:812))
        (PORT datad (463:463:463) (508:508:508))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (797:797:797))
        (PORT datab (475:475:475) (526:526:526))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst\|inst24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (442:442:442))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst\|inst\|inst24\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (3375:3375:3375) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1817w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1149:1149:1149) (1219:1219:1219))
        (PORT datac (927:927:927) (1005:1005:1005))
        (PORT datad (886:886:886) (949:949:949))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4886:4886:4886) (4950:4950:4950))
        (PORT d[1] (4886:4886:4886) (4950:4950:4950))
        (PORT d[2] (4886:4886:4886) (4950:4950:4950))
        (PORT d[3] (4886:4886:4886) (4950:4950:4950))
        (PORT d[4] (4886:4886:4886) (4950:4950:4950))
        (PORT d[5] (4334:4334:4334) (4421:4421:4421))
        (PORT d[6] (4334:4334:4334) (4421:4421:4421))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4334:4334:4334) (4421:4421:4421))
        (PORT d[9] (4334:4334:4334) (4421:4421:4421))
        (PORT d[10] (4334:4334:4334) (4421:4421:4421))
        (PORT d[11] (4334:4334:4334) (4421:4421:4421))
        (PORT d[12] (4334:4334:4334) (4421:4421:4421))
        (PORT clk (2486:2486:2486) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1761:1761:1761))
        (PORT clk (2504:2504:2504) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2244:2244:2244))
        (PORT d[1] (4031:4031:4031) (4137:4137:4137))
        (PORT d[2] (2026:2026:2026) (2040:2040:2040))
        (PORT d[3] (1777:1777:1777) (1794:1794:1794))
        (PORT d[4] (3911:3911:3911) (3951:3951:3951))
        (PORT d[5] (1431:1431:1431) (1463:1463:1463))
        (PORT d[6] (3765:3765:3765) (3825:3825:3825))
        (PORT d[7] (5283:5283:5283) (5348:5348:5348))
        (PORT d[8] (3736:3736:3736) (3733:3733:3733))
        (PORT d[9] (4843:4843:4843) (5015:5015:5015))
        (PORT d[10] (7538:7538:7538) (7569:7569:7569))
        (PORT d[11] (3801:3801:3801) (3807:3807:3807))
        (PORT d[12] (4469:4469:4469) (4465:4465:4465))
        (PORT clk (2499:2499:2499) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3145:3145:3145))
        (PORT clk (2499:2499:2499) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (PORT d[0] (4209:4209:4209) (4275:4275:4275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (893:893:893) (958:958:958))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1712w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1137:1137:1137))
        (PORT datab (1143:1143:1143) (1212:1212:1212))
        (PORT datac (914:914:914) (990:990:990))
        (PORT datad (893:893:893) (957:957:957))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1806w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1671:1671:1671))
        (PORT datac (843:843:843) (908:908:908))
        (PORT datad (1043:1043:1043) (1079:1079:1079))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4305:4305:4305) (4380:4380:4380))
        (PORT d[1] (4305:4305:4305) (4380:4380:4380))
        (PORT d[2] (4305:4305:4305) (4380:4380:4380))
        (PORT d[3] (4305:4305:4305) (4380:4380:4380))
        (PORT d[4] (4305:4305:4305) (4380:4380:4380))
        (PORT d[5] (5007:5007:5007) (5073:5073:5073))
        (PORT d[6] (5007:5007:5007) (5073:5073:5073))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5007:5007:5007) (5073:5073:5073))
        (PORT d[9] (5007:5007:5007) (5073:5073:5073))
        (PORT d[10] (5007:5007:5007) (5073:5073:5073))
        (PORT d[11] (5007:5007:5007) (5073:5073:5073))
        (PORT d[12] (5007:5007:5007) (5073:5073:5073))
        (PORT clk (2468:2468:2468) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3154:3154:3154))
        (PORT clk (2487:2487:2487) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3425:3425:3425))
        (PORT d[1] (2820:2820:2820) (2832:2832:2832))
        (PORT d[2] (2797:2797:2797) (2871:2871:2871))
        (PORT d[3] (3197:3197:3197) (3279:3279:3279))
        (PORT d[4] (3949:3949:3949) (3910:3910:3910))
        (PORT d[5] (7937:7937:7937) (7886:7886:7886))
        (PORT d[6] (3122:3122:3122) (3164:3164:3164))
        (PORT d[7] (4317:4317:4317) (4386:4386:4386))
        (PORT d[8] (2573:2573:2573) (2578:2578:2578))
        (PORT d[9] (5709:5709:5709) (5877:5877:5877))
        (PORT d[10] (7114:7114:7114) (7142:7142:7142))
        (PORT d[11] (3639:3639:3639) (3612:3612:3612))
        (PORT d[12] (2774:2774:2774) (2778:2778:2778))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2534:2534:2534))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2470:2470:2470))
        (PORT d[0] (4679:4679:4679) (4805:4805:4805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1692w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1143:1143:1143))
        (PORT datab (1147:1147:1147) (1216:1216:1216))
        (PORT datac (922:922:922) (999:999:999))
        (PORT datad (888:888:888) (952:952:952))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1692w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1669:1669:1669))
        (PORT datac (847:847:847) (912:912:912))
        (PORT datad (1045:1045:1045) (1081:1081:1081))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5027:5027:5027) (5098:5098:5098))
        (PORT d[1] (5027:5027:5027) (5098:5098:5098))
        (PORT d[2] (5027:5027:5027) (5098:5098:5098))
        (PORT d[3] (5027:5027:5027) (5098:5098:5098))
        (PORT d[4] (5027:5027:5027) (5098:5098:5098))
        (PORT d[5] (4935:4935:4935) (4994:4994:4994))
        (PORT d[6] (4935:4935:4935) (4994:4994:4994))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4935:4935:4935) (4994:4994:4994))
        (PORT d[9] (4935:4935:4935) (4994:4994:4994))
        (PORT d[10] (4935:4935:4935) (4994:4994:4994))
        (PORT d[11] (4935:4935:4935) (4994:4994:4994))
        (PORT d[12] (4935:4935:4935) (4994:4994:4994))
        (PORT clk (2459:2459:2459) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2438:2438:2438))
        (PORT clk (2478:2478:2478) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2603:2603:2603))
        (PORT d[1] (3336:3336:3336) (3449:3449:3449))
        (PORT d[2] (2439:2439:2439) (2462:2462:2462))
        (PORT d[3] (3639:3639:3639) (3786:3786:3786))
        (PORT d[4] (3159:3159:3159) (3206:3206:3206))
        (PORT d[5] (2347:2347:2347) (2366:2366:2366))
        (PORT d[6] (3132:3132:3132) (3204:3204:3204))
        (PORT d[7] (4601:4601:4601) (4676:4676:4676))
        (PORT d[8] (3034:3034:3034) (3037:3037:3037))
        (PORT d[9] (5219:5219:5219) (5422:5422:5422))
        (PORT d[10] (6819:6819:6819) (6857:6857:6857))
        (PORT d[11] (3053:3053:3053) (3060:3060:3060))
        (PORT d[12] (3796:3796:3796) (3794:3794:3794))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2793:2793:2793))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2461:2461:2461))
        (PORT d[0] (3338:3338:3338) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2196:2196:2196))
        (PORT asdata (1510:1510:1510) (1570:1570:1570))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1702w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1140:1140:1140))
        (PORT datab (1145:1145:1145) (1214:1214:1214))
        (PORT datac (918:918:918) (995:995:995))
        (PORT datad (890:890:890) (954:954:954))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1795w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1217:1217:1217))
        (PORT datac (924:924:924) (1002:1002:1002))
        (PORT datad (887:887:887) (950:950:950))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (4900:4900:4900))
        (PORT d[1] (4839:4839:4839) (4900:4900:4900))
        (PORT d[2] (4839:4839:4839) (4900:4900:4900))
        (PORT d[3] (4839:4839:4839) (4900:4900:4900))
        (PORT d[4] (4839:4839:4839) (4900:4900:4900))
        (PORT d[5] (4338:4338:4338) (4429:4429:4429))
        (PORT d[6] (4338:4338:4338) (4429:4429:4429))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4338:4338:4338) (4429:4429:4429))
        (PORT d[9] (4338:4338:4338) (4429:4429:4429))
        (PORT d[10] (4338:4338:4338) (4429:4429:4429))
        (PORT d[11] (4338:4338:4338) (4429:4429:4429))
        (PORT d[12] (4338:4338:4338) (4429:4429:4429))
        (PORT clk (2478:2478:2478) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2119:2119:2119))
        (PORT clk (2495:2495:2495) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2261:2261:2261))
        (PORT d[1] (3669:3669:3669) (3775:3775:3775))
        (PORT d[2] (2061:2061:2061) (2082:2082:2082))
        (PORT d[3] (3982:3982:3982) (4122:4122:4122))
        (PORT d[4] (3520:3520:3520) (3566:3566:3566))
        (PORT d[5] (3423:3423:3423) (3428:3428:3428))
        (PORT d[6] (3465:3465:3465) (3533:3533:3533))
        (PORT d[7] (4928:4928:4928) (4994:4994:4994))
        (PORT d[8] (3372:3372:3372) (3375:3375:3375))
        (PORT d[9] (5540:5540:5540) (5735:5735:5735))
        (PORT d[10] (7165:7165:7165) (7201:7201:7201))
        (PORT d[11] (3428:3428:3428) (3438:3438:3438))
        (PORT d[12] (4143:4143:4143) (4142:4142:4142))
        (PORT clk (2490:2490:2490) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4155:4155:4155))
        (PORT clk (2490:2490:2490) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2479:2479:2479))
        (PORT d[0] (4173:4173:4173) (4056:4056:4056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1541:1541:1541))
        (PORT datab (1397:1397:1397) (1456:1456:1456))
        (PORT datac (1997:1997:1997) (2023:2023:2023))
        (PORT datad (735:735:735) (727:727:727))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (987:987:987))
        (PORT datab (1398:1398:1398) (1457:1457:1457))
        (PORT datac (1885:1885:1885) (1857:1857:1857))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1662w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1147:1147:1147))
        (PORT datab (1149:1149:1149) (1219:1219:1219))
        (PORT datac (928:928:928) (1006:1006:1006))
        (PORT datad (885:885:885) (949:949:949))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1751w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1671:1671:1671))
        (PORT datac (842:842:842) (908:908:908))
        (PORT datad (1042:1042:1042) (1078:1078:1078))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5485:5485:5485))
        (PORT d[1] (5406:5406:5406) (5485:5485:5485))
        (PORT d[2] (5406:5406:5406) (5485:5485:5485))
        (PORT d[3] (5406:5406:5406) (5485:5485:5485))
        (PORT d[4] (5406:5406:5406) (5485:5485:5485))
        (PORT d[5] (5409:5409:5409) (5471:5471:5471))
        (PORT d[6] (5409:5409:5409) (5471:5471:5471))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5409:5409:5409) (5471:5471:5471))
        (PORT d[9] (5409:5409:5409) (5471:5471:5471))
        (PORT d[10] (5409:5409:5409) (5471:5471:5471))
        (PORT d[11] (5409:5409:5409) (5471:5471:5471))
        (PORT d[12] (5409:5409:5409) (5471:5471:5471))
        (PORT clk (2507:2507:2507) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2543:2543:2543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2198:2198:2198))
        (PORT clk (2502:2502:2502) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3392:3392:3392))
        (PORT d[1] (2996:2996:2996) (2988:2988:2988))
        (PORT d[2] (1815:1815:1815) (1830:1830:1830))
        (PORT d[3] (2936:2936:2936) (3027:3027:3027))
        (PORT d[4] (3458:3458:3458) (3449:3449:3449))
        (PORT d[5] (4147:4147:4147) (4073:4073:4073))
        (PORT d[6] (3399:3399:3399) (3408:3408:3408))
        (PORT d[7] (2403:2403:2403) (2399:2399:2399))
        (PORT d[8] (3196:3196:3196) (3198:3198:3198))
        (PORT d[9] (3461:3461:3461) (3450:3450:3450))
        (PORT d[10] (4685:4685:4685) (4661:4661:4661))
        (PORT d[11] (1726:1726:1726) (1741:1741:1741))
        (PORT d[12] (3069:3069:3069) (3078:3078:3078))
        (PORT clk (2497:2497:2497) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (1961:1961:1961))
        (PORT clk (2497:2497:2497) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2488:2488:2488))
        (PORT d[0] (3570:3570:3570) (3640:3640:3640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2489:2489:2489))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1682w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1141:1141:1141))
        (PORT datab (1146:1146:1146) (1215:1215:1215))
        (PORT datac (919:919:919) (996:996:996))
        (PORT datad (889:889:889) (953:953:953))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1773w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1148:1148:1148) (1218:1218:1218))
        (PORT datac (925:925:925) (1003:1003:1003))
        (PORT datad (886:886:886) (950:950:950))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3258:3258:3258))
        (PORT d[1] (3320:3320:3320) (3258:3258:3258))
        (PORT d[2] (3320:3320:3320) (3258:3258:3258))
        (PORT d[3] (3320:3320:3320) (3258:3258:3258))
        (PORT d[4] (3320:3320:3320) (3258:3258:3258))
        (PORT d[5] (3061:3061:3061) (2999:2999:2999))
        (PORT d[6] (3061:3061:3061) (2999:2999:2999))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3061:3061:3061) (2999:2999:2999))
        (PORT d[9] (3061:3061:3061) (2999:2999:2999))
        (PORT d[10] (3061:3061:3061) (2999:2999:2999))
        (PORT d[11] (3061:3061:3061) (2999:2999:2999))
        (PORT d[12] (3061:3061:3061) (2999:2999:2999))
        (PORT clk (2493:2493:2493) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2286:2286:2286))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4250:4250:4250))
        (PORT d[1] (3619:3619:3619) (3688:3688:3688))
        (PORT d[2] (3063:3063:3063) (3077:3077:3077))
        (PORT d[3] (2412:2412:2412) (2437:2437:2437))
        (PORT d[4] (4488:4488:4488) (4501:4501:4501))
        (PORT d[5] (3718:3718:3718) (3703:3703:3703))
        (PORT d[6] (3722:3722:3722) (3728:3728:3728))
        (PORT d[7] (3401:3401:3401) (3562:3562:3562))
        (PORT d[8] (3696:3696:3696) (3697:3697:3697))
        (PORT d[9] (4574:4574:4574) (4636:4636:4636))
        (PORT d[10] (3428:3428:3428) (3441:3441:3441))
        (PORT d[11] (4373:4373:4373) (4351:4351:4351))
        (PORT d[12] (2710:2710:2710) (2730:2730:2730))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5109:5109:5109) (5151:5151:5151))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (PORT d[0] (3499:3499:3499) (3408:3408:3408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1645w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1143:1143:1143))
        (PORT datab (1147:1147:1147) (1216:1216:1216))
        (PORT datac (923:923:923) (1000:1000:1000))
        (PORT datad (888:888:888) (952:952:952))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1645w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1143:1143:1143) (1212:1212:1212))
        (PORT datac (915:915:915) (991:991:991))
        (PORT datad (893:893:893) (957:957:957))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2586:2586:2586))
        (PORT d[1] (2653:2653:2653) (2586:2586:2586))
        (PORT d[2] (2653:2653:2653) (2586:2586:2586))
        (PORT d[3] (2653:2653:2653) (2586:2586:2586))
        (PORT d[4] (2653:2653:2653) (2586:2586:2586))
        (PORT d[5] (2709:2709:2709) (2652:2652:2652))
        (PORT d[6] (2709:2709:2709) (2652:2652:2652))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2709:2709:2709) (2652:2652:2652))
        (PORT d[9] (2709:2709:2709) (2652:2652:2652))
        (PORT d[10] (2709:2709:2709) (2652:2652:2652))
        (PORT d[11] (2709:2709:2709) (2652:2652:2652))
        (PORT d[12] (2709:2709:2709) (2652:2652:2652))
        (PORT clk (2497:2497:2497) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2354:2354:2354))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4313:4313:4313))
        (PORT d[1] (3609:3609:3609) (3682:3682:3682))
        (PORT d[2] (2329:2329:2329) (2349:2349:2349))
        (PORT d[3] (2418:2418:2418) (2444:2444:2444))
        (PORT d[4] (4503:4503:4503) (4505:4505:4505))
        (PORT d[5] (2362:2362:2362) (2377:2377:2377))
        (PORT d[6] (3722:3722:3722) (3729:3729:3729))
        (PORT d[7] (5183:5183:5183) (5321:5321:5321))
        (PORT d[8] (3707:3707:3707) (3711:3711:3711))
        (PORT d[9] (4563:4563:4563) (4621:4621:4621))
        (PORT d[10] (3410:3410:3410) (3430:3430:3430))
        (PORT d[11] (4684:4684:4684) (4656:4656:4656))
        (PORT d[12] (2749:2749:2749) (2774:2774:2774))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2659:2659:2659))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (2554:2554:2554) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode1672w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1148:1148:1148))
        (PORT datab (1150:1150:1150) (1220:1220:1220))
        (PORT datac (928:928:928) (1007:1007:1007))
        (PORT datad (884:884:884) (948:948:948))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1762w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1144:1144:1144) (1213:1213:1213))
        (PORT datac (916:916:916) (993:993:993))
        (PORT datad (891:891:891) (955:955:955))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2929:2929:2929))
        (PORT d[1] (3000:3000:3000) (2929:2929:2929))
        (PORT d[2] (3000:3000:3000) (2929:2929:2929))
        (PORT d[3] (3000:3000:3000) (2929:2929:2929))
        (PORT d[4] (3000:3000:3000) (2929:2929:2929))
        (PORT d[5] (3070:3070:3070) (3009:3009:3009))
        (PORT d[6] (3070:3070:3070) (3009:3009:3009))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3070:3070:3070) (3009:3009:3009))
        (PORT d[9] (3070:3070:3070) (3009:3009:3009))
        (PORT d[10] (3070:3070:3070) (3009:3009:3009))
        (PORT d[11] (3070:3070:3070) (3009:3009:3009))
        (PORT d[12] (3070:3070:3070) (3009:3009:3009))
        (PORT clk (2490:2490:2490) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1978:1978:1978))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3948:3948:3948))
        (PORT d[1] (3917:3917:3917) (3960:3960:3960))
        (PORT d[2] (3003:3003:3003) (3014:3014:3014))
        (PORT d[3] (2486:2486:2486) (2512:2512:2512))
        (PORT d[4] (4487:4487:4487) (4501:4501:4501))
        (PORT d[5] (3749:3749:3749) (3737:3737:3737))
        (PORT d[6] (3740:3740:3740) (3747:3747:3747))
        (PORT d[7] (4847:4847:4847) (4991:4991:4991))
        (PORT d[8] (3698:3698:3698) (3701:3701:3701))
        (PORT d[9] (4567:4567:4567) (4625:4625:4625))
        (PORT d[10] (3453:3453:3453) (3467:3467:3467))
        (PORT d[11] (4341:4341:4341) (4316:4316:4316))
        (PORT d[12] (2669:2669:2669) (2686:2686:2686))
        (PORT clk (2481:2481:2481) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3705:3705:3705))
        (PORT clk (2481:2481:2481) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2473:2473:2473))
        (PORT d[0] (4499:4499:4499) (4367:4367:4367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2176:2176:2176))
        (PORT datab (1830:1830:1830) (1904:1904:1904))
        (PORT datac (732:732:732) (722:722:722))
        (PORT datad (1250:1250:1250) (1196:1196:1196))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (2171:2171:2171))
        (PORT datab (1802:1802:1802) (1839:1839:1839))
        (PORT datac (925:925:925) (906:906:906))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (844:844:844) (910:910:910))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1458:1458:1458))
        (PORT datab (1551:1551:1551) (1510:1510:1510))
        (PORT datad (351:351:351) (442:442:442))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1902:1902:1902))
        (PORT d[1] (1904:1904:1904) (1902:1902:1902))
        (PORT d[2] (1904:1904:1904) (1902:1902:1902))
        (PORT d[3] (1904:1904:1904) (1902:1902:1902))
        (PORT d[4] (1904:1904:1904) (1902:1902:1902))
        (PORT d[5] (1840:1840:1840) (1842:1842:1842))
        (PORT d[6] (1840:1840:1840) (1842:1842:1842))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (1840:1840:1840) (1842:1842:1842))
        (PORT d[9] (1840:1840:1840) (1842:1842:1842))
        (PORT d[10] (1840:1840:1840) (1842:1842:1842))
        (PORT d[11] (1840:1840:1840) (1842:1842:1842))
        (PORT d[12] (1840:1840:1840) (1842:1842:1842))
        (PORT clk (2450:2450:2450) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3318:3318:3318))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3823:3823:3823))
        (PORT d[1] (3298:3298:3298) (3375:3375:3375))
        (PORT d[2] (4197:4197:4197) (4184:4184:4184))
        (PORT d[3] (4467:4467:4467) (4518:4518:4518))
        (PORT d[4] (4032:4032:4032) (4082:4082:4082))
        (PORT d[5] (4391:4391:4391) (4337:4337:4337))
        (PORT d[6] (4117:4117:4117) (4085:4085:4085))
        (PORT d[7] (3467:3467:3467) (3625:3625:3625))
        (PORT d[8] (4068:4068:4068) (4034:4034:4034))
        (PORT d[9] (3573:3573:3573) (3643:3643:3643))
        (PORT d[10] (4496:4496:4496) (4424:4424:4424))
        (PORT d[11] (4384:4384:4384) (4354:4354:4354))
        (PORT d[12] (4375:4375:4375) (4348:4348:4348))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (3790:3790:3790))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (4251:4251:4251) (4172:4172:4172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2553:2553:2553))
        (PORT d[1] (2623:2623:2623) (2553:2553:2553))
        (PORT d[2] (2623:2623:2623) (2553:2553:2553))
        (PORT d[3] (2623:2623:2623) (2553:2553:2553))
        (PORT d[4] (2623:2623:2623) (2553:2553:2553))
        (PORT d[5] (2677:2677:2677) (2616:2616:2616))
        (PORT d[6] (2677:2677:2677) (2616:2616:2616))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2677:2677:2677) (2616:2616:2616))
        (PORT d[9] (2677:2677:2677) (2616:2616:2616))
        (PORT d[10] (2677:2677:2677) (2616:2616:2616))
        (PORT d[11] (2677:2677:2677) (2616:2616:2616))
        (PORT d[12] (2677:2677:2677) (2616:2616:2616))
        (PORT clk (2498:2498:2498) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2512:2512:2512))
        (PORT clk (2492:2492:2492) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4285:4285:4285))
        (PORT d[1] (3947:3947:3947) (4014:4014:4014))
        (PORT d[2] (2075:2075:2075) (2100:2100:2100))
        (PORT d[3] (2122:2122:2122) (2149:2149:2149))
        (PORT d[4] (4495:4495:4495) (4502:4502:4502))
        (PORT d[5] (2694:2694:2694) (2697:2697:2697))
        (PORT d[6] (4060:4060:4060) (4061:4061:4061))
        (PORT d[7] (5221:5221:5221) (5363:5363:5363))
        (PORT d[8] (4067:4067:4067) (4068:4068:4068))
        (PORT d[9] (4921:4921:4921) (4978:4978:4978))
        (PORT d[10] (3741:3741:3741) (3752:3752:3752))
        (PORT d[11] (4699:4699:4699) (4674:4674:4674))
        (PORT d[12] (2718:2718:2718) (2739:2739:2739))
        (PORT clk (2487:2487:2487) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2688:2688:2688))
        (PORT clk (2487:2487:2487) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (PORT d[0] (3191:3191:3191) (3107:3107:3107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2178:2178:2178))
        (PORT datab (2665:2665:2665) (2625:2625:2625))
        (PORT datac (1786:1786:1786) (1867:1867:1867))
        (PORT datad (1401:1401:1401) (1371:1371:1371))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4782:4782:4782))
        (PORT d[1] (4708:4708:4708) (4782:4782:4782))
        (PORT d[2] (4708:4708:4708) (4782:4782:4782))
        (PORT d[3] (4708:4708:4708) (4782:4782:4782))
        (PORT d[4] (4708:4708:4708) (4782:4782:4782))
        (PORT d[5] (4994:4994:4994) (5059:5059:5059))
        (PORT d[6] (4994:4994:4994) (5059:5059:5059))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4994:4994:4994) (5059:5059:5059))
        (PORT d[9] (4994:4994:4994) (5059:5059:5059))
        (PORT d[10] (4994:4994:4994) (5059:5059:5059))
        (PORT d[11] (4994:4994:4994) (5059:5059:5059))
        (PORT d[12] (4994:4994:4994) (5059:5059:5059))
        (PORT clk (2496:2496:2496) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2107:2107:2107))
        (PORT clk (2494:2494:2494) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4129:4129:4129))
        (PORT d[1] (2656:2656:2656) (2629:2629:2629))
        (PORT d[2] (2193:2193:2193) (2209:2209:2209))
        (PORT d[3] (3984:3984:3984) (4088:4088:4088))
        (PORT d[4] (4632:4632:4632) (4592:4592:4592))
        (PORT d[5] (3794:3794:3794) (3720:3720:3720))
        (PORT d[6] (3031:3031:3031) (3039:3039:3039))
        (PORT d[7] (4532:4532:4532) (4719:4719:4719))
        (PORT d[8] (2765:2765:2765) (2761:2761:2761))
        (PORT d[9] (3095:3095:3095) (3083:3083:3083))
        (PORT d[10] (4348:4348:4348) (4327:4327:4327))
        (PORT d[11] (3517:3517:3517) (3499:3499:3499))
        (PORT d[12] (2707:2707:2707) (2716:2716:2716))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4841:4841:4841) (4885:4885:4885))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2480:2480:2480))
        (PORT d[0] (2580:2580:2580) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1892:1892:1892))
        (PORT d[1] (1886:1886:1886) (1892:1892:1892))
        (PORT d[2] (1886:1886:1886) (1892:1892:1892))
        (PORT d[3] (1886:1886:1886) (1892:1892:1892))
        (PORT d[4] (1886:1886:1886) (1892:1892:1892))
        (PORT d[5] (905:905:905) (918:918:918))
        (PORT d[6] (905:905:905) (918:918:918))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (905:905:905) (918:918:918))
        (PORT d[9] (905:905:905) (918:918:918))
        (PORT d[10] (905:905:905) (918:918:918))
        (PORT d[11] (905:905:905) (918:918:918))
        (PORT d[12] (905:905:905) (918:918:918))
        (PORT clk (2473:2473:2473) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3366:3366:3366))
        (PORT clk (2470:2470:2470) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4344:4344:4344) (4530:4530:4530))
        (PORT d[1] (3692:3692:3692) (3767:3767:3767))
        (PORT d[2] (4576:4576:4576) (4564:4564:4564))
        (PORT d[3] (4815:4815:4815) (4865:4865:4865))
        (PORT d[4] (4440:4440:4440) (4484:4484:4484))
        (PORT d[5] (5109:5109:5109) (5058:5058:5058))
        (PORT d[6] (4511:4511:4511) (4477:4477:4477))
        (PORT d[7] (3432:3432:3432) (3587:3587:3587))
        (PORT d[8] (4437:4437:4437) (4405:4405:4405))
        (PORT d[9] (3940:3940:3940) (4019:4019:4019))
        (PORT d[10] (5247:5247:5247) (5165:5165:5165))
        (PORT d[11] (5079:5079:5079) (5034:5034:5034))
        (PORT d[12] (4498:4498:4498) (4476:4476:4476))
        (PORT clk (2465:2465:2465) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3259:3259:3259))
        (PORT clk (2465:2465:2465) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (PORT d[0] (3165:3165:3165) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2172:2172:2172))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1973:1973:1973) (1995:1995:1995))
        (PORT datad (1814:1814:1814) (1719:1719:1719))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1517:1517:1517))
        (PORT d[1] (1504:1504:1504) (1517:1517:1517))
        (PORT d[2] (1504:1504:1504) (1517:1517:1517))
        (PORT d[3] (1504:1504:1504) (1517:1517:1517))
        (PORT d[4] (1504:1504:1504) (1517:1517:1517))
        (PORT d[5] (1529:1529:1529) (1544:1544:1544))
        (PORT d[6] (1529:1529:1529) (1544:1544:1544))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (1529:1529:1529) (1544:1544:1544))
        (PORT d[9] (1529:1529:1529) (1544:1544:1544))
        (PORT d[10] (1529:1529:1529) (1544:1544:1544))
        (PORT d[11] (1529:1529:1529) (1544:1544:1544))
        (PORT d[12] (1529:1529:1529) (1544:1544:1544))
        (PORT clk (2445:2445:2445) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3049:3049:3049))
        (PORT clk (2446:2446:2446) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3895:3895:3895))
        (PORT d[1] (2922:2922:2922) (3003:3003:3003))
        (PORT d[2] (3807:3807:3807) (3795:3795:3795))
        (PORT d[3] (4100:4100:4100) (4153:4153:4153))
        (PORT d[4] (3450:3450:3450) (3511:3511:3511))
        (PORT d[5] (3795:3795:3795) (3754:3754:3754))
        (PORT d[6] (3757:3757:3757) (3727:3727:3727))
        (PORT d[7] (3456:3456:3456) (3623:3623:3623))
        (PORT d[8] (3778:3778:3778) (3746:3746:3746))
        (PORT d[9] (3197:3197:3197) (3261:3261:3261))
        (PORT d[10] (3740:3740:3740) (3702:3702:3702))
        (PORT d[11] (3869:3869:3869) (3854:3854:3854))
        (PORT d[12] (3761:3761:3761) (3747:3747:3747))
        (PORT clk (2441:2441:2441) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3494:3494:3494))
        (PORT clk (2441:2441:2441) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2432:2432:2432))
        (PORT d[0] (3467:3467:3467) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2940:2940:2940))
        (PORT d[1] (3009:3009:3009) (2940:2940:2940))
        (PORT d[2] (3009:3009:3009) (2940:2940:2940))
        (PORT d[3] (3009:3009:3009) (2940:2940:2940))
        (PORT d[4] (3009:3009:3009) (2940:2940:2940))
        (PORT d[5] (3102:3102:3102) (3046:3046:3046))
        (PORT d[6] (3102:3102:3102) (3046:3046:3046))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3102:3102:3102) (3046:3046:3046))
        (PORT d[9] (3102:3102:3102) (3046:3046:3046))
        (PORT d[10] (3102:3102:3102) (3046:3046:3046))
        (PORT d[11] (3102:3102:3102) (3046:3046:3046))
        (PORT d[12] (3102:3102:3102) (3046:3046:3046))
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2161:2161:2161))
        (PORT clk (2484:2484:2484) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3976:3976:3976))
        (PORT d[1] (3613:3613:3613) (3681:3681:3681))
        (PORT d[2] (2403:2403:2403) (2424:2424:2424))
        (PORT d[3] (2745:2745:2745) (2767:2767:2767))
        (PORT d[4] (4151:4151:4151) (4165:4165:4165))
        (PORT d[5] (3737:3737:3737) (3722:3722:3722))
        (PORT d[6] (3700:3700:3700) (3703:3703:3703))
        (PORT d[7] (4878:4878:4878) (5025:5025:5025))
        (PORT d[8] (3689:3689:3689) (3688:3688:3688))
        (PORT d[9] (4598:4598:4598) (4659:4659:4659))
        (PORT d[10] (3451:3451:3451) (3467:3467:3467))
        (PORT d[11] (4333:4333:4333) (4307:4307:4307))
        (PORT d[12] (2376:2376:2376) (2393:2393:2393))
        (PORT clk (2479:2479:2479) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4674:4674:4674))
        (PORT clk (2479:2479:2479) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (PORT d[0] (2734:2734:2734) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2579:2579:2579))
        (PORT d[1] (2570:2570:2570) (2579:2579:2579))
        (PORT d[2] (2570:2570:2570) (2579:2579:2579))
        (PORT d[3] (2570:2570:2570) (2579:2579:2579))
        (PORT d[4] (2570:2570:2570) (2579:2579:2579))
        (PORT d[5] (2272:2272:2272) (2291:2291:2291))
        (PORT d[6] (2272:2272:2272) (2291:2291:2291))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2272:2272:2272) (2291:2291:2291))
        (PORT d[9] (2272:2272:2272) (2291:2291:2291))
        (PORT d[10] (2272:2272:2272) (2291:2291:2291))
        (PORT d[11] (2272:2272:2272) (2291:2291:2291))
        (PORT d[12] (2272:2272:2272) (2291:2291:2291))
        (PORT clk (2488:2488:2488) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3432:3432:3432))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4935:4935:4935))
        (PORT d[1] (4373:4373:4373) (4448:4448:4448))
        (PORT d[2] (5268:5268:5268) (5253:5253:5253))
        (PORT d[3] (5560:5560:5560) (5613:5613:5613))
        (PORT d[4] (4342:4342:4342) (4407:4407:4407))
        (PORT d[5] (5490:5490:5490) (5440:5440:5440))
        (PORT d[6] (5247:5247:5247) (5210:5210:5210))
        (PORT d[7] (3081:3081:3081) (3200:3200:3200))
        (PORT d[8] (5145:5145:5145) (5112:5112:5112))
        (PORT d[9] (4663:4663:4663) (4738:4738:4738))
        (PORT d[10] (5549:5549:5549) (5466:5466:5466))
        (PORT d[11] (5196:5196:5196) (5155:5155:5155))
        (PORT d[12] (5208:5208:5208) (5185:5185:5185))
        (PORT clk (2475:2475:2475) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4393:4393:4393))
        (PORT clk (2475:2475:2475) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (PORT d[0] (5305:5305:5305) (5189:5189:5189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (5141:5141:5141))
        (PORT d[1] (5125:5125:5125) (5141:5141:5141))
        (PORT d[2] (5125:5125:5125) (5141:5141:5141))
        (PORT d[3] (5125:5125:5125) (5141:5141:5141))
        (PORT d[4] (5125:5125:5125) (5141:5141:5141))
        (PORT d[5] (4931:4931:4931) (4971:4971:4971))
        (PORT d[6] (4931:4931:4931) (4971:4971:4971))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4931:4931:4931) (4971:4971:4971))
        (PORT d[9] (4931:4931:4931) (4971:4971:4971))
        (PORT d[10] (4931:4931:4931) (4971:4971:4971))
        (PORT d[11] (4931:4931:4931) (4971:4971:4971))
        (PORT d[12] (4931:4931:4931) (4971:4971:4971))
        (PORT clk (2455:2455:2455) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2857:2857:2857))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4482:4482:4482))
        (PORT d[1] (2925:2925:2925) (2989:2989:2989))
        (PORT d[2] (3622:3622:3622) (3617:3617:3617))
        (PORT d[3] (3455:3455:3455) (3472:3472:3472))
        (PORT d[4] (3761:3761:3761) (3774:3774:3774))
        (PORT d[5] (3323:3323:3323) (3311:3311:3311))
        (PORT d[6] (3014:3014:3014) (3025:3025:3025))
        (PORT d[7] (4121:4121:4121) (4275:4275:4275))
        (PORT d[8] (3645:3645:3645) (3629:3629:3629))
        (PORT d[9] (3913:3913:3913) (3978:3978:3978))
        (PORT d[10] (3028:3028:3028) (3031:3031:3031))
        (PORT d[11] (3640:3640:3640) (3620:3620:3620))
        (PORT d[12] (3413:3413:3413) (3421:3421:3421))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3175:3175:3175))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (5678:5678:5678) (5786:5786:5786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2104:2104:2104) (2174:2174:2174))
        (PORT datab (1801:1801:1801) (1708:1708:1708))
        (PORT datac (1785:1785:1785) (1866:1866:1866))
        (PORT datad (1422:1422:1422) (1406:1406:1406))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2351:2351:2351) (2372:2372:2372))
        (PORT datab (1831:1831:1831) (1905:1905:1905))
        (PORT datac (1040:1040:1040) (1025:1025:1025))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1223:1223:1223))
        (PORT datab (1444:1444:1444) (1407:1407:1407))
        (PORT datad (349:349:349) (440:440:440))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5130:5130:5130))
        (PORT d[1] (5108:5108:5108) (5130:5130:5130))
        (PORT d[2] (5108:5108:5108) (5130:5130:5130))
        (PORT d[3] (5108:5108:5108) (5130:5130:5130))
        (PORT d[4] (5108:5108:5108) (5130:5130:5130))
        (PORT d[5] (4847:4847:4847) (4869:4869:4869))
        (PORT d[6] (4847:4847:4847) (4869:4869:4869))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4847:4847:4847) (4869:4869:4869))
        (PORT d[9] (4847:4847:4847) (4869:4869:4869))
        (PORT d[10] (4847:4847:4847) (4869:4869:4869))
        (PORT d[11] (4847:4847:4847) (4869:4869:4869))
        (PORT d[12] (4847:4847:4847) (4869:4869:4869))
        (PORT clk (2440:2440:2440) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2947:2947:2947))
        (PORT clk (2444:2444:2444) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4492:4492:4492))
        (PORT d[1] (3262:3262:3262) (3315:3315:3315))
        (PORT d[2] (3617:3617:3617) (3613:3613:3613))
        (PORT d[3] (3501:3501:3501) (3522:3522:3522))
        (PORT d[4] (3414:3414:3414) (3421:3421:3421))
        (PORT d[5] (3344:3344:3344) (3334:3334:3334))
        (PORT d[6] (3003:3003:3003) (3012:3012:3012))
        (PORT d[7] (4067:4067:4067) (4212:4212:4212))
        (PORT d[8] (3326:3326:3326) (3319:3319:3319))
        (PORT d[9] (3889:3889:3889) (3950:3950:3950))
        (PORT d[10] (3074:3074:3074) (3081:3081:3081))
        (PORT d[11] (3086:3086:3086) (3088:3088:3088))
        (PORT d[12] (3387:3387:3387) (3390:3390:3390))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3440:3440:3440))
        (PORT clk (2439:2439:2439) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (PORT d[0] (2735:2735:2735) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4680:4680:4680) (4755:4755:4755))
        (PORT d[1] (4680:4680:4680) (4755:4755:4755))
        (PORT d[2] (4680:4680:4680) (4755:4755:4755))
        (PORT d[3] (4680:4680:4680) (4755:4755:4755))
        (PORT d[4] (4680:4680:4680) (4755:4755:4755))
        (PORT d[5] (5033:5033:5033) (5103:5103:5103))
        (PORT d[6] (5033:5033:5033) (5103:5103:5103))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5033:5033:5033) (5103:5103:5103))
        (PORT d[9] (5033:5033:5033) (5103:5103:5103))
        (PORT d[10] (5033:5033:5033) (5103:5103:5103))
        (PORT d[11] (5033:5033:5033) (5103:5103:5103))
        (PORT d[12] (5033:5033:5033) (5103:5103:5103))
        (PORT clk (2499:2499:2499) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2244:2244:2244))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (4121:4121:4121))
        (PORT d[1] (2660:2660:2660) (2649:2649:2649))
        (PORT d[2] (2192:2192:2192) (2208:2208:2208))
        (PORT d[3] (3965:3965:3965) (4068:4068:4068))
        (PORT d[4] (3078:3078:3078) (3075:3075:3075))
        (PORT d[5] (3810:3810:3810) (3739:3739:3739))
        (PORT d[6] (3015:3015:3015) (3020:3020:3020))
        (PORT d[7] (4858:4858:4858) (5044:5044:5044))
        (PORT d[8] (3117:3117:3117) (3112:3112:3112))
        (PORT d[9] (3443:3443:3443) (3426:3426:3426))
        (PORT d[10] (4349:4349:4349) (4328:4328:4328))
        (PORT d[11] (3549:3549:3549) (3536:3536:3536))
        (PORT d[12] (2754:2754:2754) (2771:2771:2771))
        (PORT clk (2491:2491:2491) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3136:3136:3136))
        (PORT clk (2491:2491:2491) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2482:2482:2482))
        (PORT d[0] (4049:4049:4049) (4029:4029:4029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1926:1926:1926))
        (PORT d[1] (1918:1918:1918) (1926:1926:1926))
        (PORT d[2] (1918:1918:1918) (1926:1926:1926))
        (PORT d[3] (1918:1918:1918) (1926:1926:1926))
        (PORT d[4] (1918:1918:1918) (1926:1926:1926))
        (PORT d[5] (2258:2258:2258) (2275:2275:2275))
        (PORT d[6] (2258:2258:2258) (2275:2275:2275))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2258:2258:2258) (2275:2275:2275))
        (PORT d[9] (2258:2258:2258) (2275:2275:2275))
        (PORT d[10] (2258:2258:2258) (2275:2275:2275))
        (PORT d[11] (2258:2258:2258) (2275:2275:2275))
        (PORT d[12] (2258:2258:2258) (2275:2275:2275))
        (PORT clk (2478:2478:2478) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3752:3752:3752))
        (PORT clk (2494:2494:2494) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5088:5088:5088) (5269:5269:5269))
        (PORT d[1] (4411:4411:4411) (4487:4487:4487))
        (PORT d[2] (5253:5253:5253) (5239:5239:5239))
        (PORT d[3] (5517:5517:5517) (5568:5568:5568))
        (PORT d[4] (4016:4016:4016) (4084:4084:4084))
        (PORT d[5] (5871:5871:5871) (5817:5817:5817))
        (PORT d[6] (5246:5246:5246) (5205:5205:5205))
        (PORT d[7] (3142:3142:3142) (3282:3282:3282))
        (PORT d[8] (5159:5159:5159) (5125:5125:5125))
        (PORT d[9] (4667:4667:4667) (4742:4742:4742))
        (PORT d[10] (5961:5961:5961) (5879:5879:5879))
        (PORT d[11] (5187:5187:5187) (5145:5145:5145))
        (PORT d[12] (5229:5229:5229) (5208:5208:5208))
        (PORT clk (2489:2489:2489) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4053:4053:4053) (4013:4013:4013))
        (PORT clk (2489:2489:2489) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2478:2478:2478))
        (PORT d[0] (5301:5301:5301) (5185:5185:5185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1570:1570:1570))
        (PORT d[1] (1559:1559:1559) (1570:1570:1570))
        (PORT d[2] (1559:1559:1559) (1570:1570:1570))
        (PORT d[3] (1559:1559:1559) (1570:1570:1570))
        (PORT d[4] (1559:1559:1559) (1570:1570:1570))
        (PORT d[5] (2606:2606:2606) (2621:2621:2621))
        (PORT d[6] (2606:2606:2606) (2621:2621:2621))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2606:2606:2606) (2621:2621:2621))
        (PORT d[9] (2606:2606:2606) (2621:2621:2621))
        (PORT d[10] (2606:2606:2606) (2621:2621:2621))
        (PORT d[11] (2606:2606:2606) (2621:2621:2621))
        (PORT d[12] (2606:2606:2606) (2621:2621:2621))
        (PORT clk (2484:2484:2484) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3396:3396:3396))
        (PORT clk (2478:2478:2478) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4715:4715:4715) (4895:4895:4895))
        (PORT d[1] (4044:4044:4044) (4119:4119:4119))
        (PORT d[2] (4960:4960:4960) (4944:4944:4944))
        (PORT d[3] (5162:5162:5162) (5212:5212:5212))
        (PORT d[4] (4825:4825:4825) (4864:4864:4864))
        (PORT d[5] (5468:5468:5468) (5415:5415:5415))
        (PORT d[6] (4856:4856:4856) (4822:4822:4822))
        (PORT d[7] (3105:3105:3105) (3231:3231:3231))
        (PORT d[8] (4816:4816:4816) (4789:4789:4789))
        (PORT d[9] (4315:4315:4315) (4387:4387:4387))
        (PORT d[10] (5526:5526:5526) (5440:5440:5440))
        (PORT d[11] (5440:5440:5440) (5394:5394:5394))
        (PORT d[12] (4864:4864:4864) (4843:4843:4843))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2877:2877:2877))
        (PORT clk (2473:2473:2473) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2466:2466:2466))
        (PORT d[0] (4210:4210:4210) (4258:4258:4258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2168:2168:2168))
        (PORT datab (1858:1858:1858) (1764:1764:1764))
        (PORT datac (1784:1784:1784) (1864:1864:1864))
        (PORT datad (1411:1411:1411) (1331:1331:1331))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (1941:1941:1941))
        (PORT datab (1576:1576:1576) (1550:1550:1550))
        (PORT datac (1785:1785:1785) (1865:1865:1865))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5452:5452:5452))
        (PORT d[1] (5376:5376:5376) (5452:5452:5452))
        (PORT d[2] (5376:5376:5376) (5452:5452:5452))
        (PORT d[3] (5376:5376:5376) (5452:5452:5452))
        (PORT d[4] (5376:5376:5376) (5452:5452:5452))
        (PORT d[5] (5410:5410:5410) (5472:5472:5472))
        (PORT d[6] (5410:5410:5410) (5472:5472:5472))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5410:5410:5410) (5472:5472:5472))
        (PORT d[9] (5410:5410:5410) (5472:5472:5472))
        (PORT d[10] (5410:5410:5410) (5472:5472:5472))
        (PORT d[11] (5410:5410:5410) (5472:5472:5472))
        (PORT d[12] (5410:5410:5410) (5472:5472:5472))
        (PORT clk (2509:2509:2509) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2568:2568:2568))
        (PORT clk (2504:2504:2504) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3431:3431:3431))
        (PORT d[1] (3348:3348:3348) (3336:3336:3336))
        (PORT d[2] (1814:1814:1814) (1829:1829:1829))
        (PORT d[3] (3275:3275:3275) (3360:3360:3360))
        (PORT d[4] (3489:3489:3489) (3485:3485:3485))
        (PORT d[5] (4147:4147:4147) (4072:4072:4072))
        (PORT d[6] (3384:3384:3384) (3390:3390:3390))
        (PORT d[7] (2417:2417:2417) (2415:2415:2415))
        (PORT d[8] (3139:3139:3139) (3135:3135:3135))
        (PORT d[9] (3787:3787:3787) (3769:3769:3769))
        (PORT d[10] (4686:4686:4686) (4662:4662:4662))
        (PORT d[11] (3883:3883:3883) (3862:3862:3862))
        (PORT d[12] (3107:3107:3107) (3121:3121:3121))
        (PORT clk (2499:2499:2499) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (1920:1920:1920))
        (PORT clk (2499:2499:2499) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2491:2491:2491))
        (PORT d[0] (3566:3566:3566) (3641:3641:3641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2941:2941:2941))
        (PORT d[1] (3009:3009:3009) (2941:2941:2941))
        (PORT d[2] (3009:3009:3009) (2941:2941:2941))
        (PORT d[3] (3009:3009:3009) (2941:2941:2941))
        (PORT d[4] (3009:3009:3009) (2941:2941:2941))
        (PORT d[5] (3425:3425:3425) (3359:3359:3359))
        (PORT d[6] (3425:3425:3425) (3359:3359:3359))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3425:3425:3425) (3359:3359:3359))
        (PORT d[9] (3425:3425:3425) (3359:3359:3359))
        (PORT d[10] (3425:3425:3425) (3359:3359:3359))
        (PORT d[11] (3425:3425:3425) (3359:3359:3359))
        (PORT d[12] (3425:3425:3425) (3359:3359:3359))
        (PORT clk (2483:2483:2483) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3380:3380:3380))
        (PORT clk (2481:2481:2481) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3936:3936:3936))
        (PORT d[1] (3627:3627:3627) (3695:3695:3695))
        (PORT d[2] (2692:2692:2692) (2710:2710:2710))
        (PORT d[3] (2792:2792:2792) (2816:2816:2816))
        (PORT d[4] (4167:4167:4167) (4178:4178:4178))
        (PORT d[5] (3403:3403:3403) (3400:3400:3400))
        (PORT d[6] (3363:3363:3363) (3370:3370:3370))
        (PORT d[7] (4839:4839:4839) (4981:4981:4981))
        (PORT d[8] (3355:3355:3355) (3356:3356:3356))
        (PORT d[9] (4236:4236:4236) (4301:4301:4301))
        (PORT d[10] (3047:3047:3047) (3064:3064:3064))
        (PORT d[11] (2357:2357:2357) (2374:2374:2374))
        (PORT d[12] (4061:4061:4061) (4062:4062:4062))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2622:2622:2622))
        (PORT clk (2476:2476:2476) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2467:2467:2467))
        (PORT d[0] (2869:2869:2869) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1201:1201:1201))
        (PORT d[1] (1187:1187:1187) (1201:1201:1201))
        (PORT d[2] (1187:1187:1187) (1201:1201:1201))
        (PORT d[3] (1187:1187:1187) (1201:1201:1201))
        (PORT d[4] (1187:1187:1187) (1201:1201:1201))
        (PORT d[5] (1858:1858:1858) (1862:1862:1862))
        (PORT d[6] (1858:1858:1858) (1862:1862:1862))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (1858:1858:1858) (1862:1862:1862))
        (PORT d[9] (1858:1858:1858) (1862:1862:1862))
        (PORT d[10] (1858:1858:1858) (1862:1862:1862))
        (PORT d[11] (1858:1858:1858) (1862:1862:1862))
        (PORT d[12] (1858:1858:1858) (1862:1862:1862))
        (PORT clk (2460:2460:2460) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3441:3441:3441))
        (PORT clk (2462:2462:2462) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4474:4474:4474))
        (PORT d[1] (3323:3323:3323) (3403:3403:3403))
        (PORT d[2] (4191:4191:4191) (4180:4180:4180))
        (PORT d[3] (4463:4463:4463) (4515:4515:4515))
        (PORT d[4] (4054:4054:4054) (4102:4102:4102))
        (PORT d[5] (4760:4760:4760) (4710:4710:4710))
        (PORT d[6] (4135:4135:4135) (4103:4103:4103))
        (PORT d[7] (3461:3461:3461) (3619:3619:3619))
        (PORT d[8] (4378:4378:4378) (4329:4329:4329))
        (PORT d[9] (3572:3572:3572) (3648:3648:3648))
        (PORT d[10] (4503:4503:4503) (4434:4434:4434))
        (PORT d[11] (4389:4389:4389) (4360:4360:4360))
        (PORT d[12] (4450:4450:4450) (4423:4423:4423))
        (PORT clk (2457:2457:2457) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3859:3859:3859))
        (PORT clk (2457:2457:2457) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (PORT d[0] (4605:4605:4605) (4536:4536:4536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (2169:2169:2169))
        (PORT datab (1829:1829:1829) (1903:1903:1903))
        (PORT datac (1328:1328:1328) (1342:1342:1342))
        (PORT datad (2288:2288:2288) (2263:2263:2263))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3272:3272:3272))
        (PORT d[1] (3349:3349:3349) (3272:3272:3272))
        (PORT d[2] (3349:3349:3349) (3272:3272:3272))
        (PORT d[3] (3349:3349:3349) (3272:3272:3272))
        (PORT d[4] (3349:3349:3349) (3272:3272:3272))
        (PORT d[5] (3413:3413:3413) (3351:3351:3351))
        (PORT d[6] (3413:3413:3413) (3351:3351:3351))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3413:3413:3413) (3351:3351:3351))
        (PORT d[9] (3413:3413:3413) (3351:3351:3351))
        (PORT d[10] (3413:3413:3413) (3351:3351:3351))
        (PORT d[11] (3413:3413:3413) (3351:3351:3351))
        (PORT d[12] (3413:3413:3413) (3351:3351:3351))
        (PORT clk (2471:2471:2471) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3012:3012:3012))
        (PORT clk (2473:2473:2473) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3571:3571:3571))
        (PORT d[1] (3287:3287:3287) (3360:3360:3360))
        (PORT d[2] (2703:2703:2703) (2718:2718:2718))
        (PORT d[3] (3077:3077:3077) (3094:3094:3094))
        (PORT d[4] (4118:4118:4118) (4133:4133:4133))
        (PORT d[5] (2647:2647:2647) (2657:2657:2657))
        (PORT d[6] (3380:3380:3380) (3388:3388:3388))
        (PORT d[7] (4504:4504:4504) (4654:4654:4654))
        (PORT d[8] (3346:3346:3346) (3345:3345:3345))
        (PORT d[9] (4262:4262:4262) (4321:4321:4321))
        (PORT d[10] (3063:3063:3063) (3080:3080:3080))
        (PORT d[11] (3992:3992:3992) (3968:3968:3968))
        (PORT d[12] (3760:3760:3760) (3760:3760:3760))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5118:5118:5118) (5162:5162:5162))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2457:2457:2457))
        (PORT d[0] (3472:3472:3472) (3370:3370:3370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2176:2176:2176))
        (PORT datab (1542:1542:1542) (1504:1504:1504))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1323:1323:1323) (1332:1332:1332))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1256:1256:1256))
        (PORT datab (1476:1476:1476) (1449:1449:1449))
        (PORT datad (349:349:349) (440:440:440))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (5142:5142:5142))
        (PORT d[1] (5125:5125:5125) (5142:5142:5142))
        (PORT d[2] (5125:5125:5125) (5142:5142:5142))
        (PORT d[3] (5125:5125:5125) (5142:5142:5142))
        (PORT d[4] (5125:5125:5125) (5142:5142:5142))
        (PORT d[5] (4894:4894:4894) (4927:4927:4927))
        (PORT d[6] (4894:4894:4894) (4927:4927:4927))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4894:4894:4894) (4927:4927:4927))
        (PORT d[9] (4894:4894:4894) (4927:4927:4927))
        (PORT d[10] (4894:4894:4894) (4927:4927:4927))
        (PORT d[11] (4894:4894:4894) (4927:4927:4927))
        (PORT d[12] (4894:4894:4894) (4927:4927:4927))
        (PORT clk (2445:2445:2445) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1731:1731:1731))
        (PORT clk (2451:2451:2451) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3698:3698:3698) (3886:3886:3886))
        (PORT d[1] (2966:2966:2966) (3033:3033:3033))
        (PORT d[2] (3017:3017:3017) (3026:3026:3026))
        (PORT d[3] (3495:3495:3495) (3517:3517:3517))
        (PORT d[4] (3771:3771:3771) (3782:3782:3782))
        (PORT d[5] (3337:3337:3337) (3326:3326:3326))
        (PORT d[6] (2996:2996:2996) (3005:3005:3005))
        (PORT d[7] (4108:4108:4108) (4257:4257:4257))
        (PORT d[8] (3320:3320:3320) (3312:3312:3312))
        (PORT d[9] (3874:3874:3874) (3932:3932:3932))
        (PORT d[10] (3068:3068:3068) (3074:3074:3074))
        (PORT d[11] (3048:3048:3048) (3046:3046:3046))
        (PORT d[12] (3401:3401:3401) (3406:3406:3406))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (4056:4056:4056))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (PORT d[0] (2764:2764:2764) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (2564:2564:2564))
        (PORT d[1] (2644:2644:2644) (2564:2564:2564))
        (PORT d[2] (2644:2644:2644) (2564:2564:2564))
        (PORT d[3] (2644:2644:2644) (2564:2564:2564))
        (PORT d[4] (2644:2644:2644) (2564:2564:2564))
        (PORT d[5] (3058:3058:3058) (3002:3002:3002))
        (PORT d[6] (3058:3058:3058) (3002:3002:3002))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3058:3058:3058) (3002:3002:3002))
        (PORT d[9] (3058:3058:3058) (3002:3002:3002))
        (PORT d[10] (3058:3058:3058) (3002:3002:3002))
        (PORT d[11] (3058:3058:3058) (3002:3002:3002))
        (PORT d[12] (3058:3058:3058) (3002:3002:3002))
        (PORT clk (2504:2504:2504) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1615:1615:1615))
        (PORT clk (2497:2497:2497) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4625:4625:4625))
        (PORT d[1] (4277:4277:4277) (4341:4341:4341))
        (PORT d[2] (1741:1741:1741) (1769:1769:1769))
        (PORT d[3] (1747:1747:1747) (1777:1777:1777))
        (PORT d[4] (1532:1532:1532) (1576:1576:1576))
        (PORT d[5] (3070:3070:3070) (3069:3069:3069))
        (PORT d[6] (4420:4420:4420) (4420:4420:4420))
        (PORT d[7] (2072:2072:2072) (2104:2104:2104))
        (PORT d[8] (4413:4413:4413) (4410:4410:4410))
        (PORT d[9] (4417:4417:4417) (4581:4581:4581))
        (PORT d[10] (4104:4104:4104) (4122:4122:4122))
        (PORT d[11] (5093:5093:5093) (5066:5066:5066))
        (PORT d[12] (3080:3080:3080) (3101:3101:3101))
        (PORT clk (2492:2492:2492) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4531:4531:4531) (4534:4534:4534))
        (PORT clk (2492:2492:2492) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (PORT d[0] (5237:5237:5237) (5110:5110:5110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4167:4167:4167))
        (PORT d[1] (4131:4131:4131) (4167:4167:4167))
        (PORT d[2] (4131:4131:4131) (4167:4167:4167))
        (PORT d[3] (4131:4131:4131) (4167:4167:4167))
        (PORT d[4] (4131:4131:4131) (4167:4167:4167))
        (PORT d[5] (4490:4490:4490) (4520:4520:4520))
        (PORT d[6] (4490:4490:4490) (4520:4520:4520))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4490:4490:4490) (4520:4520:4520))
        (PORT d[9] (4490:4490:4490) (4520:4520:4520))
        (PORT d[10] (4490:4490:4490) (4520:4520:4520))
        (PORT d[11] (4490:4490:4490) (4520:4520:4520))
        (PORT d[12] (4490:4490:4490) (4520:4520:4520))
        (PORT clk (2431:2431:2431) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2350:2350:2350))
        (PORT clk (2438:2438:2438) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4154:4154:4154))
        (PORT d[1] (3254:3254:3254) (3308:3308:3308))
        (PORT d[2] (3645:3645:3645) (3648:3648:3648))
        (PORT d[3] (3501:3501:3501) (3522:3522:3522))
        (PORT d[4] (3350:3350:3350) (3359:3359:3359))
        (PORT d[5] (3371:3371:3371) (3362:3362:3362))
        (PORT d[6] (3004:3004:3004) (3013:3013:3013))
        (PORT d[7] (3780:3780:3780) (3931:3931:3931))
        (PORT d[8] (3359:3359:3359) (3354:3354:3354))
        (PORT d[9] (3519:3519:3519) (3579:3579:3579))
        (PORT d[10] (3075:3075:3075) (3082:3082:3082))
        (PORT d[11] (3359:3359:3359) (3350:3350:3350))
        (PORT d[12] (3025:3025:3025) (3036:3036:3036))
        (PORT clk (2433:2433:2433) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3510:3510:3510))
        (PORT clk (2433:2433:2433) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2424:2424:2424))
        (PORT d[0] (5314:5314:5314) (5431:5431:5431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2170:2170:2170))
        (PORT datab (814:814:814) (803:803:803))
        (PORT datac (1785:1785:1785) (1865:1865:1865))
        (PORT datad (1363:1363:1363) (1362:1362:1362))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3283:3283:3283))
        (PORT d[1] (3357:3357:3357) (3283:3283:3283))
        (PORT d[2] (3357:3357:3357) (3283:3283:3283))
        (PORT d[3] (3357:3357:3357) (3283:3283:3283))
        (PORT d[4] (3357:3357:3357) (3283:3283:3283))
        (PORT d[5] (3446:3446:3446) (3386:3386:3386))
        (PORT d[6] (3446:3446:3446) (3386:3386:3386))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3446:3446:3446) (3386:3386:3386))
        (PORT d[9] (3446:3446:3446) (3386:3386:3386))
        (PORT d[10] (3446:3446:3446) (3386:3386:3386))
        (PORT d[11] (3446:3446:3446) (3386:3386:3386))
        (PORT d[12] (3446:3446:3446) (3386:3386:3386))
        (PORT clk (2467:2467:2467) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1707:1707:1707))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4266:4266:4266))
        (PORT d[1] (3245:3245:3245) (3315:3315:3315))
        (PORT d[2] (2737:2737:2737) (2756:2756:2756))
        (PORT d[3] (3111:3111:3111) (3130:3130:3130))
        (PORT d[4] (3798:3798:3798) (3813:3813:3813))
        (PORT d[5] (3349:3349:3349) (3339:3339:3339))
        (PORT d[6] (3340:3340:3340) (3345:3345:3345))
        (PORT d[7] (4422:4422:4422) (4561:4561:4561))
        (PORT d[8] (3330:3330:3330) (3327:3327:3327))
        (PORT d[9] (4224:4224:4224) (4279:4279:4279))
        (PORT d[10] (3052:3052:3052) (3070:3070:3070))
        (PORT d[11] (3984:3984:3984) (3960:3960:3960))
        (PORT d[12] (3746:3746:3746) (3745:3745:3745))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2176:2176:2176))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (PORT d[0] (3052:3052:3052) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1436:1436:1436))
        (PORT datab (1830:1830:1830) (1904:1904:1904))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1370:1370:1370) (1353:1353:1353))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (860:860:860) (875:875:875))
        (PORT d[1] (860:860:860) (875:875:875))
        (PORT d[2] (860:860:860) (875:875:875))
        (PORT d[3] (860:860:860) (875:875:875))
        (PORT d[4] (860:860:860) (875:875:875))
        (PORT d[5] (563:563:563) (584:584:584))
        (PORT d[6] (563:563:563) (584:584:584))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (563:563:563) (584:584:584))
        (PORT d[9] (563:563:563) (584:584:584))
        (PORT d[10] (563:563:563) (584:584:584))
        (PORT d[11] (563:563:563) (584:584:584))
        (PORT d[12] (563:563:563) (584:584:584))
        (PORT clk (2470:2470:2470) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2459:2459:2459))
        (PORT clk (2468:2468:2468) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (4215:4215:4215))
        (PORT d[1] (3645:3645:3645) (3718:3718:3718))
        (PORT d[2] (4567:4567:4567) (4554:4554:4554))
        (PORT d[3] (4862:4862:4862) (4914:4914:4914))
        (PORT d[4] (4430:4430:4430) (4477:4477:4477))
        (PORT d[5] (4770:4770:4770) (4721:4721:4721))
        (PORT d[6] (4473:4473:4473) (4435:4435:4435))
        (PORT d[7] (3469:3469:3469) (3627:3627:3627))
        (PORT d[8] (4419:4419:4419) (4386:4386:4386))
        (PORT d[9] (3901:3901:3901) (3974:3974:3974))
        (PORT d[10] (4850:4850:4850) (4772:4772:4772))
        (PORT d[11] (4714:4714:4714) (4675:4675:4675))
        (PORT d[12] (4801:4801:4801) (4775:4775:4775))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5198:5198:5198))
        (PORT clk (2463:2463:2463) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (PORT d[0] (4348:4348:4348) (4241:4241:4241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1226:1226:1226))
        (PORT d[1] (1213:1213:1213) (1226:1226:1226))
        (PORT d[2] (1213:1213:1213) (1226:1226:1226))
        (PORT d[3] (1213:1213:1213) (1226:1226:1226))
        (PORT d[4] (1213:1213:1213) (1226:1226:1226))
        (PORT d[5] (2183:2183:2183) (2178:2178:2178))
        (PORT d[6] (2183:2183:2183) (2178:2178:2178))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2183:2183:2183) (2178:2178:2178))
        (PORT d[9] (2183:2183:2183) (2178:2178:2178))
        (PORT d[10] (2183:2183:2183) (2178:2178:2178))
        (PORT d[11] (2183:2183:2183) (2178:2178:2178))
        (PORT d[12] (2183:2183:2183) (2178:2178:2178))
        (PORT clk (2477:2477:2477) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2823:2823:2823))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4558:4558:4558))
        (PORT d[1] (3693:3693:3693) (3768:3768:3768))
        (PORT d[2] (4577:4577:4577) (4565:4565:4565))
        (PORT d[3] (4816:4816:4816) (4866:4866:4866))
        (PORT d[4] (4441:4441:4441) (4483:4483:4483))
        (PORT d[5] (5102:5102:5102) (5043:5043:5043))
        (PORT d[6] (4480:4480:4480) (4443:4443:4443))
        (PORT d[7] (3496:3496:3496) (3659:3659:3659))
        (PORT d[8] (4469:4469:4469) (4441:4441:4441))
        (PORT d[9] (3941:3941:3941) (4020:4020:4020))
        (PORT d[10] (5222:5222:5222) (5138:5138:5138))
        (PORT d[11] (5098:5098:5098) (5059:5059:5059))
        (PORT d[12] (4785:4785:4785) (4765:4765:4765))
        (PORT clk (2467:2467:2467) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3528:3528:3528))
        (PORT clk (2467:2467:2467) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (PORT d[0] (3135:3135:3135) (3133:3133:3133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2573:2573:2573))
        (PORT d[1] (2643:2643:2643) (2573:2573:2573))
        (PORT d[2] (2643:2643:2643) (2573:2573:2573))
        (PORT d[3] (2643:2643:2643) (2573:2573:2573))
        (PORT d[4] (2643:2643:2643) (2573:2573:2573))
        (PORT d[5] (2701:2701:2701) (2643:2643:2643))
        (PORT d[6] (2701:2701:2701) (2643:2643:2643))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2701:2701:2701) (2643:2643:2643))
        (PORT d[9] (2701:2701:2701) (2643:2643:2643))
        (PORT d[10] (2701:2701:2701) (2643:2643:2643))
        (PORT d[11] (2701:2701:2701) (2643:2643:2643))
        (PORT d[12] (2701:2701:2701) (2643:2643:2643))
        (PORT clk (2500:2500:2500) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1639:1639:1639))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4091:4091:4091) (4291:4291:4291))
        (PORT d[1] (4291:4291:4291) (4345:4345:4345))
        (PORT d[2] (2067:2067:2067) (2090:2090:2090))
        (PORT d[3] (2105:2105:2105) (2131:2131:2131))
        (PORT d[4] (4826:4826:4826) (4837:4837:4837))
        (PORT d[5] (2005:2005:2005) (2025:2025:2025))
        (PORT d[6] (4100:4100:4100) (4105:4105:4105))
        (PORT d[7] (5191:5191:5191) (5329:5329:5329))
        (PORT d[8] (4036:4036:4036) (4034:4034:4034))
        (PORT d[9] (4960:4960:4960) (5021:5021:5021))
        (PORT d[10] (3810:3810:3810) (3828:3828:3828))
        (PORT d[11] (4707:4707:4707) (4683:4683:4683))
        (PORT d[12] (3062:3062:3062) (3083:3083:3083))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2989:2989:2989))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (3176:3176:3176) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3725:3725:3725) (3652:3652:3652))
        (PORT d[1] (3725:3725:3725) (3652:3652:3652))
        (PORT d[2] (3725:3725:3725) (3652:3652:3652))
        (PORT d[3] (3725:3725:3725) (3652:3652:3652))
        (PORT d[4] (3725:3725:3725) (3652:3652:3652))
        (PORT d[5] (3430:3430:3430) (3365:3365:3365))
        (PORT d[6] (3430:3430:3430) (3365:3365:3365))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3430:3430:3430) (3365:3365:3365))
        (PORT d[9] (3430:3430:3430) (3365:3365:3365))
        (PORT d[10] (3430:3430:3430) (3365:3365:3365))
        (PORT d[11] (3430:3430:3430) (3365:3365:3365))
        (PORT d[12] (3430:3430:3430) (3365:3365:3365))
        (PORT clk (2476:2476:2476) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1728:1728:1728))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3918:3918:3918))
        (PORT d[1] (3588:3588:3588) (3637:3637:3637))
        (PORT d[2] (3391:3391:3391) (3397:3397:3397))
        (PORT d[3] (2788:2788:2788) (2812:2812:2812))
        (PORT d[4] (4147:4147:4147) (4163:4163:4163))
        (PORT d[5] (3376:3376:3376) (3372:3372:3372))
        (PORT d[6] (3362:3362:3362) (3369:3369:3369))
        (PORT d[7] (4473:4473:4473) (4619:4619:4619))
        (PORT d[8] (3385:3385:3385) (3391:3391:3391))
        (PORT d[9] (4231:4231:4231) (4287:4287:4287))
        (PORT d[10] (3077:3077:3077) (3099:3099:3099))
        (PORT d[11] (4024:4024:4024) (4004:4004:4004))
        (PORT d[12] (3772:3772:3772) (3776:3776:3776))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (3435:3435:3435))
        (PORT clk (2473:2473:2473) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2462:2462:2462))
        (PORT d[0] (3894:3894:3894) (3774:3774:3774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2172:2172:2172))
        (PORT datab (733:733:733) (700:700:700))
        (PORT datac (1785:1785:1785) (1865:1865:1865))
        (PORT datad (1309:1309:1309) (1265:1265:1265))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2170:2170:2170))
        (PORT datab (2245:2245:2245) (2210:2210:2210))
        (PORT datac (2068:2068:2068) (2069:2069:2069))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (649:649:649))
        (PORT datab (1284:1284:1284) (1244:1244:1244))
        (PORT datad (1240:1240:1240) (1198:1198:1198))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6507:6507:6507) (6620:6620:6620))
        (PORT d[1] (6507:6507:6507) (6620:6620:6620))
        (PORT d[2] (6507:6507:6507) (6620:6620:6620))
        (PORT d[3] (6507:6507:6507) (6620:6620:6620))
        (PORT d[4] (6507:6507:6507) (6620:6620:6620))
        (PORT d[5] (6628:6628:6628) (6710:6710:6710))
        (PORT d[6] (6628:6628:6628) (6710:6710:6710))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (6628:6628:6628) (6710:6710:6710))
        (PORT d[9] (6628:6628:6628) (6710:6710:6710))
        (PORT d[10] (6628:6628:6628) (6710:6710:6710))
        (PORT d[11] (6628:6628:6628) (6710:6710:6710))
        (PORT d[12] (6628:6628:6628) (6710:6710:6710))
        (PORT clk (2475:2475:2475) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2773:2773:2773))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3130:3130:3130))
        (PORT d[1] (3159:3159:3159) (3081:3081:3081))
        (PORT d[2] (3241:3241:3241) (3202:3202:3202))
        (PORT d[3] (3316:3316:3316) (3403:3403:3403))
        (PORT d[4] (3150:3150:3150) (3211:3211:3211))
        (PORT d[5] (4241:4241:4241) (4107:4107:4107))
        (PORT d[6] (3430:3430:3430) (3471:3471:3471))
        (PORT d[7] (3412:3412:3412) (3524:3524:3524))
        (PORT d[8] (3241:3241:3241) (3194:3194:3194))
        (PORT d[9] (5200:5200:5200) (5441:5441:5441))
        (PORT d[10] (6496:6496:6496) (6542:6542:6542))
        (PORT d[11] (2804:2804:2804) (2861:2861:2861))
        (PORT d[12] (3138:3138:3138) (3095:3095:3095))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3214:3214:3214))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (2992:2992:2992) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5118:5118:5118) (5235:5235:5235))
        (PORT d[1] (5118:5118:5118) (5235:5235:5235))
        (PORT d[2] (5118:5118:5118) (5235:5235:5235))
        (PORT d[3] (5118:5118:5118) (5235:5235:5235))
        (PORT d[4] (5118:5118:5118) (5235:5235:5235))
        (PORT d[5] (5616:5616:5616) (5698:5698:5698))
        (PORT d[6] (5616:5616:5616) (5698:5698:5698))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5616:5616:5616) (5698:5698:5698))
        (PORT d[9] (5616:5616:5616) (5698:5698:5698))
        (PORT d[10] (5616:5616:5616) (5698:5698:5698))
        (PORT d[11] (5616:5616:5616) (5698:5698:5698))
        (PORT d[12] (5616:5616:5616) (5698:5698:5698))
        (PORT clk (2485:2485:2485) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2337:2337:2337))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2697:2697:2697))
        (PORT d[1] (4508:4508:4508) (4426:4426:4426))
        (PORT d[2] (3019:3019:3019) (3024:3024:3024))
        (PORT d[3] (2925:2925:2925) (2980:2980:2980))
        (PORT d[4] (4277:4277:4277) (4335:4335:4335))
        (PORT d[5] (5982:5982:5982) (5873:5873:5873))
        (PORT d[6] (4910:4910:4910) (4937:4937:4937))
        (PORT d[7] (3425:3425:3425) (3537:3537:3537))
        (PORT d[8] (4155:4155:4155) (4159:4159:4159))
        (PORT d[9] (5507:5507:5507) (5709:5709:5709))
        (PORT d[10] (6515:6515:6515) (6566:6566:6566))
        (PORT d[11] (3836:3836:3836) (3925:3925:3925))
        (PORT d[12] (3811:3811:3811) (3723:3723:3723))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2218:2218:2218))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT d[0] (4464:4464:4464) (4523:4523:4523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4715:4715:4715) (4826:4826:4826))
        (PORT d[1] (4715:4715:4715) (4826:4826:4826))
        (PORT d[2] (4715:4715:4715) (4826:4826:4826))
        (PORT d[3] (4715:4715:4715) (4826:4826:4826))
        (PORT d[4] (4715:4715:4715) (4826:4826:4826))
        (PORT d[5] (5069:5069:5069) (5174:5174:5174))
        (PORT d[6] (5069:5069:5069) (5174:5174:5174))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5069:5069:5069) (5174:5174:5174))
        (PORT d[9] (5069:5069:5069) (5174:5174:5174))
        (PORT d[10] (5069:5069:5069) (5174:5174:5174))
        (PORT d[11] (5069:5069:5069) (5174:5174:5174))
        (PORT d[12] (5069:5069:5069) (5174:5174:5174))
        (PORT clk (2440:2440:2440) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2951:2951:2951))
        (PORT clk (2447:2447:2447) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3799:3799:3799))
        (PORT d[1] (3063:3063:3063) (3050:3050:3050))
        (PORT d[2] (3262:3262:3262) (3268:3268:3268))
        (PORT d[3] (3913:3913:3913) (4017:4017:4017))
        (PORT d[4] (3591:3591:3591) (3573:3573:3573))
        (PORT d[5] (4624:4624:4624) (4544:4544:4544))
        (PORT d[6] (3708:3708:3708) (3702:3702:3702))
        (PORT d[7] (4102:4102:4102) (4277:4277:4277))
        (PORT d[8] (3086:3086:3086) (3088:3088:3088))
        (PORT d[9] (5607:5607:5607) (5896:5896:5896))
        (PORT d[10] (3598:3598:3598) (3579:3579:3579))
        (PORT d[11] (3177:3177:3177) (3162:3162:3162))
        (PORT d[12] (3107:3107:3107) (3099:3099:3099))
        (PORT clk (2442:2442:2442) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2839:2839:2839))
        (PORT clk (2442:2442:2442) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (PORT d[0] (5350:5350:5350) (5448:5448:5448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4780:4780:4780))
        (PORT d[1] (4701:4701:4701) (4780:4780:4780))
        (PORT d[2] (4701:4701:4701) (4780:4780:4780))
        (PORT d[3] (4701:4701:4701) (4780:4780:4780))
        (PORT d[4] (4701:4701:4701) (4780:4780:4780))
        (PORT d[5] (4980:4980:4980) (5061:5061:5061))
        (PORT d[6] (4980:4980:4980) (5061:5061:5061))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4980:4980:4980) (5061:5061:5061))
        (PORT d[9] (4980:4980:4980) (5061:5061:5061))
        (PORT d[10] (4980:4980:4980) (5061:5061:5061))
        (PORT d[11] (4980:4980:4980) (5061:5061:5061))
        (PORT d[12] (4980:4980:4980) (5061:5061:5061))
        (PORT clk (2502:2502:2502) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1627:1627:1627))
        (PORT clk (2517:2517:2517) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (811:811:811))
        (PORT d[1] (3222:3222:3222) (3259:3259:3259))
        (PORT d[2] (1140:1140:1140) (1163:1163:1163))
        (PORT d[3] (760:760:760) (789:789:789))
        (PORT d[4] (1833:1833:1833) (1830:1830:1830))
        (PORT d[5] (1075:1075:1075) (1090:1090:1090))
        (PORT d[6] (4097:4097:4097) (4096:4096:4096))
        (PORT d[7] (1723:1723:1723) (1729:1729:1729))
        (PORT d[8] (3906:3906:3906) (3904:3904:3904))
        (PORT d[9] (1774:1774:1774) (1780:1780:1780))
        (PORT d[10] (1836:1836:1836) (1861:1861:1861))
        (PORT d[11] (1799:1799:1799) (1817:1817:1817))
        (PORT d[12] (3491:3491:3491) (3491:3491:3491))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1553:1553:1553))
        (PORT clk (2512:2512:2512) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2502:2502:2502))
        (PORT d[0] (2804:2804:2804) (2690:2690:2690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2503:2503:2503))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1283:1283:1283))
        (PORT datab (1851:1851:1851) (1895:1895:1895))
        (PORT datac (1057:1057:1057) (1119:1119:1119))
        (PORT datad (988:988:988) (979:979:979))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2875:2875:2875) (2829:2829:2829))
        (PORT datab (2012:2012:2012) (2025:2025:2025))
        (PORT datac (1171:1171:1171) (1231:1231:1231))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5595:5595:5595))
        (PORT d[1] (5476:5476:5476) (5595:5595:5595))
        (PORT d[2] (5476:5476:5476) (5595:5595:5595))
        (PORT d[3] (5476:5476:5476) (5595:5595:5595))
        (PORT d[4] (5476:5476:5476) (5595:5595:5595))
        (PORT d[5] (6008:6008:6008) (6095:6095:6095))
        (PORT d[6] (6008:6008:6008) (6095:6095:6095))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (6008:6008:6008) (6095:6095:6095))
        (PORT d[9] (6008:6008:6008) (6095:6095:6095))
        (PORT d[10] (6008:6008:6008) (6095:6095:6095))
        (PORT d[11] (6008:6008:6008) (6095:6095:6095))
        (PORT d[12] (6008:6008:6008) (6095:6095:6095))
        (PORT clk (2487:2487:2487) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2087:2087:2087))
        (PORT clk (2503:2503:2503) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3441:3441:3441))
        (PORT d[1] (4546:4546:4546) (4487:4487:4487))
        (PORT d[2] (2201:2201:2201) (2176:2176:2176))
        (PORT d[3] (3271:3271:3271) (3353:3353:3353))
        (PORT d[4] (3932:3932:3932) (3992:3992:3992))
        (PORT d[5] (5964:5964:5964) (5806:5806:5806))
        (PORT d[6] (4552:4552:4552) (4581:4581:4581))
        (PORT d[7] (3059:3059:3059) (3176:3176:3176))
        (PORT d[8] (4095:4095:4095) (4097:4097:4097))
        (PORT d[9] (5147:5147:5147) (5355:5355:5355))
        (PORT d[10] (6145:6145:6145) (6201:6201:6201))
        (PORT d[11] (4207:4207:4207) (4246:4246:4246))
        (PORT d[12] (4445:4445:4445) (4371:4371:4371))
        (PORT clk (2498:2498:2498) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4870:4870:4870) (4924:4924:4924))
        (PORT clk (2498:2498:2498) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2487:2487:2487))
        (PORT d[0] (5939:5939:5939) (5952:5952:5952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4322:4322:4322) (4400:4400:4400))
        (PORT d[1] (4322:4322:4322) (4400:4400:4400))
        (PORT d[2] (4322:4322:4322) (4400:4400:4400))
        (PORT d[3] (4322:4322:4322) (4400:4400:4400))
        (PORT d[4] (4322:4322:4322) (4400:4400:4400))
        (PORT d[5] (4980:4980:4980) (5043:5043:5043))
        (PORT d[6] (4980:4980:4980) (5043:5043:5043))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4980:4980:4980) (5043:5043:5043))
        (PORT d[9] (4980:4980:4980) (5043:5043:5043))
        (PORT d[10] (4980:4980:4980) (5043:5043:5043))
        (PORT d[11] (4980:4980:4980) (5043:5043:5043))
        (PORT d[12] (4980:4980:4980) (5043:5043:5043))
        (PORT clk (2492:2492:2492) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2938:2938:2938))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (4129:4129:4129))
        (PORT d[1] (2323:2323:2323) (2303:2303:2303))
        (PORT d[2] (2558:2558:2558) (2572:2572:2572))
        (PORT d[3] (3600:3600:3600) (3695:3695:3695))
        (PORT d[4] (2764:2764:2764) (2761:2761:2761))
        (PORT d[5] (3443:3443:3443) (3372:3372:3372))
        (PORT d[6] (2691:2691:2691) (2701:2701:2701))
        (PORT d[7] (4556:4556:4556) (4751:4751:4751))
        (PORT d[8] (2461:2461:2461) (2462:2462:2462))
        (PORT d[9] (3094:3094:3094) (3082:3082:3082))
        (PORT d[10] (4367:4367:4367) (4347:4347:4347))
        (PORT d[11] (3509:3509:3509) (3490:3490:3490))
        (PORT d[12] (2366:2366:2366) (2380:2380:2380))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2956:2956:2956))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (2863:2863:2863) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4405:4405:4405))
        (PORT d[1] (4327:4327:4327) (4405:4405:4405))
        (PORT d[2] (4327:4327:4327) (4405:4405:4405))
        (PORT d[3] (4327:4327:4327) (4405:4405:4405))
        (PORT d[4] (4327:4327:4327) (4405:4405:4405))
        (PORT d[5] (4672:4672:4672) (4752:4752:4752))
        (PORT d[6] (4672:4672:4672) (4752:4752:4752))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4672:4672:4672) (4752:4752:4752))
        (PORT d[9] (4672:4672:4672) (4752:4752:4752))
        (PORT d[10] (4672:4672:4672) (4752:4752:4752))
        (PORT d[11] (4672:4672:4672) (4752:4752:4752))
        (PORT d[12] (4672:4672:4672) (4752:4752:4752))
        (PORT clk (2476:2476:2476) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3200:3200:3200))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3786:3786:3786))
        (PORT d[1] (2387:2387:2387) (2393:2393:2393))
        (PORT d[2] (2528:2528:2528) (2543:2543:2543))
        (PORT d[3] (3959:3959:3959) (4071:4071:4071))
        (PORT d[4] (4291:4291:4291) (4270:4270:4270))
        (PORT d[5] (3838:3838:3838) (3762:3762:3762))
        (PORT d[6] (3048:3048:3048) (3052:3052:3052))
        (PORT d[7] (4200:4200:4200) (4396:4396:4396))
        (PORT d[8] (2754:2754:2754) (2759:2759:2759))
        (PORT d[9] (2718:2718:2718) (2705:2705:2705))
        (PORT d[10] (3995:3995:3995) (3981:3981:3981))
        (PORT d[11] (3159:3159:3159) (3143:3143:3143))
        (PORT d[12] (3077:3077:3077) (3078:3078:3078))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2547:2547:2547))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (3199:3199:3199) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1108:1108:1108))
        (PORT datab (1399:1399:1399) (1422:1422:1422))
        (PORT datac (1628:1628:1628) (1644:1644:1644))
        (PORT datad (1347:1347:1347) (1337:1337:1337))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5837:5837:5837) (5958:5958:5958))
        (PORT d[1] (5837:5837:5837) (5958:5958:5958))
        (PORT d[2] (5837:5837:5837) (5958:5958:5958))
        (PORT d[3] (5837:5837:5837) (5958:5958:5958))
        (PORT d[4] (5837:5837:5837) (5958:5958:5958))
        (PORT d[5] (6337:6337:6337) (6421:6421:6421))
        (PORT d[6] (6337:6337:6337) (6421:6421:6421))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (6337:6337:6337) (6421:6421:6421))
        (PORT d[9] (6337:6337:6337) (6421:6421:6421))
        (PORT d[10] (6337:6337:6337) (6421:6421:6421))
        (PORT d[11] (6337:6337:6337) (6421:6421:6421))
        (PORT d[12] (6337:6337:6337) (6421:6421:6421))
        (PORT clk (2492:2492:2492) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2400:2400:2400))
        (PORT clk (2487:2487:2487) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3119:3119:3119))
        (PORT d[1] (4093:4093:4093) (4006:4006:4006))
        (PORT d[2] (2549:2549:2549) (2522:2522:2522))
        (PORT d[3] (3632:3632:3632) (3710:3710:3710))
        (PORT d[4] (3570:3570:3570) (3632:3632:3632))
        (PORT d[5] (5588:5588:5588) (5433:5433:5433))
        (PORT d[6] (4185:4185:4185) (4216:4216:4216))
        (PORT d[7] (3053:3053:3053) (3170:3170:3170))
        (PORT d[8] (4144:4144:4144) (4058:4058:4058))
        (PORT d[9] (5949:5949:5949) (6181:6181:6181))
        (PORT d[10] (6096:6096:6096) (6150:6150:6150))
        (PORT d[11] (3904:3904:3904) (3950:3950:3950))
        (PORT d[12] (4096:4096:4096) (4025:4025:4025))
        (PORT clk (2482:2482:2482) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4283:4283:4283))
        (PORT clk (2482:2482:2482) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2475:2475:2475))
        (PORT d[0] (4666:4666:4666) (4766:4766:4766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1535:1535:1535))
        (PORT datab (751:751:751) (795:795:795))
        (PORT datac (1280:1280:1280) (1258:1258:1258))
        (PORT datad (2195:2195:2195) (2206:2206:2206))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (649:649:649))
        (PORT datab (930:930:930) (929:929:929))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4326:4326:4326))
        (PORT d[1] (4252:4252:4252) (4326:4326:4326))
        (PORT d[2] (4252:4252:4252) (4326:4326:4326))
        (PORT d[3] (4252:4252:4252) (4326:4326:4326))
        (PORT d[4] (4252:4252:4252) (4326:4326:4326))
        (PORT d[5] (4246:4246:4246) (4325:4325:4325))
        (PORT d[6] (4246:4246:4246) (4325:4325:4325))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4246:4246:4246) (4325:4325:4325))
        (PORT d[9] (4246:4246:4246) (4325:4325:4325))
        (PORT d[10] (4246:4246:4246) (4325:4325:4325))
        (PORT d[11] (4246:4246:4246) (4325:4325:4325))
        (PORT d[12] (4246:4246:4246) (4325:4325:4325))
        (PORT clk (2423:2423:2423) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3902:3902:3902) (4099:4099:4099))
        (PORT clk (2443:2443:2443) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2731:2731:2731))
        (PORT d[1] (2666:2666:2666) (2786:2786:2786))
        (PORT d[2] (3860:3860:3860) (3883:3883:3883))
        (PORT d[3] (3300:3300:3300) (3435:3435:3435))
        (PORT d[4] (2899:2899:2899) (2954:2954:2954))
        (PORT d[5] (3430:3430:3430) (3486:3486:3486))
        (PORT d[6] (3035:3035:3035) (3199:3199:3199))
        (PORT d[7] (3816:3816:3816) (3965:3965:3965))
        (PORT d[8] (4081:4081:4081) (4031:4031:4031))
        (PORT d[9] (4747:4747:4747) (4885:4885:4885))
        (PORT d[10] (5877:5877:5877) (5859:5859:5859))
        (PORT d[11] (3771:3771:3771) (3737:3737:3737))
        (PORT d[12] (4209:4209:4209) (4164:4164:4164))
        (PORT clk (2438:2438:2438) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3602:3602:3602))
        (PORT clk (2438:2438:2438) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2428:2428:2428))
        (PORT d[0] (4249:4249:4249) (4122:4122:4122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4631:4631:4631) (4688:4688:4688))
        (PORT d[1] (4631:4631:4631) (4688:4688:4688))
        (PORT d[2] (4631:4631:4631) (4688:4688:4688))
        (PORT d[3] (4631:4631:4631) (4688:4688:4688))
        (PORT d[4] (4631:4631:4631) (4688:4688:4688))
        (PORT d[5] (4627:4627:4627) (4696:4696:4696))
        (PORT d[6] (4627:4627:4627) (4696:4696:4696))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4627:4627:4627) (4696:4696:4696))
        (PORT d[9] (4627:4627:4627) (4696:4696:4696))
        (PORT d[10] (4627:4627:4627) (4696:4696:4696))
        (PORT d[11] (4627:4627:4627) (4696:4696:4696))
        (PORT d[12] (4627:4627:4627) (4696:4696:4696))
        (PORT clk (2448:2448:2448) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (4111:4111:4111))
        (PORT clk (2468:2468:2468) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3378:3378:3378))
        (PORT d[1] (2473:2473:2473) (2505:2505:2505))
        (PORT d[2] (2796:2796:2796) (2867:2867:2867))
        (PORT d[3] (3296:3296:3296) (3377:3377:3377))
        (PORT d[4] (3597:3597:3597) (3558:3558:3558))
        (PORT d[5] (7549:7549:7549) (7498:7498:7498))
        (PORT d[6] (2817:2817:2817) (2863:2863:2863))
        (PORT d[7] (3937:3937:3937) (4014:4014:4014))
        (PORT d[8] (3090:3090:3090) (3077:3077:3077))
        (PORT d[9] (5739:5739:5739) (5892:5892:5892))
        (PORT d[10] (6741:6741:6741) (6765:6765:6765))
        (PORT d[11] (3298:3298:3298) (3268:3268:3268))
        (PORT d[12] (2709:2709:2709) (2707:2707:2707))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3147:3147:3147))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2453:2453:2453))
        (PORT d[0] (4448:4448:4448) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1281:1281:1281))
        (PORT datab (2613:2613:2613) (2573:2573:2573))
        (PORT datac (1063:1063:1063) (1127:1127:1127))
        (PORT datad (1773:1773:1773) (1792:1792:1792))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (4747:4747:4747))
        (PORT d[1] (4671:4671:4671) (4747:4747:4747))
        (PORT d[2] (4671:4671:4671) (4747:4747:4747))
        (PORT d[3] (4671:4671:4671) (4747:4747:4747))
        (PORT d[4] (4671:4671:4671) (4747:4747:4747))
        (PORT d[5] (4972:4972:4972) (5053:5053:5053))
        (PORT d[6] (4972:4972:4972) (5053:5053:5053))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4972:4972:4972) (5053:5053:5053))
        (PORT d[9] (4972:4972:4972) (5053:5053:5053))
        (PORT d[10] (4972:4972:4972) (5053:5053:5053))
        (PORT d[11] (4972:4972:4972) (5053:5053:5053))
        (PORT d[12] (4972:4972:4972) (5053:5053:5053))
        (PORT clk (2498:2498:2498) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3210:3210:3210))
        (PORT clk (2516:2516:2516) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2644:2644:2644))
        (PORT d[1] (3232:3232:3232) (3255:3255:3255))
        (PORT d[2] (1726:1726:1726) (1734:1734:1734))
        (PORT d[3] (4042:4042:4042) (4105:4105:4105))
        (PORT d[4] (1819:1819:1819) (1816:1816:1816))
        (PORT d[5] (1804:1804:1804) (1812:1812:1812))
        (PORT d[6] (3839:3839:3839) (3875:3875:3875))
        (PORT d[7] (3113:3113:3113) (3107:3107:3107))
        (PORT d[8] (3881:3881:3881) (3876:3876:3876))
        (PORT d[9] (2053:2053:2053) (2039:2039:2039))
        (PORT d[10] (1870:1870:1870) (1897:1897:1897))
        (PORT d[11] (1727:1727:1727) (1738:1738:1738))
        (PORT d[12] (3459:3459:3459) (3455:3455:3455))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1627:1627:1627))
        (PORT clk (2511:2511:2511) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (PORT d[0] (1911:1911:1911) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (4996:4996:4996))
        (PORT d[1] (4922:4922:4922) (4996:4996:4996))
        (PORT d[2] (4922:4922:4922) (4996:4996:4996))
        (PORT d[3] (4922:4922:4922) (4996:4996:4996))
        (PORT d[4] (4922:4922:4922) (4996:4996:4996))
        (PORT d[5] (4594:4594:4594) (4672:4672:4672))
        (PORT d[6] (4594:4594:4594) (4672:4672:4672))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4594:4594:4594) (4672:4672:4672))
        (PORT d[9] (4594:4594:4594) (4672:4672:4672))
        (PORT d[10] (4594:4594:4594) (4672:4672:4672))
        (PORT d[11] (4594:4594:4594) (4672:4672:4672))
        (PORT d[12] (4594:4594:4594) (4672:4672:4672))
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (3148:3148:3148))
        (PORT clk (2504:2504:2504) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3415:3415:3415))
        (PORT d[1] (3184:3184:3184) (3194:3194:3194))
        (PORT d[2] (3135:3135:3135) (3203:3203:3203))
        (PORT d[3] (3543:3543:3543) (3623:3623:3623))
        (PORT d[4] (4301:4301:4301) (4256:4256:4256))
        (PORT d[5] (8290:8290:8290) (8235:8235:8235))
        (PORT d[6] (3463:3463:3463) (3499:3499:3499))
        (PORT d[7] (4668:4668:4668) (4737:4737:4737))
        (PORT d[8] (2486:2486:2486) (2478:2478:2478))
        (PORT d[9] (6093:6093:6093) (6258:6258:6258))
        (PORT d[10] (2182:2182:2182) (2200:2200:2200))
        (PORT d[11] (3969:3969:3969) (3938:3938:3938))
        (PORT d[12] (3125:3125:3125) (3127:3127:3127))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2200:2200:2200))
        (PORT clk (2499:2499:2499) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2489:2489:2489))
        (PORT d[0] (4680:4680:4680) (4806:4806:4806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2490:2490:2490))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1283:1283:1283))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (695:695:695) (691:691:691))
        (PORT datad (1348:1348:1348) (1335:1335:1335))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4388:4388:4388))
        (PORT d[1] (4311:4311:4311) (4388:4388:4388))
        (PORT d[2] (4311:4311:4311) (4388:4388:4388))
        (PORT d[3] (4311:4311:4311) (4388:4388:4388))
        (PORT d[4] (4311:4311:4311) (4388:4388:4388))
        (PORT d[5] (5014:5014:5014) (5081:5081:5081))
        (PORT d[6] (5014:5014:5014) (5081:5081:5081))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5014:5014:5014) (5081:5081:5081))
        (PORT d[9] (5014:5014:5014) (5081:5081:5081))
        (PORT d[10] (5014:5014:5014) (5081:5081:5081))
        (PORT d[11] (5014:5014:5014) (5081:5081:5081))
        (PORT d[12] (5014:5014:5014) (5081:5081:5081))
        (PORT clk (2477:2477:2477) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3203:3203:3203))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3260:3260:3260) (3393:3393:3393))
        (PORT d[1] (2503:2503:2503) (2542:2542:2542))
        (PORT d[2] (3215:3215:3215) (3291:3291:3291))
        (PORT d[3] (3541:3541:3541) (3613:3613:3613))
        (PORT d[4] (3958:3958:3958) (3919:3919:3919))
        (PORT d[5] (7883:7883:7883) (7829:7829:7829))
        (PORT d[6] (3456:3456:3456) (3492:3492:3492))
        (PORT d[7] (4259:4259:4259) (4330:4330:4330))
        (PORT d[8] (2493:2493:2493) (2488:2488:2488))
        (PORT d[9] (6080:6080:6080) (6243:6243:6243))
        (PORT d[10] (7092:7092:7092) (7117:7117:7117))
        (PORT d[11] (3399:3399:3399) (3386:3386:3386))
        (PORT d[12] (2788:2788:2788) (2795:2795:2795))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2436:2436:2436))
        (PORT clk (2490:2490:2490) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2482:2482:2482))
        (PORT d[0] (2974:2974:2974) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (4636:4636:4636))
        (PORT d[1] (4569:4569:4569) (4636:4636:4636))
        (PORT d[2] (4569:4569:4569) (4636:4636:4636))
        (PORT d[3] (4569:4569:4569) (4636:4636:4636))
        (PORT d[4] (4569:4569:4569) (4636:4636:4636))
        (PORT d[5] (4274:4274:4274) (4348:4348:4348))
        (PORT d[6] (4274:4274:4274) (4348:4348:4348))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4274:4274:4274) (4348:4348:4348))
        (PORT d[9] (4274:4274:4274) (4348:4348:4348))
        (PORT d[10] (4274:4274:4274) (4348:4348:4348))
        (PORT d[11] (4274:4274:4274) (4348:4348:4348))
        (PORT d[12] (4274:4274:4274) (4348:4348:4348))
        (PORT clk (2431:2431:2431) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3780:3780:3780))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2963:2963:2963))
        (PORT d[1] (2674:2674:2674) (2795:2795:2795))
        (PORT d[2] (3875:3875:3875) (3900:3900:3900))
        (PORT d[3] (3342:3342:3342) (3486:3486:3486))
        (PORT d[4] (2832:2832:2832) (2895:2895:2895))
        (PORT d[5] (3477:3477:3477) (3541:3541:3541))
        (PORT d[6] (3036:3036:3036) (3200:3200:3200))
        (PORT d[7] (3841:3841:3841) (3993:3993:3993))
        (PORT d[8] (4127:4127:4127) (4084:4084:4084))
        (PORT d[9] (4344:4344:4344) (4492:4492:4492))
        (PORT d[10] (6159:6159:6159) (6136:6136:6136))
        (PORT d[11] (3787:3787:3787) (3755:3755:3755))
        (PORT d[12] (4214:4214:4214) (4169:4169:4169))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (3907:3907:3907))
        (PORT clk (2444:2444:2444) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (PORT d[0] (3112:3112:3112) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4764:4764:4764))
        (PORT d[1] (4679:4679:4679) (4764:4764:4764))
        (PORT d[2] (4679:4679:4679) (4764:4764:4764))
        (PORT d[3] (4679:4679:4679) (4764:4764:4764))
        (PORT d[4] (4679:4679:4679) (4764:4764:4764))
        (PORT d[5] (5012:5012:5012) (5098:5098:5098))
        (PORT d[6] (5012:5012:5012) (5098:5098:5098))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5012:5012:5012) (5098:5098:5098))
        (PORT d[9] (5012:5012:5012) (5098:5098:5098))
        (PORT d[10] (5012:5012:5012) (5098:5098:5098))
        (PORT d[11] (5012:5012:5012) (5098:5098:5098))
        (PORT d[12] (5012:5012:5012) (5098:5098:5098))
        (PORT clk (2503:2503:2503) (2535:2535:2535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2535:2535:2535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2807:2807:2807))
        (PORT clk (2517:2517:2517) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3422:3422:3422))
        (PORT d[1] (3526:3526:3526) (3553:3553:3553))
        (PORT d[2] (1468:1468:1468) (1478:1478:1478))
        (PORT d[3] (3681:3681:3681) (3766:3766:3766))
        (PORT d[4] (1815:1815:1815) (1812:1812:1812))
        (PORT d[5] (1459:1459:1459) (1469:1469:1469))
        (PORT d[6] (3752:3752:3752) (3762:3762:3762))
        (PORT d[7] (1426:1426:1426) (1441:1441:1441))
        (PORT d[8] (3893:3893:3893) (3889:3889:3889))
        (PORT d[9] (1428:1428:1428) (1442:1442:1442))
        (PORT d[10] (1789:1789:1789) (1806:1806:1806))
        (PORT d[11] (1780:1780:1780) (1797:1797:1797))
        (PORT d[12] (3458:3458:3458) (3473:3473:3473))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4045:4045:4045))
        (PORT clk (2512:2512:2512) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2517:2517:2517) (2503:2503:2503))
        (PORT d[0] (3875:3875:3875) (3761:3761:3761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2518:2518:2518) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3527:3527:3527) (3510:3510:3510))
        (PORT datab (1106:1106:1106) (1171:1171:1171))
        (PORT datac (1171:1171:1171) (1232:1232:1232))
        (PORT datad (1075:1075:1075) (1059:1059:1059))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5280:5280:5280) (5347:5347:5347))
        (PORT d[1] (5280:5280:5280) (5347:5347:5347))
        (PORT d[2] (5280:5280:5280) (5347:5347:5347))
        (PORT d[3] (5280:5280:5280) (5347:5347:5347))
        (PORT d[4] (5280:5280:5280) (5347:5347:5347))
        (PORT d[5] (4665:4665:4665) (4740:4740:4740))
        (PORT d[6] (4665:4665:4665) (4740:4740:4740))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4665:4665:4665) (4740:4740:4740))
        (PORT d[9] (4665:4665:4665) (4740:4740:4740))
        (PORT d[10] (4665:4665:4665) (4740:4740:4740))
        (PORT d[11] (4665:4665:4665) (4740:4740:4740))
        (PORT d[12] (4665:4665:4665) (4740:4740:4740))
        (PORT clk (2461:2461:2461) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3766:3766:3766))
        (PORT clk (2479:2479:2479) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3089:3089:3089))
        (PORT d[1] (3398:3398:3398) (3516:3516:3516))
        (PORT d[2] (3138:3138:3138) (3130:3130:3130))
        (PORT d[3] (3723:3723:3723) (3866:3866:3866))
        (PORT d[4] (3295:3295:3295) (3361:3361:3361))
        (PORT d[5] (3831:3831:3831) (3894:3894:3894))
        (PORT d[6] (3072:3072:3072) (3241:3241:3241))
        (PORT d[7] (3786:3786:3786) (3940:3940:3940))
        (PORT d[8] (4429:4429:4429) (4382:4382:4382))
        (PORT d[9] (5063:5063:5063) (5208:5208:5208))
        (PORT d[10] (6532:6532:6532) (6510:6510:6510))
        (PORT d[11] (4138:4138:4138) (4109:4109:4109))
        (PORT d[12] (4902:4902:4902) (4840:4840:4840))
        (PORT clk (2474:2474:2474) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3157:3157:3157))
        (PORT clk (2474:2474:2474) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (PORT d[0] (3125:3125:3125) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1403:1403:1403))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1069:1069:1069) (1134:1134:1134))
        (PORT datad (3109:3109:3109) (3016:3016:3016))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (648:648:648))
        (PORT datab (1015:1015:1015) (1000:1000:1000))
        (PORT datad (985:985:985) (965:965:965))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (4994:4994:4994))
        (PORT d[1] (4929:4929:4929) (4994:4994:4994))
        (PORT d[2] (4929:4929:4929) (4994:4994:4994))
        (PORT d[3] (4929:4929:4929) (4994:4994:4994))
        (PORT d[4] (4929:4929:4929) (4994:4994:4994))
        (PORT d[5] (4957:4957:4957) (5036:5036:5036))
        (PORT d[6] (4957:4957:4957) (5036:5036:5036))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4957:4957:4957) (5036:5036:5036))
        (PORT d[9] (4957:4957:4957) (5036:5036:5036))
        (PORT d[10] (4957:4957:4957) (5036:5036:5036))
        (PORT d[11] (4957:4957:4957) (5036:5036:5036))
        (PORT d[12] (4957:4957:4957) (5036:5036:5036))
        (PORT clk (2496:2496:2496) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3195:3195:3195))
        (PORT clk (2515:2515:2515) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3742:3742:3742))
        (PORT d[1] (1467:1467:1467) (1482:1482:1482))
        (PORT d[2] (1402:1402:1402) (1410:1410:1410))
        (PORT d[3] (3154:3154:3154) (3202:3202:3202))
        (PORT d[4] (1480:1480:1480) (1486:1486:1486))
        (PORT d[5] (1466:1466:1466) (1477:1477:1477))
        (PORT d[6] (3892:3892:3892) (3930:3930:3930))
        (PORT d[7] (4926:4926:4926) (4987:4987:4987))
        (PORT d[8] (3913:3913:3913) (3911:3911:3911))
        (PORT d[9] (6360:6360:6360) (6516:6516:6516))
        (PORT d[10] (1841:1841:1841) (1862:1862:1862))
        (PORT d[11] (1415:1415:1415) (1434:1434:1434))
        (PORT d[12] (3478:3478:3478) (3475:3475:3475))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (1854:1854:1854))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2499:2499:2499))
        (PORT d[0] (4294:4294:4294) (4386:4386:4386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (5194:5194:5194))
        (PORT d[1] (5081:5081:5081) (5194:5194:5194))
        (PORT d[2] (5081:5081:5081) (5194:5194:5194))
        (PORT d[3] (5081:5081:5081) (5194:5194:5194))
        (PORT d[4] (5081:5081:5081) (5194:5194:5194))
        (PORT d[5] (5464:5464:5464) (5571:5571:5571))
        (PORT d[6] (5464:5464:5464) (5571:5571:5571))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5464:5464:5464) (5571:5571:5571))
        (PORT d[9] (5464:5464:5464) (5571:5571:5571))
        (PORT d[10] (5464:5464:5464) (5571:5571:5571))
        (PORT d[11] (5464:5464:5464) (5571:5571:5571))
        (PORT d[12] (5464:5464:5464) (5571:5571:5571))
        (PORT clk (2480:2480:2480) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3039:3039:3039))
        (PORT clk (2498:2498:2498) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2734:2734:2734))
        (PORT d[1] (4926:4926:4926) (4868:4868:4868))
        (PORT d[2] (3028:3028:3028) (3035:3035:3035))
        (PORT d[3] (2899:2899:2899) (2939:2939:2939))
        (PORT d[4] (4960:4960:4960) (4974:4974:4974))
        (PORT d[5] (5998:5998:5998) (5879:5879:5879))
        (PORT d[6] (5052:5052:5052) (5075:5075:5075))
        (PORT d[7] (3424:3424:3424) (3561:3561:3561))
        (PORT d[8] (3807:3807:3807) (3817:3817:3817))
        (PORT d[9] (5912:5912:5912) (6133:6133:6133))
        (PORT d[10] (6524:6524:6524) (6608:6608:6608))
        (PORT d[11] (3624:3624:3624) (3716:3716:3716))
        (PORT d[12] (3804:3804:3804) (3715:3715:3715))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3656:3656:3656))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2482:2482:2482))
        (PORT d[0] (3447:3447:3447) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4331:4331:4331) (4415:4415:4415))
        (PORT d[1] (4331:4331:4331) (4415:4415:4415))
        (PORT d[2] (4331:4331:4331) (4415:4415:4415))
        (PORT d[3] (4331:4331:4331) (4415:4415:4415))
        (PORT d[4] (4331:4331:4331) (4415:4415:4415))
        (PORT d[5] (4650:4650:4650) (4736:4736:4736))
        (PORT d[6] (4650:4650:4650) (4736:4736:4736))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4650:4650:4650) (4736:4736:4736))
        (PORT d[9] (4650:4650:4650) (4736:4736:4736))
        (PORT d[10] (4650:4650:4650) (4736:4736:4736))
        (PORT d[11] (4650:4650:4650) (4736:4736:4736))
        (PORT d[12] (4650:4650:4650) (4736:4736:4736))
        (PORT clk (2495:2495:2495) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3187:3187:3187))
        (PORT clk (2513:2513:2513) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3019:3019:3019))
        (PORT d[1] (3226:3226:3226) (3261:3261:3261))
        (PORT d[2] (3546:3546:3546) (3617:3617:3617))
        (PORT d[3] (3561:3561:3561) (3641:3641:3641))
        (PORT d[4] (1687:1687:1687) (1669:1669:1669))
        (PORT d[5] (1504:1504:1504) (1519:1519:1519))
        (PORT d[6] (3948:3948:3948) (3992:3992:3992))
        (PORT d[7] (4925:4925:4925) (4986:4986:4986))
        (PORT d[8] (2534:2534:2534) (2530:2530:2530))
        (PORT d[9] (1768:1768:1768) (1773:1773:1773))
        (PORT d[10] (7497:7497:7497) (7514:7514:7514))
        (PORT d[11] (4321:4321:4321) (4282:4282:4282))
        (PORT d[12] (3438:3438:3438) (3432:3432:3432))
        (PORT clk (2508:2508:2508) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1857:1857:1857))
        (PORT clk (2508:2508:2508) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2497:2497:2497))
        (PORT d[0] (3107:3107:3107) (2986:2986:2986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4382:4382:4382))
        (PORT d[1] (4302:4302:4302) (4382:4382:4382))
        (PORT d[2] (4302:4302:4302) (4382:4382:4382))
        (PORT d[3] (4302:4302:4302) (4382:4382:4382))
        (PORT d[4] (4302:4302:4302) (4382:4382:4382))
        (PORT d[5] (4618:4618:4618) (4699:4699:4699))
        (PORT d[6] (4618:4618:4618) (4699:4699:4699))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4618:4618:4618) (4699:4699:4699))
        (PORT d[9] (4618:4618:4618) (4699:4699:4699))
        (PORT d[10] (4618:4618:4618) (4699:4699:4699))
        (PORT d[11] (4618:4618:4618) (4699:4699:4699))
        (PORT d[12] (4618:4618:4618) (4699:4699:4699))
        (PORT clk (2493:2493:2493) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3123:3123:3123) (3202:3202:3202))
        (PORT clk (2510:2510:2510) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3723:3723:3723))
        (PORT d[1] (2866:2866:2866) (2905:2905:2905))
        (PORT d[2] (3572:3572:3572) (3645:3645:3645))
        (PORT d[3] (3881:3881:3881) (3947:3947:3947))
        (PORT d[4] (4282:4282:4282) (4237:4237:4237))
        (PORT d[5] (1505:1505:1505) (1520:1520:1520))
        (PORT d[6] (3941:3941:3941) (3984:3984:3984))
        (PORT d[7] (4600:4600:4600) (4668:4668:4668))
        (PORT d[8] (2564:2564:2564) (2564:2564:2564))
        (PORT d[9] (6343:6343:6343) (6498:6498:6498))
        (PORT d[10] (7403:7403:7403) (7422:7422:7422))
        (PORT d[11] (4357:4357:4357) (4318:4318:4318))
        (PORT d[12] (3139:3139:3139) (3144:3144:3144))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1877:1877:1877))
        (PORT clk (2505:2505:2505) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (PORT d[0] (2507:2507:2507) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1280:1280:1280))
        (PORT datab (1107:1107:1107) (1172:1172:1172))
        (PORT datac (1029:1029:1029) (1015:1015:1015))
        (PORT datad (1277:1277:1277) (1240:1240:1240))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1078:1078:1078))
        (PORT datab (1908:1908:1908) (1869:1869:1869))
        (PORT datac (1171:1171:1171) (1232:1232:1232))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (5315:5315:5315))
        (PORT d[1] (5240:5240:5240) (5315:5315:5315))
        (PORT d[2] (5240:5240:5240) (5315:5315:5315))
        (PORT d[3] (5240:5240:5240) (5315:5315:5315))
        (PORT d[4] (5240:5240:5240) (5315:5315:5315))
        (PORT d[5] (5039:5039:5039) (5154:5154:5154))
        (PORT d[6] (5039:5039:5039) (5154:5154:5154))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5039:5039:5039) (5154:5154:5154))
        (PORT d[9] (5039:5039:5039) (5154:5154:5154))
        (PORT d[10] (5039:5039:5039) (5154:5154:5154))
        (PORT d[11] (5039:5039:5039) (5154:5154:5154))
        (PORT d[12] (5039:5039:5039) (5154:5154:5154))
        (PORT clk (2476:2476:2476) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3322:3322:3322))
        (PORT clk (2494:2494:2494) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2735:2735:2735))
        (PORT d[1] (5295:5295:5295) (5233:5233:5233))
        (PORT d[2] (2646:2646:2646) (2656:2656:2656))
        (PORT d[3] (2854:2854:2854) (2890:2890:2890))
        (PORT d[4] (4643:4643:4643) (4661:4661:4661))
        (PORT d[5] (6005:6005:6005) (5887:5887:5887))
        (PORT d[6] (4769:4769:4769) (4803:4803:4803))
        (PORT d[7] (3782:3782:3782) (3922:3922:3922))
        (PORT d[8] (3404:3404:3404) (3417:3417:3417))
        (PORT d[9] (5892:5892:5892) (6113:6113:6113))
        (PORT d[10] (6479:6479:6479) (6560:6560:6560))
        (PORT d[11] (3539:3539:3539) (3626:3626:3626))
        (PORT d[12] (3441:3441:3441) (3360:3360:3360))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (3511:3511:3511))
        (PORT clk (2489:2489:2489) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (PORT d[0] (4931:4931:4931) (5067:5067:5067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5546:5546:5546) (5607:5607:5607))
        (PORT d[1] (5546:5546:5546) (5607:5607:5607))
        (PORT d[2] (5546:5546:5546) (5607:5607:5607))
        (PORT d[3] (5546:5546:5546) (5607:5607:5607))
        (PORT d[4] (5546:5546:5546) (5607:5607:5607))
        (PORT d[5] (5025:5025:5025) (5138:5138:5138))
        (PORT d[6] (5025:5025:5025) (5138:5138:5138))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5025:5025:5025) (5138:5138:5138))
        (PORT d[9] (5025:5025:5025) (5138:5138:5138))
        (PORT d[10] (5025:5025:5025) (5138:5138:5138))
        (PORT d[11] (5025:5025:5025) (5138:5138:5138))
        (PORT d[12] (5025:5025:5025) (5138:5138:5138))
        (PORT clk (2474:2474:2474) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2703:2703:2703))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2765:2765:2765))
        (PORT d[1] (5281:5281:5281) (5220:5220:5220))
        (PORT d[2] (2632:2632:2632) (2640:2640:2640))
        (PORT d[3] (2507:2507:2507) (2557:2557:2557))
        (PORT d[4] (4661:4661:4661) (4680:4680:4680))
        (PORT d[5] (5995:5995:5995) (5878:5878:5878))
        (PORT d[6] (4730:4730:4730) (4759:4759:4759))
        (PORT d[7] (3380:3380:3380) (3518:3518:3518))
        (PORT d[8] (3433:3433:3433) (3448:3448:3448))
        (PORT d[9] (5539:5539:5539) (5767:5767:5767))
        (PORT d[10] (6471:6471:6471) (6561:6561:6561))
        (PORT d[11] (3553:3553:3553) (3642:3642:3642))
        (PORT d[12] (3433:3433:3433) (3351:3351:3351))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2558:2558:2558))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (5885:5885:5885) (5940:5940:5940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5027:5027:5027) (5105:5105:5105))
        (PORT d[1] (5027:5027:5027) (5105:5105:5105))
        (PORT d[2] (5027:5027:5027) (5105:5105:5105))
        (PORT d[3] (5027:5027:5027) (5105:5105:5105))
        (PORT d[4] (5027:5027:5027) (5105:5105:5105))
        (PORT d[5] (5334:5334:5334) (5413:5413:5413))
        (PORT d[6] (5334:5334:5334) (5413:5413:5413))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5334:5334:5334) (5413:5413:5413))
        (PORT d[9] (5334:5334:5334) (5413:5413:5413))
        (PORT d[10] (5334:5334:5334) (5413:5413:5413))
        (PORT d[11] (5334:5334:5334) (5413:5413:5413))
        (PORT d[12] (5334:5334:5334) (5413:5413:5413))
        (PORT clk (2504:2504:2504) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1063:1063:1063))
        (PORT clk (2519:2519:2519) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3416:3416:3416))
        (PORT d[1] (3371:3371:3371) (3362:3362:3362))
        (PORT d[2] (1440:1440:1440) (1450:1450:1450))
        (PORT d[3] (3698:3698:3698) (3784:3784:3784))
        (PORT d[4] (3893:3893:3893) (3887:3887:3887))
        (PORT d[5] (1481:1481:1481) (1494:1494:1494))
        (PORT d[6] (3744:3744:3744) (3753:3753:3753))
        (PORT d[7] (2788:2788:2788) (2788:2788:2788))
        (PORT d[8] (3580:3580:3580) (3578:3578:3578))
        (PORT d[9] (4200:4200:4200) (4184:4184:4184))
        (PORT d[10] (5029:5029:5029) (5000:5000:5000))
        (PORT d[11] (4618:4618:4618) (4589:4589:4589))
        (PORT d[12] (3468:3468:3468) (3485:3485:3485))
        (PORT clk (2514:2514:2514) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (4037:4037:4037))
        (PORT clk (2514:2514:2514) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2504:2504:2504))
        (PORT d[0] (3857:3857:3857) (3741:3741:3741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1283:1283:1283))
        (PORT datab (1515:1515:1515) (1550:1550:1550))
        (PORT datac (1058:1058:1058) (1120:1120:1120))
        (PORT datad (1101:1101:1101) (1091:1091:1091))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4399:4399:4399))
        (PORT d[1] (4325:4325:4325) (4399:4399:4399))
        (PORT d[2] (4325:4325:4325) (4399:4399:4399))
        (PORT d[3] (4325:4325:4325) (4399:4399:4399))
        (PORT d[4] (4325:4325:4325) (4399:4399:4399))
        (PORT d[5] (4610:4610:4610) (4690:4690:4690))
        (PORT d[6] (4610:4610:4610) (4690:4690:4690))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4610:4610:4610) (4690:4690:4690))
        (PORT d[9] (4610:4610:4610) (4690:4690:4690))
        (PORT d[10] (4610:4610:4610) (4690:4690:4690))
        (PORT d[11] (4610:4610:4610) (4690:4690:4690))
        (PORT d[12] (4610:4610:4610) (4690:4690:4690))
        (PORT clk (2490:2490:2490) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3062:3062:3062))
        (PORT clk (2507:2507:2507) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3416:3416:3416))
        (PORT d[1] (2876:2876:2876) (2901:2901:2901))
        (PORT d[2] (3538:3538:3538) (3608:3608:3608))
        (PORT d[3] (2532:2532:2532) (2589:2589:2589))
        (PORT d[4] (4308:4308:4308) (4264:4264:4264))
        (PORT d[5] (8291:8291:8291) (8236:8236:8236))
        (PORT d[6] (3530:3530:3530) (3572:3572:3572))
        (PORT d[7] (4638:4638:4638) (4703:4703:4703))
        (PORT d[8] (2526:2526:2526) (2521:2521:2521))
        (PORT d[9] (2153:2153:2153) (2152:2152:2152))
        (PORT d[10] (7417:7417:7417) (7435:7435:7435))
        (PORT d[11] (4356:4356:4356) (4318:4318:4318))
        (PORT d[12] (3107:3107:3107) (3108:3108:3108))
        (PORT clk (2502:2502:2502) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3024:3024:3024))
        (PORT clk (2502:2502:2502) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2492:2492:2492))
        (PORT d[0] (2621:2621:2621) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1769:1769:1769))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1062:1062:1062) (1125:1125:1125))
        (PORT datad (1032:1032:1032) (1023:1023:1023))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1566:1566:1566))
        (PORT datab (1263:1263:1263) (1241:1241:1241))
        (PORT datad (349:349:349) (440:440:440))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4843:4843:4843))
        (PORT d[1] (4724:4724:4724) (4843:4843:4843))
        (PORT d[2] (4724:4724:4724) (4843:4843:4843))
        (PORT d[3] (4724:4724:4724) (4843:4843:4843))
        (PORT d[4] (4724:4724:4724) (4843:4843:4843))
        (PORT d[5] (5285:5285:5285) (5373:5373:5373))
        (PORT d[6] (5285:5285:5285) (5373:5373:5373))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5285:5285:5285) (5373:5373:5373))
        (PORT d[9] (5285:5285:5285) (5373:5373:5373))
        (PORT d[10] (5285:5285:5285) (5373:5373:5373))
        (PORT d[11] (5285:5285:5285) (5373:5373:5373))
        (PORT d[12] (5285:5285:5285) (5373:5373:5373))
        (PORT clk (2478:2478:2478) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3411:3411:3411))
        (PORT clk (2496:2496:2496) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2755:2755:2755))
        (PORT d[1] (4927:4927:4927) (4869:4869:4869))
        (PORT d[2] (2678:2678:2678) (2690:2690:2690))
        (PORT d[3] (2899:2899:2899) (2948:2948:2948))
        (PORT d[4] (4987:4987:4987) (5002:5002:5002))
        (PORT d[5] (6004:6004:6004) (5886:5886:5886))
        (PORT d[6] (4738:4738:4738) (4769:4769:4769))
        (PORT d[7] (3783:3783:3783) (3923:3923:3923))
        (PORT d[8] (3750:3750:3750) (3750:3750:3750))
        (PORT d[9] (5905:5905:5905) (6126:6126:6126))
        (PORT d[10] (6518:6518:6518) (6602:6602:6602))
        (PORT d[11] (3578:3578:3578) (3667:3667:3667))
        (PORT d[12] (3442:3442:3442) (3361:3361:3361))
        (PORT clk (2491:2491:2491) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3913:3913:3913))
        (PORT clk (2491:2491:2491) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2480:2480:2480))
        (PORT d[0] (3110:3110:3110) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4725:4725:4725))
        (PORT d[1] (4665:4665:4665) (4725:4725:4725))
        (PORT d[2] (4665:4665:4665) (4725:4725:4725))
        (PORT d[3] (4665:4665:4665) (4725:4725:4725))
        (PORT d[4] (4665:4665:4665) (4725:4725:4725))
        (PORT d[5] (4944:4944:4944) (4998:4998:4998))
        (PORT d[6] (4944:4944:4944) (4998:4998:4998))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4944:4944:4944) (4998:4998:4998))
        (PORT d[9] (4944:4944:4944) (4998:4998:4998))
        (PORT d[10] (4944:4944:4944) (4998:4998:4998))
        (PORT d[11] (4944:4944:4944) (4998:4998:4998))
        (PORT d[12] (4944:4944:4944) (4998:4998:4998))
        (PORT clk (2457:2457:2457) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2389:2389:2389))
        (PORT clk (2475:2475:2475) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3444:3444:3444))
        (PORT d[1] (2139:2139:2139) (2184:2184:2184))
        (PORT d[2] (3166:3166:3166) (3229:3229:3229))
        (PORT d[3] (3269:3269:3269) (3348:3348:3348))
        (PORT d[4] (3597:3597:3597) (3559:3559:3559))
        (PORT d[5] (7550:7550:7550) (7499:7499:7499))
        (PORT d[6] (2819:2819:2819) (2860:2860:2860))
        (PORT d[7] (3907:3907:3907) (3976:3976:3976))
        (PORT d[8] (3059:3059:3059) (3044:3044:3044))
        (PORT d[9] (5129:5129:5129) (5314:5314:5314))
        (PORT d[10] (6742:6742:6742) (6766:6766:6766))
        (PORT d[11] (3063:3063:3063) (3056:3056:3056))
        (PORT d[12] (2427:2427:2427) (2427:2427:2427))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3150:3150:3150))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2460:2460:2460))
        (PORT d[0] (4397:4397:4397) (4385:4385:4385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4306:4306:4306) (4381:4381:4381))
        (PORT d[1] (4306:4306:4306) (4381:4381:4381))
        (PORT d[2] (4306:4306:4306) (4381:4381:4381))
        (PORT d[3] (4306:4306:4306) (4381:4381:4381))
        (PORT d[4] (4306:4306:4306) (4381:4381:4381))
        (PORT d[5] (4666:4666:4666) (4738:4738:4738))
        (PORT d[6] (4666:4666:4666) (4738:4738:4738))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4666:4666:4666) (4738:4738:4738))
        (PORT d[9] (4666:4666:4666) (4738:4738:4738))
        (PORT d[10] (4666:4666:4666) (4738:4738:4738))
        (PORT d[11] (4666:4666:4666) (4738:4738:4738))
        (PORT d[12] (4666:4666:4666) (4738:4738:4738))
        (PORT clk (2462:2462:2462) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2651:2651:2651))
        (PORT clk (2481:2481:2481) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3422:3422:3422))
        (PORT d[1] (2506:2506:2506) (2543:2543:2543))
        (PORT d[2] (2824:2824:2824) (2900:2900:2900))
        (PORT d[3] (2880:2880:2880) (2964:2964:2964))
        (PORT d[4] (3937:3937:3937) (3895:3895:3895))
        (PORT d[5] (7903:7903:7903) (7850:7850:7850))
        (PORT d[6] (3121:3121:3121) (3163:3163:3163))
        (PORT d[7] (4310:4310:4310) (4378:4378:4378))
        (PORT d[8] (2543:2543:2543) (2543:2543:2543))
        (PORT d[9] (5145:5145:5145) (5330:5330:5330))
        (PORT d[10] (6814:6814:6814) (6838:6838:6838))
        (PORT d[11] (3638:3638:3638) (3611:3611:3611))
        (PORT d[12] (2760:2760:2760) (2761:2761:2761))
        (PORT clk (2476:2476:2476) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2187:2187:2187))
        (PORT clk (2476:2476:2476) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2465:2465:2465))
        (PORT d[0] (3804:3804:3804) (3670:3670:3670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1282:1282:1282))
        (PORT datab (1100:1100:1100) (1164:1164:1164))
        (PORT datac (1720:1720:1720) (1699:1699:1699))
        (PORT datad (1711:1711:1711) (1692:1692:1692))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4531:4531:4531) (4599:4599:4599))
        (PORT d[1] (4531:4531:4531) (4599:4599:4599))
        (PORT d[2] (4531:4531:4531) (4599:4599:4599))
        (PORT d[3] (4531:4531:4531) (4599:4599:4599))
        (PORT d[4] (4531:4531:4531) (4599:4599:4599))
        (PORT d[5] (4245:4245:4245) (4332:4332:4332))
        (PORT d[6] (4245:4245:4245) (4332:4332:4332))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4245:4245:4245) (4332:4332:4332))
        (PORT d[9] (4245:4245:4245) (4332:4332:4332))
        (PORT d[10] (4245:4245:4245) (4332:4332:4332))
        (PORT d[11] (4245:4245:4245) (4332:4332:4332))
        (PORT d[12] (4245:4245:4245) (4332:4332:4332))
        (PORT clk (2481:2481:2481) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (2987:2987:2987))
        (PORT clk (2500:2500:2500) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3380:3380:3380))
        (PORT d[1] (2869:2869:2869) (2906:2906:2906))
        (PORT d[2] (3189:3189:3189) (3262:3262:3262))
        (PORT d[3] (3218:3218:3218) (3303:3303:3303))
        (PORT d[4] (4315:4315:4315) (4270:4270:4270))
        (PORT d[5] (8257:8257:8257) (8200:8200:8200))
        (PORT d[6] (3463:3463:3463) (3499:3499:3499))
        (PORT d[7] (4661:4661:4661) (4729:4729:4729))
        (PORT d[8] (2210:2210:2210) (2214:2214:2214))
        (PORT d[9] (6092:6092:6092) (6257:6257:6257))
        (PORT d[10] (7160:7160:7160) (7182:7182:7182))
        (PORT d[11] (3998:3998:3998) (3967:3967:3967))
        (PORT d[12] (2097:2097:2097) (2104:2104:2104))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2205:2205:2205))
        (PORT clk (2495:2495:2495) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2485:2485:2485))
        (PORT d[0] (4669:4669:4669) (4795:4795:4795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1846:1846:1846))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1172:1172:1172) (1233:1233:1233))
        (PORT datad (1441:1441:1441) (1423:1423:1423))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5078:5078:5078) (5200:5200:5200))
        (PORT d[1] (5078:5078:5078) (5200:5200:5200))
        (PORT d[2] (5078:5078:5078) (5200:5200:5200))
        (PORT d[3] (5078:5078:5078) (5200:5200:5200))
        (PORT d[4] (5078:5078:5078) (5200:5200:5200))
        (PORT d[5] (5982:5982:5982) (6069:6069:6069))
        (PORT d[6] (5982:5982:5982) (6069:6069:6069))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5982:5982:5982) (6069:6069:6069))
        (PORT d[9] (5982:5982:5982) (6069:6069:6069))
        (PORT d[10] (5982:5982:5982) (6069:6069:6069))
        (PORT d[11] (5982:5982:5982) (6069:6069:6069))
        (PORT d[12] (5982:5982:5982) (6069:6069:6069))
        (PORT clk (2486:2486:2486) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (3709:3709:3709))
        (PORT clk (2500:2500:2500) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2708:2708:2708))
        (PORT d[1] (4542:4542:4542) (4467:4467:4467))
        (PORT d[2] (2212:2212:2212) (2179:2179:2179))
        (PORT d[3] (3263:3263:3263) (3294:3294:3294))
        (PORT d[4] (4267:4267:4267) (4325:4325:4325))
        (PORT d[5] (5971:5971:5971) (5814:5814:5814))
        (PORT d[6] (4903:4903:4903) (4929:4929:4929))
        (PORT d[7] (3419:3419:3419) (3530:3530:3530))
        (PORT d[8] (4168:4168:4168) (4171:4171:4171))
        (PORT d[9] (5156:5156:5156) (5365:5365:5365))
        (PORT d[10] (6508:6508:6508) (6559:6559:6559))
        (PORT d[11] (3596:3596:3596) (3690:3690:3690))
        (PORT d[12] (4438:4438:4438) (4362:4362:4362))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4877:4877:4877) (4931:4931:4931))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (PORT d[0] (5838:5838:5838) (5829:5829:5829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5295:5295:5295))
        (PORT d[1] (5221:5221:5221) (5295:5295:5295))
        (PORT d[2] (5221:5221:5221) (5295:5295:5295))
        (PORT d[3] (5221:5221:5221) (5295:5295:5295))
        (PORT d[4] (5221:5221:5221) (5295:5295:5295))
        (PORT d[5] (5577:5577:5577) (5643:5643:5643))
        (PORT d[6] (5577:5577:5577) (5643:5643:5643))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5577:5577:5577) (5643:5643:5643))
        (PORT d[9] (5577:5577:5577) (5643:5643:5643))
        (PORT d[10] (5577:5577:5577) (5643:5643:5643))
        (PORT d[11] (5577:5577:5577) (5643:5643:5643))
        (PORT d[12] (5577:5577:5577) (5643:5643:5643))
        (PORT clk (2470:2470:2470) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2697:2697:2697))
        (PORT clk (2488:2488:2488) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3131:3131:3131))
        (PORT d[1] (5290:5290:5290) (5230:5230:5230))
        (PORT d[2] (2324:2324:2324) (2339:2339:2339))
        (PORT d[3] (2559:2559:2559) (2615:2615:2615))
        (PORT d[4] (4660:4660:4660) (4678:4678:4678))
        (PORT d[5] (6002:6002:6002) (5883:5883:5883))
        (PORT d[6] (4689:4689:4689) (4716:4716:4716))
        (PORT d[7] (3447:3447:3447) (3594:3594:3594))
        (PORT d[8] (3456:3456:3456) (3471:3471:3471))
        (PORT d[9] (5178:5178:5178) (5417:5417:5417))
        (PORT d[10] (6466:6466:6466) (6547:6547:6547))
        (PORT d[11] (3559:3559:3559) (3649:3649:3649))
        (PORT d[12] (3419:3419:3419) (3335:3335:3335))
        (PORT clk (2483:2483:2483) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3166:3166:3166))
        (PORT clk (2483:2483:2483) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (PORT d[0] (4304:4304:4304) (4450:4450:4450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (5234:5234:5234))
        (PORT d[1] (5117:5117:5117) (5234:5234:5234))
        (PORT d[2] (5117:5117:5117) (5234:5234:5234))
        (PORT d[3] (5117:5117:5117) (5234:5234:5234))
        (PORT d[4] (5117:5117:5117) (5234:5234:5234))
        (PORT d[5] (5648:5648:5648) (5731:5731:5731))
        (PORT d[6] (5648:5648:5648) (5731:5731:5731))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5648:5648:5648) (5731:5731:5731))
        (PORT d[9] (5648:5648:5648) (5731:5731:5731))
        (PORT d[10] (5648:5648:5648) (5731:5731:5731))
        (PORT d[11] (5648:5648:5648) (5731:5731:5731))
        (PORT d[12] (5648:5648:5648) (5731:5731:5731))
        (PORT clk (2481:2481:2481) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4009:4009:4009))
        (PORT clk (2500:2500:2500) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2648:2648:2648))
        (PORT d[1] (5175:5175:5175) (5103:5103:5103))
        (PORT d[2] (2987:2987:2987) (2991:2991:2991))
        (PORT d[3] (2590:2590:2590) (2654:2654:2654))
        (PORT d[4] (4261:4261:4261) (4304:4304:4304))
        (PORT d[5] (6017:6017:6017) (5900:5900:5900))
        (PORT d[6] (4911:4911:4911) (4938:4938:4938))
        (PORT d[7] (3426:3426:3426) (3538:3538:3538))
        (PORT d[8] (3776:3776:3776) (3783:3783:3783))
        (PORT d[9] (5912:5912:5912) (6133:6133:6133))
        (PORT d[10] (6516:6516:6516) (6567:6567:6567))
        (PORT d[11] (3247:3247:3247) (3351:3351:3351))
        (PORT d[12] (3810:3810:3810) (3722:3722:3722))
        (PORT clk (2495:2495:2495) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3126:3126:3126))
        (PORT clk (2495:2495:2495) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2484:2484:2484))
        (PORT d[0] (5543:5543:5543) (5606:5606:5606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (5116:5116:5116))
        (PORT d[1] (5032:5032:5032) (5116:5116:5116))
        (PORT d[2] (5032:5032:5032) (5116:5116:5116))
        (PORT d[3] (5032:5032:5032) (5116:5116:5116))
        (PORT d[4] (5032:5032:5032) (5116:5116:5116))
        (PORT d[5] (5672:5672:5672) (5755:5755:5755))
        (PORT d[6] (5672:5672:5672) (5755:5755:5755))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5672:5672:5672) (5755:5755:5755))
        (PORT d[9] (5672:5672:5672) (5755:5755:5755))
        (PORT d[10] (5672:5672:5672) (5755:5755:5755))
        (PORT d[11] (5672:5672:5672) (5755:5755:5755))
        (PORT d[12] (5672:5672:5672) (5755:5755:5755))
        (PORT clk (2512:2512:2512) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1409:1409:1409))
        (PORT clk (2505:2505:2505) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3064:3064:3064))
        (PORT d[1] (3381:3381:3381) (3358:3358:3358))
        (PORT d[2] (1843:1843:1843) (1857:1857:1857))
        (PORT d[3] (3256:3256:3256) (3339:3339:3339))
        (PORT d[4] (3482:3482:3482) (3477:3477:3477))
        (PORT d[5] (4145:4145:4145) (4069:4069:4069))
        (PORT d[6] (3393:3393:3393) (3401:3401:3401))
        (PORT d[7] (2425:2425:2425) (2424:2424:2424))
        (PORT d[8] (3539:3539:3539) (3533:3533:3533))
        (PORT d[9] (3805:3805:3805) (3789:3789:3789))
        (PORT d[10] (5044:5044:5044) (5016:5016:5016))
        (PORT d[11] (4224:4224:4224) (4197:4197:4197))
        (PORT d[12] (3110:3110:3110) (3129:3129:3129))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3706:3706:3706))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (PORT d[0] (3531:3531:3531) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1280:1280:1280))
        (PORT datab (1108:1108:1108) (1174:1174:1174))
        (PORT datac (1384:1384:1384) (1414:1414:1414))
        (PORT datad (1420:1420:1420) (1408:1408:1408))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1826:1826:1826))
        (PORT datab (2148:2148:2148) (2107:2107:2107))
        (PORT datac (1066:1066:1066) (1130:1130:1130))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1263:1263:1263))
        (PORT datab (1025:1025:1025) (1011:1011:1011))
        (PORT datad (351:351:351) (442:442:442))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2215:2215:2215))
        (PORT d[1] (2214:2214:2214) (2215:2215:2215))
        (PORT d[2] (2214:2214:2214) (2215:2215:2215))
        (PORT d[3] (2214:2214:2214) (2215:2215:2215))
        (PORT d[4] (2214:2214:2214) (2215:2215:2215))
        (PORT d[5] (4997:4997:4997) (5068:5068:5068))
        (PORT d[6] (4997:4997:4997) (5068:5068:5068))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4997:4997:4997) (5068:5068:5068))
        (PORT d[9] (4997:4997:4997) (5068:5068:5068))
        (PORT d[10] (4997:4997:4997) (5068:5068:5068))
        (PORT d[11] (4997:4997:4997) (5068:5068:5068))
        (PORT d[12] (4997:4997:4997) (5068:5068:5068))
        (PORT clk (2473:2473:2473) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2006:2006:2006))
        (PORT clk (2491:2491:2491) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3438:3438:3438))
        (PORT d[1] (3805:3805:3805) (3926:3926:3926))
        (PORT d[2] (4184:4184:4184) (4142:4142:4142))
        (PORT d[3] (4084:4084:4084) (4229:4229:4229))
        (PORT d[4] (3649:3649:3649) (3718:3718:3718))
        (PORT d[5] (4532:4532:4532) (4581:4581:4581))
        (PORT d[6] (3711:3711:3711) (3866:3866:3866))
        (PORT d[7] (3450:3450:3450) (3577:3577:3577))
        (PORT d[8] (5062:5062:5062) (5000:5000:5000))
        (PORT d[9] (4961:4961:4961) (5034:5034:5034))
        (PORT d[10] (6915:6915:6915) (6892:6892:6892))
        (PORT d[11] (4835:4835:4835) (4798:4798:4798))
        (PORT d[12] (5253:5253:5253) (5190:5190:5190))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3467:3467:3467))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2475:2475:2475))
        (PORT d[0] (3188:3188:3188) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1178:1178:1178))
        (PORT d[1] (1159:1159:1159) (1178:1178:1178))
        (PORT d[2] (1159:1159:1159) (1178:1178:1178))
        (PORT d[3] (1159:1159:1159) (1178:1178:1178))
        (PORT d[4] (1159:1159:1159) (1178:1178:1178))
        (PORT d[5] (1184:1184:1184) (1204:1204:1204))
        (PORT d[6] (1184:1184:1184) (1204:1204:1204))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (1184:1184:1184) (1204:1204:1204))
        (PORT d[9] (1184:1184:1184) (1204:1204:1204))
        (PORT d[10] (1184:1184:1184) (1204:1204:1204))
        (PORT d[11] (1184:1184:1184) (1204:1204:1204))
        (PORT d[12] (1184:1184:1184) (1204:1204:1204))
        (PORT clk (2467:2467:2467) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2467:2467:2467))
        (PORT clk (2464:2464:2464) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4030:4030:4030) (4208:4208:4208))
        (PORT d[1] (3325:3325:3325) (3407:3407:3407))
        (PORT d[2] (4192:4192:4192) (4181:4181:4181))
        (PORT d[3] (4464:4464:4464) (4516:4516:4516))
        (PORT d[4] (4051:4051:4051) (4098:4098:4098))
        (PORT d[5] (4738:4738:4738) (4683:4683:4683))
        (PORT d[6] (4135:4135:4135) (4104:4104:4104))
        (PORT d[7] (3480:3480:3480) (3639:3639:3639))
        (PORT d[8] (4416:4416:4416) (4381:4381:4381))
        (PORT d[9] (3916:3916:3916) (3992:3992:3992))
        (PORT d[10] (4849:4849:4849) (4771:4771:4771))
        (PORT d[11] (4437:4437:4437) (4410:4410:4410))
        (PORT d[12] (4200:4200:4200) (4177:4177:4177))
        (PORT clk (2459:2459:2459) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4620:4620:4620))
        (PORT clk (2459:2459:2459) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (PORT d[0] (4005:4005:4005) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (1884:1884:1884))
        (PORT d[1] (1879:1879:1879) (1884:1884:1884))
        (PORT d[2] (1879:1879:1879) (1884:1884:1884))
        (PORT d[3] (1879:1879:1879) (1884:1884:1884))
        (PORT d[4] (1879:1879:1879) (1884:1884:1884))
        (PORT d[5] (1894:1894:1894) (1905:1905:1905))
        (PORT d[6] (1894:1894:1894) (1905:1905:1905))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (1894:1894:1894) (1905:1905:1905))
        (PORT d[9] (1894:1894:1894) (1905:1905:1905))
        (PORT d[10] (1894:1894:1894) (1905:1905:1905))
        (PORT d[11] (1894:1894:1894) (1905:1905:1905))
        (PORT d[12] (1894:1894:1894) (1905:1905:1905))
        (PORT clk (2480:2480:2480) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2165:2165:2165))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4556:4556:4556))
        (PORT d[1] (3676:3676:3676) (3758:3758:3758))
        (PORT d[2] (4953:4953:4953) (4938:4938:4938))
        (PORT d[3] (4814:4814:4814) (4869:4869:4869))
        (PORT d[4] (4440:4440:4440) (4482:4482:4482))
        (PORT d[5] (5135:5135:5135) (5078:5078:5078))
        (PORT d[6] (4474:4474:4474) (4441:4441:4441))
        (PORT d[7] (3503:3503:3503) (3666:3666:3666))
        (PORT d[8] (4472:4472:4472) (4446:4446:4446))
        (PORT d[9] (4276:4276:4276) (4345:4345:4345))
        (PORT d[10] (5223:5223:5223) (5139:5139:5139))
        (PORT d[11] (5075:5075:5075) (5032:5032:5032))
        (PORT d[12] (4537:4537:4537) (4521:4521:4521))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4175:4175:4175))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (4926:4926:4926) (4851:4851:4851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2528:2528:2528))
        (PORT d[1] (2601:2601:2601) (2528:2528:2528))
        (PORT d[2] (2601:2601:2601) (2528:2528:2528))
        (PORT d[3] (2601:2601:2601) (2528:2528:2528))
        (PORT d[4] (2601:2601:2601) (2528:2528:2528))
        (PORT d[5] (2687:2687:2687) (2627:2627:2627))
        (PORT d[6] (2687:2687:2687) (2627:2627:2627))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2687:2687:2687) (2627:2627:2627))
        (PORT d[9] (2687:2687:2687) (2627:2627:2627))
        (PORT d[10] (2687:2687:2687) (2627:2627:2627))
        (PORT d[11] (2687:2687:2687) (2627:2627:2627))
        (PORT d[12] (2687:2687:2687) (2627:2627:2627))
        (PORT clk (2502:2502:2502) (2538:2538:2538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2538:2538:2538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1548:1548:1548))
        (PORT clk (2496:2496:2496) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4590:4590:4590))
        (PORT d[1] (3953:3953:3953) (4021:4021:4021))
        (PORT d[2] (2721:2721:2721) (2736:2736:2736))
        (PORT d[3] (2100:2100:2100) (2128:2128:2128))
        (PORT d[4] (4803:4803:4803) (4796:4796:4796))
        (PORT d[5] (2721:2721:2721) (2730:2730:2730))
        (PORT d[6] (4081:4081:4081) (4086:4086:4086))
        (PORT d[7] (1667:1667:1667) (1695:1695:1695))
        (PORT d[8] (4039:4039:4039) (4042:4042:4042))
        (PORT d[9] (4930:4930:4930) (4987:4987:4987))
        (PORT d[10] (3779:3779:3779) (3794:3794:3794))
        (PORT d[11] (4739:4739:4739) (4720:4720:4720))
        (PORT d[12] (3071:3071:3071) (3092:3092:3092))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3030:3030:3030))
        (PORT clk (2491:2491:2491) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2483:2483:2483))
        (PORT d[0] (3529:3529:3529) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1751:1751:1751))
        (PORT datab (1754:1754:1754) (1647:1647:1647))
        (PORT datac (1381:1381:1381) (1445:1445:1445))
        (PORT datad (677:677:677) (674:674:674))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1750:1750:1750))
        (PORT datab (2122:2122:2122) (2024:2024:2024))
        (PORT datac (1971:1971:1971) (1867:1867:1867))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1577:1577:1577))
        (PORT d[1] (1566:1566:1566) (1577:1577:1577))
        (PORT d[2] (1566:1566:1566) (1577:1577:1577))
        (PORT d[3] (1566:1566:1566) (1577:1577:1577))
        (PORT d[4] (1566:1566:1566) (1577:1577:1577))
        (PORT d[5] (1874:1874:1874) (1882:1882:1882))
        (PORT d[6] (1874:1874:1874) (1882:1882:1882))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (1874:1874:1874) (1882:1882:1882))
        (PORT d[9] (1874:1874:1874) (1882:1882:1882))
        (PORT d[10] (1874:1874:1874) (1882:1882:1882))
        (PORT d[11] (1874:1874:1874) (1882:1882:1882))
        (PORT d[12] (1874:1874:1874) (1882:1882:1882))
        (PORT clk (2485:2485:2485) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2760:2760:2760))
        (PORT clk (2479:2479:2479) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4903:4903:4903))
        (PORT d[1] (4044:4044:4044) (4119:4119:4119))
        (PORT d[2] (4915:4915:4915) (4903:4903:4903))
        (PORT d[3] (5162:5162:5162) (5213:5213:5213))
        (PORT d[4] (4800:4800:4800) (4835:4835:4835))
        (PORT d[5] (5464:5464:5464) (5407:5407:5407))
        (PORT d[6] (4852:4852:4852) (4815:4815:4815))
        (PORT d[7] (3074:3074:3074) (3198:3198:3198))
        (PORT d[8] (4797:4797:4797) (4759:4759:4759))
        (PORT d[9] (4608:4608:4608) (4675:4675:4675))
        (PORT d[10] (5853:5853:5853) (5769:5769:5769))
        (PORT d[11] (5415:5415:5415) (5367:5367:5367))
        (PORT d[12] (4903:4903:4903) (4888:4888:4888))
        (PORT clk (2474:2474:2474) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3438:3438:3438))
        (PORT clk (2474:2474:2474) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2467:2467:2467))
        (PORT d[0] (4203:4203:4203) (4251:4251:4251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1952:1952:1952))
        (PORT d[1] (1939:1939:1939) (1952:1952:1952))
        (PORT d[2] (1939:1939:1939) (1952:1952:1952))
        (PORT d[3] (1939:1939:1939) (1952:1952:1952))
        (PORT d[4] (1939:1939:1939) (1952:1952:1952))
        (PORT d[5] (3471:3471:3471) (3462:3462:3462))
        (PORT d[6] (3471:3471:3471) (3462:3462:3462))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3471:3471:3471) (3462:3462:3462))
        (PORT d[9] (3471:3471:3471) (3462:3462:3462))
        (PORT d[10] (3471:3471:3471) (3462:3462:3462))
        (PORT d[11] (3471:3471:3471) (3462:3462:3462))
        (PORT d[12] (3471:3471:3471) (3462:3462:3462))
        (PORT clk (2477:2477:2477) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1999:1999:1999))
        (PORT clk (2491:2491:2491) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3475:3475:3475))
        (PORT d[1] (4136:4136:4136) (4250:4250:4250))
        (PORT d[2] (4166:4166:4166) (4123:4123:4123))
        (PORT d[3] (4418:4418:4418) (4556:4556:4556))
        (PORT d[4] (3980:3980:3980) (4045:4045:4045))
        (PORT d[5] (5879:5879:5879) (5826:5826:5826))
        (PORT d[6] (3713:3713:3713) (3871:3871:3871))
        (PORT d[7] (3190:3190:3190) (3333:3333:3333))
        (PORT d[8] (5455:5455:5455) (5416:5416:5416))
        (PORT d[9] (5233:5233:5233) (5295:5295:5295))
        (PORT d[10] (5939:5939:5939) (5852:5852:5852))
        (PORT d[11] (4844:4844:4844) (4807:4807:4807))
        (PORT d[12] (5241:5241:5241) (5183:5183:5183))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4336:4336:4336))
        (PORT clk (2486:2486:2486) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (PORT d[0] (5280:5280:5280) (5161:5161:5161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1994:1994:1994) (2002:2002:2002))
        (PORT datab (1823:1823:1823) (1907:1907:1907))
        (PORT datac (1720:1720:1720) (1639:1639:1639))
        (PORT datad (2433:2433:2433) (2485:2485:2485))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1869:1869:1869))
        (PORT d[1] (1865:1865:1865) (1869:1869:1869))
        (PORT d[2] (1865:1865:1865) (1869:1869:1869))
        (PORT d[3] (1865:1865:1865) (1869:1869:1869))
        (PORT d[4] (1865:1865:1865) (1869:1869:1869))
        (PORT d[5] (1861:1861:1861) (1869:1869:1869))
        (PORT d[6] (1861:1861:1861) (1869:1869:1869))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (1861:1861:1861) (1869:1869:1869))
        (PORT d[9] (1861:1861:1861) (1869:1869:1869))
        (PORT d[10] (1861:1861:1861) (1869:1869:1869))
        (PORT d[11] (1861:1861:1861) (1869:1869:1869))
        (PORT d[12] (1861:1861:1861) (1869:1869:1869))
        (PORT clk (2482:2482:2482) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2701:2701:2701))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4396:4396:4396) (4587:4587:4587))
        (PORT d[1] (3981:3981:3981) (4048:4048:4048))
        (PORT d[2] (4959:4959:4959) (4944:4944:4944))
        (PORT d[3] (5208:5208:5208) (5261:5261:5261))
        (PORT d[4] (4764:4764:4764) (4808:4808:4808))
        (PORT d[5] (5133:5133:5133) (5085:5085:5085))
        (PORT d[6] (4817:4817:4817) (4779:4779:4779))
        (PORT d[7] (3472:3472:3472) (3632:3632:3632))
        (PORT d[8] (4784:4784:4784) (4753:4753:4753))
        (PORT d[9] (4314:4314:4314) (4386:4386:4386))
        (PORT d[10] (5187:5187:5187) (5107:5107:5107))
        (PORT d[11] (5075:5075:5075) (5032:5032:5032))
        (PORT d[12] (4849:4849:4849) (4826:4826:4826))
        (PORT clk (2471:2471:2471) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2174:2174:2174))
        (PORT clk (2471:2471:2471) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (3826:3826:3826) (3838:3838:3838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (5026:5026:5026))
        (PORT d[1] (4954:4954:4954) (5026:5026:5026))
        (PORT d[2] (4954:4954:4954) (5026:5026:5026))
        (PORT d[3] (4954:4954:4954) (5026:5026:5026))
        (PORT d[4] (4954:4954:4954) (5026:5026:5026))
        (PORT d[5] (3071:3071:3071) (3014:3014:3014))
        (PORT d[6] (3071:3071:3071) (3014:3014:3014))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3071:3071:3071) (3014:3014:3014))
        (PORT d[9] (3071:3071:3071) (3014:3014:3014))
        (PORT d[10] (3071:3071:3071) (3014:3014:3014))
        (PORT d[11] (3071:3071:3071) (3014:3014:3014))
        (PORT d[12] (3071:3071:3071) (3014:3014:3014))
        (PORT clk (2493:2493:2493) (2525:2525:2525))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1563:1563:1563))
        (PORT clk (2507:2507:2507) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2110:2110:2110))
        (PORT d[1] (3959:3959:3959) (4069:4069:4069))
        (PORT d[2] (1414:1414:1414) (1422:1422:1422))
        (PORT d[3] (1364:1364:1364) (1387:1387:1387))
        (PORT d[4] (1119:1119:1119) (1165:1165:1165))
        (PORT d[5] (1366:1366:1366) (1397:1397:1397))
        (PORT d[6] (4203:4203:4203) (4261:4261:4261))
        (PORT d[7] (2456:2456:2456) (2480:2480:2480))
        (PORT d[8] (4053:4053:4053) (4049:4049:4049))
        (PORT d[9] (4790:4790:4790) (4955:4955:4955))
        (PORT d[10] (1078:1078:1078) (1107:1107:1107))
        (PORT d[11] (4158:4158:4158) (4164:4164:4164))
        (PORT d[12] (3432:3432:3432) (3452:3452:3452))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3472:3472:3472))
        (PORT clk (2502:2502:2502) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2493:2493:2493))
        (PORT d[0] (4199:4199:4199) (4268:4268:4268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1044:1044:1044))
        (PORT datab (1419:1419:1419) (1466:1466:1466))
        (PORT datac (2113:2113:2113) (2019:2019:2019))
        (PORT datad (783:783:783) (778:778:778))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1331:1331:1331))
        (PORT datab (966:966:966) (929:929:929))
        (PORT datad (349:349:349) (440:440:440))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4372:4372:4372))
        (PORT d[1] (4297:4297:4297) (4372:4372:4372))
        (PORT d[2] (4297:4297:4297) (4372:4372:4372))
        (PORT d[3] (4297:4297:4297) (4372:4372:4372))
        (PORT d[4] (4297:4297:4297) (4372:4372:4372))
        (PORT d[5] (5014:5014:5014) (5080:5080:5080))
        (PORT d[6] (5014:5014:5014) (5080:5080:5080))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5014:5014:5014) (5080:5080:5080))
        (PORT d[9] (5014:5014:5014) (5080:5080:5080))
        (PORT d[10] (5014:5014:5014) (5080:5080:5080))
        (PORT d[11] (5014:5014:5014) (5080:5080:5080))
        (PORT d[12] (5014:5014:5014) (5080:5080:5080))
        (PORT clk (2473:2473:2473) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5389:5389:5389))
        (PORT clk (2492:2492:2492) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3113:3113:3113))
        (PORT d[1] (2512:2512:2512) (2538:2538:2538))
        (PORT d[2] (3180:3180:3180) (3252:3252:3252))
        (PORT d[3] (3521:3521:3521) (3594:3594:3594))
        (PORT d[4] (3957:3957:3957) (3918:3918:3918))
        (PORT d[5] (7938:7938:7938) (7887:7887:7887))
        (PORT d[6] (3181:3181:3181) (3224:3224:3224))
        (PORT d[7] (4287:4287:4287) (4352:4352:4352))
        (PORT d[8] (2088:2088:2088) (2085:2085:2085))
        (PORT d[9] (6041:6041:6041) (6200:6200:6200))
        (PORT d[10] (7091:7091:7091) (7116:7116:7116))
        (PORT d[11] (3366:3366:3366) (3352:3352:3352))
        (PORT d[12] (2756:2756:2756) (2759:2759:2759))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2493:2493:2493))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2475:2475:2475))
        (PORT d[0] (4667:4667:4667) (4793:4793:4793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5139:5139:5139))
        (PORT d[1] (5064:5064:5064) (5139:5139:5139))
        (PORT d[2] (5064:5064:5064) (5139:5139:5139))
        (PORT d[3] (5064:5064:5064) (5139:5139:5139))
        (PORT d[4] (5064:5064:5064) (5139:5139:5139))
        (PORT d[5] (4285:4285:4285) (4360:4360:4360))
        (PORT d[6] (4285:4285:4285) (4360:4360:4360))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4285:4285:4285) (4360:4360:4360))
        (PORT d[9] (4285:4285:4285) (4360:4360:4360))
        (PORT d[10] (4285:4285:4285) (4360:4360:4360))
        (PORT d[11] (4285:4285:4285) (4360:4360:4360))
        (PORT d[12] (4285:4285:4285) (4360:4360:4360))
        (PORT clk (2468:2468:2468) (2504:2504:2504))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2505:2505:2505))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2605:2605:2605))
        (PORT clk (2485:2485:2485) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2285:2285:2285))
        (PORT d[1] (3282:3282:3282) (3398:3398:3398))
        (PORT d[2] (2430:2430:2430) (2452:2452:2452))
        (PORT d[3] (3966:3966:3966) (4108:4108:4108))
        (PORT d[4] (3163:3163:3163) (3210:3210:3210))
        (PORT d[5] (3055:3055:3055) (3064:3064:3064))
        (PORT d[6] (3527:3527:3527) (3588:3588:3588))
        (PORT d[7] (4542:4542:4542) (4617:4617:4617))
        (PORT d[8] (3399:3399:3399) (3396:3396:3396))
        (PORT d[9] (5183:5183:5183) (5384:5384:5384))
        (PORT d[10] (7194:7194:7194) (7228:7228:7228))
        (PORT d[11] (3448:3448:3448) (3463:3463:3463))
        (PORT d[12] (3767:3767:3767) (3771:3771:3771))
        (PORT clk (2480:2480:2480) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2757:2757:2757))
        (PORT clk (2480:2480:2480) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2473:2473:2473))
        (PORT d[0] (3507:3507:3507) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4361:4361:4361))
        (PORT d[1] (4291:4291:4291) (4361:4361:4361))
        (PORT d[2] (4291:4291:4291) (4361:4361:4361))
        (PORT d[3] (4291:4291:4291) (4361:4361:4361))
        (PORT d[4] (4291:4291:4291) (4361:4361:4361))
        (PORT d[5] (4287:4287:4287) (4361:4361:4361))
        (PORT d[6] (4287:4287:4287) (4361:4361:4361))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4287:4287:4287) (4361:4361:4361))
        (PORT d[9] (4287:4287:4287) (4361:4361:4361))
        (PORT d[10] (4287:4287:4287) (4361:4361:4361))
        (PORT d[11] (4287:4287:4287) (4361:4361:4361))
        (PORT d[12] (4287:4287:4287) (4361:4361:4361))
        (PORT clk (2435:2435:2435) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4727:4727:4727) (4807:4807:4807))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3060:3060:3060))
        (PORT d[1] (2492:2492:2492) (2526:2526:2526))
        (PORT d[2] (2797:2797:2797) (2862:2862:2862))
        (PORT d[3] (3220:3220:3220) (3295:3295:3295))
        (PORT d[4] (3255:3255:3255) (3213:3213:3213))
        (PORT d[5] (7498:7498:7498) (7442:7442:7442))
        (PORT d[6] (2826:2826:2826) (2865:2865:2865))
        (PORT d[7] (3911:3911:3911) (3985:3985:3985))
        (PORT d[8] (2879:2879:2879) (2875:2875:2875))
        (PORT d[9] (5102:5102:5102) (5273:5273:5273))
        (PORT d[10] (6443:6443:6443) (6471:6471:6471))
        (PORT d[11] (3271:3271:3271) (3243:3243:3243))
        (PORT d[12] (2729:2729:2729) (2730:2730:2730))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2568:2568:2568))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (3492:3492:3492) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (4692:4692:4692))
        (PORT d[1] (4625:4625:4625) (4692:4692:4692))
        (PORT d[2] (4625:4625:4625) (4692:4692:4692))
        (PORT d[3] (4625:4625:4625) (4692:4692:4692))
        (PORT d[4] (4625:4625:4625) (4692:4692:4692))
        (PORT d[5] (4308:4308:4308) (4385:4385:4385))
        (PORT d[6] (4308:4308:4308) (4385:4385:4385))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4308:4308:4308) (4385:4385:4385))
        (PORT d[9] (4308:4308:4308) (4385:4385:4385))
        (PORT d[10] (4308:4308:4308) (4385:4385:4385))
        (PORT d[11] (4308:4308:4308) (4385:4385:4385))
        (PORT d[12] (4308:4308:4308) (4385:4385:4385))
        (PORT clk (2439:2439:2439) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4279:4279:4279))
        (PORT clk (2445:2445:2445) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2899:2899:2899))
        (PORT d[1] (2582:2582:2582) (2696:2696:2696))
        (PORT d[2] (3169:3169:3169) (3188:3188:3188))
        (PORT d[3] (4248:4248:4248) (4359:4359:4359))
        (PORT d[4] (3813:3813:3813) (3845:3845:3845))
        (PORT d[5] (3049:3049:3049) (3054:3054:3054))
        (PORT d[6] (2733:2733:2733) (2797:2797:2797))
        (PORT d[7] (3208:3208:3208) (3303:3303:3303))
        (PORT d[8] (3029:3029:3029) (3028:3028:3028))
        (PORT d[9] (4820:4820:4820) (5018:5018:5018))
        (PORT d[10] (6422:6422:6422) (6456:6456:6456))
        (PORT d[11] (2712:2712:2712) (2722:2722:2722))
        (PORT d[12] (3020:3020:3020) (3026:3026:3026))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3754:3754:3754))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (PORT d[0] (3382:3382:3382) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3077:3077:3077) (3083:3083:3083))
        (PORT datab (1822:1822:1822) (1906:1906:1906))
        (PORT datac (2378:2378:2378) (2350:2350:2350))
        (PORT datad (2432:2432:2432) (2483:2483:2483))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2616:2616:2616) (2618:2618:2618))
        (PORT datab (1822:1822:1822) (1906:1906:1906))
        (PORT datac (1328:1328:1328) (1314:1314:1314))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4619:4619:4619))
        (PORT d[1] (4561:4561:4561) (4619:4619:4619))
        (PORT d[2] (4561:4561:4561) (4619:4619:4619))
        (PORT d[3] (4561:4561:4561) (4619:4619:4619))
        (PORT d[4] (4561:4561:4561) (4619:4619:4619))
        (PORT d[5] (4267:4267:4267) (4340:4340:4340))
        (PORT d[6] (4267:4267:4267) (4340:4340:4340))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4267:4267:4267) (4340:4340:4340))
        (PORT d[9] (4267:4267:4267) (4340:4340:4340))
        (PORT d[10] (4267:4267:4267) (4340:4340:4340))
        (PORT d[11] (4267:4267:4267) (4340:4340:4340))
        (PORT d[12] (4267:4267:4267) (4340:4340:4340))
        (PORT clk (2419:2419:2419) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3802:3802:3802))
        (PORT clk (2437:2437:2437) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3026:3026:3026))
        (PORT d[1] (2329:2329:2329) (2459:2459:2459))
        (PORT d[2] (3518:3518:3518) (3542:3542:3542))
        (PORT d[3] (3344:3344:3344) (3478:3478:3478))
        (PORT d[4] (2880:2880:2880) (2937:2937:2937))
        (PORT d[5] (3332:3332:3332) (3384:3384:3384))
        (PORT d[6] (3028:3028:3028) (3191:3191:3191))
        (PORT d[7] (3848:3848:3848) (4001:4001:4001))
        (PORT d[8] (3432:3432:3432) (3403:3403:3403))
        (PORT d[9] (4759:4759:4759) (4897:4897:4897))
        (PORT d[10] (5983:5983:5983) (5982:5982:5982))
        (PORT d[11] (3465:3465:3465) (3432:3432:3432))
        (PORT d[12] (3559:3559:3559) (3515:3515:3515))
        (PORT clk (2432:2432:2432) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3582:3582:3582))
        (PORT clk (2432:2432:2432) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (PORT d[0] (3105:3105:3105) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2571:2571:2571))
        (PORT d[1] (2641:2641:2641) (2571:2571:2571))
        (PORT d[2] (2641:2641:2641) (2571:2571:2571))
        (PORT d[3] (2641:2641:2641) (2571:2571:2571))
        (PORT d[4] (2641:2641:2641) (2571:2571:2571))
        (PORT d[5] (2708:2708:2708) (2655:2655:2655))
        (PORT d[6] (2708:2708:2708) (2655:2655:2655))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2708:2708:2708) (2655:2655:2655))
        (PORT d[9] (2708:2708:2708) (2655:2655:2655))
        (PORT d[10] (2708:2708:2708) (2655:2655:2655))
        (PORT d[11] (2708:2708:2708) (2655:2655:2655))
        (PORT d[12] (2708:2708:2708) (2655:2655:2655))
        (PORT clk (2494:2494:2494) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1519:1519:1519))
        (PORT clk (2509:2509:2509) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1780:1780:1780))
        (PORT d[1] (4587:4587:4587) (4641:4641:4641))
        (PORT d[2] (2032:2032:2032) (2050:2050:2050))
        (PORT d[3] (1748:1748:1748) (1773:1773:1773))
        (PORT d[4] (1522:1522:1522) (1565:1565:1565))
        (PORT d[5] (3081:3081:3081) (3082:3082:3082))
        (PORT d[6] (4448:4448:4448) (4451:4451:4451))
        (PORT d[7] (2056:2056:2056) (2081:2081:2081))
        (PORT d[8] (4378:4378:4378) (4374:4374:4374))
        (PORT d[9] (4449:4449:4449) (4618:4618:4618))
        (PORT d[10] (4167:4167:4167) (4197:4197:4197))
        (PORT d[11] (5078:5078:5078) (5054:5054:5054))
        (PORT d[12] (3424:3424:3424) (3443:3443:3443))
        (PORT clk (2504:2504:2504) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3370:3370:3370))
        (PORT clk (2504:2504:2504) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2494:2494:2494))
        (PORT d[0] (3858:3858:3858) (3771:3771:3771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2510:2510:2510) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2719:2719:2719) (2595:2595:2595))
        (PORT datab (1055:1055:1055) (1055:1055:1055))
        (PORT datac (1779:1779:1779) (1870:1870:1870))
        (PORT datad (2436:2436:2436) (2488:2488:2488))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5601:5601:5601) (5660:5660:5660))
        (PORT d[1] (5601:5601:5601) (5660:5660:5660))
        (PORT d[2] (5601:5601:5601) (5660:5660:5660))
        (PORT d[3] (5601:5601:5601) (5660:5660:5660))
        (PORT d[4] (5601:5601:5601) (5660:5660:5660))
        (PORT d[5] (4974:4974:4974) (5048:5048:5048))
        (PORT d[6] (4974:4974:4974) (5048:5048:5048))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4974:4974:4974) (5048:5048:5048))
        (PORT d[9] (4974:4974:4974) (5048:5048:5048))
        (PORT d[10] (4974:4974:4974) (5048:5048:5048))
        (PORT d[11] (4974:4974:4974) (5048:5048:5048))
        (PORT d[12] (4974:4974:4974) (5048:5048:5048))
        (PORT clk (2467:2467:2467) (2500:2500:2500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3696:3696:3696))
        (PORT clk (2485:2485:2485) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3375:3375:3375))
        (PORT d[1] (3460:3460:3460) (3582:3582:3582))
        (PORT d[2] (3473:3473:3473) (3455:3455:3455))
        (PORT d[3] (4039:4039:4039) (4182:4182:4182))
        (PORT d[4] (3291:3291:3291) (3360:3360:3360))
        (PORT d[5] (4208:4208:4208) (4264:4264:4264))
        (PORT d[6] (3399:3399:3399) (3558:3558:3558))
        (PORT d[7] (4129:4129:4129) (4276:4276:4276))
        (PORT d[8] (4791:4791:4791) (4736:4736:4736))
        (PORT d[9] (5072:5072:5072) (5218:5218:5218))
        (PORT d[10] (6863:6863:6863) (6834:6834:6834))
        (PORT d[11] (4499:4499:4499) (4466:4466:4466))
        (PORT d[12] (4916:4916:4916) (4857:4857:4857))
        (PORT clk (2480:2480:2480) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3151:3151:3151))
        (PORT clk (2480:2480:2480) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2470:2470:2470))
        (PORT d[0] (3200:3200:3200) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4639:4639:4639))
        (PORT d[1] (4575:4575:4575) (4639:4639:4639))
        (PORT d[2] (4575:4575:4575) (4639:4639:4639))
        (PORT d[3] (4575:4575:4575) (4639:4639:4639))
        (PORT d[4] (4575:4575:4575) (4639:4639:4639))
        (PORT d[5] (4596:4596:4596) (4673:4673:4673))
        (PORT d[6] (4596:4596:4596) (4673:4673:4673))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4596:4596:4596) (4673:4673:4673))
        (PORT d[9] (4596:4596:4596) (4673:4673:4673))
        (PORT d[10] (4596:4596:4596) (4673:4673:4673))
        (PORT d[11] (4596:4596:4596) (4673:4673:4673))
        (PORT d[12] (4596:4596:4596) (4673:4673:4673))
        (PORT clk (2437:2437:2437) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2471:2471:2471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (4376:4376:4376))
        (PORT clk (2455:2455:2455) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2722:2722:2722))
        (PORT d[1] (3041:3041:3041) (3159:3159:3159))
        (PORT d[2] (3910:3910:3910) (3939:3939:3939))
        (PORT d[3] (3381:3381:3381) (3529:3529:3529))
        (PORT d[4] (2924:2924:2924) (2991:2991:2991))
        (PORT d[5] (3480:3480:3480) (3541:3541:3541))
        (PORT d[6] (3017:3017:3017) (3185:3185:3185))
        (PORT d[7] (3796:3796:3796) (3946:3946:3946))
        (PORT d[8] (4104:4104:4104) (4057:4057:4057))
        (PORT d[9] (4745:4745:4745) (4894:4894:4894))
        (PORT d[10] (6205:6205:6205) (6188:6188:6188))
        (PORT d[11] (3796:3796:3796) (3765:3765:3765))
        (PORT d[12] (4161:4161:4161) (4112:4112:4112))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3485:3485:3485))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (PORT d[0] (4314:4314:4314) (4180:4180:4180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1788:1788:1788) (1688:1688:1688))
        (PORT datac (2137:2137:2137) (2050:2050:2050))
        (PORT datad (2435:2435:2435) (2487:2487:2487))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1486:1486:1486))
        (PORT datab (1283:1283:1283) (1264:1264:1264))
        (PORT datad (349:349:349) (440:440:440))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5613:5613:5613) (5672:5672:5672))
        (PORT d[1] (5613:5613:5613) (5672:5672:5672))
        (PORT d[2] (5613:5613:5613) (5672:5672:5672))
        (PORT d[3] (5613:5613:5613) (5672:5672:5672))
        (PORT d[4] (5613:5613:5613) (5672:5672:5672))
        (PORT d[5] (4981:4981:4981) (5055:5055:5055))
        (PORT d[6] (4981:4981:4981) (5055:5055:5055))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4981:4981:4981) (5055:5055:5055))
        (PORT d[9] (4981:4981:4981) (5055:5055:5055))
        (PORT d[10] (4981:4981:4981) (5055:5055:5055))
        (PORT d[11] (4981:4981:4981) (5055:5055:5055))
        (PORT d[12] (4981:4981:4981) (5055:5055:5055))
        (PORT clk (2469:2469:2469) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2445:2445:2445))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3114:3114:3114))
        (PORT d[1] (3783:3783:3783) (3901:3901:3901))
        (PORT d[2] (3826:3826:3826) (3797:3797:3797))
        (PORT d[3] (4077:4077:4077) (4222:4222:4222))
        (PORT d[4] (3613:3613:3613) (3679:3679:3679))
        (PORT d[5] (4180:4180:4180) (4237:4237:4237))
        (PORT d[6] (3432:3432:3432) (3592:3592:3592))
        (PORT d[7] (4135:4135:4135) (4283:4283:4283))
        (PORT d[8] (4792:4792:4792) (4737:4737:4737))
        (PORT d[9] (5456:5456:5456) (5596:5596:5596))
        (PORT d[10] (6908:6908:6908) (6884:6884:6884))
        (PORT d[11] (4500:4500:4500) (4467:4467:4467))
        (PORT d[12] (4893:4893:4893) (4841:4841:4841))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (3969:3969:3969))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (PORT d[0] (5104:5104:5104) (5028:5028:5028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2563:2563:2563))
        (PORT d[1] (2634:2634:2634) (2563:2563:2563))
        (PORT d[2] (2634:2634:2634) (2563:2563:2563))
        (PORT d[3] (2634:2634:2634) (2563:2563:2563))
        (PORT d[4] (2634:2634:2634) (2563:2563:2563))
        (PORT d[5] (2700:2700:2700) (2646:2646:2646))
        (PORT d[6] (2700:2700:2700) (2646:2646:2646))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2700:2700:2700) (2646:2646:2646))
        (PORT d[9] (2700:2700:2700) (2646:2646:2646))
        (PORT d[10] (2700:2700:2700) (2646:2646:2646))
        (PORT d[11] (2700:2700:2700) (2646:2646:2646))
        (PORT d[12] (2700:2700:2700) (2646:2646:2646))
        (PORT clk (2494:2494:2494) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1573:1573:1573))
        (PORT clk (2511:2511:2511) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1782:1782:1782))
        (PORT d[1] (4325:4325:4325) (4394:4394:4394))
        (PORT d[2] (1738:1738:1738) (1764:1764:1764))
        (PORT d[3] (1752:1752:1752) (1776:1776:1776))
        (PORT d[4] (1556:1556:1556) (1601:1601:1601))
        (PORT d[5] (3112:3112:3112) (3117:3117:3117))
        (PORT d[6] (4467:4467:4467) (4471:4471:4471))
        (PORT d[7] (2085:2085:2085) (2119:2119:2119))
        (PORT d[8] (4386:4386:4386) (4379:4379:4379))
        (PORT d[9] (4441:4441:4441) (4609:4609:4609))
        (PORT d[10] (4154:4154:4154) (4176:4176:4176))
        (PORT d[11] (5128:5128:5128) (5106:5106:5106))
        (PORT d[12] (3404:3404:3404) (3417:3417:3417))
        (PORT clk (2506:2506:2506) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3362:3362:3362))
        (PORT clk (2506:2506:2506) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2495:2495:2495))
        (PORT d[0] (3846:3846:3846) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2496:2496:2496))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4749:4749:4749))
        (PORT d[1] (4670:4670:4670) (4749:4749:4749))
        (PORT d[2] (4670:4670:4670) (4749:4749:4749))
        (PORT d[3] (4670:4670:4670) (4749:4749:4749))
        (PORT d[4] (4670:4670:4670) (4749:4749:4749))
        (PORT d[5] (4915:4915:4915) (4973:4973:4973))
        (PORT d[6] (4915:4915:4915) (4973:4973:4973))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4915:4915:4915) (4973:4973:4973))
        (PORT d[9] (4915:4915:4915) (4973:4973:4973))
        (PORT d[10] (4915:4915:4915) (4973:4973:4973))
        (PORT d[11] (4915:4915:4915) (4973:4973:4973))
        (PORT d[12] (4915:4915:4915) (4973:4973:4973))
        (PORT clk (2439:2439:2439) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2476:2476:2476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2592:2592:2592))
        (PORT clk (2459:2459:2459) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2587:2587:2587))
        (PORT d[1] (2961:2961:2961) (3079:3079:3079))
        (PORT d[2] (2820:2820:2820) (2844:2844:2844))
        (PORT d[3] (3305:3305:3305) (3453:3453:3453))
        (PORT d[4] (3821:3821:3821) (3840:3840:3840))
        (PORT d[5] (2695:2695:2695) (2714:2714:2714))
        (PORT d[6] (3126:3126:3126) (3190:3190:3190))
        (PORT d[7] (4227:4227:4227) (4306:4306:4306))
        (PORT d[8] (3043:3043:3043) (3047:3047:3047))
        (PORT d[9] (4852:4852:4852) (5058:5058:5058))
        (PORT d[10] (6798:6798:6798) (6839:6839:6839))
        (PORT d[11] (3002:3002:3002) (3004:3004:3004))
        (PORT d[12] (3417:3417:3417) (3418:3418:3418))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2783:2783:2783))
        (PORT clk (2454:2454:2454) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2444:2444:2444))
        (PORT d[0] (2816:2816:2816) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2488:2488:2488) (2542:2542:2542))
        (PORT datab (1086:1086:1086) (1080:1080:1080))
        (PORT datac (1778:1778:1778) (1868:1868:1868))
        (PORT datad (2016:2016:2016) (1988:1988:1988))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (4699:4699:4699))
        (PORT d[1] (4621:4621:4621) (4699:4699:4699))
        (PORT d[2] (4621:4621:4621) (4699:4699:4699))
        (PORT d[3] (4621:4621:4621) (4699:4699:4699))
        (PORT d[4] (4621:4621:4621) (4699:4699:4699))
        (PORT d[5] (4325:4325:4325) (4411:4411:4411))
        (PORT d[6] (4325:4325:4325) (4411:4411:4411))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4325:4325:4325) (4411:4411:4411))
        (PORT d[9] (4325:4325:4325) (4411:4411:4411))
        (PORT d[10] (4325:4325:4325) (4411:4411:4411))
        (PORT d[11] (4325:4325:4325) (4411:4411:4411))
        (PORT d[12] (4325:4325:4325) (4411:4411:4411))
        (PORT clk (2481:2481:2481) (2515:2515:2515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3323:3323:3323))
        (PORT clk (2498:2498:2498) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2587:2587:2587))
        (PORT d[1] (3647:3647:3647) (3759:3759:3759))
        (PORT d[2] (2027:2027:2027) (2029:2029:2029))
        (PORT d[3] (4036:4036:4036) (4178:4178:4178))
        (PORT d[4] (3891:3891:3891) (3924:3924:3924))
        (PORT d[5] (3418:3418:3418) (3423:3423:3423))
        (PORT d[6] (3831:3831:3831) (3892:3892:3892))
        (PORT d[7] (4894:4894:4894) (4965:4965:4965))
        (PORT d[8] (3729:3729:3729) (3725:3725:3725))
        (PORT d[9] (5547:5547:5547) (5742:5742:5742))
        (PORT d[10] (7505:7505:7505) (7534:7534:7534))
        (PORT d[11] (3794:3794:3794) (3799:3799:3799))
        (PORT d[12] (4170:4170:4170) (4170:4170:4170))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3607:3607:3607) (3600:3600:3600))
        (PORT clk (2493:2493:2493) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2483:2483:2483))
        (PORT d[0] (3123:3123:3123) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2484:2484:2484))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1688:1688:1688))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1069:1069:1069) (1054:1054:1054))
        (PORT datad (2434:2434:2434) (2486:2486:2486))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2251:2251:2251))
        (PORT d[1] (2250:2250:2250) (2251:2251:2251))
        (PORT d[2] (2250:2250:2250) (2251:2251:2251))
        (PORT d[3] (2250:2250:2250) (2251:2251:2251))
        (PORT d[4] (2250:2250:2250) (2251:2251:2251))
        (PORT d[5] (2273:2273:2273) (2292:2292:2292))
        (PORT d[6] (2273:2273:2273) (2292:2292:2292))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2273:2273:2273) (2292:2292:2292))
        (PORT d[9] (2273:2273:2273) (2292:2292:2292))
        (PORT d[10] (2273:2273:2273) (2292:2292:2292))
        (PORT d[11] (2273:2273:2273) (2292:2292:2292))
        (PORT d[12] (2273:2273:2273) (2292:2292:2292))
        (PORT clk (2476:2476:2476) (2509:2509:2509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2504:2504:2504))
        (PORT clk (2491:2491:2491) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3764:3764:3764))
        (PORT d[1] (3833:3833:3833) (3956:3956:3956))
        (PORT d[2] (4165:4165:4165) (4122:4122:4122))
        (PORT d[3] (4416:4416:4416) (4552:4552:4552))
        (PORT d[4] (3992:3992:3992) (4058:4058:4058))
        (PORT d[5] (4539:4539:4539) (4588:4588:4588))
        (PORT d[6] (3730:3730:3730) (3886:3886:3886))
        (PORT d[7] (3135:3135:3135) (3268:3268:3268))
        (PORT d[8] (5099:5099:5099) (5040:5040:5040))
        (PORT d[9] (4923:4923:4923) (4993:4993:4993))
        (PORT d[10] (5287:5287:5287) (5254:5254:5254))
        (PORT d[11] (4843:4843:4843) (4806:4806:4806))
        (PORT d[12] (5234:5234:5234) (5174:5174:5174))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4048:4048:4048))
        (PORT clk (2486:2486:2486) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2476:2476:2476))
        (PORT d[0] (4958:4958:4958) (4844:4844:4844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5011:5011:5011))
        (PORT d[1] (4942:4942:4942) (5011:5011:5011))
        (PORT d[2] (4942:4942:4942) (5011:5011:5011))
        (PORT d[3] (4942:4942:4942) (5011:5011:5011))
        (PORT d[4] (4942:4942:4942) (5011:5011:5011))
        (PORT d[5] (4626:4626:4626) (4700:4700:4700))
        (PORT d[6] (4626:4626:4626) (4700:4700:4700))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4626:4626:4626) (4700:4700:4700))
        (PORT d[9] (4626:4626:4626) (4700:4700:4700))
        (PORT d[10] (4626:4626:4626) (4700:4700:4700))
        (PORT d[11] (4626:4626:4626) (4700:4700:4700))
        (PORT d[12] (4626:4626:4626) (4700:4700:4700))
        (PORT clk (2451:2451:2451) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2488:2488:2488))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3020:3020:3020))
        (PORT d[1] (3072:3072:3072) (3192:3192:3192))
        (PORT d[2] (4213:4213:4213) (4234:4234:4234))
        (PORT d[3] (3721:3721:3721) (3862:3862:3862))
        (PORT d[4] (2949:2949:2949) (3020:3020:3020))
        (PORT d[5] (3824:3824:3824) (3880:3880:3880))
        (PORT d[6] (3359:3359:3359) (3515:3515:3515))
        (PORT d[7] (3779:3779:3779) (3932:3932:3932))
        (PORT d[8] (4460:4460:4460) (4412:4412:4412))
        (PORT d[9] (4712:4712:4712) (4858:4858:4858))
        (PORT d[10] (6511:6511:6511) (6486:6486:6486))
        (PORT d[11] (4151:4151:4151) (4115:4115:4115))
        (PORT d[12] (4534:4534:4534) (4479:4479:4479))
        (PORT clk (2464:2464:2464) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3187:3187:3187))
        (PORT clk (2464:2464:2464) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (3787:3787:3787) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1537:1537:1537))
        (PORT datab (2081:2081:2081) (1993:1993:1993))
        (PORT datac (1778:1778:1778) (1868:1868:1868))
        (PORT datad (2434:2434:2434) (2486:2486:2486))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (5010:5010:5010))
        (PORT d[1] (4941:4941:4941) (5010:5010:5010))
        (PORT d[2] (4941:4941:4941) (5010:5010:5010))
        (PORT d[3] (4941:4941:4941) (5010:5010:5010))
        (PORT d[4] (4941:4941:4941) (5010:5010:5010))
        (PORT d[5] (4330:4330:4330) (4413:4413:4413))
        (PORT d[6] (4330:4330:4330) (4413:4413:4413))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4330:4330:4330) (4413:4413:4413))
        (PORT d[9] (4330:4330:4330) (4413:4413:4413))
        (PORT d[10] (4330:4330:4330) (4413:4413:4413))
        (PORT d[11] (4330:4330:4330) (4413:4413:4413))
        (PORT d[12] (4330:4330:4330) (4413:4413:4413))
        (PORT clk (2448:2448:2448) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2159:2159:2159))
        (PORT clk (2467:2467:2467) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2723:2723:2723))
        (PORT d[1] (3059:3059:3059) (3165:3165:3165))
        (PORT d[2] (3474:3474:3474) (3458:3458:3458))
        (PORT d[3] (3388:3388:3388) (3536:3536:3536))
        (PORT d[4] (2948:2948:2948) (3019:3019:3019))
        (PORT d[5] (3848:3848:3848) (3907:3907:3907))
        (PORT d[6] (3057:3057:3057) (3222:3222:3222))
        (PORT d[7] (3473:3473:3473) (3623:3623:3623))
        (PORT d[8] (4486:4486:4486) (4438:4438:4438))
        (PORT d[9] (4712:4712:4712) (4857:4857:4857))
        (PORT d[10] (6213:6213:6213) (6197:6197:6197))
        (PORT d[11] (4145:4145:4145) (4109:4109:4109))
        (PORT d[12] (4503:4503:4503) (4444:4444:4444))
        (PORT clk (2462:2462:2462) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2458:2458:2458))
        (PORT clk (2462:2462:2462) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2450:2450:2450))
        (PORT d[0] (4941:4941:4941) (5052:5052:5052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (5139:5139:5139))
        (PORT d[1] (5063:5063:5063) (5139:5139:5139))
        (PORT d[2] (5063:5063:5063) (5139:5139:5139))
        (PORT d[3] (5063:5063:5063) (5139:5139:5139))
        (PORT d[4] (5063:5063:5063) (5139:5139:5139))
        (PORT d[5] (4264:4264:4264) (4340:4340:4340))
        (PORT d[6] (4264:4264:4264) (4340:4340:4340))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4264:4264:4264) (4340:4340:4340))
        (PORT d[9] (4264:4264:4264) (4340:4340:4340))
        (PORT d[10] (4264:4264:4264) (4340:4340:4340))
        (PORT d[11] (4264:4264:4264) (4340:4340:4340))
        (PORT d[12] (4264:4264:4264) (4340:4340:4340))
        (PORT clk (2464:2464:2464) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2994:2994:2994))
        (PORT clk (2483:2483:2483) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2645:2645:2645))
        (PORT d[1] (3311:3311:3311) (3423:3423:3423))
        (PORT d[2] (2412:2412:2412) (2434:2434:2434))
        (PORT d[3] (3693:3693:3693) (3843:3843:3843))
        (PORT d[4] (3530:3530:3530) (3565:3565:3565))
        (PORT d[5] (3060:3060:3060) (3072:3072:3072))
        (PORT d[6] (3494:3494:3494) (3555:3555:3555))
        (PORT d[7] (4570:4570:4570) (4642:4642:4642))
        (PORT d[8] (3393:3393:3393) (3389:3389:3389))
        (PORT d[9] (5207:5207:5207) (5411:5411:5411))
        (PORT d[10] (7161:7161:7161) (7193:7193:7193))
        (PORT d[11] (1990:1990:1990) (2012:2012:2012))
        (PORT d[12] (3822:3822:3822) (3821:3821:3821))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2451:2451:2451))
        (PORT clk (2478:2478:2478) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2466:2466:2466))
        (PORT d[0] (3504:3504:3504) (3583:3583:3583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1821:1821:1821) (1904:1904:1904))
        (PORT datac (2130:2130:2130) (2069:2069:2069))
        (PORT datad (1347:1347:1347) (1332:1332:1332))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1171:1171:1171))
        (PORT datab (1307:1307:1307) (1283:1283:1283))
        (PORT datad (1609:1609:1609) (1546:1546:1546))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5618:5618:5618) (5677:5677:5677))
        (PORT d[1] (5618:5618:5618) (5677:5677:5677))
        (PORT d[2] (5618:5618:5618) (5677:5677:5677))
        (PORT d[3] (5618:5618:5618) (5677:5677:5677))
        (PORT d[4] (5618:5618:5618) (5677:5677:5677))
        (PORT d[5] (5014:5014:5014) (5091:5091:5091))
        (PORT d[6] (5014:5014:5014) (5091:5091:5091))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5014:5014:5014) (5091:5091:5091))
        (PORT d[9] (5014:5014:5014) (5091:5091:5091))
        (PORT d[10] (5014:5014:5014) (5091:5091:5091))
        (PORT d[11] (5014:5014:5014) (5091:5091:5091))
        (PORT d[12] (5014:5014:5014) (5091:5091:5091))
        (PORT clk (2471:2471:2471) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3114:3114:3114))
        (PORT clk (2489:2489:2489) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3449:3449:3449))
        (PORT d[1] (3797:3797:3797) (3917:3917:3917))
        (PORT d[2] (4170:4170:4170) (4126:4126:4126))
        (PORT d[3] (4083:4083:4083) (4228:4228:4228))
        (PORT d[4] (3622:3622:3622) (3690:3690:3690))
        (PORT d[5] (4160:4160:4160) (4217:4217:4217))
        (PORT d[6] (3413:3413:3413) (3580:3580:3580))
        (PORT d[7] (4136:4136:4136) (4283:4283:4283))
        (PORT d[8] (4753:4753:4753) (4701:4701:4701))
        (PORT d[9] (5436:5436:5436) (5575:5575:5575))
        (PORT d[10] (6883:6883:6883) (6856:6856:6856))
        (PORT d[11] (4473:4473:4473) (4441:4441:4441))
        (PORT d[12] (5246:5246:5246) (5185:5185:5185))
        (PORT clk (2484:2484:2484) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4515:4515:4515))
        (PORT clk (2484:2484:2484) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2473:2473:2473))
        (PORT d[0] (5044:5044:5044) (4997:4997:4997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2474:2474:2474))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2572:2572:2572))
        (PORT d[1] (2642:2642:2642) (2572:2572:2572))
        (PORT d[2] (2642:2642:2642) (2572:2572:2572))
        (PORT d[3] (2642:2642:2642) (2572:2572:2572))
        (PORT d[4] (2642:2642:2642) (2572:2572:2572))
        (PORT d[5] (2709:2709:2709) (2656:2656:2656))
        (PORT d[6] (2709:2709:2709) (2656:2656:2656))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2709:2709:2709) (2656:2656:2656))
        (PORT d[9] (2709:2709:2709) (2656:2656:2656))
        (PORT d[10] (2709:2709:2709) (2656:2656:2656))
        (PORT d[11] (2709:2709:2709) (2656:2656:2656))
        (PORT d[12] (2709:2709:2709) (2656:2656:2656))
        (PORT clk (2494:2494:2494) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1480:1480:1480))
        (PORT clk (2508:2508:2508) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1380:1380:1380))
        (PORT d[1] (4305:4305:4305) (4372:4372:4372))
        (PORT d[2] (2098:2098:2098) (2120:2120:2120))
        (PORT d[3] (1704:1704:1704) (1725:1725:1725))
        (PORT d[4] (1507:1507:1507) (1548:1548:1548))
        (PORT d[5] (1749:1749:1749) (1769:1769:1769))
        (PORT d[6] (4449:4449:4449) (4452:4452:4452))
        (PORT d[7] (2417:2417:2417) (2438:2438:2438))
        (PORT d[8] (4042:4042:4042) (4036:4036:4036))
        (PORT d[9] (4480:4480:4480) (4658:4658:4658))
        (PORT d[10] (4138:4138:4138) (4159:4159:4159))
        (PORT d[11] (4153:4153:4153) (4157:4157:4157))
        (PORT d[12] (3463:3463:3463) (3486:3486:3486))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3399:3399:3399))
        (PORT clk (2503:2503:2503) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2494:2494:2494))
        (PORT d[0] (3864:3864:3864) (3779:3779:3779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2495:2495:2495))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2539:2539:2539))
        (PORT datab (1966:1966:1966) (1842:1842:1842))
        (PORT datac (1776:1776:1776) (1866:1866:1866))
        (PORT datad (1030:1030:1030) (1019:1019:1019))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5281:5281:5281) (5347:5347:5347))
        (PORT d[1] (5281:5281:5281) (5347:5347:5347))
        (PORT d[2] (5281:5281:5281) (5347:5347:5347))
        (PORT d[3] (5281:5281:5281) (5347:5347:5347))
        (PORT d[4] (5281:5281:5281) (5347:5347:5347))
        (PORT d[5] (4671:4671:4671) (4755:4755:4755))
        (PORT d[6] (4671:4671:4671) (4755:4755:4755))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4671:4671:4671) (4755:4755:4755))
        (PORT d[9] (4671:4671:4671) (4755:4755:4755))
        (PORT d[10] (4671:4671:4671) (4755:4755:4755))
        (PORT d[11] (4671:4671:4671) (4755:4755:4755))
        (PORT d[12] (4671:4671:4671) (4755:4755:4755))
        (PORT clk (2465:2465:2465) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2499:2499:2499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2830:2830:2830))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (3078:3078:3078))
        (PORT d[1] (3432:3432:3432) (3551:3551:3551))
        (PORT d[2] (3514:3514:3514) (3499:3499:3499))
        (PORT d[3] (3725:3725:3725) (3871:3871:3871))
        (PORT d[4] (3296:3296:3296) (3362:3362:3362))
        (PORT d[5] (4207:4207:4207) (4263:4263:4263))
        (PORT d[6] (3389:3389:3389) (3550:3550:3550))
        (PORT d[7] (4147:4147:4147) (4296:4296:4296))
        (PORT d[8] (4817:4817:4817) (4763:4763:4763))
        (PORT d[9] (5071:5071:5071) (5217:5217:5217))
        (PORT d[10] (6564:6564:6564) (6546:6546:6546))
        (PORT d[11] (4493:4493:4493) (4459:4459:4459))
        (PORT d[12] (4910:4910:4910) (4848:4848:4848))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3675:3675:3675))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2467:2467:2467))
        (PORT d[0] (2831:2831:2831) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4759:4759:4759))
        (PORT d[1] (4679:4679:4679) (4759:4759:4759))
        (PORT d[2] (4679:4679:4679) (4759:4759:4759))
        (PORT d[3] (4679:4679:4679) (4759:4759:4759))
        (PORT d[4] (4679:4679:4679) (4759:4759:4759))
        (PORT d[5] (4935:4935:4935) (4993:4993:4993))
        (PORT d[6] (4935:4935:4935) (4993:4993:4993))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4935:4935:4935) (4993:4993:4993))
        (PORT d[9] (4935:4935:4935) (4993:4993:4993))
        (PORT d[10] (4935:4935:4935) (4993:4993:4993))
        (PORT d[11] (4935:4935:4935) (4993:4993:4993))
        (PORT d[12] (4935:4935:4935) (4993:4993:4993))
        (PORT clk (2453:2453:2453) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2549:2549:2549))
        (PORT clk (2471:2471:2471) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2283:2283:2283))
        (PORT d[1] (3323:3323:3323) (3432:3432:3432))
        (PORT d[2] (2744:2744:2744) (2762:2762:2762))
        (PORT d[3] (3945:3945:3945) (4076:4076:4076))
        (PORT d[4] (3839:3839:3839) (3859:3859:3859))
        (PORT d[5] (3032:3032:3032) (3038:3038:3038))
        (PORT d[6] (3166:3166:3166) (3235:3235:3235))
        (PORT d[7] (4594:4594:4594) (4668:4668:4668))
        (PORT d[8] (3020:3020:3020) (3019:3019:3019))
        (PORT d[9] (4860:4860:4860) (5068:5068:5068))
        (PORT d[10] (6818:6818:6818) (6856:6856:6856))
        (PORT d[11] (3057:3057:3057) (3068:3068:3068))
        (PORT d[12] (3788:3788:3788) (3786:3786:3786))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2788:2788:2788))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (PORT d[0] (3536:3536:3536) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1835:1835:1835) (1735:1735:1735))
        (PORT datac (1762:1762:1762) (1750:1750:1750))
        (PORT datad (2432:2432:2432) (2483:2483:2483))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4678:4678:4678) (4758:4758:4758))
        (PORT d[1] (4678:4678:4678) (4758:4758:4758))
        (PORT d[2] (4678:4678:4678) (4758:4758:4758))
        (PORT d[3] (4678:4678:4678) (4758:4758:4758))
        (PORT d[4] (4678:4678:4678) (4758:4758:4758))
        (PORT d[5] (5216:5216:5216) (5274:5274:5274))
        (PORT d[6] (5216:5216:5216) (5274:5274:5274))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5216:5216:5216) (5274:5274:5274))
        (PORT d[9] (5216:5216:5216) (5274:5274:5274))
        (PORT d[10] (5216:5216:5216) (5274:5274:5274))
        (PORT d[11] (5216:5216:5216) (5274:5274:5274))
        (PORT d[12] (5216:5216:5216) (5274:5274:5274))
        (PORT clk (2448:2448:2448) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2522:2522:2522))
        (PORT clk (2465:2465:2465) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2589:2589:2589))
        (PORT d[1] (2936:2936:2936) (3053:3053:3053))
        (PORT d[2] (2785:2785:2785) (2806:2806:2806))
        (PORT d[3] (3622:3622:3622) (3766:3766:3766))
        (PORT d[4] (2851:2851:2851) (2890:2890:2890))
        (PORT d[5] (2699:2699:2699) (2713:2713:2713))
        (PORT d[6] (3133:3133:3133) (3199:3199:3199))
        (PORT d[7] (4197:4197:4197) (4271:4271:4271))
        (PORT d[8] (3025:3025:3025) (3028:3028:3028))
        (PORT d[9] (4828:4828:4828) (5031:5031:5031))
        (PORT d[10] (6783:6783:6783) (6819:6819:6819))
        (PORT d[11] (3074:3074:3074) (3085:3085:3085))
        (PORT d[12] (3443:3443:3443) (3447:3447:3447))
        (PORT clk (2460:2460:2460) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (3828:3828:3828))
        (PORT clk (2460:2460:2460) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (PORT d[0] (3785:3785:3785) (3670:3670:3670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4289:4289:4289) (4366:4366:4366))
        (PORT d[1] (4289:4289:4289) (4366:4366:4366))
        (PORT d[2] (4289:4289:4289) (4366:4366:4366))
        (PORT d[3] (4289:4289:4289) (4366:4366:4366))
        (PORT d[4] (4289:4289:4289) (4366:4366:4366))
        (PORT d[5] (4642:4642:4642) (4711:4711:4711))
        (PORT d[6] (4642:4642:4642) (4711:4711:4711))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4642:4642:4642) (4711:4711:4711))
        (PORT d[9] (4642:4642:4642) (4711:4711:4711))
        (PORT d[10] (4642:4642:4642) (4711:4711:4711))
        (PORT d[11] (4642:4642:4642) (4711:4711:4711))
        (PORT d[12] (4642:4642:4642) (4711:4711:4711))
        (PORT clk (2426:2426:2426) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2924:2924:2924))
        (PORT clk (2445:2445:2445) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2595:2595:2595))
        (PORT d[1] (2993:2993:2993) (3109:3109:3109))
        (PORT d[2] (3094:3094:3094) (3109:3109:3109))
        (PORT d[3] (4258:4258:4258) (4384:4384:4384))
        (PORT d[4] (3187:3187:3187) (3232:3232:3232))
        (PORT d[5] (3029:3029:3029) (3034:3034:3034))
        (PORT d[6] (2757:2757:2757) (2825:2825:2825))
        (PORT d[7] (4172:4172:4172) (4242:4242:4242))
        (PORT d[8] (3041:3041:3041) (3041:3041:3041))
        (PORT d[9] (4769:4769:4769) (4962:4962:4962))
        (PORT d[10] (6440:6440:6440) (6474:6474:6474))
        (PORT d[11] (2650:2650:2650) (2664:2664:2664))
        (PORT d[12] (3421:3421:3421) (3428:3428:3428))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3465:3465:3465))
        (PORT clk (2440:2440:2440) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (PORT d[0] (3350:3350:3350) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2544:2544:2544))
        (PORT datab (1718:1718:1718) (1691:1691:1691))
        (PORT datac (1779:1779:1779) (1869:1869:1869))
        (PORT datad (2069:2069:2069) (2045:2045:2045))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1939:1939:1939))
        (PORT d[1] (1928:1928:1928) (1939:1939:1939))
        (PORT d[2] (1928:1928:1928) (1939:1939:1939))
        (PORT d[3] (1928:1928:1928) (1939:1939:1939))
        (PORT d[4] (1928:1928:1928) (1939:1939:1939))
        (PORT d[5] (2298:2298:2298) (2327:2327:2327))
        (PORT d[6] (2298:2298:2298) (2327:2327:2327))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2298:2298:2298) (2327:2327:2327))
        (PORT d[9] (2298:2298:2298) (2327:2327:2327))
        (PORT d[10] (2298:2298:2298) (2327:2327:2327))
        (PORT d[11] (2298:2298:2298) (2327:2327:2327))
        (PORT d[12] (2298:2298:2298) (2327:2327:2327))
        (PORT clk (2478:2478:2478) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2511:2511:2511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3476:3476:3476))
        (PORT clk (2493:2493:2493) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3787:3787:3787))
        (PORT d[1] (4413:4413:4413) (4491:4491:4491))
        (PORT d[2] (5282:5282:5282) (5269:5269:5269))
        (PORT d[3] (5518:5518:5518) (5568:5568:5568))
        (PORT d[4] (4015:4015:4015) (4083:4083:4083))
        (PORT d[5] (5847:5847:5847) (5789:5789:5789))
        (PORT d[6] (3745:3745:3745) (3905:3905:3905))
        (PORT d[7] (3156:3156:3156) (3297:3297:3297))
        (PORT d[8] (5449:5449:5449) (5409:5409:5409))
        (PORT d[9] (4925:4925:4925) (4989:4989:4989))
        (PORT d[10] (5938:5938:5938) (5851:5851:5851))
        (PORT d[11] (5171:5171:5171) (5129:5129:5129))
        (PORT d[12] (5266:5266:5266) (5250:5250:5250))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1782:1782:1782))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2478:2478:2478))
        (PORT d[0] (4483:4483:4483) (4484:4484:4484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4609:4609:4609))
        (PORT d[1] (4543:4543:4543) (4609:4609:4609))
        (PORT d[2] (4543:4543:4543) (4609:4609:4609))
        (PORT d[3] (4543:4543:4543) (4609:4609:4609))
        (PORT d[4] (4543:4543:4543) (4609:4609:4609))
        (PORT d[5] (4213:4213:4213) (4293:4293:4293))
        (PORT d[6] (4213:4213:4213) (4293:4293:4293))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4213:4213:4213) (4293:4293:4293))
        (PORT d[9] (4213:4213:4213) (4293:4293:4293))
        (PORT d[10] (4213:4213:4213) (4293:4293:4293))
        (PORT d[11] (4213:4213:4213) (4293:4293:4293))
        (PORT d[12] (4213:4213:4213) (4293:4293:4293))
        (PORT clk (2472:2472:2472) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2509:2509:2509))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2466:2466:2466))
        (PORT clk (2490:2490:2490) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2596:2596:2596))
        (PORT d[1] (3695:3695:3695) (3801:3801:3801))
        (PORT d[2] (2390:2390:2390) (2408:2408:2408))
        (PORT d[3] (2110:2110:2110) (2126:2126:2126))
        (PORT d[4] (3825:3825:3825) (3861:3861:3861))
        (PORT d[5] (1975:1975:1975) (1998:1998:1998))
        (PORT d[6] (3491:3491:3491) (3558:3558:3558))
        (PORT d[7] (4960:4960:4960) (5027:5027:5027))
        (PORT d[8] (3400:3400:3400) (3397:3397:3397))
        (PORT d[9] (5215:5215:5215) (5420:5420:5420))
        (PORT d[10] (7195:7195:7195) (7229:7229:7229))
        (PORT d[11] (3401:3401:3401) (3410:3410:3410))
        (PORT d[12] (4136:4136:4136) (4135:4135:4135))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2801:2801:2801))
        (PORT clk (2485:2485:2485) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2476:2476:2476))
        (PORT d[0] (3876:3876:3876) (3948:3948:3948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1822:1822:1822) (1905:1905:1905))
        (PORT datac (1821:1821:1821) (1800:1800:1800))
        (PORT datad (1366:1366:1366) (1347:1347:1347))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1176:1176:1176))
        (PORT datab (1353:1353:1353) (1322:1322:1322))
        (PORT datad (1284:1284:1284) (1257:1257:1257))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6506:6506:6506) (6620:6620:6620))
        (PORT d[1] (6506:6506:6506) (6620:6620:6620))
        (PORT d[2] (6506:6506:6506) (6620:6620:6620))
        (PORT d[3] (6506:6506:6506) (6620:6620:6620))
        (PORT d[4] (6506:6506:6506) (6620:6620:6620))
        (PORT d[5] (6645:6645:6645) (6728:6728:6728))
        (PORT d[6] (6645:6645:6645) (6728:6728:6728))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (6645:6645:6645) (6728:6728:6728))
        (PORT d[9] (6645:6645:6645) (6728:6728:6728))
        (PORT d[10] (6645:6645:6645) (6728:6728:6728))
        (PORT d[11] (6645:6645:6645) (6728:6728:6728))
        (PORT d[12] (6645:6645:6645) (6728:6728:6728))
        (PORT clk (2479:2479:2479) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2514:2514:2514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2670:2670:2670))
        (PORT clk (2477:2477:2477) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3136:3136:3136))
        (PORT d[1] (3420:3420:3420) (3350:3350:3350))
        (PORT d[2] (3576:3576:3576) (3515:3515:3515))
        (PORT d[3] (3348:3348:3348) (3434:3434:3434))
        (PORT d[4] (3216:3216:3216) (3272:3272:3272))
        (PORT d[5] (4906:4906:4906) (4746:4746:4746))
        (PORT d[6] (3756:3756:3756) (3786:3786:3786))
        (PORT d[7] (3411:3411:3411) (3523:3523:3523))
        (PORT d[8] (3828:3828:3828) (3750:3750:3750))
        (PORT d[9] (5559:5559:5559) (5795:5795:5795))
        (PORT d[10] (6465:6465:6465) (6509:6509:6509))
        (PORT d[11] (3175:3175:3175) (3219:3219:3219))
        (PORT d[12] (3734:3734:3734) (3658:3658:3658))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (3603:3603:3603))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (PORT d[0] (3948:3948:3948) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5801:5801:5801) (5919:5919:5919))
        (PORT d[1] (5801:5801:5801) (5919:5919:5919))
        (PORT d[2] (5801:5801:5801) (5919:5919:5919))
        (PORT d[3] (5801:5801:5801) (5919:5919:5919))
        (PORT d[4] (5801:5801:5801) (5919:5919:5919))
        (PORT d[5] (6328:6328:6328) (6417:6417:6417))
        (PORT d[6] (6328:6328:6328) (6417:6417:6417))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (6328:6328:6328) (6417:6417:6417))
        (PORT d[9] (6328:6328:6328) (6417:6417:6417))
        (PORT d[10] (6328:6328:6328) (6417:6417:6417))
        (PORT d[11] (6328:6328:6328) (6417:6417:6417))
        (PORT d[12] (6328:6328:6328) (6417:6417:6417))
        (PORT clk (2494:2494:2494) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2494:2494:2494) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3202:3202:3202) (3297:3297:3297))
        (PORT clk (2488:2488:2488) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3481:3481:3481))
        (PORT d[1] (4134:4134:4134) (4065:4065:4065))
        (PORT d[2] (2538:2538:2538) (2510:2510:2510))
        (PORT d[3] (2972:2972:2972) (3061:3061:3061))
        (PORT d[4] (3571:3571:3571) (3633:3633:3633))
        (PORT d[5] (5599:5599:5599) (5444:5444:5444))
        (PORT d[6] (4154:4154:4154) (4182:4182:4182))
        (PORT d[7] (2973:2973:2973) (3081:3081:3081))
        (PORT d[8] (4526:4526:4526) (4434:4434:4434))
        (PORT d[9] (5943:5943:5943) (6176:6176:6176))
        (PORT d[10] (5999:5999:5999) (6045:6045:6045))
        (PORT d[11] (3874:3874:3874) (3916:3916:3916))
        (PORT d[12] (4096:4096:4096) (4025:4025:4025))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4884:4884:4884))
        (PORT clk (2483:2483:2483) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2476:2476:2476))
        (PORT d[0] (6274:6274:6274) (6283:6283:6283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6176:6176:6176) (6295:6295:6295))
        (PORT d[1] (6176:6176:6176) (6295:6295:6295))
        (PORT d[2] (6176:6176:6176) (6295:6295:6295))
        (PORT d[3] (6176:6176:6176) (6295:6295:6295))
        (PORT d[4] (6176:6176:6176) (6295:6295:6295))
        (PORT d[5] (6655:6655:6655) (6742:6742:6742))
        (PORT d[6] (6655:6655:6655) (6742:6742:6742))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (6655:6655:6655) (6742:6742:6742))
        (PORT d[9] (6655:6655:6655) (6742:6742:6742))
        (PORT d[10] (6655:6655:6655) (6742:6742:6742))
        (PORT d[11] (6655:6655:6655) (6742:6742:6742))
        (PORT d[12] (6655:6655:6655) (6742:6742:6742))
        (PORT clk (2489:2489:2489) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2995:2995:2995))
        (PORT clk (2483:2483:2483) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3455:3455:3455))
        (PORT d[1] (3788:3788:3788) (3716:3716:3716))
        (PORT d[2] (2927:2927:2927) (2888:2888:2888))
        (PORT d[3] (2956:2956:2956) (3050:3050:3050))
        (PORT d[4] (3214:3214:3214) (3271:3271:3271))
        (PORT d[5] (5267:5267:5267) (5115:5115:5115))
        (PORT d[6] (3779:3779:3779) (3811:3811:3811))
        (PORT d[7] (3075:3075:3075) (3195:3195:3195))
        (PORT d[8] (3791:3791:3791) (3710:3710:3710))
        (PORT d[9] (5583:5583:5583) (5822:5822:5822))
        (PORT d[10] (6343:6343:6343) (6369:6369:6369))
        (PORT d[11] (3540:3540:3540) (3583:3583:3583))
        (PORT d[12] (3761:3761:3761) (3695:3695:3695))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5135:5135:5135) (5157:5157:5157))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2469:2469:2469))
        (PORT d[0] (5482:5482:5482) (5532:5532:5532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5398:5398:5398) (5477:5477:5477))
        (PORT d[1] (5398:5398:5398) (5477:5477:5477))
        (PORT d[2] (5398:5398:5398) (5477:5477:5477))
        (PORT d[3] (5398:5398:5398) (5477:5477:5477))
        (PORT d[4] (5398:5398:5398) (5477:5477:5477))
        (PORT d[5] (5680:5680:5680) (5751:5751:5751))
        (PORT d[6] (5680:5680:5680) (5751:5751:5751))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5680:5680:5680) (5751:5751:5751))
        (PORT d[9] (5680:5680:5680) (5751:5751:5751))
        (PORT d[10] (5680:5680:5680) (5751:5751:5751))
        (PORT d[11] (5680:5680:5680) (5751:5751:5751))
        (PORT d[12] (5680:5680:5680) (5751:5751:5751))
        (PORT clk (2511:2511:2511) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2511:2511:2511) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2512:2512:2512) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1476:1476:1476))
        (PORT clk (2505:2505:2505) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3403:3403:3403))
        (PORT d[1] (3031:3031:3031) (3027:3027:3027))
        (PORT d[2] (1831:1831:1831) (1846:1846:1846))
        (PORT d[3] (3267:3267:3267) (3337:3337:3337))
        (PORT d[4] (3518:3518:3518) (3515:3515:3515))
        (PORT d[5] (4145:4145:4145) (4070:4070:4070))
        (PORT d[6] (3392:3392:3392) (3400:3400:3400))
        (PORT d[7] (2424:2424:2424) (2423:2423:2423))
        (PORT d[8] (3204:3204:3204) (3207:3207:3207))
        (PORT d[9] (3842:3842:3842) (3829:3829:3829))
        (PORT d[10] (5032:5032:5032) (5005:5005:5005))
        (PORT d[11] (4248:4248:4248) (4224:4224:4224))
        (PORT d[12] (3108:3108:3108) (3121:3121:3121))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3652:3652:3652) (3677:3677:3677))
        (PORT clk (2500:2500:2500) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2492:2492:2492))
        (PORT d[0] (3521:3521:3521) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (2047:2047:2047))
        (PORT datab (1375:1375:1375) (1392:1392:1392))
        (PORT datac (724:724:724) (715:715:715))
        (PORT datad (1051:1051:1051) (1082:1082:1082))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2124:2124:2124))
        (PORT datab (1778:1778:1778) (1743:1743:1743))
        (PORT datac (1339:1339:1339) (1354:1354:1354))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5007:5007:5007) (5105:5105:5105))
        (PORT d[1] (5007:5007:5007) (5105:5105:5105))
        (PORT d[2] (5007:5007:5007) (5105:5105:5105))
        (PORT d[3] (5007:5007:5007) (5105:5105:5105))
        (PORT d[4] (5007:5007:5007) (5105:5105:5105))
        (PORT d[5] (5379:5379:5379) (5479:5479:5479))
        (PORT d[6] (5379:5379:5379) (5479:5479:5479))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5379:5379:5379) (5479:5479:5479))
        (PORT d[9] (5379:5379:5379) (5479:5479:5479))
        (PORT d[10] (5379:5379:5379) (5479:5479:5479))
        (PORT d[11] (5379:5379:5379) (5479:5479:5479))
        (PORT d[12] (5379:5379:5379) (5479:5479:5479))
        (PORT clk (2464:2464:2464) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2500:2500:2500))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2248:2248:2248))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3757:3757:3757))
        (PORT d[1] (3400:3400:3400) (3376:3376:3376))
        (PORT d[2] (2907:2907:2907) (2921:2921:2921))
        (PORT d[3] (3620:3620:3620) (3735:3735:3735))
        (PORT d[4] (4272:4272:4272) (4226:4226:4226))
        (PORT d[5] (4251:4251:4251) (4177:4177:4177))
        (PORT d[6] (3414:3414:3414) (3417:3417:3417))
        (PORT d[7] (4160:4160:4160) (4348:4348:4348))
        (PORT d[8] (3111:3111:3111) (3113:3113:3113))
        (PORT d[9] (5644:5644:5644) (5927:5927:5927))
        (PORT d[10] (3621:3621:3621) (3605:3605:3605))
        (PORT d[11] (3470:3470:3470) (3439:3439:3439))
        (PORT d[12] (3068:3068:3068) (3069:3069:3069))
        (PORT clk (2461:2461:2461) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2470:2470:2470))
        (PORT clk (2461:2461:2461) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (PORT d[0] (3459:3459:3459) (3452:3452:3452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4723:4723:4723) (4832:4832:4832))
        (PORT d[1] (4723:4723:4723) (4832:4832:4832))
        (PORT d[2] (4723:4723:4723) (4832:4832:4832))
        (PORT d[3] (4723:4723:4723) (4832:4832:4832))
        (PORT d[4] (4723:4723:4723) (4832:4832:4832))
        (PORT d[5] (5062:5062:5062) (5175:5175:5175))
        (PORT d[6] (5062:5062:5062) (5175:5175:5175))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5062:5062:5062) (5175:5175:5175))
        (PORT d[9] (5062:5062:5062) (5175:5175:5175))
        (PORT d[10] (5062:5062:5062) (5175:5175:5175))
        (PORT d[11] (5062:5062:5062) (5175:5175:5175))
        (PORT d[12] (5062:5062:5062) (5175:5175:5175))
        (PORT clk (2449:2449:2449) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1940:1940:1940))
        (PORT clk (2454:2454:2454) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3779:3779:3779))
        (PORT d[1] (3367:3367:3367) (3340:3340:3340))
        (PORT d[2] (2916:2916:2916) (2931:2931:2931))
        (PORT d[3] (3664:3664:3664) (3782:3782:3782))
        (PORT d[4] (3625:3625:3625) (3603:3603:3603))
        (PORT d[5] (4234:4234:4234) (4160:4160:4160))
        (PORT d[6] (3428:3428:3428) (3434:3434:3434))
        (PORT d[7] (3830:3830:3830) (4016:4016:4016))
        (PORT d[8] (3118:3118:3118) (3121:3121:3121))
        (PORT d[9] (5623:5623:5623) (5904:5904:5904))
        (PORT d[10] (3644:3644:3644) (3632:3632:3632))
        (PORT d[11] (3165:3165:3165) (3147:3147:3147))
        (PORT d[12] (2738:2738:2738) (2742:2742:2742))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3260:3260:3260))
        (PORT clk (2449:2449:2449) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2438:2438:2438))
        (PORT d[0] (2631:2631:2631) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4804:4804:4804))
        (PORT d[1] (4696:4696:4696) (4804:4804:4804))
        (PORT d[2] (4696:4696:4696) (4804:4804:4804))
        (PORT d[3] (4696:4696:4696) (4804:4804:4804))
        (PORT d[4] (4696:4696:4696) (4804:4804:4804))
        (PORT d[5] (5373:5373:5373) (5472:5472:5472))
        (PORT d[6] (5373:5373:5373) (5472:5472:5472))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5373:5373:5373) (5472:5472:5472))
        (PORT d[9] (5373:5373:5373) (5472:5472:5472))
        (PORT d[10] (5373:5373:5373) (5472:5472:5472))
        (PORT d[11] (5373:5373:5373) (5472:5472:5472))
        (PORT d[12] (5373:5373:5373) (5472:5472:5472))
        (PORT clk (2454:2454:2454) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2493:2493:2493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (1910:1910:1910))
        (PORT clk (2461:2461:2461) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3418:3418:3418))
        (PORT d[1] (3373:3373:3373) (3348:3348:3348))
        (PORT d[2] (2915:2915:2915) (2930:2930:2930))
        (PORT d[3] (3619:3619:3619) (3734:3734:3734))
        (PORT d[4] (3963:3963:3963) (3945:3945:3945))
        (PORT d[5] (4228:4228:4228) (4151:4151:4151))
        (PORT d[6] (3395:3395:3395) (3398:3398:3398))
        (PORT d[7] (4144:4144:4144) (4330:4330:4330))
        (PORT d[8] (3113:3113:3113) (3115:3115:3115))
        (PORT d[9] (5662:5662:5662) (5946:5946:5946))
        (PORT d[10] (3894:3894:3894) (3847:3847:3847))
        (PORT d[11] (3125:3125:3125) (3104:3104:3104))
        (PORT d[12] (3054:3054:3054) (3052:3052:3052))
        (PORT clk (2456:2456:2456) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2557:2557:2557))
        (PORT clk (2456:2456:2456) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2446:2446:2446))
        (PORT d[0] (5653:5653:5653) (5743:5743:5743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4988:4988:4988) (5056:5056:5056))
        (PORT d[1] (4988:4988:4988) (5056:5056:5056))
        (PORT d[2] (4988:4988:4988) (5056:5056:5056))
        (PORT d[3] (4988:4988:4988) (5056:5056:5056))
        (PORT d[4] (4988:4988:4988) (5056:5056:5056))
        (PORT d[5] (4669:4669:4669) (4747:4747:4747))
        (PORT d[6] (4669:4669:4669) (4747:4747:4747))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4669:4669:4669) (4747:4747:4747))
        (PORT d[9] (4669:4669:4669) (4747:4747:4747))
        (PORT d[10] (4669:4669:4669) (4747:4747:4747))
        (PORT d[11] (4669:4669:4669) (4747:4747:4747))
        (PORT d[12] (4669:4669:4669) (4747:4747:4747))
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1492:1492:1492))
        (PORT clk (2506:2506:2506) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2107:2107:2107))
        (PORT d[1] (4005:4005:4005) (4110:4110:4110))
        (PORT d[2] (1697:1697:1697) (1717:1717:1717))
        (PORT d[3] (1723:1723:1723) (1737:1737:1737))
        (PORT d[4] (4243:4243:4243) (4269:4269:4269))
        (PORT d[5] (1393:1393:1393) (1421:1421:1421))
        (PORT d[6] (3798:3798:3798) (3859:3859:3859))
        (PORT d[7] (5252:5252:5252) (5315:5315:5315))
        (PORT d[8] (3710:3710:3710) (3711:3711:3711))
        (PORT d[9] (4812:4812:4812) (4978:4978:4978))
        (PORT d[10] (4510:4510:4510) (4527:4527:4527))
        (PORT d[11] (3779:3779:3779) (3787:3787:3787))
        (PORT d[12] (4508:4508:4508) (4507:4507:4507))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4480:4480:4480))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2490:2490:2490))
        (PORT d[0] (4526:4526:4526) (4408:4408:4408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2883:2883:2883) (2982:2982:2982))
        (PORT datab (537:537:537) (631:631:631))
        (PORT datac (757:757:757) (814:814:814))
        (PORT datad (1284:1284:1284) (1225:1225:1225))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2136:2136:2136))
        (PORT datab (540:540:540) (633:633:633))
        (PORT datac (2650:2650:2650) (2611:2611:2611))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1179:1179:1179))
        (PORT datab (1337:1337:1337) (1307:1307:1307))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5479:5479:5479) (5596:5596:5596))
        (PORT d[1] (5479:5479:5479) (5596:5596:5596))
        (PORT d[2] (5479:5479:5479) (5596:5596:5596))
        (PORT d[3] (5479:5479:5479) (5596:5596:5596))
        (PORT d[4] (5479:5479:5479) (5596:5596:5596))
        (PORT d[5] (5981:5981:5981) (6063:6063:6063))
        (PORT d[6] (5981:5981:5981) (6063:6063:6063))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5981:5981:5981) (6063:6063:6063))
        (PORT d[9] (5981:5981:5981) (6063:6063:6063))
        (PORT d[10] (5981:5981:5981) (6063:6063:6063))
        (PORT d[11] (5981:5981:5981) (6063:6063:6063))
        (PORT d[12] (5981:5981:5981) (6063:6063:6063))
        (PORT clk (2496:2496:2496) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2724:2724:2724))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3446:3446:3446))
        (PORT d[1] (4173:4173:4173) (4107:4107:4107))
        (PORT d[2] (2204:2204:2204) (2180:2180:2180))
        (PORT d[3] (3287:3287:3287) (3370:3370:3370))
        (PORT d[4] (3938:3938:3938) (3984:3984:3984))
        (PORT d[5] (5974:5974:5974) (5818:5818:5818))
        (PORT d[6] (4547:4547:4547) (4576:4576:4576))
        (PORT d[7] (3048:3048:3048) (3164:3164:3164))
        (PORT d[8] (4514:4514:4514) (4422:4422:4422))
        (PORT d[9] (5124:5124:5124) (5328:5328:5328))
        (PORT d[10] (6134:6134:6134) (6189:6189:6189))
        (PORT d[11] (3907:3907:3907) (3949:3949:3949))
        (PORT d[12] (4404:4404:4404) (4326:4326:4326))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4879:4879:4879) (4931:4931:4931))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (5978:5978:5978) (5993:5993:5993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (5555:5555:5555))
        (PORT d[1] (5440:5440:5440) (5555:5555:5555))
        (PORT d[2] (5440:5440:5440) (5555:5555:5555))
        (PORT d[3] (5440:5440:5440) (5555:5555:5555))
        (PORT d[4] (5440:5440:5440) (5555:5555:5555))
        (PORT d[5] (5999:5999:5999) (6088:6088:6088))
        (PORT d[6] (5999:5999:5999) (6088:6088:6088))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5999:5999:5999) (6088:6088:6088))
        (PORT d[9] (5999:5999:5999) (6088:6088:6088))
        (PORT d[10] (5999:5999:5999) (6088:6088:6088))
        (PORT d[11] (5999:5999:5999) (6088:6088:6088))
        (PORT d[12] (5999:5999:5999) (6088:6088:6088))
        (PORT clk (2487:2487:2487) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3042:3042:3042))
        (PORT clk (2502:2502:2502) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3475:3475:3475))
        (PORT d[1] (4557:4557:4557) (4498:4498:4498))
        (PORT d[2] (2189:2189:2189) (2163:2163:2163))
        (PORT d[3] (2958:2958:2958) (3015:3015:3015))
        (PORT d[4] (3911:3911:3911) (3959:3959:3959))
        (PORT d[5] (5971:5971:5971) (5813:5813:5813))
        (PORT d[6] (4888:4888:4888) (4913:4913:4913))
        (PORT d[7] (3060:3060:3060) (3177:3177:3177))
        (PORT d[8] (4137:4137:4137) (4139:4139:4139))
        (PORT d[9] (5186:5186:5186) (5403:5403:5403))
        (PORT d[10] (6146:6146:6146) (6202:6202:6202))
        (PORT d[11] (3603:3603:3603) (3697:3697:3697))
        (PORT d[12] (4446:4446:4446) (4372:4372:4372))
        (PORT clk (2497:2497:2497) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3432:3432:3432))
        (PORT clk (2497:2497:2497) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (PORT d[0] (5587:5587:5587) (5648:5648:5648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2488:2488:2488))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1935:1935:1935))
        (PORT d[1] (1985:1985:1985) (1935:1935:1935))
        (PORT d[2] (1985:1985:1985) (1935:1935:1935))
        (PORT d[3] (1985:1985:1985) (1935:1935:1935))
        (PORT d[4] (1985:1985:1985) (1935:1935:1935))
        (PORT d[5] (2319:2319:2319) (2262:2262:2262))
        (PORT d[6] (2319:2319:2319) (2262:2262:2262))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2319:2319:2319) (2262:2262:2262))
        (PORT d[9] (2319:2319:2319) (2262:2262:2262))
        (PORT d[10] (2319:2319:2319) (2262:2262:2262))
        (PORT d[11] (2319:2319:2319) (2262:2262:2262))
        (PORT d[12] (2319:2319:2319) (2262:2262:2262))
        (PORT clk (2503:2503:2503) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1543:1543:1543))
        (PORT clk (2496:2496:2496) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4653:4653:4653))
        (PORT d[1] (3942:3942:3942) (4011:4011:4011))
        (PORT d[2] (1992:1992:1992) (2011:2011:2011))
        (PORT d[3] (2059:2059:2059) (2084:2084:2084))
        (PORT d[4] (5179:5179:5179) (5181:5181:5181))
        (PORT d[5] (2691:2691:2691) (2695:2695:2695))
        (PORT d[6] (4082:4082:4082) (4087:4087:4087))
        (PORT d[7] (2022:2022:2022) (2043:2043:2043))
        (PORT d[8] (4032:4032:4032) (4029:4029:4029))
        (PORT d[9] (4358:4358:4358) (4513:4513:4513))
        (PORT d[10] (3755:3755:3755) (3776:3776:3776))
        (PORT d[11] (5086:5086:5086) (5059:5059:5059))
        (PORT d[12] (3110:3110:3110) (3136:3136:3136))
        (PORT clk (2491:2491:2491) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3040:3040:3040))
        (PORT clk (2491:2491:2491) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2484:2484:2484))
        (PORT d[0] (3508:3508:3508) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2177:2177:2177) (2164:2164:2164))
        (PORT datab (539:539:539) (633:633:633))
        (PORT datac (764:764:764) (821:821:821))
        (PORT datad (1255:1255:1255) (1197:1197:1197))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5574:5574:5574))
        (PORT d[1] (5450:5450:5450) (5574:5574:5574))
        (PORT d[2] (5450:5450:5450) (5574:5574:5574))
        (PORT d[3] (5450:5450:5450) (5574:5574:5574))
        (PORT d[4] (5450:5450:5450) (5574:5574:5574))
        (PORT d[5] (5974:5974:5974) (6064:6064:6064))
        (PORT d[6] (5974:5974:5974) (6064:6064:6064))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5974:5974:5974) (6064:6064:6064))
        (PORT d[9] (5974:5974:5974) (6064:6064:6064))
        (PORT d[10] (5974:5974:5974) (6064:6064:6064))
        (PORT d[11] (5974:5974:5974) (6064:6064:6064))
        (PORT d[12] (5974:5974:5974) (6064:6064:6064))
        (PORT clk (2495:2495:2495) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2531:2531:2531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2446:2446:2446))
        (PORT clk (2489:2489:2489) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3114:3114:3114))
        (PORT d[1] (4182:4182:4182) (4103:4103:4103))
        (PORT d[2] (2566:2566:2566) (2531:2531:2531))
        (PORT d[3] (3297:3297:3297) (3379:3379:3379))
        (PORT d[4] (3919:3919:3919) (3977:3977:3977))
        (PORT d[5] (5600:5600:5600) (5444:5444:5444))
        (PORT d[6] (4539:4539:4539) (4567:4567:4567))
        (PORT d[7] (3030:3030:3030) (3144:3144:3144))
        (PORT d[8] (4120:4120:4120) (4033:4033:4033))
        (PORT d[9] (4812:4812:4812) (5018:5018:5018))
        (PORT d[10] (6147:6147:6147) (6205:6205:6205))
        (PORT d[11] (3930:3930:3930) (3970:3970:3970))
        (PORT d[12] (4097:4097:4097) (4026:4026:4026))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4317:4317:4317))
        (PORT clk (2484:2484:2484) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2476:2476:2476))
        (PORT d[0] (4697:4697:4697) (4801:4801:4801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1867:1867:1867) (1892:1892:1892))
        (PORT datab (800:800:800) (857:857:857))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2033:2033:2033) (2059:2059:2059))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4377:4377:4377))
        (PORT d[1] (4307:4307:4307) (4377:4377:4377))
        (PORT d[2] (4307:4307:4307) (4377:4377:4377))
        (PORT d[3] (4307:4307:4307) (4377:4377:4377))
        (PORT d[4] (4307:4307:4307) (4377:4377:4377))
        (PORT d[5] (4622:4622:4622) (4685:4685:4685))
        (PORT d[6] (4622:4622:4622) (4685:4685:4685))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4622:4622:4622) (4685:4685:4685))
        (PORT d[9] (4622:4622:4622) (4685:4685:4685))
        (PORT d[10] (4622:4622:4622) (4685:4685:4685))
        (PORT d[11] (4622:4622:4622) (4685:4685:4685))
        (PORT d[12] (4622:4622:4622) (4685:4685:4685))
        (PORT clk (2444:2444:2444) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1917:1917:1917))
        (PORT clk (2447:2447:2447) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3340:3340:3340))
        (PORT d[1] (2493:2493:2493) (2526:2526:2526))
        (PORT d[2] (2809:2809:2809) (2874:2874:2874))
        (PORT d[3] (2929:2929:2929) (3012:3012:3012))
        (PORT d[4] (3269:3269:3269) (3234:3234:3234))
        (PORT d[5] (7147:7147:7147) (7096:7096:7096))
        (PORT d[6] (2468:2468:2468) (2512:2512:2512))
        (PORT d[7] (3527:3527:3527) (3595:3595:3595))
        (PORT d[8] (2695:2695:2695) (2684:2684:2684))
        (PORT d[9] (5140:5140:5140) (5321:5321:5321))
        (PORT d[10] (6399:6399:6399) (6430:6430:6430))
        (PORT d[11] (2673:2673:2673) (2669:2669:2669))
        (PORT d[12] (2762:2762:2762) (2765:2765:2765))
        (PORT clk (2442:2442:2442) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2825:2825:2825))
        (PORT clk (2442:2442:2442) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (PORT d[0] (4038:4038:4038) (4032:4032:4032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4679:4679:4679))
        (PORT d[1] (4620:4620:4620) (4679:4679:4679))
        (PORT d[2] (4620:4620:4620) (4679:4679:4679))
        (PORT d[3] (4620:4620:4620) (4679:4679:4679))
        (PORT d[4] (4620:4620:4620) (4679:4679:4679))
        (PORT d[5] (4324:4324:4324) (4404:4404:4404))
        (PORT d[6] (4324:4324:4324) (4404:4404:4404))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4324:4324:4324) (4404:4404:4404))
        (PORT d[9] (4324:4324:4324) (4404:4404:4404))
        (PORT d[10] (4324:4324:4324) (4404:4404:4404))
        (PORT d[11] (4324:4324:4324) (4404:4404:4404))
        (PORT d[12] (4324:4324:4324) (4404:4404:4404))
        (PORT clk (2435:2435:2435) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (1963:1963:1963))
        (PORT clk (2437:2437:2437) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2902:2902:2902))
        (PORT d[1] (2581:2581:2581) (2698:2698:2698))
        (PORT d[2] (3134:3134:3134) (3151:3151:3151))
        (PORT d[3] (4252:4252:4252) (4378:4378:4378))
        (PORT d[4] (3215:3215:3215) (3263:3263:3263))
        (PORT d[5] (3042:3042:3042) (3047:3047:3047))
        (PORT d[6] (2779:2779:2779) (2852:2852:2852))
        (PORT d[7] (3891:3891:3891) (3968:3968:3968))
        (PORT d[8] (3023:3023:3023) (3021:3021:3021))
        (PORT d[9] (4807:4807:4807) (5003:5003:5003))
        (PORT d[10] (6406:6406:6406) (6438:6438:6438))
        (PORT d[11] (2703:2703:2703) (2712:2712:2712))
        (PORT d[12] (3094:3094:3094) (3094:3094:3094))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3199:3199:3199))
        (PORT clk (2432:2432:2432) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2420:2420:2420))
        (PORT d[0] (3761:3761:3761) (3642:3642:3642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2698:2698:2698) (2655:2655:2655))
        (PORT datab (538:538:538) (631:631:631))
        (PORT datac (759:759:759) (816:816:816))
        (PORT datad (1998:1998:1998) (1980:1980:1980))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5141:5141:5141))
        (PORT d[1] (5059:5059:5059) (5141:5141:5141))
        (PORT d[2] (5059:5059:5059) (5141:5141:5141))
        (PORT d[3] (5059:5059:5059) (5141:5141:5141))
        (PORT d[4] (5059:5059:5059) (5141:5141:5141))
        (PORT d[5] (5345:5345:5345) (5425:5425:5425))
        (PORT d[6] (5345:5345:5345) (5425:5425:5425))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5345:5345:5345) (5425:5425:5425))
        (PORT d[9] (5345:5345:5345) (5425:5425:5425))
        (PORT d[10] (5345:5345:5345) (5425:5425:5425))
        (PORT d[11] (5345:5345:5345) (5425:5425:5425))
        (PORT d[12] (5345:5345:5345) (5425:5425:5425))
        (PORT clk (2513:2513:2513) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2513:2513:2513) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2514:2514:2514) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1495:1495:1495))
        (PORT clk (2505:2505:2505) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3392:3392:3392))
        (PORT d[1] (3355:3355:3355) (3331:3331:3331))
        (PORT d[2] (1470:1470:1470) (1482:1482:1482))
        (PORT d[3] (3275:3275:3275) (3357:3357:3357))
        (PORT d[4] (3789:3789:3789) (3775:3775:3775))
        (PORT d[5] (1485:1485:1485) (1497:1497:1497))
        (PORT d[6] (3794:3794:3794) (3800:3800:3800))
        (PORT d[7] (2777:2777:2777) (2775:2775:2775))
        (PORT d[8] (3553:3553:3553) (3556:3556:3556))
        (PORT d[9] (3807:3807:3807) (3789:3789:3789))
        (PORT d[10] (5025:5025:5025) (4996:4996:4996))
        (PORT d[11] (4256:4256:4256) (4233:4233:4233))
        (PORT d[12] (3426:3426:3426) (3438:3438:3438))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1575:1575:1575))
        (PORT clk (2500:2500:2500) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2505:2505:2505) (2493:2493:2493))
        (PORT d[0] (1910:1910:1910) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2494:2494:2494))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5049:5049:5049) (5130:5130:5130))
        (PORT d[1] (5049:5049:5049) (5130:5130:5130))
        (PORT d[2] (5049:5049:5049) (5130:5130:5130))
        (PORT d[3] (5049:5049:5049) (5130:5130:5130))
        (PORT d[4] (5049:5049:5049) (5130:5130:5130))
        (PORT d[5] (5260:5260:5260) (5322:5322:5322))
        (PORT d[6] (5260:5260:5260) (5322:5322:5322))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5260:5260:5260) (5322:5322:5322))
        (PORT d[9] (5260:5260:5260) (5322:5322:5322))
        (PORT d[10] (5260:5260:5260) (5322:5322:5322))
        (PORT d[11] (5260:5260:5260) (5322:5322:5322))
        (PORT d[12] (5260:5260:5260) (5322:5322:5322))
        (PORT clk (2503:2503:2503) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1078:1078:1078))
        (PORT clk (2519:2519:2519) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3395:3395:3395))
        (PORT d[1] (3379:3379:3379) (3371:3371:3371))
        (PORT d[2] (1458:1458:1458) (1468:1468:1468))
        (PORT d[3] (3692:3692:3692) (3764:3764:3764))
        (PORT d[4] (1816:1816:1816) (1813:1813:1813))
        (PORT d[5] (1507:1507:1507) (1522:1522:1522))
        (PORT d[6] (3772:3772:3772) (3775:3775:3775))
        (PORT d[7] (2789:2789:2789) (2789:2789:2789))
        (PORT d[8] (3865:3865:3865) (3859:3859:3859))
        (PORT d[9] (4201:4201:4201) (4185:4185:4185))
        (PORT d[10] (1439:1439:1439) (1460:1460:1460))
        (PORT d[11] (4592:4592:4592) (4560:4560:4560))
        (PORT d[12] (3469:3469:3469) (3486:3486:3486))
        (PORT clk (2514:2514:2514) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1202:1202:1202))
        (PORT clk (2514:2514:2514) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2519:2519:2519) (2503:2503:2503))
        (PORT d[0] (4305:4305:4305) (4397:4397:4397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2520:2520:2520) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (538:538:538) (632:632:632))
        (PORT datac (1310:1310:1310) (1294:1294:1294))
        (PORT datad (978:978:978) (963:963:963))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1178:1178:1178))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4688:4688:4688))
        (PORT d[1] (4589:4589:4589) (4688:4688:4688))
        (PORT d[2] (4589:4589:4589) (4688:4688:4688))
        (PORT d[3] (4589:4589:4589) (4688:4688:4688))
        (PORT d[4] (4589:4589:4589) (4688:4688:4688))
        (PORT d[5] (4717:4717:4717) (4829:4829:4829))
        (PORT d[6] (4717:4717:4717) (4829:4829:4829))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4717:4717:4717) (4829:4829:4829))
        (PORT d[9] (4717:4717:4717) (4829:4829:4829))
        (PORT d[10] (4717:4717:4717) (4829:4829:4829))
        (PORT d[11] (4717:4717:4717) (4829:4829:4829))
        (PORT d[12] (4717:4717:4717) (4829:4829:4829))
        (PORT clk (2464:2464:2464) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2501:2501:2501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4746:4746:4746))
        (PORT clk (2483:2483:2483) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3137:3137:3137))
        (PORT d[1] (5291:5291:5291) (5231:5231:5231))
        (PORT d[2] (2593:2593:2593) (2591:2591:2591))
        (PORT d[3] (2571:2571:2571) (2628:2628:2628))
        (PORT d[4] (4021:4021:4021) (4058:4058:4058))
        (PORT d[5] (6002:6002:6002) (5884:5884:5884))
        (PORT d[6] (4329:4329:4329) (4363:4363:4363))
        (PORT d[7] (3360:3360:3360) (3498:3498:3498))
        (PORT d[8] (3774:3774:3774) (3773:3773:3773))
        (PORT d[9] (5553:5553:5553) (5775:5775:5775))
        (PORT d[10] (6510:6510:6510) (6593:6593:6593))
        (PORT d[11] (3560:3560:3560) (3650:3650:3650))
        (PORT d[12] (2908:2908:2908) (2863:2863:2863))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3994:3994:3994))
        (PORT clk (2478:2478:2478) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2468:2468:2468))
        (PORT d[0] (3381:3381:3381) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (5002:5002:5002))
        (PORT d[1] (4934:4934:4934) (5002:5002:5002))
        (PORT d[2] (4934:4934:4934) (5002:5002:5002))
        (PORT d[3] (4934:4934:4934) (5002:5002:5002))
        (PORT d[4] (4934:4934:4934) (5002:5002:5002))
        (PORT d[5] (4298:4298:4298) (4376:4376:4376))
        (PORT d[6] (4298:4298:4298) (4376:4376:4376))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4298:4298:4298) (4376:4376:4376))
        (PORT d[9] (4298:4298:4298) (4376:4376:4376))
        (PORT d[10] (4298:4298:4298) (4376:4376:4376))
        (PORT d[11] (4298:4298:4298) (4376:4376:4376))
        (PORT d[12] (4298:4298:4298) (4376:4376:4376))
        (PORT clk (2442:2442:2442) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3562:3562:3562))
        (PORT clk (2462:2462:2462) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2735:2735:2735))
        (PORT d[1] (3021:3021:3021) (3138:3138:3138))
        (PORT d[2] (3911:3911:3911) (3940:3940:3940))
        (PORT d[3] (3387:3387:3387) (3535:3535:3535))
        (PORT d[4] (2912:2912:2912) (2980:2980:2980))
        (PORT d[5] (3481:3481:3481) (3542:3542:3542))
        (PORT d[6] (3069:3069:3069) (3234:3234:3234))
        (PORT d[7] (3776:3776:3776) (3914:3914:3914))
        (PORT d[8] (4105:4105:4105) (4058:4058:4058))
        (PORT d[9] (4704:4704:4704) (4849:4849:4849))
        (PORT d[10] (6181:6181:6181) (6161:6161:6161))
        (PORT d[11] (3797:3797:3797) (3766:3766:3766))
        (PORT d[12] (4528:4528:4528) (4470:4470:4470))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2488:2488:2488))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (PORT d[0] (4940:4940:4940) (5051:5051:5051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4704:4704:4704))
        (PORT d[1] (4634:4634:4634) (4704:4704:4704))
        (PORT d[2] (4634:4634:4634) (4704:4704:4704))
        (PORT d[3] (4634:4634:4634) (4704:4704:4704))
        (PORT d[4] (4634:4634:4634) (4704:4704:4704))
        (PORT d[5] (4315:4315:4315) (4392:4392:4392))
        (PORT d[6] (4315:4315:4315) (4392:4392:4392))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4315:4315:4315) (4392:4392:4392))
        (PORT d[9] (4315:4315:4315) (4392:4392:4392))
        (PORT d[10] (4315:4315:4315) (4392:4392:4392))
        (PORT d[11] (4315:4315:4315) (4392:4392:4392))
        (PORT d[12] (4315:4315:4315) (4392:4392:4392))
        (PORT clk (2448:2448:2448) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2483:2483:2483))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (4509:4509:4509))
        (PORT clk (2453:2453:2453) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2968:2968:2968))
        (PORT d[1] (2623:2623:2623) (2742:2742:2742))
        (PORT d[2] (3142:3142:3142) (3160:3160:3160))
        (PORT d[3] (3871:3871:3871) (3999:3999:3999))
        (PORT d[4] (3569:3569:3569) (3598:3598:3598))
        (PORT d[5] (3081:3081:3081) (3090:3090:3090))
        (PORT d[6] (2426:2426:2426) (2488:2488:2488))
        (PORT d[7] (3236:3236:3236) (3326:3326:3326))
        (PORT d[8] (3030:3030:3030) (3028:3028:3028))
        (PORT d[9] (4826:4826:4826) (5025:5025:5025))
        (PORT d[10] (6054:6054:6054) (6091:6091:6091))
        (PORT d[11] (2673:2673:2673) (2690:2690:2690))
        (PORT d[12] (3098:3098:3098) (3094:3094:3094))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3458:3458:3458))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (PORT d[0] (3316:3316:3316) (3281:3281:3281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4655:4655:4655))
        (PORT d[1] (4592:4592:4592) (4655:4655:4655))
        (PORT d[2] (4592:4592:4592) (4655:4655:4655))
        (PORT d[3] (4592:4592:4592) (4655:4655:4655))
        (PORT d[4] (4592:4592:4592) (4655:4655:4655))
        (PORT d[5] (4612:4612:4612) (4690:4690:4690))
        (PORT d[6] (4612:4612:4612) (4690:4690:4690))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4612:4612:4612) (4690:4690:4690))
        (PORT d[9] (4612:4612:4612) (4690:4690:4690))
        (PORT d[10] (4612:4612:4612) (4690:4690:4690))
        (PORT d[11] (4612:4612:4612) (4690:4690:4690))
        (PORT d[12] (4612:4612:4612) (4690:4690:4690))
        (PORT clk (2435:2435:2435) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (4799:4799:4799))
        (PORT clk (2453:2453:2453) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2613:2613:2613))
        (PORT d[1] (2968:2968:2968) (3082:3082:3082))
        (PORT d[2] (2794:2794:2794) (2816:2816:2816))
        (PORT d[3] (4258:4258:4258) (4384:4384:4384))
        (PORT d[4] (3537:3537:3537) (3567:3567:3567))
        (PORT d[5] (2977:2977:2977) (2987:2987:2987))
        (PORT d[6] (2789:2789:2789) (2862:2862:2862))
        (PORT d[7] (4218:4218:4218) (4296:4296:4296))
        (PORT d[8] (2345:2345:2345) (2365:2365:2365))
        (PORT d[9] (4838:4838:4838) (5042:5042:5042))
        (PORT d[10] (6441:6441:6441) (6475:6475:6475))
        (PORT d[11] (2684:2684:2684) (2697:2697:2697))
        (PORT d[12] (3463:3463:3463) (3474:3474:3474))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3490:3490:3490))
        (PORT clk (2448:2448:2448) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2435:2435:2435))
        (PORT d[0] (3770:3770:3770) (3650:3650:3650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2371:2371:2371) (2343:2343:2343))
        (PORT datab (1821:1821:1821) (1904:1904:1904))
        (PORT datac (2010:2010:2010) (1978:1978:1978))
        (PORT datad (2431:2431:2431) (2482:2482:2482))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2904:2904:2904) (2915:2915:2915))
        (PORT datab (1825:1825:1825) (1909:1909:1909))
        (PORT datac (2472:2472:2472) (2360:2360:2360))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (6295:6295:6295))
        (PORT d[1] (6177:6177:6177) (6295:6295:6295))
        (PORT d[2] (6177:6177:6177) (6295:6295:6295))
        (PORT d[3] (6177:6177:6177) (6295:6295:6295))
        (PORT d[4] (6177:6177:6177) (6295:6295:6295))
        (PORT d[5] (6668:6668:6668) (6757:6757:6757))
        (PORT d[6] (6668:6668:6668) (6757:6757:6757))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (6668:6668:6668) (6757:6757:6757))
        (PORT d[9] (6668:6668:6668) (6757:6757:6757))
        (PORT d[10] (6668:6668:6668) (6757:6757:6757))
        (PORT d[11] (6668:6668:6668) (6757:6757:6757))
        (PORT d[12] (6668:6668:6668) (6757:6757:6757))
        (PORT clk (2486:2486:2486) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (3029:3029:3029))
        (PORT clk (2481:2481:2481) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3157:3157:3157))
        (PORT d[1] (3710:3710:3710) (3617:3617:3617))
        (PORT d[2] (3902:3902:3902) (3814:3814:3814))
        (PORT d[3] (3334:3334:3334) (3423:3423:3423))
        (PORT d[4] (3213:3213:3213) (3270:3270:3270))
        (PORT d[5] (5255:5255:5255) (5101:5101:5101))
        (PORT d[6] (3778:3778:3778) (3811:3811:3811))
        (PORT d[7] (3076:3076:3076) (3196:3196:3196))
        (PORT d[8] (3840:3840:3840) (3756:3756:3756))
        (PORT d[9] (5582:5582:5582) (5821:5821:5821))
        (PORT d[10] (6149:6149:6149) (6208:6208:6208))
        (PORT d[11] (3563:3563:3563) (3610:3610:3610))
        (PORT d[12] (3760:3760:3760) (3694:3694:3694))
        (PORT clk (2476:2476:2476) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (3952:3952:3952))
        (PORT clk (2476:2476:2476) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (PORT d[0] (4305:4305:4305) (4413:4413:4413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1591:1591:1591))
        (PORT d[1] (1578:1578:1578) (1591:1591:1591))
        (PORT d[2] (1578:1578:1578) (1591:1591:1591))
        (PORT d[3] (1578:1578:1578) (1591:1591:1591))
        (PORT d[4] (1578:1578:1578) (1591:1591:1591))
        (PORT d[5] (2304:2304:2304) (2331:2331:2331))
        (PORT d[6] (2304:2304:2304) (2331:2331:2331))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (2304:2304:2304) (2331:2331:2331))
        (PORT d[9] (2304:2304:2304) (2331:2331:2331))
        (PORT d[10] (2304:2304:2304) (2331:2331:2331))
        (PORT d[11] (2304:2304:2304) (2331:2331:2331))
        (PORT d[12] (2304:2304:2304) (2331:2331:2331))
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3262:3262:3262) (3348:3348:3348))
        (PORT clk (2480:2480:2480) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4931:4931:4931))
        (PORT d[1] (4019:4019:4019) (4097:4097:4097))
        (PORT d[2] (5263:5263:5263) (5234:5234:5234))
        (PORT d[3] (5154:5154:5154) (5207:5207:5207))
        (PORT d[4] (4350:4350:4350) (4417:4417:4417))
        (PORT d[5] (5497:5497:5497) (5442:5442:5442))
        (PORT d[6] (5209:5209:5209) (5166:5166:5166))
        (PORT d[7] (3062:3062:3062) (3185:3185:3185))
        (PORT d[8] (4800:4800:4800) (4765:4765:4765))
        (PORT d[9] (4625:4625:4625) (4695:4695:4695))
        (PORT d[10] (5548:5548:5548) (5465:5465:5465))
        (PORT d[11] (5416:5416:5416) (5367:5367:5367))
        (PORT d[12] (4903:4903:4903) (4889:4889:4889))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (3981:3981:3981))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2467:2467:2467))
        (PORT d[0] (4740:4740:4740) (4632:4632:4632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4657:4657:4657) (4730:4730:4730))
        (PORT d[1] (4657:4657:4657) (4730:4730:4730))
        (PORT d[2] (4657:4657:4657) (4730:4730:4730))
        (PORT d[3] (4657:4657:4657) (4730:4730:4730))
        (PORT d[4] (4657:4657:4657) (4730:4730:4730))
        (PORT d[5] (5402:5402:5402) (5464:5464:5464))
        (PORT d[6] (5402:5402:5402) (5464:5464:5464))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5402:5402:5402) (5464:5464:5464))
        (PORT d[9] (5402:5402:5402) (5464:5464:5464))
        (PORT d[10] (5402:5402:5402) (5464:5464:5464))
        (PORT d[11] (5402:5402:5402) (5464:5464:5464))
        (PORT d[12] (5402:5402:5402) (5464:5464:5464))
        (PORT clk (2506:2506:2506) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2506:2506:2506) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3378:3378:3378))
        (PORT clk (2500:2500:2500) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3378:3378:3378))
        (PORT d[1] (2667:2667:2667) (2657:2657:2657))
        (PORT d[2] (2198:2198:2198) (2212:2212:2212))
        (PORT d[3] (2952:2952:2952) (3028:3028:3028))
        (PORT d[4] (3142:3142:3142) (3143:3143:3143))
        (PORT d[5] (3820:3820:3820) (3749:3749:3749))
        (PORT d[6] (3023:3023:3023) (3029:3029:3029))
        (PORT d[7] (2072:2072:2072) (2076:2076:2076))
        (PORT d[8] (3182:3182:3182) (3181:3181:3181))
        (PORT d[9] (3476:3476:3476) (3466:3466:3466))
        (PORT d[10] (4704:4704:4704) (4681:4681:4681))
        (PORT d[11] (3877:3877:3877) (3854:3854:3854))
        (PORT d[12] (2763:2763:2763) (2782:2782:2782))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3303:3303:3303))
        (PORT clk (2495:2495:2495) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2500:2500:2500) (2486:2486:2486))
        (PORT d[0] (3190:3190:3190) (3084:3084:3084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4672:4672:4672))
        (PORT d[1] (4617:4617:4617) (4672:4672:4672))
        (PORT d[2] (4617:4617:4617) (4672:4672:4672))
        (PORT d[3] (4617:4617:4617) (4672:4672:4672))
        (PORT d[4] (4617:4617:4617) (4672:4672:4672))
        (PORT d[5] (4931:4931:4931) (4987:4987:4987))
        (PORT d[6] (4931:4931:4931) (4987:4987:4987))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4931:4931:4931) (4987:4987:4987))
        (PORT d[9] (4931:4931:4931) (4987:4987:4987))
        (PORT d[10] (4931:4931:4931) (4987:4987:4987))
        (PORT d[11] (4931:4931:4931) (4987:4987:4987))
        (PORT d[12] (4931:4931:4931) (4987:4987:4987))
        (PORT clk (2444:2444:2444) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4935:4935:4935) (5191:5191:5191))
        (PORT clk (2462:2462:2462) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3092:3092:3092))
        (PORT d[1] (2513:2513:2513) (2548:2548:2548))
        (PORT d[2] (2670:2670:2670) (2726:2726:2726))
        (PORT d[3] (3235:3235:3235) (3312:3312:3312))
        (PORT d[4] (3589:3589:3589) (3550:3550:3550))
        (PORT d[5] (7570:7570:7570) (7527:7527:7527))
        (PORT d[6] (2779:2779:2779) (2825:2825:2825))
        (PORT d[7] (3928:3928:3928) (4004:4004:4004))
        (PORT d[8] (3026:3026:3026) (3010:3010:3010))
        (PORT d[9] (5747:5747:5747) (5897:5897:5897))
        (PORT d[10] (6766:6766:6766) (6792:6792:6792))
        (PORT d[11] (3325:3325:3325) (3296:3296:3296))
        (PORT d[12] (2723:2723:2723) (2723:2723:2723))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2805:2805:2805))
        (PORT clk (2457:2457:2457) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2444:2444:2444))
        (PORT d[0] (2634:2634:2634) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1877:1877:1877) (1879:1879:1879))
        (PORT datab (796:796:796) (853:853:853))
        (PORT datac (500:500:500) (591:591:591))
        (PORT datad (2355:2355:2355) (2312:2312:2312))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2143:2143:2143))
        (PORT datab (799:799:799) (856:856:856))
        (PORT datac (2306:2306:2306) (2284:2284:2284))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1172:1172:1172))
        (PORT datab (1559:1559:1559) (1516:1516:1516))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4318:4318:4318))
        (PORT d[1] (4254:4254:4254) (4318:4318:4318))
        (PORT d[2] (4254:4254:4254) (4318:4318:4318))
        (PORT d[3] (4254:4254:4254) (4318:4318:4318))
        (PORT d[4] (4254:4254:4254) (4318:4318:4318))
        (PORT d[5] (5380:5380:5380) (5479:5479:5479))
        (PORT d[6] (5380:5380:5380) (5479:5479:5479))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5380:5380:5380) (5479:5479:5479))
        (PORT d[9] (5380:5380:5380) (5479:5479:5479))
        (PORT d[10] (5380:5380:5380) (5479:5479:5479))
        (PORT d[11] (5380:5380:5380) (5479:5479:5479))
        (PORT d[12] (5380:5380:5380) (5479:5479:5479))
        (PORT clk (2470:2470:2470) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2506:2506:2506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2440:2440:2440))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (3779:3779:3779))
        (PORT d[1] (3417:3417:3417) (3392:3392:3392))
        (PORT d[2] (2919:2919:2919) (2933:2933:2933))
        (PORT d[3] (3271:3271:3271) (3389:3389:3389))
        (PORT d[4] (3971:3971:3971) (3954:3954:3954))
        (PORT d[5] (3839:3839:3839) (3763:3763:3763))
        (PORT d[6] (3080:3080:3080) (3088:3088:3088))
        (PORT d[7] (4168:4168:4168) (4358:4358:4358))
        (PORT d[8] (2755:2755:2755) (2760:2760:2760))
        (PORT d[9] (5670:5670:5670) (5955:5955:5955))
        (PORT d[10] (4002:4002:4002) (3983:3983:3983))
        (PORT d[11] (3482:3482:3482) (3452:3452:3452))
        (PORT d[12] (3076:3076:3076) (3077:3077:3077))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2458:2458:2458))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (PORT d[0] (3709:3709:3709) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4670:4670:4670) (4775:4775:4775))
        (PORT d[1] (4670:4670:4670) (4775:4775:4775))
        (PORT d[2] (4670:4670:4670) (4775:4775:4775))
        (PORT d[3] (4670:4670:4670) (4775:4775:4775))
        (PORT d[4] (4670:4670:4670) (4775:4775:4775))
        (PORT d[5] (5022:5022:5022) (5121:5121:5121))
        (PORT d[6] (5022:5022:5022) (5121:5121:5121))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5022:5022:5022) (5121:5121:5121))
        (PORT d[9] (5022:5022:5022) (5121:5121:5121))
        (PORT d[10] (5022:5022:5022) (5121:5121:5121))
        (PORT d[11] (5022:5022:5022) (5121:5121:5121))
        (PORT d[12] (5022:5022:5022) (5121:5121:5121))
        (PORT clk (2449:2449:2449) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2486:2486:2486))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2772:2772:2772))
        (PORT clk (2440:2440:2440) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3749:3749:3749))
        (PORT d[1] (3059:3059:3059) (3045:3045:3045))
        (PORT d[2] (3245:3245:3245) (3254:3254:3254))
        (PORT d[3] (3316:3316:3316) (3431:3431:3431))
        (PORT d[4] (2993:2993:2993) (2981:2981:2981))
        (PORT d[5] (4599:4599:4599) (4516:4516:4516))
        (PORT d[6] (3745:3745:3745) (3741:3741:3741))
        (PORT d[7] (4080:4080:4080) (4257:4257:4257))
        (PORT d[8] (3430:3430:3430) (3426:3426:3426))
        (PORT d[9] (5586:5586:5586) (5865:5865:5865))
        (PORT d[10] (3288:3288:3288) (3275:3275:3275))
        (PORT d[11] (3178:3178:3178) (3163:3163:3163))
        (PORT d[12] (3026:3026:3026) (3019:3019:3019))
        (PORT clk (2435:2435:2435) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3246:3246:3246))
        (PORT clk (2435:2435:2435) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (PORT d[0] (2634:2634:2634) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4682:4682:4682))
        (PORT d[1] (4602:4602:4602) (4682:4682:4682))
        (PORT d[2] (4602:4602:4602) (4682:4682:4682))
        (PORT d[3] (4602:4602:4602) (4682:4682:4682))
        (PORT d[4] (4602:4602:4602) (4682:4682:4682))
        (PORT d[5] (3432:3432:3432) (3368:3368:3368))
        (PORT d[6] (3432:3432:3432) (3368:3368:3368))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (3432:3432:3432) (3368:3368:3368))
        (PORT d[9] (3432:3432:3432) (3368:3368:3368))
        (PORT d[10] (3432:3432:3432) (3368:3368:3368))
        (PORT d[11] (3432:3432:3432) (3368:3368:3368))
        (PORT d[12] (3432:3432:3432) (3368:3368:3368))
        (PORT clk (2484:2484:2484) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1796:1796:1796))
        (PORT clk (2501:2501:2501) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2617:2617:2617))
        (PORT d[1] (3628:3628:3628) (3743:3743:3743))
        (PORT d[2] (2070:2070:2070) (2086:2086:2086))
        (PORT d[3] (1782:1782:1782) (1788:1788:1788))
        (PORT d[4] (3524:3524:3524) (3570:3570:3570))
        (PORT d[5] (1432:1432:1432) (1464:1464:1464))
        (PORT d[6] (3863:3863:3863) (3928:3928:3928))
        (PORT d[7] (4869:4869:4869) (4937:4937:4937))
        (PORT d[8] (3736:3736:3736) (3732:3732:3732))
        (PORT d[9] (5580:5580:5580) (5775:5775:5775))
        (PORT d[10] (7538:7538:7538) (7569:7569:7569))
        (PORT d[11] (3806:3806:3806) (3814:3814:3814))
        (PORT d[12] (4108:4108:4108) (4109:4109:4109))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4501:4501:4501))
        (PORT clk (2496:2496:2496) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2486:2486:2486))
        (PORT d[0] (4545:4545:4545) (4427:4427:4427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2487:2487:2487))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3283:3283:3283))
        (PORT d[1] (3357:3357:3357) (3283:3283:3283))
        (PORT d[2] (3357:3357:3357) (3283:3283:3283))
        (PORT d[3] (3357:3357:3357) (3283:3283:3283))
        (PORT d[4] (3357:3357:3357) (3283:3283:3283))
        (PORT d[5] (4902:4902:4902) (4933:4933:4933))
        (PORT d[6] (4902:4902:4902) (4933:4933:4933))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4902:4902:4902) (4933:4933:4933))
        (PORT d[9] (4902:4902:4902) (4933:4933:4933))
        (PORT d[10] (4902:4902:4902) (4933:4933:4933))
        (PORT d[11] (4902:4902:4902) (4933:4933:4933))
        (PORT d[12] (4902:4902:4902) (4933:4933:4933))
        (PORT clk (2461:2461:2461) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2497:2497:2497))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2951:2951:2951))
        (PORT clk (2463:2463:2463) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3831:3831:3831))
        (PORT d[1] (2914:2914:2914) (2985:2985:2985))
        (PORT d[2] (3025:3025:3025) (3039:3039:3039))
        (PORT d[3] (3178:3178:3178) (3205:3205:3205))
        (PORT d[4] (3770:3770:3770) (3785:3785:3785))
        (PORT d[5] (3023:3023:3023) (3025:3025:3025))
        (PORT d[6] (2653:2653:2653) (2674:2674:2674))
        (PORT d[7] (4092:4092:4092) (4240:4240:4240))
        (PORT d[8] (2648:2648:2648) (2661:2661:2661))
        (PORT d[9] (3884:3884:3884) (3943:3943:3943))
        (PORT d[10] (2671:2671:2671) (2691:2691:2691))
        (PORT d[11] (2680:2680:2680) (2691:2691:2691))
        (PORT d[12] (3034:3034:3034) (3051:3051:3051))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3188:3188:3188))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (PORT d[0] (5706:5706:5706) (5815:5815:5815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2487:2487:2487) (2541:2541:2541))
        (PORT datab (1375:1375:1375) (1371:1371:1371))
        (PORT datac (1777:1777:1777) (1867:1867:1867))
        (PORT datad (2370:2370:2370) (2335:2335:2335))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1763:1763:1763) (1794:1794:1794))
        (PORT datab (537:537:537) (631:631:631))
        (PORT datac (1991:1991:1991) (1994:1994:1994))
        (PORT datad (1279:1279:1279) (1242:1242:1242))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4343:4343:4343) (4423:4423:4423))
        (PORT d[1] (4343:4343:4343) (4423:4423:4423))
        (PORT d[2] (4343:4343:4343) (4423:4423:4423))
        (PORT d[3] (4343:4343:4343) (4423:4423:4423))
        (PORT d[4] (4343:4343:4343) (4423:4423:4423))
        (PORT d[5] (4626:4626:4626) (4702:4702:4702))
        (PORT d[6] (4626:4626:4626) (4702:4702:4702))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4626:4626:4626) (4702:4702:4702))
        (PORT d[9] (4626:4626:4626) (4702:4702:4702))
        (PORT d[10] (4626:4626:4626) (4702:4702:4702))
        (PORT d[11] (4626:4626:4626) (4702:4702:4702))
        (PORT d[12] (4626:4626:4626) (4702:4702:4702))
        (PORT clk (2480:2480:2480) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2414:2414:2414))
        (PORT clk (2482:2482:2482) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3787:3787:3787))
        (PORT d[1] (2634:2634:2634) (2616:2616:2616))
        (PORT d[2] (2527:2527:2527) (2542:2542:2542))
        (PORT d[3] (3987:3987:3987) (4100:4100:4100))
        (PORT d[4] (4643:4643:4643) (4610:4610:4610))
        (PORT d[5] (3804:3804:3804) (3726:3726:3726))
        (PORT d[6] (3072:3072:3072) (3079:3079:3079))
        (PORT d[7] (4516:4516:4516) (4706:4706:4706))
        (PORT d[8] (2777:2777:2777) (2786:2786:2786))
        (PORT d[9] (3094:3094:3094) (3079:3079:3079))
        (PORT d[10] (3983:3983:3983) (3963:3963:3963))
        (PORT d[11] (3135:3135:3135) (3116:3116:3116))
        (PORT d[12] (3403:3403:3403) (3398:3398:3398))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4826:4826:4826) (4874:4874:4874))
        (PORT clk (2477:2477:2477) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2466:2466:2466))
        (PORT d[0] (2902:2902:2902) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (5055:5055:5055))
        (PORT d[1] (4984:4984:4984) (5055:5055:5055))
        (PORT d[2] (4984:4984:4984) (5055:5055:5055))
        (PORT d[3] (4984:4984:4984) (5055:5055:5055))
        (PORT d[4] (4984:4984:4984) (5055:5055:5055))
        (PORT d[5] (4676:4676:4676) (4754:4754:4754))
        (PORT d[6] (4676:4676:4676) (4754:4754:4754))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4676:4676:4676) (4754:4754:4754))
        (PORT d[9] (4676:4676:4676) (4754:4754:4754))
        (PORT d[10] (4676:4676:4676) (4754:4754:4754))
        (PORT d[11] (4676:4676:4676) (4754:4754:4754))
        (PORT d[12] (4676:4676:4676) (4754:4754:4754))
        (PORT clk (2489:2489:2489) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1461:1461:1461))
        (PORT clk (2507:2507:2507) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2106:2106:2106))
        (PORT d[1] (3987:3987:3987) (4095:4095:4095))
        (PORT d[2] (2050:2050:2050) (2068:2068:2068))
        (PORT d[3] (1739:1739:1739) (1754:1754:1754))
        (PORT d[4] (3893:3893:3893) (3932:3932:3932))
        (PORT d[5] (1411:1411:1411) (1440:1440:1440))
        (PORT d[6] (4171:4171:4171) (4226:4226:4226))
        (PORT d[7] (2425:2425:2425) (2446:2446:2446))
        (PORT d[8] (4056:4056:4056) (4051:4051:4051))
        (PORT d[9] (4804:4804:4804) (4971:4971:4971))
        (PORT d[10] (4541:4541:4541) (4561:4561:4561))
        (PORT d[11] (4145:4145:4145) (4148:4148:4148))
        (PORT d[12] (4482:4482:4482) (4479:4479:4479))
        (PORT clk (2502:2502:2502) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3934:3934:3934))
        (PORT clk (2502:2502:2502) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2507:2507:2507) (2491:2491:2491))
        (PORT d[0] (2319:2319:2319) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (4961:4961:4961))
        (PORT d[1] (4904:4904:4904) (4961:4961:4961))
        (PORT d[2] (4904:4904:4904) (4961:4961:4961))
        (PORT d[3] (4904:4904:4904) (4961:4961:4961))
        (PORT d[4] (4904:4904:4904) (4961:4961:4961))
        (PORT d[5] (4648:4648:4648) (4720:4720:4720))
        (PORT d[6] (4648:4648:4648) (4720:4720:4720))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (4648:4648:4648) (4720:4720:4720))
        (PORT d[9] (4648:4648:4648) (4720:4720:4720))
        (PORT d[10] (4648:4648:4648) (4720:4720:4720))
        (PORT d[11] (4648:4648:4648) (4720:4720:4720))
        (PORT d[12] (4648:4648:4648) (4720:4720:4720))
        (PORT clk (2486:2486:2486) (2522:2522:2522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2523:2523:2523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2122:2122:2122))
        (PORT clk (2487:2487:2487) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3967:3967:3967) (4094:4094:4094))
        (PORT d[1] (2600:2600:2600) (2582:2582:2582))
        (PORT d[2] (2545:2545:2545) (2559:2559:2559))
        (PORT d[3] (3588:3588:3588) (3697:3697:3697))
        (PORT d[4] (4325:4325:4325) (4307:4307:4307))
        (PORT d[5] (3789:3789:3789) (3708:3708:3708))
        (PORT d[6] (3058:3058:3058) (3063:3063:3063))
        (PORT d[7] (4524:4524:4524) (4715:4715:4715))
        (PORT d[8] (3074:3074:3074) (3076:3076:3076))
        (PORT d[9] (3085:3085:3085) (3071:3071:3071))
        (PORT d[10] (4359:4359:4359) (4339:4339:4339))
        (PORT d[11] (3167:3167:3167) (3152:3152:3152))
        (PORT d[12] (3409:3409:3409) (3404:3404:3404))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2241:2241:2241))
        (PORT clk (2482:2482:2482) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2471:2471:2471))
        (PORT d[0] (3516:3516:3516) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4756:4756:4756))
        (PORT d[1] (4685:4685:4685) (4756:4756:4756))
        (PORT d[2] (4685:4685:4685) (4756:4756:4756))
        (PORT d[3] (4685:4685:4685) (4756:4756:4756))
        (PORT d[4] (4685:4685:4685) (4756:4756:4756))
        (PORT d[5] (5034:5034:5034) (5104:5104:5104))
        (PORT d[6] (5034:5034:5034) (5104:5104:5104))
        (PORT d[7] (70:70:70) (83:83:83))
        (PORT d[8] (5034:5034:5034) (5104:5104:5104))
        (PORT d[9] (5034:5034:5034) (5104:5104:5104))
        (PORT d[10] (5034:5034:5034) (5104:5104:5104))
        (PORT d[11] (5034:5034:5034) (5104:5104:5104))
        (PORT d[12] (5034:5034:5034) (5104:5104:5104))
        (PORT clk (2503:2503:2503) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2503:2503:2503) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2504:2504:2504) (2538:2538:2538))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1801:1801:1801))
        (PORT clk (2498:2498:2498) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3087:3087:3087))
        (PORT d[1] (2969:2969:2969) (2930:2930:2930))
        (PORT d[2] (2178:2178:2178) (2185:2185:2185))
        (PORT d[3] (3976:3976:3976) (4067:4067:4067))
        (PORT d[4] (3113:3113:3113) (3112:3112:3112))
        (PORT d[5] (3819:3819:3819) (3748:3748:3748))
        (PORT d[6] (3022:3022:3022) (3028:3028:3028))
        (PORT d[7] (4891:4891:4891) (5078:5078:5078))
        (PORT d[8] (2787:2787:2787) (2786:2786:2786))
        (PORT d[9] (3475:3475:3475) (3465:3465:3465))
        (PORT d[10] (4696:4696:4696) (4673:4673:4673))
        (PORT d[11] (3903:3903:3903) (3881:3881:3881))
        (PORT d[12] (2762:2762:2762) (2781:2781:2781))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3013:3013:3013))
        (PORT clk (2493:2493:2493) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2498:2498:2498) (2484:2484:2484))
        (PORT d[0] (3217:3217:3217) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2499:2499:2499) (2485:2485:2485))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2175:2175:2175))
        (PORT datab (1830:1830:1830) (1904:1904:1904))
        (PORT datac (1919:1919:1919) (1890:1890:1890))
        (PORT datad (1526:1526:1526) (1501:1501:1501))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2179:2179:2179))
        (PORT datab (1905:1905:1905) (1876:1876:1876))
        (PORT datac (1073:1073:1073) (1061:1061:1061))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1173:1173:1173))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (1228:1228:1228) (1190:1190:1190))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (324:324:324))
        (PORT datab (330:330:330) (424:424:424))
        (PORT datac (807:807:807) (868:868:868))
        (PORT datad (817:817:817) (875:875:875))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (648:648:648))
        (PORT datac (941:941:941) (931:931:931))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3323:3323:3323) (3199:3199:3199))
        (PORT sload (1676:1676:1676) (1713:1713:1713))
        (PORT ena (1417:1417:1417) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT sload (1676:1676:1676) (1713:1713:1713))
        (PORT ena (1417:1417:1417) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1135:1135:1135) (1178:1178:1178))
        (PORT sload (1676:1676:1676) (1713:1713:1713))
        (PORT ena (1417:1417:1417) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (683:683:683) (759:759:759))
        (PORT sload (1676:1676:1676) (1713:1713:1713))
        (PORT ena (1417:1417:1417) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (759:759:759))
        (PORT sload (1676:1676:1676) (1713:1713:1713))
        (PORT ena (1417:1417:1417) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT sload (1676:1676:1676) (1713:1713:1713))
        (PORT ena (1417:1417:1417) (1388:1388:1388))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2216:2216:2216) (2285:2285:2285))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2071:2071:2071) (2099:2099:2099))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2018:2018:2018) (2073:2073:2073))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1080:1080:1080) (1113:1113:1113))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (684:684:684) (760:760:760))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3561:3561:3561) (3699:3699:3699))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (685:685:685) (761:761:761))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2108:2108:2108) (2169:2169:2169))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2197:2197:2197))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2180:2180:2180) (2221:2221:2221))
        (PORT sload (1323:1323:1323) (1367:1367:1367))
        (PORT ena (1096:1096:1096) (1070:1070:1070))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (1277:1277:1277) (1286:1286:1286))
        (PORT datad (302:302:302) (391:391:391))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst19\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (811:811:811))
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (638:638:638) (637:637:637))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1421:1421:1421) (1449:1449:1449))
        (PORT clrn (1956:1956:1956) (1937:1937:1937))
        (PORT ena (1976:1976:1976) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (901:901:901))
        (PORT datab (3191:3191:3191) (3046:3046:3046))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1546:1546:1546) (1600:1600:1600))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (409:409:409))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (1273:1273:1273) (1278:1278:1278))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1167:1167:1167))
        (PORT datad (1386:1386:1386) (1420:1420:1420))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1221:1221:1221))
        (PORT datab (435:435:435) (444:444:444))
        (PORT datad (1175:1175:1175) (1230:1230:1230))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1382:1382:1382))
        (PORT datab (748:748:748) (767:767:767))
        (PORT datac (723:723:723) (733:733:733))
        (PORT datad (1496:1496:1496) (1552:1552:1552))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (451:451:451))
        (PORT datab (321:321:321) (408:408:408))
        (PORT datad (319:319:319) (407:407:407))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (329:329:329))
        (PORT datab (625:625:625) (623:623:623))
        (PORT datac (1130:1130:1130) (1180:1180:1180))
        (PORT datad (1173:1173:1173) (1228:1228:1228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (448:448:448))
        (PORT datab (320:320:320) (422:422:422))
        (PORT datac (510:510:510) (569:569:569))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (331:331:331))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1128:1128:1128) (1177:1177:1177))
        (PORT datad (1176:1176:1176) (1232:1232:1232))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (445:445:445))
        (PORT datab (320:320:320) (423:423:423))
        (PORT datac (508:508:508) (566:566:566))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (330:330:330))
        (PORT datab (755:755:755) (775:775:775))
        (PORT datad (318:318:318) (406:406:406))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (449:449:449))
        (PORT datab (319:319:319) (421:421:421))
        (PORT datac (512:512:512) (571:571:571))
        (PORT datad (318:318:318) (407:407:407))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (728:728:728))
        (PORT datab (908:908:908) (966:966:966))
        (PORT datac (1710:1710:1710) (1740:1740:1740))
        (PORT datad (1009:1009:1009) (1045:1045:1045))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (447:447:447))
        (PORT datab (320:320:320) (423:423:423))
        (PORT datac (708:708:708) (704:704:704))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1603:1603:1603))
        (PORT datab (749:749:749) (768:768:768))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2458:2458:2458) (2357:2357:2357))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1087:1087:1087))
        (PORT datab (1246:1246:1246) (1326:1326:1326))
        (PORT datac (1805:1805:1805) (1859:1859:1859))
        (PORT datad (618:618:618) (604:604:604))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1386:1386:1386) (1335:1335:1335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (444:444:444))
        (PORT datab (321:321:321) (424:424:424))
        (PORT datac (507:507:507) (565:565:565))
        (PORT datad (317:317:317) (405:405:405))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (382:382:382))
        (PORT datab (754:754:754) (774:774:774))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1491:1491:1491) (1548:1548:1548))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1386:1386:1386) (1335:1335:1335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (292:292:292))
        (PORT datab (750:750:750) (770:770:770))
        (PORT datac (256:256:256) (336:336:336))
        (PORT datad (1493:1493:1493) (1551:1551:1551))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1386:1386:1386) (1335:1335:1335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1603:1603:1603))
        (PORT datab (749:749:749) (769:769:769))
        (PORT datac (212:212:212) (249:249:249))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1386:1386:1386) (1335:1335:1335))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst33\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (815:815:815) (867:867:867))
        (PORT datac (737:737:737) (738:738:738))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (1421:1421:1421) (1432:1432:1432))
        (PORT clrn (1956:1956:1956) (1937:1937:1937))
        (PORT ena (1976:1976:1976) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (399:399:399))
        (PORT datab (617:617:617) (610:610:610))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2183:2183:2183))
        (PORT asdata (2059:2059:2059) (2072:2072:2072))
        (PORT clrn (1956:1956:1956) (1937:1937:1937))
        (PORT ena (1976:1976:1976) (1887:1887:1887))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1430:1430:1430) (1469:1469:1469))
        (PORT datac (1167:1167:1167) (1236:1236:1236))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datac (285:285:285) (371:371:371))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (317:317:317))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (421:421:421) (435:435:435))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (904:904:904) (961:961:961))
        (PORT datad (1064:1064:1064) (1089:1089:1089))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1229:1229:1229))
        (PORT datab (1214:1214:1214) (1289:1289:1289))
        (PORT datac (433:433:433) (452:452:452))
        (PORT datad (1036:1036:1036) (1041:1041:1041))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1148:1148:1148) (1124:1124:1124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|Add0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (623:623:623))
        (PORT datab (534:534:534) (593:593:593))
        (PORT datac (787:787:787) (826:826:826))
        (PORT datad (289:289:289) (374:374:374))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1441:1441:1441))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (1467:1467:1467) (1539:1539:1539))
        (PORT datad (377:377:377) (383:383:383))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (622:622:622))
        (PORT datab (536:536:536) (595:595:595))
        (PORT datac (788:788:788) (826:826:826))
        (PORT datad (288:288:288) (373:373:373))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1387:1387:1387))
        (PORT datab (1203:1203:1203) (1274:1274:1274))
        (PORT datad (424:424:424) (438:438:438))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1148:1148:1148) (1124:1124:1124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (314:314:314))
        (PORT datab (319:319:319) (406:406:406))
        (PORT datad (424:424:424) (438:438:438))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2183:2183:2183))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1148:1148:1148) (1124:1124:1124))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (574:574:574))
        (PORT datab (541:541:541) (600:600:600))
        (PORT datad (497:497:497) (563:563:563))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (617:617:617))
        (PORT datab (541:541:541) (601:601:601))
        (PORT datac (789:789:789) (828:828:828))
        (PORT datad (285:285:285) (369:369:369))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1580:1580:1580))
        (PORT datab (536:536:536) (595:595:595))
        (PORT datac (1182:1182:1182) (1255:1255:1255))
        (PORT datad (1101:1101:1101) (1143:1143:1143))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (624:624:624))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (787:787:787) (826:826:826))
        (PORT datad (289:289:289) (374:374:374))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (473:473:473) (494:494:494))
        (PORT datac (1186:1186:1186) (1259:1259:1259))
        (PORT datad (2881:2881:2881) (2782:2782:2782))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1226:1226:1226))
        (PORT datab (1215:1215:1215) (1291:1291:1291))
        (PORT datac (434:434:434) (452:452:452))
        (PORT datad (1035:1035:1035) (1040:1040:1040))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (378:378:378))
        (PORT datab (1217:1217:1217) (1293:1293:1293))
        (PORT datac (1466:1466:1466) (1538:1538:1538))
        (PORT datad (1103:1103:1103) (1145:1145:1145))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (618:618:618))
        (PORT datac (789:789:789) (828:828:828))
        (PORT datad (286:286:286) (370:370:370))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (620:620:620))
        (PORT datab (471:471:471) (491:491:491))
        (PORT datac (1180:1180:1180) (1253:1253:1253))
        (PORT datad (490:490:490) (555:555:555))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (698:698:698))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1182:1182:1182) (1256:1256:1256))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2182:2182:2182))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (463:463:463))
        (PORT datab (472:472:472) (492:492:492))
        (PORT datac (1183:1183:1183) (1256:1256:1256))
        (PORT datad (255:255:255) (327:327:327))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2185:2185:2185))
        (PORT asdata (1446:1446:1446) (1440:1440:1440))
        (PORT ena (1855:1855:1855) (1818:1818:1818))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (786:786:786))
        (PORT datab (904:904:904) (960:960:960))
        (PORT datac (759:759:759) (804:804:804))
        (PORT datad (1069:1069:1069) (1095:1095:1095))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3052:3052:3052) (2962:2962:2962))
        (PORT datab (505:505:505) (569:569:569))
        (PORT datac (242:242:242) (280:280:280))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (439:439:439))
        (PORT datab (822:822:822) (868:868:868))
        (PORT datac (245:245:245) (284:284:284))
        (PORT datad (470:470:470) (526:526:526))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (962:962:962))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (241:241:241) (280:280:280))
        (PORT datad (473:473:473) (529:529:529))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2185:2185:2185))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (923:923:923) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (767:767:767))
        (PORT datab (3039:3039:3039) (2960:2960:2960))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2184:2184:2184))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1728:1728:1728) (1725:1725:1725))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (588:588:588))
        (PORT datab (797:797:797) (838:838:838))
        (PORT datac (756:756:756) (806:806:806))
        (PORT datad (481:481:481) (537:537:537))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst14\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (561:561:561))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (419:419:419))
        (PORT datab (292:292:292) (377:377:377))
        (PORT datad (709:709:709) (712:712:712))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (798:798:798))
        (PORT datab (408:408:408) (425:425:425))
        (PORT datac (268:268:268) (358:358:358))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|clear_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1110:1110:1110))
        (PORT datad (1160:1160:1160) (1218:1218:1218))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (350:350:350) (463:463:463))
        (PORT datad (756:756:756) (785:785:785))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|sdr\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1052:1052:1052))
        (PORT datac (1403:1403:1403) (1427:1427:1427))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1905:1905:1905))
        (PORT datab (1254:1254:1254) (1336:1336:1336))
        (PORT datac (1012:1012:1012) (987:987:987))
        (PORT datad (1280:1280:1280) (1258:1258:1258))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1158:1158:1158) (1141:1141:1141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (448:448:448))
        (PORT datab (327:327:327) (433:433:433))
        (PORT datac (306:306:306) (415:415:415))
        (PORT datad (311:311:311) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (1063:1063:1063) (1110:1110:1110))
        (PORT datad (1388:1388:1388) (1421:1421:1421))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1158:1158:1158) (1141:1141:1141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (454:454:454))
        (PORT datac (297:297:297) (406:406:406))
        (PORT datad (312:312:312) (409:409:409))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (349:349:349) (454:454:454))
        (PORT datad (748:748:748) (776:776:776))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1158:1158:1158) (1141:1141:1141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (441:441:441))
        (PORT datac (312:312:312) (422:422:422))
        (PORT datad (306:306:306) (402:402:402))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (841:841:841))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (306:306:306) (402:402:402))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1158:1158:1158) (1141:1141:1141))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (453:453:453))
        (PORT datab (324:324:324) (430:430:430))
        (PORT datac (303:303:303) (412:412:412))
        (PORT datad (314:314:314) (411:411:411))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (443:443:443))
        (PORT datab (330:330:330) (438:438:438))
        (PORT datac (310:310:310) (420:420:420))
        (PORT datad (1174:1174:1174) (1245:1245:1245))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (836:836:836))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (2393:2393:2393) (2301:2301:2301))
        (PORT datad (1175:1175:1175) (1246:1246:1246))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1841:1841:1841) (1902:1902:1902))
        (PORT datab (1245:1245:1245) (1326:1326:1326))
        (PORT datac (1013:1013:1013) (988:988:988))
        (PORT datad (1277:1277:1277) (1255:1255:1255))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (441:441:441))
        (PORT datab (332:332:332) (441:441:441))
        (PORT datac (312:312:312) (422:422:422))
        (PORT datad (307:307:307) (403:403:403))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (838:838:838))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1175:1175:1175) (1245:1245:1245))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (837:837:837))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (255:255:255) (335:335:335))
        (PORT datad (1175:1175:1175) (1246:1246:1246))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (448:448:448))
        (PORT datab (327:327:327) (434:434:434))
        (PORT datac (307:307:307) (416:416:416))
        (PORT datad (311:311:311) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (832:832:832))
        (PORT datab (289:289:289) (373:373:373))
        (PORT datac (373:373:373) (384:384:384))
        (PORT datad (1177:1177:1177) (1247:1247:1247))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2192:2192:2192))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1112:1112:1112) (1080:1080:1080))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1460:1460:1460))
        (PORT datab (2912:2912:2912) (2763:2763:2763))
        (PORT datac (250:250:250) (293:293:293))
        (PORT datad (824:824:824) (871:871:871))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1458:1458:1458))
        (PORT datab (243:243:243) (283:283:283))
        (PORT datac (249:249:249) (292:292:292))
        (PORT datad (452:452:452) (503:503:503))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (805:805:805) (847:847:847))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1057:1057:1057))
        (PORT datab (1021:1021:1021) (1067:1067:1067))
        (PORT datac (1400:1400:1400) (1424:1424:1424))
        (PORT datad (456:456:456) (507:507:507))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1465:1465:1465))
        (PORT datab (312:312:312) (397:397:397))
        (PORT datac (254:254:254) (297:297:297))
        (PORT datad (804:804:804) (853:853:853))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2172:2172:2172))
        (PORT asdata (1448:1448:1448) (1450:1450:1450))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1466:1466:1466))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (254:254:254) (298:298:298))
        (PORT datad (763:763:763) (810:810:810))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_shift_reg\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2938:2938:2938) (2777:2777:2777))
        (PORT datad (987:987:987) (1014:1014:1014))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|bypass_reg_out\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2180:2180:2180))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (1728:1728:1728) (1731:1731:1731))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (556:556:556))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (461:461:461) (514:514:514))
        (PORT datad (450:450:450) (501:501:501))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|adapted_tdo\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (588:588:588))
        (PORT datab (1311:1311:1311) (1318:1318:1318))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (425:425:425))
        (PORT datab (408:408:408) (425:425:425))
        (PORT datad (700:700:700) (705:705:705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1740:1740:1740))
        (PORT datac (1137:1137:1137) (1167:1167:1167))
        (PORT datad (1699:1699:1699) (1715:1715:1715))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (401:401:401) (417:417:417))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (PORT datab (293:293:293) (378:378:378))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (829:829:829))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1710:1710:1710) (1740:1740:1740))
        (PORT datad (1769:1769:1769) (1786:1786:1786))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datab (757:757:757) (758:758:758))
        (PORT datac (581:581:581) (572:572:572))
        (PORT datad (235:235:235) (263:263:263))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (312:312:312))
        (PORT datab (728:728:728) (721:721:721))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (701:701:701) (705:705:705))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1740:1740:1740))
        (PORT datab (773:773:773) (769:769:769))
        (PORT datac (399:399:399) (405:405:405))
        (PORT datad (254:254:254) (278:278:278))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (441:441:441))
        (PORT datab (396:396:396) (408:408:408))
        (PORT datac (624:624:624) (608:608:608))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\altera_internal_jtag\~TCKUTAPclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1502:1502:1502) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst2\|LPM_CONSTANT_component\|ag\|mgl_prim1\|constant_update_reg\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2172:2172:2172))
        (PORT asdata (1200:1200:1200) (1231:1231:1231))
        (PORT ena (1436:1436:1436) (1396:1396:1396))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2182:2182:2182))
        (PORT asdata (683:683:683) (759:759:759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2182:2182:2182))
        (PORT asdata (683:683:683) (759:759:759))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (367:367:367))
        (PORT datad (4578:4578:4578) (4995:4995:4995))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst15\|inst14\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2182:2182:2182))
        (PORT asdata (685:685:685) (761:761:761))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\GPIO\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (639:639:639) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (4627:4627:4627) (5040:5040:5040))
        (PORT datad (4614:4614:4614) (5020:5020:5020))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst1\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (285:285:285) (368:368:368))
        (PORT datac (4150:4150:4150) (4524:4524:4524))
        (PORT datad (215:215:215) (241:241:241))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst2\|inst6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (742:742:742))
        (PORT datab (4623:4623:4623) (5036:5036:5036))
        (PORT datad (4612:4612:4612) (5019:5019:5019))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst15\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2898:2898:2898) (2881:2881:2881))
        (PORT datac (2628:2628:2628) (2651:2651:2651))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst15\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2897:2897:2897) (2880:2880:2880))
        (PORT datac (2628:2628:2628) (2650:2650:2650))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (478:478:478))
        (PORT datac (332:332:332) (441:441:441))
        (PORT datad (333:333:333) (428:428:428))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (482:482:482))
        (PORT datac (326:326:326) (434:434:434))
        (PORT datad (328:328:328) (423:423:423))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (480:480:480))
        (PORT datac (329:329:329) (438:438:438))
        (PORT datad (331:331:331) (426:426:426))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (480:480:480))
        (PORT datac (330:330:330) (439:439:439))
        (PORT datad (331:331:331) (426:426:426))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (366:366:366) (483:483:483))
        (PORT datac (325:325:325) (434:434:434))
        (PORT datad (328:328:328) (423:423:423))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (479:479:479))
        (PORT datac (331:331:331) (440:440:440))
        (PORT datad (332:332:332) (427:427:427))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst5\|inst14\|WideOr5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (363:363:363) (479:479:479))
        (PORT datac (331:331:331) (440:440:440))
        (PORT datad (332:332:332) (428:428:428))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (839:839:839))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (452:452:452))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (424:424:424))
        (PORT datad (288:288:288) (374:374:374))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux67\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (825:825:825))
        (PORT datab (360:360:360) (458:458:458))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (252:252:252) (283:283:283))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (388:388:388))
        (PORT datab (294:294:294) (382:382:382))
        (PORT datac (450:450:450) (499:499:499))
        (PORT datad (263:263:263) (339:339:339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux64\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (563:563:563))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (376:376:376) (380:380:380))
        (PORT datad (251:251:251) (282:282:282))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (384:384:384))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (377:377:377))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux59\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (746:746:746) (766:766:766))
        (PORT datac (800:800:800) (859:859:859))
        (PORT datad (827:827:827) (882:882:882))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (544:544:544))
        (PORT datab (295:295:295) (382:382:382))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (261:261:261) (337:337:337))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (381:381:381))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux57\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (745:745:745) (766:766:766))
        (PORT datac (800:800:800) (859:859:859))
        (PORT datad (828:828:828) (884:884:884))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux56\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (903:903:903))
        (PORT datab (745:745:745) (765:765:765))
        (PORT datac (371:371:371) (382:382:382))
        (PORT datad (830:830:830) (886:886:886))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (379:379:379))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux55\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (903:903:903))
        (PORT datab (745:745:745) (765:765:765))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (829:829:829) (885:885:885))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux54\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (935:935:935))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (800:800:800) (859:859:859))
        (PORT datad (714:714:714) (726:726:726))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2175:2175:2175))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5271:5271:5271) (4897:4897:4897))
        (PORT ena (1419:1419:1419) (1370:1370:1370))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (542:542:542))
        (PORT datab (292:292:292) (379:379:379))
        (PORT datac (258:258:258) (343:343:343))
        (PORT datad (260:260:260) (336:336:336))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (262:262:262) (347:347:347))
        (PORT datad (450:450:450) (498:498:498))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (771:771:771) (765:765:765))
        (PORT datac (669:669:669) (678:678:678))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux71\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (425:425:425))
        (PORT datab (361:361:361) (459:459:459))
        (PORT datad (250:250:250) (281:281:281))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mDLY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2173:2173:2173))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5299:5299:5299) (4926:4926:4926))
        (PORT ena (1091:1091:1091) (1063:1063:1063))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (823:823:823))
        (PORT datab (359:359:359) (457:457:457))
        (PORT datad (250:250:250) (281:281:281))
        (IOPATH dataa combout (350:350:350) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (775:775:775))
        (PORT datab (321:321:321) (424:424:424))
        (PORT datad (406:406:406) (413:413:413))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_Start\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (778:778:778))
        (PORT datab (322:322:322) (425:425:425))
        (PORT datad (288:288:288) (375:375:375))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_Start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|preStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT asdata (1393:1393:1393) (1427:1427:1427))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.00\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (496:496:496))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1068:1068:1068))
        (PORT datab (297:297:297) (385:385:385))
        (PORT datad (437:437:437) (493:493:493))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.00\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.01\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (279:279:279) (373:373:373))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.01\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (420:420:420))
        (PORT datab (326:326:326) (433:433:433))
        (PORT datac (277:277:277) (370:370:370))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (421:421:421))
        (PORT datab (326:326:326) (432:432:432))
        (PORT datac (276:276:276) (370:370:370))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (434:434:434))
        (PORT datad (310:310:310) (395:395:395))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (541:541:541))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (327:327:327))
        (PORT datab (408:408:408) (427:427:427))
        (PORT datad (232:232:232) (267:267:267))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (516:516:516))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (320:320:320))
        (PORT datab (450:450:450) (455:455:455))
        (PORT datad (229:229:229) (264:264:264))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (454:454:454) (506:506:506))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (325:325:325))
        (PORT datab (449:449:449) (453:453:453))
        (PORT datad (231:231:231) (266:266:266))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (545:545:545))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (323:323:323))
        (PORT datab (263:263:263) (306:306:306))
        (PORT datad (373:373:373) (378:378:378))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (440:440:440) (485:485:485))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (437:437:437))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (422:422:422))
        (PORT datad (310:310:310) (396:396:396))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|ST\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (441:441:441))
        (PORT datad (311:311:311) (396:396:396))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|ST\.11\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|mStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (423:423:423) (485:485:485))
        (PORT datad (439:439:439) (486:486:486))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|oDone\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1070:1070:1070))
        (PORT datab (297:297:297) (386:386:386))
        (PORT datad (405:405:405) (409:409:409))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|oDone\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (775:775:775))
        (PORT datab (320:320:320) (415:415:415))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_ST\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (421:421:421))
        (PORT datad (285:285:285) (371:371:371))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5202:5202:5202) (4851:4851:4851))
        (PORT ena (1964:1964:1964) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (599:599:599))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5202:5202:5202) (4851:4851:4851))
        (PORT ena (1964:1964:1964) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (463:463:463))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (441:441:441))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux72\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (304:304:304))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (482:482:482) (566:566:566))
        (PORT datad (325:325:325) (423:423:423))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5202:5202:5202) (4851:4851:4851))
        (PORT ena (1964:1964:1964) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (442:442:442))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux75\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (308:308:308))
        (PORT datab (518:518:518) (602:602:602))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (327:327:327) (424:424:424))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5202:5202:5202) (4851:4851:4851))
        (PORT ena (1964:1964:1964) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (440:440:440))
        (PORT datab (346:346:346) (447:447:447))
        (PORT datac (311:311:311) (410:410:410))
        (PORT datad (742:742:742) (791:791:791))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (342:342:342) (442:442:442))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux74\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (310:310:310))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (480:480:480) (564:564:564))
        (PORT datad (327:327:327) (425:425:425))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5202:5202:5202) (4851:4851:4851))
        (PORT ena (1964:1964:1964) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_INDEX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5202:5202:5202) (4851:4851:4851))
        (PORT ena (1964:1964:1964) (1885:1885:1885))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (844:844:844))
        (PORT datab (357:357:357) (463:463:463))
        (PORT datac (312:312:312) (411:411:411))
        (PORT datad (315:315:315) (407:407:407))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (840:840:840))
        (PORT datab (341:341:341) (441:441:441))
        (PORT datac (479:479:479) (563:563:563))
        (PORT datad (327:327:327) (424:424:424))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1587:1587:1587))
        (PORT datab (859:859:859) (938:938:938))
        (PORT datac (774:774:774) (821:821:821))
        (PORT datad (766:766:766) (816:816:816))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (445:445:445))
        (PORT datab (340:340:340) (440:440:440))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (911:911:911) (895:895:895))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DC_Flag\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (4943:4943:4943) (5244:5244:5244))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (571:571:571))
        (PORT datab (395:395:395) (409:409:409))
        (PORT datac (439:439:439) (498:498:498))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (842:842:842))
        (PORT datab (356:356:356) (462:462:462))
        (PORT datac (310:310:310) (409:409:409))
        (PORT datad (313:313:313) (405:405:405))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (439:439:439))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (480:480:480) (564:564:564))
        (PORT datad (914:914:914) (898:898:898))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (906:906:906))
        (PORT datab (1020:1020:1020) (1066:1066:1066))
        (PORT datac (1100:1100:1100) (1137:1137:1137))
        (PORT datad (1266:1266:1266) (1348:1348:1348))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (652:652:652))
        (PORT datab (857:857:857) (936:936:936))
        (PORT datac (819:819:819) (902:902:902))
        (PORT datad (817:817:817) (874:874:874))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (4193:4193:4193) (4529:4529:4529))
        (PORT datad (695:695:695) (695:695:695))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2181:2181:2181))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1034:1034:1034) (1122:1122:1122))
        (PORT ena (1130:1130:1130) (1100:1100:1100))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux49\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (424:424:424))
        (PORT datad (288:288:288) (374:374:374))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT asdata (1413:1413:1413) (1446:1446:1446))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (954:954:954))
        (PORT datad (830:830:830) (898:898:898))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1404:1404:1404))
        (PORT datab (900:900:900) (965:965:965))
        (PORT datad (808:808:808) (879:879:879))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1413:1413:1413))
        (PORT datab (895:895:895) (959:959:959))
        (PORT datac (1110:1110:1110) (1148:1148:1148))
        (PORT datad (814:814:814) (887:887:887))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (911:911:911))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1307:1307:1307))
        (PORT datac (1074:1074:1074) (1094:1094:1094))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1414:1414:1414))
        (PORT datab (893:893:893) (958:958:958))
        (PORT datac (1110:1110:1110) (1148:1148:1148))
        (PORT datad (814:814:814) (887:887:887))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (841:841:841) (887:887:887))
        (PORT datac (4374:4374:4374) (4737:4737:4737))
        (PORT datad (776:776:776) (821:821:821))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (464:464:464))
        (PORT datab (841:841:841) (887:887:887))
        (PORT datac (4374:4374:4374) (4738:4738:4738))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1051:1051:1051) (1039:1039:1039))
        (PORT sload (1506:1506:1506) (1610:1610:1610))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4437:4437:4437) (4818:4818:4818))
        (PORT datab (758:758:758) (824:824:824))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SB\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT asdata (1759:1759:1759) (1767:1767:1767))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (902:902:902) (968:968:968))
        (PORT datad (236:236:236) (264:264:264))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1506:1506:1506) (1610:1610:1610))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT asdata (1160:1160:1160) (1200:1200:1200))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1411:1411:1411))
        (PORT datab (896:896:896) (961:961:961))
        (PORT datac (1108:1108:1108) (1146:1146:1146))
        (PORT datad (812:812:812) (884:884:884))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (313:313:313))
        (PORT datab (898:898:898) (963:963:963))
        (PORT datac (799:799:799) (862:862:862))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1506:1506:1506) (1610:1610:1610))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1512:1512:1512) (1551:1551:1551))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux23\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (858:858:858))
        (PORT datab (5262:5262:5262) (5700:5700:5700))
        (PORT datac (944:944:944) (915:915:915))
        (PORT datad (744:744:744) (787:787:787))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1410:1410:1410))
        (PORT datab (897:897:897) (962:962:962))
        (PORT datac (1107:1107:1107) (1145:1145:1145))
        (PORT datad (812:812:812) (884:884:884))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1409:1409:1409))
        (PORT datab (897:897:897) (962:962:962))
        (PORT datac (1107:1107:1107) (1144:1144:1144))
        (PORT datad (811:811:811) (883:883:883))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (775:775:775) (821:821:821))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1307:1307:1307))
        (PORT datac (1074:1074:1074) (1093:1093:1093))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1073:1073:1073) (1066:1066:1066))
        (PORT sload (1506:1506:1506) (1610:1610:1610))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT asdata (1341:1341:1341) (1402:1402:1402))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux23\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (441:441:441))
        (PORT datac (770:770:770) (810:810:810))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1524:1524:1524))
        (PORT datab (5306:5306:5306) (5767:5767:5767))
        (PORT datac (770:770:770) (832:832:832))
        (PORT datad (314:314:314) (409:409:409))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux19\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (275:275:275))
        (PORT datad (731:731:731) (775:775:775))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (458:458:458))
        (PORT datad (729:729:729) (773:773:773))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1519:1519:1519))
        (PORT datab (5303:5303:5303) (5764:5764:5764))
        (PORT datac (775:775:775) (838:838:838))
        (PORT datad (230:230:230) (262:262:262))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1404:1404:1404))
        (PORT datac (1103:1103:1103) (1140:1140:1140))
        (PORT datad (808:808:808) (879:879:879))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (912:912:912))
        (PORT datab (904:904:904) (971:971:971))
        (PORT datac (1026:1026:1026) (1050:1050:1050))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|COUNT\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1433:1433:1433) (1452:1452:1452))
        (PORT sload (1506:1506:1506) (1610:1610:1610))
        (PORT ena (923:923:923) (913:913:913))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|SB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT asdata (1151:1151:1151) (1191:1191:1191))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux31\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (760:760:760))
        (PORT datab (541:541:541) (601:601:601))
        (PORT datad (785:785:785) (844:844:844))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux27\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (617:617:617))
        (PORT datab (1426:1426:1426) (1377:1377:1377))
        (PORT datad (757:757:757) (798:798:798))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux27\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5265:5265:5265) (5707:5707:5707))
        (PORT datac (770:770:770) (811:811:811))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux31\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (921:921:921))
        (PORT datab (288:288:288) (371:371:371))
        (PORT datac (410:410:410) (420:420:420))
        (PORT datad (426:426:426) (474:474:474))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux29\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (620:620:620))
        (PORT datab (1316:1316:1316) (1275:1275:1275))
        (PORT datac (770:770:770) (811:811:811))
        (PORT datad (758:758:758) (799:799:799))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux29\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (5267:5267:5267) (5709:5709:5709))
        (PORT datac (204:204:204) (236:236:236))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1330:1330:1330))
        (PORT datab (5260:5260:5260) (5698:5698:5698))
        (PORT datac (788:788:788) (840:840:840))
        (PORT datad (750:750:750) (809:809:809))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux21\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (868:868:868))
        (PORT datab (829:829:829) (881:881:881))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (747:747:747) (790:790:790))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (614:614:614))
        (PORT datab (5267:5267:5267) (5709:5709:5709))
        (PORT datac (981:981:981) (934:934:934))
        (PORT datad (756:756:756) (796:796:796))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datac (792:792:792) (845:845:845))
        (PORT datad (747:747:747) (790:790:790))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux33\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (377:377:377))
        (PORT datab (830:830:830) (885:885:885))
        (PORT datac (286:286:286) (383:383:383))
        (PORT datad (255:255:255) (326:326:326))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux25\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (454:454:454))
        (PORT datac (773:773:773) (836:836:836))
        (PORT datad (727:727:727) (771:771:771))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux25\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (5304:5304:5304) (5765:5765:5765))
        (PORT datac (1343:1343:1343) (1307:1307:1307))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux33\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (521:521:521))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (503:503:503) (567:567:567))
        (PORT datad (786:786:786) (845:845:845))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux24\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (882:882:882))
        (PORT datad (1222:1222:1222) (1189:1189:1189))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux24\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (822:822:822))
        (PORT datab (5300:5300:5300) (5761:5761:5761))
        (PORT datac (717:717:717) (756:756:756))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux16\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1226:1226:1226))
        (PORT datab (348:348:348) (452:452:452))
        (PORT datac (771:771:771) (834:834:834))
        (PORT datad (5254:5254:5254) (5719:5719:5719))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux16\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (824:824:824))
        (PORT datab (357:357:357) (462:462:462))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (5248:5248:5248) (5710:5710:5710))
        (IOPATH dataa combout (400:400:400) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux32\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (402:402:402))
        (PORT datab (540:540:540) (603:603:603))
        (PORT datac (285:285:285) (382:382:382))
        (PORT datad (468:468:468) (534:534:534))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux28\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (820:820:820) (887:887:887))
        (PORT datac (1971:1971:1971) (1945:1945:1945))
        (PORT datad (730:730:730) (775:775:775))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux28\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (5299:5299:5299) (5759:5759:5759))
        (PORT datac (779:779:779) (843:843:843))
        (PORT datad (322:322:322) (418:418:418))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux20\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1341:1341:1341))
        (PORT datab (5299:5299:5299) (5759:5759:5759))
        (PORT datac (780:780:780) (844:844:844))
        (PORT datad (228:228:228) (260:260:260))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux32\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (542:542:542) (606:606:606))
        (PORT datac (287:287:287) (385:385:385))
        (PORT datad (703:703:703) (739:739:739))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux35\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (426:426:426))
        (PORT datac (466:466:466) (539:539:539))
        (PORT datad (463:463:463) (524:524:524))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1177:1177:1177) (1223:1223:1223))
        (PORT sload (1529:1529:1529) (1641:1641:1641))
        (PORT ena (1118:1118:1118) (1088:1088:1088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (986:986:986) (1009:1009:1009))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (933:933:933))
        (PORT datab (860:860:860) (939:939:939))
        (PORT datac (821:821:821) (904:904:904))
        (PORT datad (672:672:672) (662:662:662))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1427:1427:1427) (1456:1456:1456))
        (PORT sload (1529:1529:1529) (1641:1641:1641))
        (PORT ena (1118:1118:1118) (1088:1088:1088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1029:1029:1029) (1060:1060:1060))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (927:927:927))
        (PORT datab (864:864:864) (945:945:945))
        (PORT datac (822:822:822) (905:905:905))
        (PORT datad (671:671:671) (660:660:660))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1429:1429:1429) (1458:1458:1458))
        (PORT sload (1529:1529:1529) (1641:1641:1641))
        (PORT ena (1118:1118:1118) (1088:1088:1088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1017:1017:1017) (1047:1047:1047))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (952:952:952))
        (PORT datab (810:810:810) (859:859:859))
        (PORT datac (1484:1484:1484) (1534:1534:1534))
        (PORT datad (824:824:824) (892:892:892))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux37\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (421:421:421))
        (PORT datac (468:468:468) (542:542:542))
        (PORT datad (461:461:461) (522:522:522))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1192:1192:1192) (1238:1238:1238))
        (PORT sload (1529:1529:1529) (1641:1641:1641))
        (PORT ena (1118:1118:1118) (1088:1088:1088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (994:994:994) (1023:1023:1023))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (953:953:953))
        (PORT datab (861:861:861) (940:940:940))
        (PORT datac (775:775:775) (823:823:823))
        (PORT datad (811:811:811) (884:884:884))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux26\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (866:866:866))
        (PORT datab (5259:5259:5259) (5697:5697:5697))
        (PORT datac (1964:1964:1964) (1954:1954:1954))
        (PORT datad (746:746:746) (789:789:789))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux26\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (871:871:871))
        (PORT datab (831:831:831) (884:884:884))
        (PORT datac (1966:1966:1966) (1957:1957:1957))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux18\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (1165:1165:1165))
        (PORT datab (809:809:809) (875:875:875))
        (PORT datad (5255:5255:5255) (5719:5719:5719))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux18\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (486:486:486))
        (PORT datab (5262:5262:5262) (5701:5701:5701))
        (PORT datac (785:785:785) (837:837:837))
        (PORT datad (745:745:745) (788:788:788))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux34\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (375:375:375))
        (PORT datab (322:322:322) (421:421:421))
        (PORT datad (258:258:258) (329:329:329))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux22\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (616:616:616))
        (PORT datab (5266:5266:5266) (5708:5708:5708))
        (PORT datac (1302:1302:1302) (1254:1254:1254))
        (PORT datad (757:757:757) (797:797:797))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux22\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (870:870:870))
        (PORT datab (398:398:398) (412:412:412))
        (PORT datac (793:793:793) (846:846:846))
        (PORT datad (747:747:747) (790:790:790))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux30\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1522:1522:1522))
        (PORT datab (5304:5304:5304) (5765:5765:5765))
        (PORT datac (773:773:773) (836:836:836))
        (PORT datad (230:230:230) (263:263:263))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|QR\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2196:2196:2196))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1156:1156:1156) (1138:1138:1138))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux34\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (682:682:682))
        (PORT datab (290:290:290) (374:374:374))
        (PORT datac (285:285:285) (382:382:382))
        (PORT datad (469:469:469) (532:532:532))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|DB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2187:2187:2187))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (947:947:947) (937:937:937))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux38\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (563:563:563))
        (PORT datab (324:324:324) (427:427:427))
        (PORT datac (467:467:467) (540:540:540))
        (PORT datad (463:463:463) (525:525:525))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1157:1157:1157) (1197:1197:1197))
        (PORT sload (1529:1529:1529) (1641:1641:1641))
        (PORT ena (1118:1118:1118) (1088:1088:1088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT asdata (1382:1382:1382) (1412:1412:1412))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (936:936:936))
        (PORT datab (857:857:857) (937:937:937))
        (PORT datac (820:820:820) (903:903:903))
        (PORT datad (670:670:670) (668:668:668))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux39\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (562:562:562))
        (PORT datab (325:325:325) (429:429:429))
        (PORT datac (467:467:467) (540:540:540))
        (PORT datad (464:464:464) (526:526:526))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1198:1198:1198) (1239:1239:1239))
        (PORT sload (1529:1529:1529) (1641:1641:1641))
        (PORT ena (1118:1118:1118) (1088:1088:1088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT asdata (1366:1366:1366) (1402:1402:1402))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (937:937:937))
        (PORT datab (857:857:857) (936:936:936))
        (PORT datac (820:820:820) (903:903:903))
        (PORT datad (670:670:670) (668:668:668))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (IOPATH dataa combout (417:417:417) (424:424:424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|Mux40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (563:563:563))
        (PORT datab (323:323:323) (426:426:426))
        (PORT datac (467:467:467) (540:540:540))
        (PORT datad (463:463:463) (524:524:524))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|CH\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2186:2186:2186))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1438:1438:1438) (1407:1407:1407))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1178:1178:1178) (1229:1229:1229))
        (PORT sload (1529:1529:1529) (1641:1641:1641))
        (PORT ena (1118:1118:1118) (1088:1088:1088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (1008:1008:1008))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst3\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (415:415:415))
        (PORT datab (328:328:328) (435:435:435))
        (PORT datad (282:282:282) (373:373:373))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst3\|LCD_EN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2176:2176:2176))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5248:5248:5248) (4878:4878:4878))
        (PORT ena (997:997:997) (1036:1036:1036))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (953:953:953))
        (PORT datab (434:434:434) (451:451:451))
        (PORT datad (818:818:818) (876:876:876))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|LUT_DATA\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2179:2179:2179))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_RS\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1019:1019:1019) (1042:1042:1042))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|inst21\|inst4\|mLCD_RS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2172:2172:2172))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5270:5270:5270) (4898:4898:4898))
        (PORT ena (924:924:924) (914:914:914))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|inst1\|inst\|inst6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (289:289:289))
        (PORT datab (4190:4190:4190) (4558:4558:4558))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1160:1160:1160) (1223:1223:1223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (734:734:734) (779:779:779))
      )
    )
  )
)
