

================================================================
== Vivado HLS Report for 'AXI_DMA_MASTER'
================================================================
* Date:           Wed Jun 12 19:04:17 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   28|  18580|   28|  18580|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+
        |- Loop 1  |    9|   1017|         3|          1|          1|   8 ~ 1016  |    yes   |
        |- Loop 2  |  417|  18561|         3|          1|          1| 416 ~ 18560 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    334|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     430|      2|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    291|
|Register         |        -|      -|     548|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     978|    627|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |ultra_mul_32s_32sbkb_U165  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    |ultra_mul_32s_32sbkb_U166  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      8|  430|   2|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ultra_mul_mul_16scud_U167  |ultra_mul_mul_16scud  |  i0 * i0  |
    |ultra_mul_mul_16scud_U168  |ultra_mul_mul_16scud  |  i0 * i1  |
    |ultra_mul_mul_16scud_U169  |ultra_mul_mul_16scud  |  i0 * i1  |
    |ultra_mul_mul_16scud_U170  |ultra_mul_mul_16scud  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_151_p2                   |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_169_p2                         |     +    |      0|  0|  38|          31|           1|
    |i_30_fu_198_p2                        |     +    |      0|  0|  38|          31|           1|
    |tmp_192_fu_184_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_194_fu_155_p2                     |     +    |      0|  0|  39|          32|           2|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_pp1_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_io                   |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_last_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |stream_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |stream_out_V_last_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_195_fu_193_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_196_fu_164_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_1_fu_175_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_last_fu_204_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_124_p2                       |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 334|         328|         191|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  141|         31|    1|         31|
    |ap_done                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2         |    9|          2|    1|          2|
    |i1_reg_92                       |    9|          2|   31|         62|
    |i_reg_103                       |    9|          2|   31|         62|
    |stream_in_V_V_blk_n             |    9|          2|    1|          2|
    |stream_out_TDATA_blk_n          |    9|          2|    1|          2|
    |stream_out_V_data_V_1_data_out  |    9|          2|   16|         32|
    |stream_out_V_data_V_1_state     |   15|          3|    2|          6|
    |stream_out_V_last_1_data_in     |   21|          4|    1|          4|
    |stream_out_V_last_1_data_out    |    9|          2|    1|          2|
    |stream_out_V_last_1_state       |   15|          3|    2|          6|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  291|         63|   92|        219|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |KER_bound_reg_304                |  32|   0|   32|          0|
    |OFM_bound_reg_339                |  32|   0|   32|          0|
    |ap_CS_fsm                        |  30|   0|   30|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |i1_reg_92                        |  31|   0|   31|          0|
    |i_reg_103                        |  31|   0|   31|          0|
    |lhs_V_reg_260                    |  32|   0|   32|          0|
    |p_1_reg_299                      |  32|   0|   32|          0|
    |reg_114                          |  16|   0|   16|          0|
    |reg_119                          |  16|   0|   16|          0|
    |stream_out_V_data_V_1_payload_A  |  16|   0|   16|          0|
    |stream_out_V_data_V_1_payload_B  |  16|   0|   16|          0|
    |stream_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |stream_out_V_data_V_1_state      |   2|   0|    2|          0|
    |stream_out_V_last_1_payload_A    |   1|   0|    1|          0|
    |stream_out_V_last_1_payload_B    |   1|   0|    1|          0|
    |stream_out_V_last_1_sel_rd       |   1|   0|    1|          0|
    |stream_out_V_last_1_sel_wr       |   1|   0|    1|          0|
    |stream_out_V_last_1_state        |   2|   0|    2|          0|
    |tmp2_reg_329                     |  32|   0|   32|          0|
    |tmp3_reg_334                     |  32|   0|   32|          0|
    |tmp4_reg_289                     |  32|   0|   32|          0|
    |tmp5_reg_294                     |  32|   0|   32|          0|
    |tmp_192_reg_345                  |  32|   0|   32|          0|
    |tmp_194_reg_310                  |  32|   0|   32|          0|
    |tmp_195_reg_350                  |   1|   0|    1|          0|
    |tmp_195_reg_350_pp1_iter1_reg    |   1|   0|    1|          0|
    |tmp_196_reg_315                  |   1|   0|    1|          0|
    |tmp_196_reg_315_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_V_191_reg_237                |  16|   0|   16|          0|
    |tmp_V_192_reg_243                |  16|   0|   16|          0|
    |tmp_V_195_reg_249                |  16|   0|   16|          0|
    |tmp_last_1_reg_324               |   1|   0|    1|          0|
    |tmp_last_reg_359                 |   1|   0|    1|          0|
    |tmp_s_reg_233                    |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 548|   0|  548|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_MASTER   | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |    stream_in_V_V    |    pointer   |
|stream_out_TDATA       | out |   16|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TVALID      | out |    1|    axis    |  stream_out_V_last  |    pointer   |
|stream_out_TREADY      |  in |    1|    axis    |  stream_out_V_last  |    pointer   |
|stream_out_TLAST       | out |    1|    axis    |  stream_out_V_last  |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

