// Seed: 3870144341
module module_0 #(
    parameter id_6 = 32'd83,
    parameter id_7 = 32'd86
) ();
  wire id_1, id_2, id_3, id_4, id_5;
  assign module_1.id_1 = 0;
  defparam id_6.id_7 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output uwire id_1
);
  reg id_3;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_3 <= id_0;
  end
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  reg  id_3;
  wire id_4;
  assign id_1 = 1;
  wire id_5, id_6;
  module_0 modCall_1 ();
  wire id_7;
  final $display(id_4);
  wand id_8, id_9, id_10 = id_9;
  initial begin : LABEL_0
    id_3 <= 1;
  end
  assign id_8 = 1;
endmodule
