;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @127, @106
	CMP <0, @2
	JMN 0, <-21
	MOV -61, <-20
	SUB 0, @13
	CMP 0, @13
	SUB 0, -1
	DJN @670, 0
	SUB -207, <-120
	SPL 0, <402
	CMP 0, @13
	ADD 0, 80
	ADD 0, 22
	JMP <100, 2
	DJN -1, @-20
	CMP 0, -1
	CMP @127, @106
	SUB @-127, 100
	SLT @130, 9
	SUB 700, 0
	SLT 30, 9
	SUB @130, 9
	SUB -207, <-120
	SLT @130, 9
	SUB #12, @200
	SPL 0, <402
	JMN -1, @-20
	SUB <0, @4
	CMP @121, 103
	MOV <-1, <-820
	SPL 0, <402
	SUB @127, 106
	SUB @127, @106
	MOV -7, <-20
	SUB -207, <-120
	SUB #72, @300
	SPL 0, <402
	SLT 30, 9
	MOV -17, <-20
	SPL 0, <402
	MOV -17, <-20
	DJN -1, @-20
	ADD 30, 9
	SUB @127, 106
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
