# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do shiftRegister_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:51 on Apr 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/Cont4bit/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 11:48:51 on Apr 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:48:51 on Apr 17,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/shiftRegister/shiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture structure of ShiftRegister
# End time: 11:48:51 on Apr 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.shiftregister
# vsim work.shiftregister 
# Start time: 11:49:05 on Apr 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shiftregister(structure)
# Loading work.ffd(logicfunction)
add wave -position insertpoint  \
sim:/shiftregister/CLK \
sim:/shiftregister/RST \
sim:/shiftregister/data \
sim:/shiftregister/enable \
sim:/shiftregister/D
force -freeze sim:/shiftregister/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/shiftregister/RST 1 0
force -freeze sim:/shiftregister/data 1 0
force -freeze sim:/shiftregister/enable 1 0
run
run
force -freeze sim:/shiftregister/RST 0 0
run
force -freeze sim:/shiftregister/data 0 0
run
run
force -freeze sim:/shiftregister/data 1 0
run
run
run
force -freeze sim:/shiftregister/enable 0 0
run
run
run
run
# End time: 11:52:04 on Apr 17,2024, Elapsed time: 0:02:59
# Errors: 0, Warnings: 0
