//****************************************Copyright (c)***********************************//
//åŸå­å“¥åœ¨çº¿æ•™å­¦å¹³å°ï¼šwww.yuanzige.com
//æŠ?æœ¯æ”¯æŒï¼šwww.openedv.com
//æ·˜å®åº—é“ºï¼šhttp://openedv.taobao.com 
//å…³æ³¨å¾®ä¿¡å…¬ä¼—å¹³å°å¾®ä¿¡å·ï¼š"æ­£ç‚¹åŸå­"ï¼Œå…è´¹è·å–ZYNQ & FPGA & STM32 & LINUXèµ„æ–™ã€?
//ç‰ˆæƒæ‰?æœ‰ï¼Œç›—ç‰ˆå¿…ç©¶ã€?
//Copyright(C) æ­£ç‚¹åŸå­ 2018-2028
//All rights reserved	                               
//----------------------------------------------------------------------------------------
// File name:           uart_loopback_top
// Last modified Date:  2019/10/9 9:56:36
// Last Version:        V1.0
// Descriptions:        å¼?å‘æ¿é€šè¿‡ä¸²å£æ¥æ”¶PCå‘é?çš„å­—ç¬¦ï¼Œç„¶åå°†æ”¶åˆ°çš„å­—ç¬¦å‘é€ç»™PC
//----------------------------------------------------------------------------------------
// Created by:          æ­£ç‚¹åŸå­
// Created date:        2019/10/9 9:56:36
// Version:             V1.0
// Descriptions:        The original version
//
//----------------------------------------------------------------------------------------
//****************************************************************************************//

// chosen by å¶ç’¨é“? for this project
// modify the input and output, the buad rate and the clock for ego1 and my project
// This one is more stable than the one in EGO1 Student Pack, and more portable and reusable. Good Code!
module UartDriver(
    input iFpgaClock, iCpuClock, iCpuReset
    ,input iUartCtrl, iIoRead //ä¸?ä¸ªæ¥è‡ªmemorio, ä¸?ä¸ªæ¥è‡ªcontroller
    ,input iUartFromPc
    ,output reg [15:0] oUartData
);
    wire [7:0] dataReceived;
    always@(negedge iCpuClock or posedge iCpuReset) begin
        if(iCpuReset) begin
            oUartData <= 0;
        end
		else if(iUartCtrl && iIoRead) begin
			oUartData <= {8'h00, dataReceived};
        end
		else begin
            oUartData <= oUartData;
        end
    end
//parameter define
parameter  CLK_FREQ = 100_000000;         //å®šä¹‰ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡ 
parameter  UART_BPS = 128000;           //å®šä¹‰ä¸²å£æ³¢ç‰¹ç?
    
//wire define   
wire       uart_recv_done;              //UARTæ¥æ”¶å®Œæˆ

//ä¸²å£æ¥æ”¶æ¨¡å—     
uart_recv #(                          
    .CLK_FREQ       (CLK_FREQ),         //è®¾ç½®ç³»ç»Ÿæ—¶é’Ÿé¢‘ç‡
    .UART_BPS       (UART_BPS))         //è®¾ç½®ä¸²å£æ¥æ”¶æ³¢ç‰¹ç?
u_uart_recv(                 
    .sys_clk        (iFpgaClock), 
    .sys_rst_n      (~iCpuReset),
    
    .uart_rxd       (iUartFromPc),
    .uart_done      (uart_recv_done),
    .uart_data      (dataReceived)
    );


endmodule