// Seed: 3797827408
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2;
  reg   id_3;
  reg   id_4;
  initial begin
    if (1) begin
      if (1) SystemTFIdentifier(id_2, id_2);
    end
    id_3 <= id_4;
  end
endmodule
