v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 540 -160 740 -160 {
lab=vdda}
N 810 50 810 370 {
lab=pc}
N -100 50 -100 370 {
lab=pc}
N -240 -110 -100 -110 {
lab=pc}
N -100 50 -20 50 {
lab=pc}
N -100 -110 -100 50 {
lab=pc}
N 50 480 180 480 {
lab=vinp}
N -260 620 220 620 {
lab=vssa}
N 220 400 220 450 {
lab=d1p}
N 540 400 540 450 {
lab=d1m}
N 130 240 220 240 {
lab=vssa}
N 540 240 630 240 {
lab=vssa}
N 220 270 220 340 {
lab=d2p}
N 540 270 540 340 {
lab=d2m}
N -100 370 180 370 {
lab=pc}
N 220 170 220 210 {
lab=out1m}
N 540 170 540 210 {
lab=out1p}
N 260 50 300 50 {
lab=out1p}
N 300 100 300 240 {
lab=out1p}
N 260 240 300 240 {
lab=out1p}
N 460 50 500 50 {
lab=out1m}
N 460 240 500 240 {
lab=out1m}
N 120 120 220 120 {
lab=out1m}
N 220 80 220 120 {
lab=out1m}
N 20 80 20 120 {
lab=out1m}
N 540 80 540 120 {
lab=out1p}
N 740 80 740 120 {
lab=out1p}
N 540 120 740 120 {
lab=out1p}
N 220 170 350 170 {
lab=out1m}
N 220 120 220 170 {
lab=out1m}
N 350 170 400 100 {
lab=out1m}
N 400 100 460 100 {
lab=out1m}
N 460 50 460 100 {
lab=out1m}
N 410 170 540 170 {
lab=out1p}
N 540 120 540 170 {
lab=out1p}
N 360 100 410 170 {
lab=out1p}
N 300 100 360 100 {
lab=out1p}
N 300 50 300 100 {
lab=out1p}
N 20 -160 20 50 {
lab=vdda}
N -240 -160 20 -160 {
lab=vdda}
N 220 -160 220 50 {
lab=vdda}
N 20 -160 220 -160 {
lab=vdda}
N 540 -160 540 50 {
lab=vdda}
N 220 -160 540 -160 {
lab=vdda}
N 740 -160 740 50 {
lab=vdda}
N 1610 -160 1810 -160 {
lab=VDD}
N 970 120 970 370 {
lab=out1p}
N 970 50 1050 50 {
lab=out1p}
N 1200 240 1290 240 {
lab=VSS}
N 1610 240 1700 240 {
lab=VSS}
N 1290 270 1290 340 {
lab=#net1}
N 1610 270 1610 340 {
lab=#net2}
N 970 370 1250 370 {
lab=out1p}
N 1290 170 1290 210 {
lab=#net3}
N 1610 170 1610 210 {
lab=#net4}
N 1330 50 1370 50 {
lab=#net4}
N 1370 100 1370 240 {
lab=#net4}
N 1330 240 1370 240 {
lab=#net4}
N 1530 50 1570 50 {
lab=#net3}
N 1530 100 1530 240 {
lab=#net3}
N 1530 240 1570 240 {
lab=#net3}
N 1090 120 1290 120 {
lab=#net3}
N 1290 80 1290 120 {
lab=#net3}
N 1090 80 1090 120 {
lab=#net3}
N 1610 80 1610 120 {
lab=#net4}
N 1810 80 1810 120 {
lab=#net4}
N 1770 120 1810 120 {
lab=#net4}
N 1290 170 1420 170 {
lab=#net3}
N 1290 120 1290 170 {
lab=#net3}
N 1420 170 1470 100 {
lab=#net3}
N 1470 100 1530 100 {
lab=#net3}
N 1530 50 1530 100 {
lab=#net3}
N 1480 170 1610 170 {
lab=#net4}
N 1610 120 1610 170 {
lab=#net4}
N 1430 100 1480 170 {
lab=#net4}
N 1370 100 1430 100 {
lab=#net4}
N 1370 50 1370 100 {
lab=#net4}
N 1090 -160 1090 50 {
lab=VDD}
N 1290 -160 1290 50 {
lab=VDD}
N 1090 -160 1290 -160 {
lab=VDD}
N 1610 -160 1610 50 {
lab=VDD}
N 1810 -160 1810 50 {
lab=VDD}
N 740 120 970 120 {
lab=out1p}
N 970 50 970 120 {
lab=out1p}
N 460 100 460 240 {
lab=out1m}
N 1770 120 1770 420 {
lab=#net4}
N 1610 120 1770 120 {
lab=#net4}
N 1920 520 1990 520 {
lab=res}
N 540 790 540 840 {
lab=vssa}
N 580 480 680 480 {
lab=vinm_samp}
N 540 680 540 730 {
lab=vinm_samp}
N 680 480 680 680 {
lab=vinm_samp}
N -100 -110 810 -110 {
lab=pc}
N 780 50 810 50 {
lab=pc}
N 810 -110 810 50 {
lab=pc}
N 580 370 810 370 {
lab=pc}
N 120 -190 120 120 {
lab=out1m}
N 20 120 120 120 {
lab=out1m}
N 120 -190 1900 -190 {
lab=out1m}
N 1850 50 1900 50 {
lab=out1m}
N 1900 -190 1900 50 {
lab=out1m}
N 1900 50 1900 370 {
lab=out1m}
N 1650 370 1900 370 {
lab=out1m}
N 1290 -160 1610 -160 {
lab=VDD}
N 280 730 320 730 {
lab=vinm_samp}
N 280 930 320 930 {
lab=vinm_samp}
N 320 730 320 930 {
lab=vinm_samp}
N 320 680 320 730 {
lab=vinm_samp}
N 540 680 680 680 {
lab=vinm_samp}
N 320 680 540 680 {
lab=vinm_samp}
N 250 730 250 800 {
lab=vssa}
N 250 850 250 930 {
lab=vdda}
N 180 930 220 930 {
lab=vinm}
N 180 730 220 730 {
lab=vinm}
N 180 820 180 930 {
lab=vinm}
N 250 660 250 690 {
lab=ps}
N -260 820 180 820 {
lab=vinm}
N 180 730 180 820 {
lab=vinm}
N -260 660 250 660 {
lab=ps}
N -200 1000 -70 1000 {
lab=ps}
N 250 970 250 1000 {
lab=psb}
N 10 1000 250 1000 {
lab=psb}
N 220 620 540 620 {
lab=vssa}
N 1290 620 1610 620 {
lab=VSS}
N 1770 420 2140 420 {
lab=#net4}
N 1810 120 2280 120 {
lab=#net4}
N 2360 120 2410 120 {
lab=d}
N 2420 400 2530 400 {
lab=dd}
N 2090 400 2140 400 {
lab=ps}
N 2110 440 2140 440 {
lab=#net5}
N 2110 440 2110 520 {
lab=#net5}
N 2070 520 2110 520 {
lab=#net5}
N 220 480 220 620 {
lab=vssa}
N 540 480 540 620 {
lab=vssa}
N 220 370 310 370 {
lab=vssa}
N 460 370 540 370 {
lab=vssa}
N 1290 370 1290 620 {
lab=VSS}
N 1610 370 1610 620 {
lab=VSS}
N 2420 400 2420 470 {
lab=dd}
N 2320 400 2420 400 {
lab=dd}
N 2420 470 2430 470 {
lab=dd}
N 2510 470 2550 470 {
lab=xxx}
C {devices/iopin.sym} -240 -160 0 1 {name=p1 lab=vdda}
C {devices/iopin.sym} -260 620 0 1 {name=p2 lab=vssa}
C {devices/ipin.sym} -240 -110 0 0 {name=p3 lab=pc}
C {sg13g2_pr/sg13_lv_pmos.sym} 240 50 0 1 {name=M1
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 240 240 2 0 {name=M2
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 0 50 0 0 {name=M3
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 200 480 2 1 {name=M4
L=1u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 200 370 2 1 {name=M5
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_pmos.sym} 520 50 0 0 {name=M6
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_nmos.sym} 520 240 2 1 {name=M7
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_pmos.sym} 760 50 0 1 {name=M8
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_nmos.sym} 560 480 2 0 {name=M9
L=1u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 560 370 2 0 {name=M10
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X

}
C {devices/ipin.sym} 50 480 0 0 {name=p6 lab=vinp}
C {devices/lab_wire.sym} 130 240 0 0 {name=p8 sig_type=std_logic lab=vssa}
C {devices/lab_wire.sym} 630 240 0 1 {name=p9 sig_type=std_logic lab=vssa}
C {sg13g2_pr/sg13_lv_pmos.sym} 1310 50 0 1 {name=M11
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 1310 240 2 0 {name=M12
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 1070 50 0 0 {name=M13
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_nmos.sym} 1270 370 2 1 {name=M15
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_pmos.sym} 1590 50 0 0 {name=M16
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_nmos.sym} 1590 240 2 1 {name=M17
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_pmos.sym} 1830 50 0 1 {name=M18
L=0.13u
W=4u
ng=1
m=1
model=sg13_lv_pmos
spiceprefix=X

}
C {sg13g2_pr/sg13_lv_nmos.sym} 1630 370 2 0 {name=M20
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X

}
C {devices/lab_wire.sym} 1200 240 0 0 {name=p21 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1700 240 0 1 {name=p22 sig_type=std_logic lab=VSS}
C {sg13g2_stdcells/sg13g2_buf_2.sym} 2320 120 0 0 {name=x2 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_1.sym} 2030 520 0 0 {name=x3 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_pr/cap_cmim.sym} 540 760 0 0 {name=C1 model=cap_cmim W=5.77e-6 L=5.77e-6 MF=1 spiceprefix=X}
C {devices/ipin.sym} 1920 520 0 0 {name=p5 lab=res}
C {devices/vdd.sym} 1440 -160 2 1 {name=l1 lab=VDD}
C {sg13g2_pr/sg13_lv_nmos.sym} 250 710 3 1 {name=M14
L=0.13u
W=2u
ng=1
m=1
model=sg13_lv_nmos
spiceprefix=X
}
C {sg13g2_pr/sg13_lv_pmos.sym} 250 950 3 0 {name=M19
L=0.13u
W=6u
ng=3
m=1
model=sg13_lv_pmos
spiceprefix=X
}
C {devices/ipin.sym} -260 660 0 0 {name=p4 lab=ps}
C {devices/lab_wire.sym} 540 840 0 0 {name=p15 sig_type=std_logic lab=vssa}
C {devices/lab_wire.sym} 250 800 0 0 {name=p16 sig_type=std_logic lab=vssa}
C {devices/lab_wire.sym} 250 850 0 0 {name=p17 sig_type=std_logic lab=vdda}
C {devices/ipin.sym} -260 820 0 0 {name=p18 lab=vinm}
C {sg13g2_stdcells/sg13g2_inv_1.sym} -30 1000 0 0 {name=x4 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {devices/vdd.sym} 1440 620 0 0 {name=l2 lab=VSS}
C {devices/lab_wire.sym} 600 680 0 1 {name=p20 sig_type=std_logic lab=vinm_samp}
C {devices/lab_wire.sym} 880 120 0 1 {name=p25 sig_type=std_logic lab=out1p}
C {devices/lab_wire.sym} 890 -190 0 1 {name=p26 sig_type=std_logic lab=out1m}
C {devices/opin.sym} 2400 120 0 0 {name=p10 lab=d}
C {devices/opin.sym} 2530 400 0 0 {name=p11 lab=dd}
C {devices/lab_wire.sym} 2090 400 0 0 {name=p12 sig_type=std_logic lab=ps}
C {devices/lab_wire.sym} -200 1000 0 0 {name=p13 sig_type=std_logic lab=ps}
C {devices/lab_wire.sym} 310 370 0 0 {name=p14 sig_type=std_logic lab=vssa}
C {devices/lab_wire.sym} 460 370 0 0 {name=p19 sig_type=std_logic lab=vssa}
C {devices/lab_wire.sym} 220 300 0 0 {name=p23 sig_type=std_logic lab=d2p}
C {devices/lab_wire.sym} 220 430 0 0 {name=p24 sig_type=std_logic lab=d1p}
C {devices/lab_wire.sym} 540 430 0 0 {name=p27 sig_type=std_logic lab=d1m}
C {devices/lab_wire.sym} 540 310 0 0 {name=p28 sig_type=std_logic lab=d2m}
C {devices/lab_wire.sym} 170 1000 0 0 {name=p7 sig_type=std_logic lab=psb}
C {sg13g2_stdcells/sg13g2_dfrbp_1.sym} 2230 420 0 0 {name=x1 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {sg13g2_stdcells/sg13g2_inv_2.sym} 2470 470 0 0 {name=x5 VDD=VDD VSS=VSS prefix=sg13g2_ }
C {devices/opin.sym} 2550 470 0 0 {name=p29 lab=dout}
