// Copyright (C) 2024, Advanced Micro Devices, Inc. All rights reserved.
//
// This file is subject to the Xilinx Design License Agreement located
// in the LICENSE.md file in the root directory of this repository.
//
// This file contains confidential and proprietary information of Xilinx, Inc.
// and is protected under U.S. and international copyright and other
// intellectual property laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any rights to the materials
// distributed herewith. Except as otherwise provided in a valid license issued to
// you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE
// MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY
// DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
// INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, OR
// FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
// in contract or tort, including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature related to, arising
// under or in connection with these materials, including for any direct, or any
// indirect, special, incidental, or consequential loss or damage (including loss
// of data, profits, goodwill, or any type of loss or damage suffered as a result
// of any action brought by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the possibility of the
// same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-safe, or for use in
// any application requiring failsafe performance, such as life-support or safety
// devices or systems, Class III medical devices, nuclear facilities, applications
// related to the deployment of airbags, or any other applications that could lead
// to death, personal injury, or severe property or environmental damage
// (individually and collectively, "Critical Applications"). Customer assumes the
// sole risk and liability of any use of Xilinx products in Critical Applications,
// subject only to applicable laws and regulations governing limitations on product
// liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.

package iwTypes;

// System
    parameter integer HBM_ADDR_BITS = 64;
    parameter integer HBM_LEN_BITS = 32;
    parameter integer HBM_DATA_BITS = 256;
    parameter integer HBM_ID_BITS = 2;
    
    parameter integer QDMA_DATA_BITS = 512;
    parameter integer QDMA_USER_BITS = 34;
    parameter integer QDMA_QID_BITS = 12;
    parameter integer QDMA_LEN_BITS = 16;
    parameter integer QDMA_DESC_BITS = QDMA_LEN_BITS + QDMA_QID_BITS;
    parameter integer QDMA_PCK_BITS = 16;
    parameter integer QDMA_MTY_BITS = 6;

    parameter integer ROLE_DATA_BITS = 512;
    parameter integer ROLE_QID_BITS = 12;

    parameter integer CSR_DATA_BITS = 64;
    parameter integer CSR_ADDR_BITS = 64;

    parameter integer CDMA_CTRL_BITS = HBM_ADDR_BITS + HBM_LEN_BITS;

// HBM
    parameter integer N_HBM_PORTS = ${N_HBM_PORTS};

    parameter logic[HBM_ADDR_BITS-1:0] HBM_OFFS = 64'h${HBM_OFFS};
    parameter logic[HBM_ADDR_BITS-1:0] HBM_RNG = 64'h${HBM_RNG};

// STRM
    parameter integer EN_STRM = ${EN_STRM};

// CORE
    parameter integer ILEN_BITS = ${ILEN_BITS};
    parameter integer OLEN_BITS = ${OLEN_BITS};
    parameter integer ILEN = ${ILEN};
    parameter integer OLEN = ${OLEN};

// Decoupling
    parameter integer N_PS_PL_CTRL_REGS = ${N_PS_PL_CTRL_REGS};
    parameter integer N_PS_PL_DATA_REGS = ${N_PS_PL_DATA_REGS};
    parameter integer N_HBM_PL_DATA_REGS = ${N_HBM_PL_DATA_REGS};

// SIM
    parameter CLK_PERIOD = 10ns;
    parameter RST_PERIOD = 4.5 * CLK_PERIOD;
    parameter AST_PERIOD = 10 * CLK_PERIOD;
    parameter TT = 2ns;
    parameter TA = 1ns;
    
endpackage