$comment
	File created using the following command:
		vcd file finite_state_machine_counter.msim.vcd -direction
$end
$date
	Mon May 03 19:59:51 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module finite_state_machine_counter_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " dir $end
$var reg 1 # reset $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 / ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 0 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 1 Q[0]~output_o $end
$var wire 1 2 Q[1]~output_o $end
$var wire 1 3 Q[2]~output_o $end
$var wire 1 4 clock~input_o $end
$var wire 1 5 clock~inputclkctrl_outclk $end
$var wire 1 6 dir~input_o $end
$var wire 1 7 reset~input_o $end
$var wire 1 8 reg_fstate.state3~0_combout $end
$var wire 1 9 fstate.state3~q $end
$var wire 1 : reg_fstate.state2~0_combout $end
$var wire 1 ; fstate.state2~q $end
$var wire 1 < reg_fstate.state1~0_combout $end
$var wire 1 = fstate.state1~q $end
$var wire 1 > reg_fstate.state0~0_combout $end
$var wire 1 ? fstate.state0~q $end
$var wire 1 @ reg_fstate.state5~0_combout $end
$var wire 1 A fstate.state5~q $end
$var wire 1 B reg_fstate.state4~0_combout $end
$var wire 1 C fstate.state4~q $end
$var wire 1 D Q~0_combout $end
$var wire 1 E Q~1_combout $end
$var wire 1 F Q~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0&
0%
0$
0'
1(
x)
1*
1+
1,
0-
z.
z/
z0
01
02
03
04
05
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#17500
1!
14
15
#35000
0!
04
05
#52500
1!
14
15
#70000
0!
04
05
#87500
1!
14
15
#105000
0!
04
05
#122500
1!
14
15
#140000
0!
04
05
#157500
1!
14
15
#175000
0!
04
05
#192500
1!
14
15
#210000
0!
04
05
#227500
1!
14
15
#245000
0!
04
05
#250000
0"
06
#262500
1!
14
15
#280000
0!
04
05
#297500
1!
14
15
#315000
0!
04
05
#332500
1!
14
15
#350000
0!
04
05
#367500
1!
14
15
#385000
0!
04
05
#402500
1!
14
15
#420000
0!
04
05
#437500
1!
14
15
#455000
0!
04
05
#472500
1!
14
15
#490000
0!
04
05
#500000
0#
1"
16
07
1>
1<
#507500
1!
14
15
1?
1=
1D
0<
1:
11
1&
#525000
0!
04
05
#542500
1!
14
15
0=
1;
0:
1E
0D
18
01
12
1%
0&
#560000
0!
04
05
#577500
1!
14
15
0;
19
1D
08
1B
11
1&
#595000
0!
04
05
#612500
1!
14
15
1C
09
1F
0D
1@
0E
0B
02
01
13
1$
0&
0%
#630000
0!
04
05
#647500
1!
14
15
0C
1A
1D
0@
0>
11
1&
#665000
0!
04
05
#682500
1!
14
15
0A
0?
0F
1>
0D
1<
01
03
0$
0&
#700000
0!
04
05
#717500
1!
14
15
1?
1=
1D
0<
1:
11
1&
#735000
0!
04
05
#750000
0"
06
0>
0:
#752500
1!
14
15
0?
0=
0D
1@
1>
01
0&
#770000
0!
04
05
#787500
1!
14
15
1A
1?
1F
1B
1D
0@
11
13
1$
1&
#805000
0!
04
05
#822500
1!
14
15
1C
0A
0D
18
0B
01
0&
#840000
0!
04
05
#857500
1!
14
15
0C
19
0F
1D
08
1E
1:
12
11
03
0$
1&
1%
#875000
0!
04
05
#892500
1!
14
15
1;
09
0D
1<
0:
01
0&
#910000
0!
04
05
#927500
1!
14
15
1=
0;
0>
0E
1D
0<
11
02
0%
1&
#945000
0!
04
05
#962500
1!
14
15
0?
0=
0D
1@
1>
01
0&
#980000
0!
04
05
#997500
1!
14
15
1A
1?
1F
1B
1D
0@
11
13
1$
1&
#1000000
