<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.15.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution (https://github.com/reds-heig/logisim-evolution).

  <lib desc="#Wiring" name="0"/>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2">
    <tool name="Multiplexer">
      <a name="enable" val="false"/>
    </tool>
    <tool name="Demultiplexer">
      <a name="enable" val="false"/>
    </tool>
  </lib>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4">
    <tool name="ROM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
  </lib>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#HDL-IP" name="7">
    <tool name="VHDL Entity">
      <a name="content">--------------------------------------------------------------------------------&#13;
-- HEIG-VD, institute REDS, 1400 Yverdon-les-Bains&#13;
-- Project :&#13;
-- File    :&#13;
-- Autor   :&#13;
-- Date    :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
-- Description :&#13;
--&#13;
--------------------------------------------------------------------------------&#13;
&#13;
library ieee;&#13;
  use ieee.std_logic_1164.all;&#13;
  --use ieee.numeric_std.all;&#13;
&#13;
entity VHDL_Component is&#13;
  port(&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert input ports below&#13;
    horloge_i  : in  std_logic;                    -- input bit example&#13;
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example&#13;
  ------------------------------------------------------------------------------&#13;
  --Insert output ports below&#13;
    max_o      : out std_logic;                    -- output bit example&#13;
    cpt_o      : out std_logic_vector(3 downto 0)  -- output vector example&#13;
    );&#13;
end VHDL_Component;&#13;
&#13;
--------------------------------------------------------------------------------&#13;
--Complete your VHDL description below&#13;
architecture type_architecture of VHDL_Component is&#13;
&#13;
&#13;
begin&#13;
&#13;
&#13;
end type_architecture;&#13;
</a>
    </tool>
  </lib>
  <lib desc="#TCL" name="8">
    <tool name="TclGeneric">
      <a name="content">library ieee;&#13;
use ieee.std_logic_1164.all;&#13;
&#13;
entity TCL_Generic is&#13;
  port(&#13;
    --Insert input ports below&#13;
    horloge_i  : in  std_logic;                    -- input bit example&#13;
    val_i      : in  std_logic_vector(3 downto 0); -- input vector example&#13;
&#13;
	  --Insert output ports below&#13;
    max_o      : out std_logic;                    -- output bit example&#13;
    cpt_o      : out std_logic_Vector(3 downto 0)  -- output vector example&#13;
  );&#13;
end TCL_Generic;&#13;
</a>
    </tool>
  </lib>
  <lib desc="#Base" name="9">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <lib desc="#BFH-Praktika" name="10"/>
  <lib desc="#Logisim ITA components" name="11"/>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
    <a name="tickmain" val="half_period"/>
  </options>
  <mappings>
    <tool lib="9" map="Button2" name="Menu Tool"/>
    <tool lib="9" map="Button3" name="Menu Tool"/>
    <tool lib="9" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="9" name="Poke Tool"/>
    <tool lib="9" name="Edit Tool"/>
    <tool lib="9" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="main">
    <a name="circuit" val="main"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif bold 16"/>
    <a name="circuitnamedbox" val="true"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="circuitvhdlpath" val=""/>
    <wire from="(290,210)" to="(300,210)"/>
    <wire from="(570,140)" to="(590,140)"/>
    <wire from="(230,140)" to="(230,210)"/>
    <wire from="(230,230)" to="(290,230)"/>
    <wire from="(230,210)" to="(290,210)"/>
    <wire from="(510,210)" to="(670,210)"/>
    <wire from="(590,120)" to="(590,140)"/>
    <wire from="(570,120)" to="(570,140)"/>
    <wire from="(610,190)" to="(670,190)"/>
    <wire from="(610,120)" to="(610,190)"/>
    <wire from="(230,140)" to="(570,140)"/>
    <comp loc="(510,210)" name="Gated_D_Latch"/>
    <comp lib="0" loc="(230,140)" name="Pin">
      <a name="label" val="Clk"/>
    </comp>
    <comp lib="0" loc="(230,230)" name="Pin">
      <a name="label" val="D"/>
    </comp>
    <comp loc="(890,190)" name="Gated_D_Latch"/>
    <comp lib="0" loc="(890,190)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="label" val="Q"/>
    </comp>
    <comp lib="6" loc="(500,90)" name="7400"/>
    <comp lib="0" loc="(510,60)" name="Power"/>
    <comp lib="0" loc="(630,120)" name="Ground"/>
  </circuit>
  <circuit name="Gated_D_Latch">
    <a name="circuit" val="Gated_D_Latch"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif bold 16"/>
    <a name="circuitnamedbox" val="true"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="circuitvhdlpath" val=""/>
    <wire from="(450,390)" to="(700,390)"/>
    <wire from="(430,340)" to="(430,350)"/>
    <wire from="(740,350)" to="(740,420)"/>
    <wire from="(720,430)" to="(780,430)"/>
    <wire from="(800,260)" to="(800,290)"/>
    <wire from="(760,260)" to="(760,290)"/>
    <wire from="(760,350)" to="(760,380)"/>
    <wire from="(780,260)" to="(780,290)"/>
    <wire from="(720,240)" to="(820,240)"/>
    <wire from="(950,260)" to="(950,410)"/>
    <wire from="(330,390)" to="(430,390)"/>
    <wire from="(470,380)" to="(760,380)"/>
    <wire from="(470,350)" to="(470,380)"/>
    <wire from="(720,350)" to="(720,430)"/>
    <wire from="(780,350)" to="(780,430)"/>
    <wire from="(700,350)" to="(700,390)"/>
    <wire from="(820,240)" to="(1030,240)"/>
    <wire from="(740,250)" to="(740,290)"/>
    <wire from="(960,250)" to="(960,420)"/>
    <wire from="(800,410)" to="(950,410)"/>
    <wire from="(800,260)" to="(950,260)"/>
    <wire from="(760,260)" to="(780,260)"/>
    <wire from="(430,390)" to="(450,390)"/>
    <wire from="(430,350)" to="(430,390)"/>
    <wire from="(450,350)" to="(450,390)"/>
    <wire from="(740,420)" to="(960,420)"/>
    <wire from="(740,250)" to="(960,250)"/>
    <wire from="(800,350)" to="(800,410)"/>
    <wire from="(760,200)" to="(760,260)"/>
    <wire from="(720,240)" to="(720,290)"/>
    <wire from="(760,200)" to="(1030,200)"/>
    <wire from="(820,240)" to="(820,290)"/>
    <wire from="(330,430)" to="(720,430)"/>
    <comp lib="0" loc="(1030,240)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="label" val="Qb"/>
    </comp>
    <comp lib="0" loc="(430,290)" name="Power"/>
    <comp lib="0" loc="(820,350)" name="Ground"/>
    <comp lib="6" loc="(690,320)" name="7400"/>
    <comp lib="0" loc="(330,430)" name="Pin">
      <a name="label" val="D"/>
    </comp>
    <comp lib="0" loc="(1030,200)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="label" val="Qa"/>
    </comp>
    <comp lib="0" loc="(550,350)" name="Ground"/>
    <comp lib="0" loc="(700,290)" name="Power"/>
    <comp lib="0" loc="(330,390)" name="Pin">
      <a name="label" val="Clk"/>
    </comp>
    <comp lib="6" loc="(420,320)" name="7400"/>
  </circuit>
</project>
