[{"commit":{"message":"8282331: riscv: vector register should be saved when RVV is enabled"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"7d740b4a805dcf3f90f59a5ef2ca8bf9ab0b97cd"}]