// Seed: 4080031959
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9 = -1;
  always @(*) begin : LABEL_0
    assert (-1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd52
) (
    _id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_3[id_1] = id_1;
  module_0 modCall_1 ();
endmodule
