
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006940  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08006ad0  08006ad0  00007ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bf0  08006bf0  00008060  2**0
                  CONTENTS
  4 .ARM          00000008  08006bf0  08006bf0  00007bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006bf8  08006bf8  00008060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bf8  08006bf8  00007bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006bfc  08006bfc  00007bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08006c00  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c30  20000060  08006c60  00008060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c90  08006c60  00008c90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bb0e  00000000  00000000  00008090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c85  00000000  00000000  00023b9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  00027828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011b6  00000000  00000000  00028f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a6b  00000000  00000000  0002a0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd83  00000000  00000000  00053b29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe2a7  00000000  00000000  0006f8ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016db53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061f4  00000000  00000000  0016db98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  00173d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ab8 	.word	0x08006ab8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08006ab8 	.word	0x08006ab8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <Task_uart>:
HAL_StatusTypeDef status_uart;
uint8_t data;
uint8_t odebrana_komenda[ROZMIAR_TABLICY];
uint8_t i=0;
void Task_uart(void *argument)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80004c8:	2120      	movs	r1, #32
 80004ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004ce:	f000 fe0d 	bl	80010ec <HAL_GPIO_TogglePin>

	for(;;)
	{
		status_uart = HAL_UART_Receive(&huart2, &data, sizeof(uint8_t), 10);
 80004d2:	230a      	movs	r3, #10
 80004d4:	2201      	movs	r2, #1
 80004d6:	491b      	ldr	r1, [pc, #108]	@ (8000544 <Task_uart+0x84>)
 80004d8:	481b      	ldr	r0, [pc, #108]	@ (8000548 <Task_uart+0x88>)
 80004da:	f002 fc81 	bl	8002de0 <HAL_UART_Receive>
 80004de:	4603      	mov	r3, r0
 80004e0:	461a      	mov	r2, r3
 80004e2:	4b1a      	ldr	r3, [pc, #104]	@ (800054c <Task_uart+0x8c>)
 80004e4:	701a      	strb	r2, [r3, #0]
		if (status_uart == HAL_OK)
 80004e6:	4b19      	ldr	r3, [pc, #100]	@ (800054c <Task_uart+0x8c>)
 80004e8:	781b      	ldrb	r3, [r3, #0]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d125      	bne.n	800053a <Task_uart+0x7a>
		{
			//zachowac to co odebralism
			odebrana_komenda[i]= data;
 80004ee:	4b18      	ldr	r3, [pc, #96]	@ (8000550 <Task_uart+0x90>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	461a      	mov	r2, r3
 80004f4:	4b13      	ldr	r3, [pc, #76]	@ (8000544 <Task_uart+0x84>)
 80004f6:	7819      	ldrb	r1, [r3, #0]
 80004f8:	4b16      	ldr	r3, [pc, #88]	@ (8000554 <Task_uart+0x94>)
 80004fa:	5499      	strb	r1, [r3, r2]
			i = i + 1;
 80004fc:	4b14      	ldr	r3, [pc, #80]	@ (8000550 <Task_uart+0x90>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	3301      	adds	r3, #1
 8000502:	b2da      	uxtb	r2, r3
 8000504:	4b12      	ldr	r3, [pc, #72]	@ (8000550 <Task_uart+0x90>)
 8000506:	701a      	strb	r2, [r3, #0]

			// jak to co odebralismy jest /n
			if(data== '\n')
 8000508:	4b0e      	ldr	r3, [pc, #56]	@ (8000544 <Task_uart+0x84>)
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	2b0a      	cmp	r3, #10
 800050e:	d1e0      	bne.n	80004d2 <Task_uart+0x12>
			{
				//dekoduj komende i cos zrob
				HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000510:	2120      	movs	r1, #32
 8000512:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000516:	f000 fde9 	bl	80010ec <HAL_GPIO_TogglePin>
				i = 0;
 800051a:	4b0d      	ldr	r3, [pc, #52]	@ (8000550 <Task_uart+0x90>)
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]

				//wrzucanie na kolejkę,/ obsługa przed ewentualnym usunieciem
				osMessageQueuePut(kolejka_handle,odebrana_komenda,0,0);
 8000520:	4b0d      	ldr	r3, [pc, #52]	@ (8000558 <Task_uart+0x98>)
 8000522:	6818      	ldr	r0, [r3, #0]
 8000524:	2300      	movs	r3, #0
 8000526:	2200      	movs	r2, #0
 8000528:	490a      	ldr	r1, [pc, #40]	@ (8000554 <Task_uart+0x94>)
 800052a:	f003 fbab 	bl	8003c84 <osMessageQueuePut>

				memset(odebrana_komenda, '\0', ROZMIAR_TABLICY);
 800052e:	2220      	movs	r2, #32
 8000530:	2100      	movs	r1, #0
 8000532:	4808      	ldr	r0, [pc, #32]	@ (8000554 <Task_uart+0x94>)
 8000534:	f006 f9d8 	bl	80068e8 <memset>
 8000538:	e7cb      	b.n	80004d2 <Task_uart+0x12>
			}

		}
		else
		{
			osDelay(1);
 800053a:	2001      	movs	r0, #1
 800053c:	f003 fb14 	bl	8003b68 <osDelay>
		status_uart = HAL_UART_Receive(&huart2, &data, sizeof(uint8_t), 10);
 8000540:	e7c7      	b.n	80004d2 <Task_uart+0x12>
 8000542:	bf00      	nop
 8000544:	2000007d 	.word	0x2000007d
 8000548:	20000124 	.word	0x20000124
 800054c:	2000007c 	.word	0x2000007c
 8000550:	200000a0 	.word	0x200000a0
 8000554:	20000080 	.word	0x20000080
 8000558:	200000b0 	.word	0x200000b0

0800055c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  kolejka_handle = osMessageQueueNew(8, ROZMIAR_TABLICY, &kolejka_komend_attributes);
 8000560:	4a10      	ldr	r2, [pc, #64]	@ (80005a4 <MX_FREERTOS_Init+0x48>)
 8000562:	2120      	movs	r1, #32
 8000564:	2008      	movs	r0, #8
 8000566:	f003 fb1a 	bl	8003b9e <osMessageQueueNew>
 800056a:	4603      	mov	r3, r0
 800056c:	4a0e      	ldr	r2, [pc, #56]	@ (80005a8 <MX_FREERTOS_Init+0x4c>)
 800056e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000570:	4a0e      	ldr	r2, [pc, #56]	@ (80005ac <MX_FREERTOS_Init+0x50>)
 8000572:	2100      	movs	r1, #0
 8000574:	480e      	ldr	r0, [pc, #56]	@ (80005b0 <MX_FREERTOS_Init+0x54>)
 8000576:	f003 fa65 	bl	8003a44 <osThreadNew>
 800057a:	4603      	mov	r3, r0
 800057c:	4a0d      	ldr	r2, [pc, #52]	@ (80005b4 <MX_FREERTOS_Init+0x58>)
 800057e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  Task_uart_handle = osThreadNew(Task_uart, NULL, &Task_uart_attributes);
 8000580:	4a0d      	ldr	r2, [pc, #52]	@ (80005b8 <MX_FREERTOS_Init+0x5c>)
 8000582:	2100      	movs	r1, #0
 8000584:	480d      	ldr	r0, [pc, #52]	@ (80005bc <MX_FREERTOS_Init+0x60>)
 8000586:	f003 fa5d 	bl	8003a44 <osThreadNew>
 800058a:	4603      	mov	r3, r0
 800058c:	4a0c      	ldr	r2, [pc, #48]	@ (80005c0 <MX_FREERTOS_Init+0x64>)
 800058e:	6013      	str	r3, [r2, #0]
  task_obsluga_komend_handle = osThreadNew(task_obsluga_komend, NULL, &task_obsluga_komend_attributes);
 8000590:	4a0c      	ldr	r2, [pc, #48]	@ (80005c4 <MX_FREERTOS_Init+0x68>)
 8000592:	2100      	movs	r1, #0
 8000594:	480c      	ldr	r0, [pc, #48]	@ (80005c8 <MX_FREERTOS_Init+0x6c>)
 8000596:	f003 fa55 	bl	8003a44 <osThreadNew>
 800059a:	4603      	mov	r3, r0
 800059c:	4a0b      	ldr	r2, [pc, #44]	@ (80005cc <MX_FREERTOS_Init+0x70>)
 800059e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005a0:	bf00      	nop
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	08006b90 	.word	0x08006b90
 80005a8:	200000b0 	.word	0x200000b0
 80005ac:	08006b6c 	.word	0x08006b6c
 80005b0:	080005d1 	.word	0x080005d1
 80005b4:	200000ac 	.word	0x200000ac
 80005b8:	08006b24 	.word	0x08006b24
 80005bc:	080004c1 	.word	0x080004c1
 80005c0:	200000a4 	.word	0x200000a4
 80005c4:	08006b48 	.word	0x08006b48
 80005c8:	08000959 	.word	0x08000959
 80005cc:	200000a8 	.word	0x200000a8

080005d0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005d8:	2001      	movs	r0, #1
 80005da:	f003 fac5 	bl	8003b68 <osDelay>
 80005de:	e7fb      	b.n	80005d8 <StartDefaultTask+0x8>

080005e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	4b2b      	ldr	r3, [pc, #172]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fa:	4a2a      	ldr	r2, [pc, #168]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 80005fc:	f043 0304 	orr.w	r3, r3, #4
 8000600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000602:	4b28      	ldr	r3, [pc, #160]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	f003 0304 	and.w	r3, r3, #4
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060e:	4b25      	ldr	r3, [pc, #148]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800061a:	4b22      	ldr	r3, [pc, #136]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b1f      	ldr	r3, [pc, #124]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	4a1e      	ldr	r2, [pc, #120]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000632:	4b1c      	ldr	r3, [pc, #112]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	60bb      	str	r3, [r7, #8]
 800063c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063e:	4b19      	ldr	r3, [pc, #100]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a18      	ldr	r2, [pc, #96]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 8000644:	f043 0302 	orr.w	r3, r3, #2
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b16      	ldr	r3, [pc, #88]	@ (80006a4 <MX_GPIO_Init+0xc4>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0302 	and.w	r3, r3, #2
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2120      	movs	r1, #32
 800065a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065e:	f000 fd2d 	bl	80010bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000662:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000666:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000668:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800066c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	2300      	movs	r3, #0
 8000670:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	480b      	ldr	r0, [pc, #44]	@ (80006a8 <MX_GPIO_Init+0xc8>)
 800067a:	f000 fb75 	bl	8000d68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800067e:	2320      	movs	r3, #32
 8000680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000682:	2301      	movs	r3, #1
 8000684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2300      	movs	r3, #0
 800068c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800068e:	f107 0314 	add.w	r3, r7, #20
 8000692:	4619      	mov	r1, r3
 8000694:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000698:	f000 fb66 	bl	8000d68 <HAL_GPIO_Init>

}
 800069c:	bf00      	nop
 800069e:	3728      	adds	r7, #40	@ 0x28
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	40021000 	.word	0x40021000
 80006a8:	48000800 	.word	0x48000800

080006ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b0:	f000 fa38 	bl	8000b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b4:	f000 f80c 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b8:	f7ff ff92 	bl	80005e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006bc:	f000 f97c 	bl	80009b8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80006c0:	f003 f976 	bl	80039b0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80006c4:	f7ff ff4a 	bl	800055c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80006c8:	f003 f996 	bl	80039f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006cc:	bf00      	nop
 80006ce:	e7fd      	b.n	80006cc <main+0x20>

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b096      	sub	sp, #88	@ 0x58
 80006d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	2244      	movs	r2, #68	@ 0x44
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f006 f902 	bl	80068e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e4:	463b      	mov	r3, r7
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
 80006ea:	605a      	str	r2, [r3, #4]
 80006ec:	609a      	str	r2, [r3, #8]
 80006ee:	60da      	str	r2, [r3, #12]
 80006f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006f2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006f6:	f000 fd21 	bl	800113c <HAL_PWREx_ControlVoltageScaling>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000700:	f000 f84a 	bl	8000798 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000704:	2302      	movs	r3, #2
 8000706:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000708:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800070c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800070e:	2310      	movs	r3, #16
 8000710:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000712:	2302      	movs	r3, #2
 8000714:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000716:	2302      	movs	r3, #2
 8000718:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800071a:	2301      	movs	r3, #1
 800071c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800071e:	230a      	movs	r3, #10
 8000720:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000722:	2307      	movs	r3, #7
 8000724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000726:	2302      	movs	r3, #2
 8000728:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800072a:	2302      	movs	r3, #2
 800072c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	f107 0314 	add.w	r3, r7, #20
 8000732:	4618      	mov	r0, r3
 8000734:	f000 fd58 	bl	80011e8 <HAL_RCC_OscConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800073e:	f000 f82b 	bl	8000798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	230f      	movs	r3, #15
 8000744:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000746:	2303      	movs	r3, #3
 8000748:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000756:	463b      	mov	r3, r7
 8000758:	2104      	movs	r1, #4
 800075a:	4618      	mov	r0, r3
 800075c:	f001 f920 	bl	80019a0 <HAL_RCC_ClockConfig>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000766:	f000 f817 	bl	8000798 <Error_Handler>
  }
}
 800076a:	bf00      	nop
 800076c:	3758      	adds	r7, #88	@ 0x58
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
	...

08000774 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000782:	4293      	cmp	r3, r2
 8000784:	d101      	bne.n	800078a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000786:	f000 f9ed 	bl	8000b64 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800078a:	bf00      	nop
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	40001000 	.word	0x40001000

08000798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800079c:	b672      	cpsid	i
}
 800079e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <Error_Handler+0x8>

080007a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ae:	4a10      	ldr	r2, [pc, #64]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80007b6:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ba:	f003 0301 	and.w	r3, r3, #1
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c2:	4b0b      	ldr	r3, [pc, #44]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c6:	4a0a      	ldr	r2, [pc, #40]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ce:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	210f      	movs	r1, #15
 80007de:	f06f 0001 	mvn.w	r0, #1
 80007e2:	f000 fa97 	bl	8000d14 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08e      	sub	sp, #56	@ 0x38
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80007fc:	2300      	movs	r3, #0
 80007fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000802:	4b34      	ldr	r3, [pc, #208]	@ (80008d4 <HAL_InitTick+0xe0>)
 8000804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000806:	4a33      	ldr	r2, [pc, #204]	@ (80008d4 <HAL_InitTick+0xe0>)
 8000808:	f043 0310 	orr.w	r3, r3, #16
 800080c:	6593      	str	r3, [r2, #88]	@ 0x58
 800080e:	4b31      	ldr	r3, [pc, #196]	@ (80008d4 <HAL_InitTick+0xe0>)
 8000810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000812:	f003 0310 	and.w	r3, r3, #16
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800081a:	f107 0210 	add.w	r2, r7, #16
 800081e:	f107 0314 	add.w	r3, r7, #20
 8000822:	4611      	mov	r1, r2
 8000824:	4618      	mov	r0, r3
 8000826:	f001 fa7f 	bl	8001d28 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800082a:	6a3b      	ldr	r3, [r7, #32]
 800082c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800082e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000830:	2b00      	cmp	r3, #0
 8000832:	d103      	bne.n	800083c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000834:	f001 fa4c 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 8000838:	6378      	str	r0, [r7, #52]	@ 0x34
 800083a:	e004      	b.n	8000846 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800083c:	f001 fa48 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 8000840:	4603      	mov	r3, r0
 8000842:	005b      	lsls	r3, r3, #1
 8000844:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000848:	4a23      	ldr	r2, [pc, #140]	@ (80008d8 <HAL_InitTick+0xe4>)
 800084a:	fba2 2303 	umull	r2, r3, r2, r3
 800084e:	0c9b      	lsrs	r3, r3, #18
 8000850:	3b01      	subs	r3, #1
 8000852:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000854:	4b21      	ldr	r3, [pc, #132]	@ (80008dc <HAL_InitTick+0xe8>)
 8000856:	4a22      	ldr	r2, [pc, #136]	@ (80008e0 <HAL_InitTick+0xec>)
 8000858:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800085a:	4b20      	ldr	r3, [pc, #128]	@ (80008dc <HAL_InitTick+0xe8>)
 800085c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000860:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000862:	4a1e      	ldr	r2, [pc, #120]	@ (80008dc <HAL_InitTick+0xe8>)
 8000864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000866:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000868:	4b1c      	ldr	r3, [pc, #112]	@ (80008dc <HAL_InitTick+0xe8>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800086e:	4b1b      	ldr	r3, [pc, #108]	@ (80008dc <HAL_InitTick+0xe8>)
 8000870:	2200      	movs	r2, #0
 8000872:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000874:	4b19      	ldr	r3, [pc, #100]	@ (80008dc <HAL_InitTick+0xe8>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800087a:	4818      	ldr	r0, [pc, #96]	@ (80008dc <HAL_InitTick+0xe8>)
 800087c:	f001 ffa2 	bl	80027c4 <HAL_TIM_Base_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000886:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800088a:	2b00      	cmp	r3, #0
 800088c:	d11b      	bne.n	80008c6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800088e:	4813      	ldr	r0, [pc, #76]	@ (80008dc <HAL_InitTick+0xe8>)
 8000890:	f001 fffa 	bl	8002888 <HAL_TIM_Base_Start_IT>
 8000894:	4603      	mov	r3, r0
 8000896:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800089a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d111      	bne.n	80008c6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80008a2:	2036      	movs	r0, #54	@ 0x36
 80008a4:	f000 fa52 	bl	8000d4c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b0f      	cmp	r3, #15
 80008ac:	d808      	bhi.n	80008c0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80008ae:	2200      	movs	r2, #0
 80008b0:	6879      	ldr	r1, [r7, #4]
 80008b2:	2036      	movs	r0, #54	@ 0x36
 80008b4:	f000 fa2e 	bl	8000d14 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008b8:	4a0a      	ldr	r2, [pc, #40]	@ (80008e4 <HAL_InitTick+0xf0>)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6013      	str	r3, [r2, #0]
 80008be:	e002      	b.n	80008c6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80008c0:	2301      	movs	r3, #1
 80008c2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80008c6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80008ca:	4618      	mov	r0, r3
 80008cc:	3738      	adds	r7, #56	@ 0x38
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40021000 	.word	0x40021000
 80008d8:	431bde83 	.word	0x431bde83
 80008dc:	200000b4 	.word	0x200000b4
 80008e0:	40001000 	.word	0x40001000
 80008e4:	20000004 	.word	0x20000004

080008e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008ec:	bf00      	nop
 80008ee:	e7fd      	b.n	80008ec <NMI_Handler+0x4>

080008f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <HardFault_Handler+0x4>

080008f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <MemManage_Handler+0x4>

08000900 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <BusFault_Handler+0x4>

08000908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <UsageFault_Handler+0x4>

08000910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
	...

08000920 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000924:	4802      	ldr	r0, [pc, #8]	@ (8000930 <TIM6_DAC_IRQHandler+0x10>)
 8000926:	f002 f81f 	bl	8002968 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	200000b4 	.word	0x200000b4

08000934 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <SystemInit+0x20>)
 800093a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800093e:	4a05      	ldr	r2, [pc, #20]	@ (8000954 <SystemInit+0x20>)
 8000940:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000944:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000948:	bf00      	nop
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	e000ed00 	.word	0xe000ed00

08000958 <task_obsluga_komend>:


const uint8_t const_m114[] = "M114";

void task_obsluga_komend(void *argument)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]

	for(;;)
	{
		status = osMessageQueueGet(kolejka_handle, komenda, NULL, 100);
 8000960:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <task_obsluga_komend+0x54>)
 8000962:	6818      	ldr	r0, [r3, #0]
 8000964:	2364      	movs	r3, #100	@ 0x64
 8000966:	2200      	movs	r2, #0
 8000968:	4911      	ldr	r1, [pc, #68]	@ (80009b0 <task_obsluga_komend+0x58>)
 800096a:	f003 f9eb 	bl	8003d44 <osMessageQueueGet>
 800096e:	4603      	mov	r3, r0
 8000970:	4a10      	ldr	r2, [pc, #64]	@ (80009b4 <task_obsluga_komend+0x5c>)
 8000972:	6013      	str	r3, [r2, #0]

		if(osOK == status)
 8000974:	4b0f      	ldr	r3, [pc, #60]	@ (80009b4 <task_obsluga_komend+0x5c>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d1f1      	bne.n	8000960 <task_obsluga_komend+0x8>
		{
			// dekoodowanie komend np poprzez 1 litere

			if (komenda[0] == 'M' && komenda[1] == '1' &&
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <task_obsluga_komend+0x58>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b4d      	cmp	r3, #77	@ 0x4d
 8000982:	d1ed      	bne.n	8000960 <task_obsluga_komend+0x8>
 8000984:	4b0a      	ldr	r3, [pc, #40]	@ (80009b0 <task_obsluga_komend+0x58>)
 8000986:	785b      	ldrb	r3, [r3, #1]
 8000988:	2b31      	cmp	r3, #49	@ 0x31
 800098a:	d1e9      	bne.n	8000960 <task_obsluga_komend+0x8>
				komenda[2] == '1' && komenda[3] == '4' &&
 800098c:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <task_obsluga_komend+0x58>)
 800098e:	789b      	ldrb	r3, [r3, #2]
			if (komenda[0] == 'M' && komenda[1] == '1' &&
 8000990:	2b31      	cmp	r3, #49	@ 0x31
 8000992:	d1e5      	bne.n	8000960 <task_obsluga_komend+0x8>
				komenda[2] == '1' && komenda[3] == '4' &&
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <task_obsluga_komend+0x58>)
 8000996:	78db      	ldrb	r3, [r3, #3]
 8000998:	2b34      	cmp	r3, #52	@ 0x34
 800099a:	d1e1      	bne.n	8000960 <task_obsluga_komend+0x8>
				komenda[4] == '\n')
 800099c:	4b04      	ldr	r3, [pc, #16]	@ (80009b0 <task_obsluga_komend+0x58>)
 800099e:	791b      	ldrb	r3, [r3, #4]
				komenda[2] == '1' && komenda[3] == '4' &&
 80009a0:	2b0a      	cmp	r3, #10
 80009a2:	d1dd      	bne.n	8000960 <task_obsluga_komend+0x8>
			{
				int x = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	60fb      	str	r3, [r7, #12]
		status = osMessageQueueGet(kolejka_handle, komenda, NULL, 100);
 80009a8:	e7da      	b.n	8000960 <task_obsluga_komend+0x8>
 80009aa:	bf00      	nop
 80009ac:	200000b0 	.word	0x200000b0
 80009b0:	20000104 	.word	0x20000104
 80009b4:	20000100 	.word	0x20000100

080009b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009be:	4a15      	ldr	r2, [pc, #84]	@ (8000a14 <MX_USART2_UART_Init+0x5c>)
 80009c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009c2:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ca:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009d8:	2200      	movs	r2, #0
 80009da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009de:	220c      	movs	r2, #12
 80009e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e8:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <MX_USART2_UART_Init+0x58>)
 80009fc:	f002 f9a2 	bl	8002d44 <HAL_UART_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a06:	f7ff fec7 	bl	8000798 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000124 	.word	0x20000124
 8000a14:	40004400 	.word	0x40004400

08000a18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b0ac      	sub	sp, #176	@ 0xb0
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
 8000a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	2288      	movs	r2, #136	@ 0x88
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f005 ff55 	bl	80068e8 <memset>
  if(uartHandle->Instance==USART2)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a21      	ldr	r2, [pc, #132]	@ (8000ac8 <HAL_UART_MspInit+0xb0>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d13b      	bne.n	8000ac0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 f9f9 	bl	8001e4c <HAL_RCCEx_PeriphCLKConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a60:	f7ff fe9a 	bl	8000798 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a64:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <HAL_UART_MspInit+0xb4>)
 8000a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a68:	4a18      	ldr	r2, [pc, #96]	@ (8000acc <HAL_UART_MspInit+0xb4>)
 8000a6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a70:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <HAL_UART_MspInit+0xb4>)
 8000a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7c:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <HAL_UART_MspInit+0xb4>)
 8000a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a80:	4a12      	ldr	r2, [pc, #72]	@ (8000acc <HAL_UART_MspInit+0xb4>)
 8000a82:	f043 0301 	orr.w	r3, r3, #1
 8000a86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a88:	4b10      	ldr	r3, [pc, #64]	@ (8000acc <HAL_UART_MspInit+0xb4>)
 8000a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8c:	f003 0301 	and.w	r3, r3, #1
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a94:	230c      	movs	r3, #12
 8000a96:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa6:	2303      	movs	r3, #3
 8000aa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aac:	2307      	movs	r3, #7
 8000aae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000abc:	f000 f954 	bl	8000d68 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ac0:	bf00      	nop
 8000ac2:	37b0      	adds	r7, #176	@ 0xb0
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	40004400 	.word	0x40004400
 8000acc:	40021000 	.word	0x40021000

08000ad0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ad0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ad4:	f7ff ff2e 	bl	8000934 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ad8:	480c      	ldr	r0, [pc, #48]	@ (8000b0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000ada:	490d      	ldr	r1, [pc, #52]	@ (8000b10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000adc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b14 <LoopForever+0xe>)
  movs r3, #0
 8000ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ae0:	e002      	b.n	8000ae8 <LoopCopyDataInit>

08000ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ae6:	3304      	adds	r3, #4

08000ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aec:	d3f9      	bcc.n	8000ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aee:	4a0a      	ldr	r2, [pc, #40]	@ (8000b18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000af0:	4c0a      	ldr	r4, [pc, #40]	@ (8000b1c <LoopForever+0x16>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af4:	e001      	b.n	8000afa <LoopFillZerobss>

08000af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000af8:	3204      	adds	r2, #4

08000afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000afc:	d3fb      	bcc.n	8000af6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000afe:	f005 ff51 	bl	80069a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b02:	f7ff fdd3 	bl	80006ac <main>

08000b06 <LoopForever>:

LoopForever:
    b LoopForever
 8000b06:	e7fe      	b.n	8000b06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b08:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b10:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000b14:	08006c00 	.word	0x08006c00
  ldr r2, =_sbss
 8000b18:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000b1c:	20001c90 	.word	0x20001c90

08000b20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b20:	e7fe      	b.n	8000b20 <ADC1_2_IRQHandler>
	...

08000b24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <HAL_Init+0x3c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <HAL_Init+0x3c>)
 8000b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b38:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b3a:	2003      	movs	r0, #3
 8000b3c:	f000 f8df 	bl	8000cfe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b40:	200f      	movs	r0, #15
 8000b42:	f7ff fe57 	bl	80007f4 <HAL_InitTick>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d002      	beq.n	8000b52 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	71fb      	strb	r3, [r7, #7]
 8000b50:	e001      	b.n	8000b56 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b52:	f7ff fe27 	bl	80007a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b56:	79fb      	ldrb	r3, [r7, #7]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40022000 	.word	0x40022000

08000b64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b68:	4b06      	ldr	r3, [pc, #24]	@ (8000b84 <HAL_IncTick+0x20>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <HAL_IncTick+0x24>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4413      	add	r3, r2
 8000b74:	4a04      	ldr	r2, [pc, #16]	@ (8000b88 <HAL_IncTick+0x24>)
 8000b76:	6013      	str	r3, [r2, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000008 	.word	0x20000008
 8000b88:	200001ac 	.word	0x200001ac

08000b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b90:	4b03      	ldr	r3, [pc, #12]	@ (8000ba0 <HAL_GetTick+0x14>)
 8000b92:	681b      	ldr	r3, [r3, #0]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	200001ac 	.word	0x200001ac

08000ba4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bba:	68ba      	ldr	r2, [r7, #8]
 8000bbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bd6:	4a04      	ldr	r2, [pc, #16]	@ (8000be8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	60d3      	str	r3, [r2, #12]
}
 8000bdc:	bf00      	nop
 8000bde:	3714      	adds	r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf0:	4b04      	ldr	r3, [pc, #16]	@ (8000c04 <__NVIC_GetPriorityGrouping+0x18>)
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	0a1b      	lsrs	r3, r3, #8
 8000bf6:	f003 0307 	and.w	r3, r3, #7
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	db0b      	blt.n	8000c32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	f003 021f 	and.w	r2, r3, #31
 8000c20:	4907      	ldr	r1, [pc, #28]	@ (8000c40 <__NVIC_EnableIRQ+0x38>)
 8000c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c26:	095b      	lsrs	r3, r3, #5
 8000c28:	2001      	movs	r0, #1
 8000c2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c32:	bf00      	nop
 8000c34:	370c      	adds	r7, #12
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	e000e100 	.word	0xe000e100

08000c44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	6039      	str	r1, [r7, #0]
 8000c4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	db0a      	blt.n	8000c6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	b2da      	uxtb	r2, r3
 8000c5c:	490c      	ldr	r1, [pc, #48]	@ (8000c90 <__NVIC_SetPriority+0x4c>)
 8000c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c62:	0112      	lsls	r2, r2, #4
 8000c64:	b2d2      	uxtb	r2, r2
 8000c66:	440b      	add	r3, r1
 8000c68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c6c:	e00a      	b.n	8000c84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	4908      	ldr	r1, [pc, #32]	@ (8000c94 <__NVIC_SetPriority+0x50>)
 8000c74:	79fb      	ldrb	r3, [r7, #7]
 8000c76:	f003 030f 	and.w	r3, r3, #15
 8000c7a:	3b04      	subs	r3, #4
 8000c7c:	0112      	lsls	r2, r2, #4
 8000c7e:	b2d2      	uxtb	r2, r2
 8000c80:	440b      	add	r3, r1
 8000c82:	761a      	strb	r2, [r3, #24]
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	e000e100 	.word	0xe000e100
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b089      	sub	sp, #36	@ 0x24
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cac:	69fb      	ldr	r3, [r7, #28]
 8000cae:	f1c3 0307 	rsb	r3, r3, #7
 8000cb2:	2b04      	cmp	r3, #4
 8000cb4:	bf28      	it	cs
 8000cb6:	2304      	movcs	r3, #4
 8000cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	2b06      	cmp	r3, #6
 8000cc0:	d902      	bls.n	8000cc8 <NVIC_EncodePriority+0x30>
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3b03      	subs	r3, #3
 8000cc6:	e000      	b.n	8000cca <NVIC_EncodePriority+0x32>
 8000cc8:	2300      	movs	r3, #0
 8000cca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	43da      	mvns	r2, r3
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	401a      	ands	r2, r3
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cea:	43d9      	mvns	r1, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf0:	4313      	orrs	r3, r2
         );
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3724      	adds	r7, #36	@ 0x24
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b082      	sub	sp, #8
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f7ff ff4c 	bl	8000ba4 <__NVIC_SetPriorityGrouping>
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
 8000d20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d22:	2300      	movs	r3, #0
 8000d24:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d26:	f7ff ff61 	bl	8000bec <__NVIC_GetPriorityGrouping>
 8000d2a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	68b9      	ldr	r1, [r7, #8]
 8000d30:	6978      	ldr	r0, [r7, #20]
 8000d32:	f7ff ffb1 	bl	8000c98 <NVIC_EncodePriority>
 8000d36:	4602      	mov	r2, r0
 8000d38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d3c:	4611      	mov	r1, r2
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff ff80 	bl	8000c44 <__NVIC_SetPriority>
}
 8000d44:	bf00      	nop
 8000d46:	3718      	adds	r7, #24
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff ff54 	bl	8000c08 <__NVIC_EnableIRQ>
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b087      	sub	sp, #28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d76:	e17f      	b.n	8001078 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	fa01 f303 	lsl.w	r3, r1, r3
 8000d84:	4013      	ands	r3, r2
 8000d86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	f000 8171 	beq.w	8001072 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f003 0303 	and.w	r3, r3, #3
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d005      	beq.n	8000da8 <HAL_GPIO_Init+0x40>
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 0303 	and.w	r3, r3, #3
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d130      	bne.n	8000e0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	2203      	movs	r2, #3
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	68da      	ldr	r2, [r3, #12]
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	005b      	lsls	r3, r3, #1
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	693a      	ldr	r2, [r7, #16]
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dde:	2201      	movs	r2, #1
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	43db      	mvns	r3, r3
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	4013      	ands	r3, r2
 8000dec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	091b      	lsrs	r3, r3, #4
 8000df4:	f003 0201 	and.w	r2, r3, #1
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f003 0303 	and.w	r3, r3, #3
 8000e12:	2b03      	cmp	r3, #3
 8000e14:	d118      	bne.n	8000e48 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	08db      	lsrs	r3, r3, #3
 8000e32:	f003 0201 	and.w	r2, r3, #1
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 0303 	and.w	r3, r3, #3
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d017      	beq.n	8000e84 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	68db      	ldr	r3, [r3, #12]
 8000e58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	005b      	lsls	r3, r3, #1
 8000e5e:	2203      	movs	r2, #3
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	43db      	mvns	r3, r3
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	689a      	ldr	r2, [r3, #8]
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	005b      	lsls	r3, r3, #1
 8000e74:	fa02 f303 	lsl.w	r3, r2, r3
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0303 	and.w	r3, r3, #3
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d123      	bne.n	8000ed8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	08da      	lsrs	r2, r3, #3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	3208      	adds	r2, #8
 8000e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	f003 0307 	and.w	r3, r3, #7
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	220f      	movs	r2, #15
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	43db      	mvns	r3, r3
 8000eae:	693a      	ldr	r2, [r7, #16]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	691a      	ldr	r2, [r3, #16]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	08da      	lsrs	r2, r3, #3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3208      	adds	r2, #8
 8000ed2:	6939      	ldr	r1, [r7, #16]
 8000ed4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	2203      	movs	r2, #3
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	693a      	ldr	r2, [r7, #16]
 8000eec:	4013      	ands	r3, r2
 8000eee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 0203 	and.w	r2, r3, #3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	4313      	orrs	r3, r2
 8000f04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	f000 80ac 	beq.w	8001072 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1a:	4b5f      	ldr	r3, [pc, #380]	@ (8001098 <HAL_GPIO_Init+0x330>)
 8000f1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f1e:	4a5e      	ldr	r2, [pc, #376]	@ (8001098 <HAL_GPIO_Init+0x330>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f26:	4b5c      	ldr	r3, [pc, #368]	@ (8001098 <HAL_GPIO_Init+0x330>)
 8000f28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f32:	4a5a      	ldr	r2, [pc, #360]	@ (800109c <HAL_GPIO_Init+0x334>)
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	089b      	lsrs	r3, r3, #2
 8000f38:	3302      	adds	r3, #2
 8000f3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	f003 0303 	and.w	r3, r3, #3
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	220f      	movs	r2, #15
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	4013      	ands	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f5c:	d025      	beq.n	8000faa <HAL_GPIO_Init+0x242>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a4f      	ldr	r2, [pc, #316]	@ (80010a0 <HAL_GPIO_Init+0x338>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d01f      	beq.n	8000fa6 <HAL_GPIO_Init+0x23e>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a4e      	ldr	r2, [pc, #312]	@ (80010a4 <HAL_GPIO_Init+0x33c>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d019      	beq.n	8000fa2 <HAL_GPIO_Init+0x23a>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4d      	ldr	r2, [pc, #308]	@ (80010a8 <HAL_GPIO_Init+0x340>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d013      	beq.n	8000f9e <HAL_GPIO_Init+0x236>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4c      	ldr	r2, [pc, #304]	@ (80010ac <HAL_GPIO_Init+0x344>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d00d      	beq.n	8000f9a <HAL_GPIO_Init+0x232>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a4b      	ldr	r2, [pc, #300]	@ (80010b0 <HAL_GPIO_Init+0x348>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d007      	beq.n	8000f96 <HAL_GPIO_Init+0x22e>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a4a      	ldr	r2, [pc, #296]	@ (80010b4 <HAL_GPIO_Init+0x34c>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d101      	bne.n	8000f92 <HAL_GPIO_Init+0x22a>
 8000f8e:	2306      	movs	r3, #6
 8000f90:	e00c      	b.n	8000fac <HAL_GPIO_Init+0x244>
 8000f92:	2307      	movs	r3, #7
 8000f94:	e00a      	b.n	8000fac <HAL_GPIO_Init+0x244>
 8000f96:	2305      	movs	r3, #5
 8000f98:	e008      	b.n	8000fac <HAL_GPIO_Init+0x244>
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	e006      	b.n	8000fac <HAL_GPIO_Init+0x244>
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e004      	b.n	8000fac <HAL_GPIO_Init+0x244>
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	e002      	b.n	8000fac <HAL_GPIO_Init+0x244>
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e000      	b.n	8000fac <HAL_GPIO_Init+0x244>
 8000faa:	2300      	movs	r3, #0
 8000fac:	697a      	ldr	r2, [r7, #20]
 8000fae:	f002 0203 	and.w	r2, r2, #3
 8000fb2:	0092      	lsls	r2, r2, #2
 8000fb4:	4093      	lsls	r3, r2
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fbc:	4937      	ldr	r1, [pc, #220]	@ (800109c <HAL_GPIO_Init+0x334>)
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	089b      	lsrs	r3, r3, #2
 8000fc2:	3302      	adds	r3, #2
 8000fc4:	693a      	ldr	r2, [r7, #16]
 8000fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fca:	4b3b      	ldr	r3, [pc, #236]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fee:	4a32      	ldr	r2, [pc, #200]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ff4:	4b30      	ldr	r3, [pc, #192]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4013      	ands	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800100c:	2b00      	cmp	r3, #0
 800100e:	d003      	beq.n	8001018 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	4313      	orrs	r3, r2
 8001016:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001018:	4a27      	ldr	r2, [pc, #156]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800101e:	4b26      	ldr	r3, [pc, #152]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	43db      	mvns	r3, r3
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	4013      	ands	r3, r2
 800102c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001042:	4a1d      	ldr	r2, [pc, #116]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001048:	4b1b      	ldr	r3, [pc, #108]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	43db      	mvns	r3, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4013      	ands	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800106c:	4a12      	ldr	r2, [pc, #72]	@ (80010b8 <HAL_GPIO_Init+0x350>)
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	3301      	adds	r3, #1
 8001076:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	fa22 f303 	lsr.w	r3, r2, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	f47f ae78 	bne.w	8000d78 <HAL_GPIO_Init+0x10>
  }
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	371c      	adds	r7, #28
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	40010000 	.word	0x40010000
 80010a0:	48000400 	.word	0x48000400
 80010a4:	48000800 	.word	0x48000800
 80010a8:	48000c00 	.word	0x48000c00
 80010ac:	48001000 	.word	0x48001000
 80010b0:	48001400 	.word	0x48001400
 80010b4:	48001800 	.word	0x48001800
 80010b8:	40010400 	.word	0x40010400

080010bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	807b      	strh	r3, [r7, #2]
 80010c8:	4613      	mov	r3, r2
 80010ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010cc:	787b      	ldrb	r3, [r7, #1]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010d2:	887a      	ldrh	r2, [r7, #2]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010d8:	e002      	b.n	80010e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010da:	887a      	ldrh	r2, [r7, #2]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr

080010ec <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	460b      	mov	r3, r1
 80010f6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010fe:	887a      	ldrh	r2, [r7, #2]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4013      	ands	r3, r2
 8001104:	041a      	lsls	r2, r3, #16
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	43d9      	mvns	r1, r3
 800110a:	887b      	ldrh	r3, [r7, #2]
 800110c:	400b      	ands	r3, r1
 800110e:	431a      	orrs	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	619a      	str	r2, [r3, #24]
}
 8001114:	bf00      	nop
 8001116:	3714      	adds	r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001124:	4b04      	ldr	r3, [pc, #16]	@ (8001138 <HAL_PWREx_GetVoltageRange+0x18>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800112c:	4618      	mov	r0, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	40007000 	.word	0x40007000

0800113c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800114a:	d130      	bne.n	80011ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800114c:	4b23      	ldr	r3, [pc, #140]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001158:	d038      	beq.n	80011cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800115a:	4b20      	ldr	r3, [pc, #128]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001162:	4a1e      	ldr	r2, [pc, #120]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001164:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001168:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800116a:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2232      	movs	r2, #50	@ 0x32
 8001170:	fb02 f303 	mul.w	r3, r2, r3
 8001174:	4a1b      	ldr	r2, [pc, #108]	@ (80011e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001176:	fba2 2303 	umull	r2, r3, r2, r3
 800117a:	0c9b      	lsrs	r3, r3, #18
 800117c:	3301      	adds	r3, #1
 800117e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001180:	e002      	b.n	8001188 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	3b01      	subs	r3, #1
 8001186:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001188:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800118a:	695b      	ldr	r3, [r3, #20]
 800118c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001194:	d102      	bne.n	800119c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d1f2      	bne.n	8001182 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800119e:	695b      	ldr	r3, [r3, #20]
 80011a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011a8:	d110      	bne.n	80011cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80011aa:	2303      	movs	r3, #3
 80011ac:	e00f      	b.n	80011ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011ae:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011ba:	d007      	beq.n	80011cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011bc:	4b07      	ldr	r3, [pc, #28]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011c4:	4a05      	ldr	r2, [pc, #20]	@ (80011dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3714      	adds	r7, #20
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40007000 	.word	0x40007000
 80011e0:	20000000 	.word	0x20000000
 80011e4:	431bde83 	.word	0x431bde83

080011e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e3ca      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011fa:	4b97      	ldr	r3, [pc, #604]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	f003 030c 	and.w	r3, r3, #12
 8001202:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001204:	4b94      	ldr	r3, [pc, #592]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	f003 0303 	and.w	r3, r3, #3
 800120c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0310 	and.w	r3, r3, #16
 8001216:	2b00      	cmp	r3, #0
 8001218:	f000 80e4 	beq.w	80013e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d007      	beq.n	8001232 <HAL_RCC_OscConfig+0x4a>
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	2b0c      	cmp	r3, #12
 8001226:	f040 808b 	bne.w	8001340 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	2b01      	cmp	r3, #1
 800122e:	f040 8087 	bne.w	8001340 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001232:	4b89      	ldr	r3, [pc, #548]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0302 	and.w	r3, r3, #2
 800123a:	2b00      	cmp	r3, #0
 800123c:	d005      	beq.n	800124a <HAL_RCC_OscConfig+0x62>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	e3a2      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6a1a      	ldr	r2, [r3, #32]
 800124e:	4b82      	ldr	r3, [pc, #520]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	2b00      	cmp	r3, #0
 8001258:	d004      	beq.n	8001264 <HAL_RCC_OscConfig+0x7c>
 800125a:	4b7f      	ldr	r3, [pc, #508]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001262:	e005      	b.n	8001270 <HAL_RCC_OscConfig+0x88>
 8001264:	4b7c      	ldr	r3, [pc, #496]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800126a:	091b      	lsrs	r3, r3, #4
 800126c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001270:	4293      	cmp	r3, r2
 8001272:	d223      	bcs.n	80012bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6a1b      	ldr	r3, [r3, #32]
 8001278:	4618      	mov	r0, r3
 800127a:	f000 fd87 	bl	8001d8c <RCC_SetFlashLatencyFromMSIRange>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	e383      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001288:	4b73      	ldr	r3, [pc, #460]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a72      	ldr	r2, [pc, #456]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800128e:	f043 0308 	orr.w	r3, r3, #8
 8001292:	6013      	str	r3, [r2, #0]
 8001294:	4b70      	ldr	r3, [pc, #448]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6a1b      	ldr	r3, [r3, #32]
 80012a0:	496d      	ldr	r1, [pc, #436]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012a2:	4313      	orrs	r3, r2
 80012a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012a6:	4b6c      	ldr	r3, [pc, #432]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	021b      	lsls	r3, r3, #8
 80012b4:	4968      	ldr	r1, [pc, #416]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012b6:	4313      	orrs	r3, r2
 80012b8:	604b      	str	r3, [r1, #4]
 80012ba:	e025      	b.n	8001308 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012bc:	4b66      	ldr	r3, [pc, #408]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a65      	ldr	r2, [pc, #404]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012c2:	f043 0308 	orr.w	r3, r3, #8
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	4b63      	ldr	r3, [pc, #396]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	4960      	ldr	r1, [pc, #384]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012d6:	4313      	orrs	r3, r2
 80012d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012da:	4b5f      	ldr	r3, [pc, #380]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	021b      	lsls	r3, r3, #8
 80012e8:	495b      	ldr	r1, [pc, #364]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80012ea:	4313      	orrs	r3, r2
 80012ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d109      	bne.n	8001308 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a1b      	ldr	r3, [r3, #32]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 fd47 	bl	8001d8c <RCC_SetFlashLatencyFromMSIRange>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e343      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001308:	f000 fc4a 	bl	8001ba0 <HAL_RCC_GetSysClockFreq>
 800130c:	4602      	mov	r2, r0
 800130e:	4b52      	ldr	r3, [pc, #328]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	091b      	lsrs	r3, r3, #4
 8001314:	f003 030f 	and.w	r3, r3, #15
 8001318:	4950      	ldr	r1, [pc, #320]	@ (800145c <HAL_RCC_OscConfig+0x274>)
 800131a:	5ccb      	ldrb	r3, [r1, r3]
 800131c:	f003 031f 	and.w	r3, r3, #31
 8001320:	fa22 f303 	lsr.w	r3, r2, r3
 8001324:	4a4e      	ldr	r2, [pc, #312]	@ (8001460 <HAL_RCC_OscConfig+0x278>)
 8001326:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001328:	4b4e      	ldr	r3, [pc, #312]	@ (8001464 <HAL_RCC_OscConfig+0x27c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fa61 	bl	80007f4 <HAL_InitTick>
 8001332:	4603      	mov	r3, r0
 8001334:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001336:	7bfb      	ldrb	r3, [r7, #15]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d052      	beq.n	80013e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	e327      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d032      	beq.n	80013ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001348:	4b43      	ldr	r3, [pc, #268]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a42      	ldr	r2, [pc, #264]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001354:	f7ff fc1a 	bl	8000b8c <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800135c:	f7ff fc16 	bl	8000b8c <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e310      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800136e:	4b3a      	ldr	r3, [pc, #232]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d0f0      	beq.n	800135c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800137a:	4b37      	ldr	r3, [pc, #220]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a36      	ldr	r2, [pc, #216]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001380:	f043 0308 	orr.w	r3, r3, #8
 8001384:	6013      	str	r3, [r2, #0]
 8001386:	4b34      	ldr	r3, [pc, #208]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6a1b      	ldr	r3, [r3, #32]
 8001392:	4931      	ldr	r1, [pc, #196]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001394:	4313      	orrs	r3, r2
 8001396:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001398:	4b2f      	ldr	r3, [pc, #188]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	69db      	ldr	r3, [r3, #28]
 80013a4:	021b      	lsls	r3, r3, #8
 80013a6:	492c      	ldr	r1, [pc, #176]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80013a8:	4313      	orrs	r3, r2
 80013aa:	604b      	str	r3, [r1, #4]
 80013ac:	e01a      	b.n	80013e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a29      	ldr	r2, [pc, #164]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80013b4:	f023 0301 	bic.w	r3, r3, #1
 80013b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013ba:	f7ff fbe7 	bl	8000b8c <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013c2:	f7ff fbe3 	bl	8000b8c <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e2dd      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013d4:	4b20      	ldr	r3, [pc, #128]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d1f0      	bne.n	80013c2 <HAL_RCC_OscConfig+0x1da>
 80013e0:	e000      	b.n	80013e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0301 	and.w	r3, r3, #1
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d074      	beq.n	80014da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d005      	beq.n	8001402 <HAL_RCC_OscConfig+0x21a>
 80013f6:	69bb      	ldr	r3, [r7, #24]
 80013f8:	2b0c      	cmp	r3, #12
 80013fa:	d10e      	bne.n	800141a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d10b      	bne.n	800141a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001402:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140a:	2b00      	cmp	r3, #0
 800140c:	d064      	beq.n	80014d8 <HAL_RCC_OscConfig+0x2f0>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d160      	bne.n	80014d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e2ba      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001422:	d106      	bne.n	8001432 <HAL_RCC_OscConfig+0x24a>
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0b      	ldr	r2, [pc, #44]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800142a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	e026      	b.n	8001480 <HAL_RCC_OscConfig+0x298>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800143a:	d115      	bne.n	8001468 <HAL_RCC_OscConfig+0x280>
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a05      	ldr	r2, [pc, #20]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 8001442:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001446:	6013      	str	r3, [r2, #0]
 8001448:	4b03      	ldr	r3, [pc, #12]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a02      	ldr	r2, [pc, #8]	@ (8001458 <HAL_RCC_OscConfig+0x270>)
 800144e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	e014      	b.n	8001480 <HAL_RCC_OscConfig+0x298>
 8001456:	bf00      	nop
 8001458:	40021000 	.word	0x40021000
 800145c:	08006ba8 	.word	0x08006ba8
 8001460:	20000000 	.word	0x20000000
 8001464:	20000004 	.word	0x20000004
 8001468:	4ba0      	ldr	r3, [pc, #640]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a9f      	ldr	r2, [pc, #636]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 800146e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	4b9d      	ldr	r3, [pc, #628]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a9c      	ldr	r2, [pc, #624]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 800147a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800147e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d013      	beq.n	80014b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001488:	f7ff fb80 	bl	8000b8c <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001490:	f7ff fb7c 	bl	8000b8c <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b64      	cmp	r3, #100	@ 0x64
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e276      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014a2:	4b92      	ldr	r3, [pc, #584]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0x2a8>
 80014ae:	e014      	b.n	80014da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b0:	f7ff fb6c 	bl	8000b8c <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014b8:	f7ff fb68 	bl	8000b8c <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b64      	cmp	r3, #100	@ 0x64
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e262      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014ca:	4b88      	ldr	r3, [pc, #544]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f0      	bne.n	80014b8 <HAL_RCC_OscConfig+0x2d0>
 80014d6:	e000      	b.n	80014da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d060      	beq.n	80015a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	2b04      	cmp	r3, #4
 80014ea:	d005      	beq.n	80014f8 <HAL_RCC_OscConfig+0x310>
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	2b0c      	cmp	r3, #12
 80014f0:	d119      	bne.n	8001526 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d116      	bne.n	8001526 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014f8:	4b7c      	ldr	r3, [pc, #496]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001500:	2b00      	cmp	r3, #0
 8001502:	d005      	beq.n	8001510 <HAL_RCC_OscConfig+0x328>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e23f      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001510:	4b76      	ldr	r3, [pc, #472]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	061b      	lsls	r3, r3, #24
 800151e:	4973      	ldr	r1, [pc, #460]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001520:	4313      	orrs	r3, r2
 8001522:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001524:	e040      	b.n	80015a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d023      	beq.n	8001576 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800152e:	4b6f      	ldr	r3, [pc, #444]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a6e      	ldr	r2, [pc, #440]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001538:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800153a:	f7ff fb27 	bl	8000b8c <HAL_GetTick>
 800153e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001540:	e008      	b.n	8001554 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001542:	f7ff fb23 	bl	8000b8c <HAL_GetTick>
 8001546:	4602      	mov	r2, r0
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	2b02      	cmp	r3, #2
 800154e:	d901      	bls.n	8001554 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e21d      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001554:	4b65      	ldr	r3, [pc, #404]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0f0      	beq.n	8001542 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001560:	4b62      	ldr	r3, [pc, #392]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	061b      	lsls	r3, r3, #24
 800156e:	495f      	ldr	r1, [pc, #380]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
 8001574:	e018      	b.n	80015a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001576:	4b5d      	ldr	r3, [pc, #372]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a5c      	ldr	r2, [pc, #368]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 800157c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001580:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001582:	f7ff fb03 	bl	8000b8c <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158a:	f7ff faff 	bl	8000b8c <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e1f9      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800159c:	4b53      	ldr	r3, [pc, #332]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d1f0      	bne.n	800158a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0308 	and.w	r3, r3, #8
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d03c      	beq.n	800162e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	695b      	ldr	r3, [r3, #20]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d01c      	beq.n	80015f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015bc:	4b4b      	ldr	r3, [pc, #300]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80015be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015c2:	4a4a      	ldr	r2, [pc, #296]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015cc:	f7ff fade 	bl	8000b8c <HAL_GetTick>
 80015d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015d2:	e008      	b.n	80015e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015d4:	f7ff fada 	bl	8000b8c <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e1d4      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015e6:	4b41      	ldr	r3, [pc, #260]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80015e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015ec:	f003 0302 	and.w	r3, r3, #2
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d0ef      	beq.n	80015d4 <HAL_RCC_OscConfig+0x3ec>
 80015f4:	e01b      	b.n	800162e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015f6:	4b3d      	ldr	r3, [pc, #244]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80015f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015fc:	4a3b      	ldr	r2, [pc, #236]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80015fe:	f023 0301 	bic.w	r3, r3, #1
 8001602:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001606:	f7ff fac1 	bl	8000b8c <HAL_GetTick>
 800160a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800160e:	f7ff fabd 	bl	8000b8c <HAL_GetTick>
 8001612:	4602      	mov	r2, r0
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e1b7      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001620:	4b32      	ldr	r3, [pc, #200]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001622:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ef      	bne.n	800160e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0304 	and.w	r3, r3, #4
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 80a6 	beq.w	8001788 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800163c:	2300      	movs	r3, #0
 800163e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001640:	4b2a      	ldr	r3, [pc, #168]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d10d      	bne.n	8001668 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800164c:	4b27      	ldr	r3, [pc, #156]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 800164e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001650:	4a26      	ldr	r2, [pc, #152]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 8001652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001656:	6593      	str	r3, [r2, #88]	@ 0x58
 8001658:	4b24      	ldr	r3, [pc, #144]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 800165a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001660:	60bb      	str	r3, [r7, #8]
 8001662:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001664:	2301      	movs	r3, #1
 8001666:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001668:	4b21      	ldr	r3, [pc, #132]	@ (80016f0 <HAL_RCC_OscConfig+0x508>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001670:	2b00      	cmp	r3, #0
 8001672:	d118      	bne.n	80016a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001674:	4b1e      	ldr	r3, [pc, #120]	@ (80016f0 <HAL_RCC_OscConfig+0x508>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a1d      	ldr	r2, [pc, #116]	@ (80016f0 <HAL_RCC_OscConfig+0x508>)
 800167a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800167e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001680:	f7ff fa84 	bl	8000b8c <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001688:	f7ff fa80 	bl	8000b8c <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e17a      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800169a:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <HAL_RCC_OscConfig+0x508>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f0      	beq.n	8001688 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d108      	bne.n	80016c0 <HAL_RCC_OscConfig+0x4d8>
 80016ae:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80016b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016be:	e029      	b.n	8001714 <HAL_RCC_OscConfig+0x52c>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	d115      	bne.n	80016f4 <HAL_RCC_OscConfig+0x50c>
 80016c8:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80016ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016ce:	4a07      	ldr	r2, [pc, #28]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80016d0:	f043 0304 	orr.w	r3, r3, #4
 80016d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016d8:	4b04      	ldr	r3, [pc, #16]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80016da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016de:	4a03      	ldr	r2, [pc, #12]	@ (80016ec <HAL_RCC_OscConfig+0x504>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016e8:	e014      	b.n	8001714 <HAL_RCC_OscConfig+0x52c>
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40007000 	.word	0x40007000
 80016f4:	4b9c      	ldr	r3, [pc, #624]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80016f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016fa:	4a9b      	ldr	r2, [pc, #620]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80016fc:	f023 0301 	bic.w	r3, r3, #1
 8001700:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001704:	4b98      	ldr	r3, [pc, #608]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800170a:	4a97      	ldr	r2, [pc, #604]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800170c:	f023 0304 	bic.w	r3, r3, #4
 8001710:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d016      	beq.n	800174a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800171c:	f7ff fa36 	bl	8000b8c <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001722:	e00a      	b.n	800173a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001724:	f7ff fa32 	bl	8000b8c <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e12a      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800173a:	4b8b      	ldr	r3, [pc, #556]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800173c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0ed      	beq.n	8001724 <HAL_RCC_OscConfig+0x53c>
 8001748:	e015      	b.n	8001776 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800174a:	f7ff fa1f 	bl	8000b8c <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001750:	e00a      	b.n	8001768 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001752:	f7ff fa1b 	bl	8000b8c <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001760:	4293      	cmp	r3, r2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e113      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001768:	4b7f      	ldr	r3, [pc, #508]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800176a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1ed      	bne.n	8001752 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001776:	7ffb      	ldrb	r3, [r7, #31]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d105      	bne.n	8001788 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800177c:	4b7a      	ldr	r3, [pc, #488]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800177e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001780:	4a79      	ldr	r2, [pc, #484]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001782:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001786:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 80fe 	beq.w	800198e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001796:	2b02      	cmp	r3, #2
 8001798:	f040 80d0 	bne.w	800193c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800179c:	4b72      	ldr	r3, [pc, #456]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f003 0203 	and.w	r2, r3, #3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d130      	bne.n	8001812 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	3b01      	subs	r3, #1
 80017bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017be:	429a      	cmp	r2, r3
 80017c0:	d127      	bne.n	8001812 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d11f      	bne.n	8001812 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80017dc:	2a07      	cmp	r2, #7
 80017de:	bf14      	ite	ne
 80017e0:	2201      	movne	r2, #1
 80017e2:	2200      	moveq	r2, #0
 80017e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d113      	bne.n	8001812 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f4:	085b      	lsrs	r3, r3, #1
 80017f6:	3b01      	subs	r3, #1
 80017f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d109      	bne.n	8001812 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001808:	085b      	lsrs	r3, r3, #1
 800180a:	3b01      	subs	r3, #1
 800180c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800180e:	429a      	cmp	r2, r3
 8001810:	d06e      	beq.n	80018f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	2b0c      	cmp	r3, #12
 8001816:	d069      	beq.n	80018ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001818:	4b53      	ldr	r3, [pc, #332]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d105      	bne.n	8001830 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001824:	4b50      	ldr	r3, [pc, #320]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0ad      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001834:	4b4c      	ldr	r3, [pc, #304]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a4b      	ldr	r2, [pc, #300]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800183a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800183e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001840:	f7ff f9a4 	bl	8000b8c <HAL_GetTick>
 8001844:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001848:	f7ff f9a0 	bl	8000b8c <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b02      	cmp	r3, #2
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e09a      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800185a:	4b43      	ldr	r3, [pc, #268]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f0      	bne.n	8001848 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001866:	4b40      	ldr	r3, [pc, #256]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001868:	68da      	ldr	r2, [r3, #12]
 800186a:	4b40      	ldr	r3, [pc, #256]	@ (800196c <HAL_RCC_OscConfig+0x784>)
 800186c:	4013      	ands	r3, r2
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001876:	3a01      	subs	r2, #1
 8001878:	0112      	lsls	r2, r2, #4
 800187a:	4311      	orrs	r1, r2
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001880:	0212      	lsls	r2, r2, #8
 8001882:	4311      	orrs	r1, r2
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001888:	0852      	lsrs	r2, r2, #1
 800188a:	3a01      	subs	r2, #1
 800188c:	0552      	lsls	r2, r2, #21
 800188e:	4311      	orrs	r1, r2
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001894:	0852      	lsrs	r2, r2, #1
 8001896:	3a01      	subs	r2, #1
 8001898:	0652      	lsls	r2, r2, #25
 800189a:	4311      	orrs	r1, r2
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018a0:	0912      	lsrs	r2, r2, #4
 80018a2:	0452      	lsls	r2, r2, #17
 80018a4:	430a      	orrs	r2, r1
 80018a6:	4930      	ldr	r1, [pc, #192]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018a8:	4313      	orrs	r3, r2
 80018aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80018ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018c4:	f7ff f962 	bl	8000b8c <HAL_GetTick>
 80018c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018cc:	f7ff f95e 	bl	8000b8c <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e058      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018de:	4b22      	ldr	r3, [pc, #136]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0f0      	beq.n	80018cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018ea:	e050      	b.n	800198e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e04f      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d148      	bne.n	800198e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a19      	ldr	r2, [pc, #100]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001902:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001906:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001908:	4b17      	ldr	r3, [pc, #92]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	4a16      	ldr	r2, [pc, #88]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 800190e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001912:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001914:	f7ff f93a 	bl	8000b8c <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800191c:	f7ff f936 	bl	8000b8c <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b02      	cmp	r3, #2
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e030      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800192e:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d0f0      	beq.n	800191c <HAL_RCC_OscConfig+0x734>
 800193a:	e028      	b.n	800198e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	2b0c      	cmp	r3, #12
 8001940:	d023      	beq.n	800198a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001942:	4b09      	ldr	r3, [pc, #36]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a08      	ldr	r2, [pc, #32]	@ (8001968 <HAL_RCC_OscConfig+0x780>)
 8001948:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800194c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800194e:	f7ff f91d 	bl	8000b8c <HAL_GetTick>
 8001952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001954:	e00c      	b.n	8001970 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001956:	f7ff f919 	bl	8000b8c <HAL_GetTick>
 800195a:	4602      	mov	r2, r0
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d905      	bls.n	8001970 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e013      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
 8001968:	40021000 	.word	0x40021000
 800196c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001970:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <HAL_RCC_OscConfig+0x7b0>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d1ec      	bne.n	8001956 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800197c:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <HAL_RCC_OscConfig+0x7b0>)
 800197e:	68da      	ldr	r2, [r3, #12]
 8001980:	4905      	ldr	r1, [pc, #20]	@ (8001998 <HAL_RCC_OscConfig+0x7b0>)
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_RCC_OscConfig+0x7b4>)
 8001984:	4013      	ands	r3, r2
 8001986:	60cb      	str	r3, [r1, #12]
 8001988:	e001      	b.n	800198e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e000      	b.n	8001990 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	3720      	adds	r7, #32
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40021000 	.word	0x40021000
 800199c:	feeefffc 	.word	0xfeeefffc

080019a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d101      	bne.n	80019b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e0e7      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019b4:	4b75      	ldr	r3, [pc, #468]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0307 	and.w	r3, r3, #7
 80019bc:	683a      	ldr	r2, [r7, #0]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d910      	bls.n	80019e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c2:	4b72      	ldr	r3, [pc, #456]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f023 0207 	bic.w	r2, r3, #7
 80019ca:	4970      	ldr	r1, [pc, #448]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d2:	4b6e      	ldr	r3, [pc, #440]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e0cf      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d010      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689a      	ldr	r2, [r3, #8]
 80019f4:	4b66      	ldr	r3, [pc, #408]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d908      	bls.n	8001a12 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a00:	4b63      	ldr	r3, [pc, #396]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	4960      	ldr	r1, [pc, #384]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d04c      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	2b03      	cmp	r3, #3
 8001a24:	d107      	bne.n	8001a36 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a26:	4b5a      	ldr	r3, [pc, #360]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d121      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e0a6      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d107      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a3e:	4b54      	ldr	r3, [pc, #336]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d115      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e09a      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d107      	bne.n	8001a66 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a56:	4b4e      	ldr	r3, [pc, #312]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d109      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	e08e      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a66:	4b4a      	ldr	r3, [pc, #296]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d101      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e086      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a76:	4b46      	ldr	r3, [pc, #280]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f023 0203 	bic.w	r2, r3, #3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	4943      	ldr	r1, [pc, #268]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a88:	f7ff f880 	bl	8000b8c <HAL_GetTick>
 8001a8c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8e:	e00a      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a90:	f7ff f87c 	bl	8000b8c <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e06e      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa6:	4b3a      	ldr	r3, [pc, #232]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	f003 020c 	and.w	r2, r3, #12
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d1eb      	bne.n	8001a90 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d010      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	4b31      	ldr	r3, [pc, #196]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d208      	bcs.n	8001ae6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	492b      	ldr	r1, [pc, #172]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ae6:	4b29      	ldr	r3, [pc, #164]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d210      	bcs.n	8001b16 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af4:	4b25      	ldr	r3, [pc, #148]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f023 0207 	bic.w	r2, r3, #7
 8001afc:	4923      	ldr	r1, [pc, #140]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b04:	4b21      	ldr	r3, [pc, #132]	@ (8001b8c <HAL_RCC_ClockConfig+0x1ec>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d001      	beq.n	8001b16 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e036      	b.n	8001b84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0304 	and.w	r3, r3, #4
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d008      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b22:	4b1b      	ldr	r3, [pc, #108]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	4918      	ldr	r1, [pc, #96]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	4313      	orrs	r3, r2
 8001b32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0308 	and.w	r3, r3, #8
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d009      	beq.n	8001b54 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b40:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	4910      	ldr	r1, [pc, #64]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001b50:	4313      	orrs	r3, r2
 8001b52:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b54:	f000 f824 	bl	8001ba0 <HAL_RCC_GetSysClockFreq>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <HAL_RCC_ClockConfig+0x1f0>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	091b      	lsrs	r3, r3, #4
 8001b60:	f003 030f 	and.w	r3, r3, #15
 8001b64:	490b      	ldr	r1, [pc, #44]	@ (8001b94 <HAL_RCC_ClockConfig+0x1f4>)
 8001b66:	5ccb      	ldrb	r3, [r1, r3]
 8001b68:	f003 031f 	and.w	r3, r3, #31
 8001b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b70:	4a09      	ldr	r2, [pc, #36]	@ (8001b98 <HAL_RCC_ClockConfig+0x1f8>)
 8001b72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b74:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <HAL_RCC_ClockConfig+0x1fc>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7fe fe3b 	bl	80007f4 <HAL_InitTick>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b82:	7afb      	ldrb	r3, [r7, #11]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40022000 	.word	0x40022000
 8001b90:	40021000 	.word	0x40021000
 8001b94:	08006ba8 	.word	0x08006ba8
 8001b98:	20000000 	.word	0x20000000
 8001b9c:	20000004 	.word	0x20000004

08001ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b089      	sub	sp, #36	@ 0x24
 8001ba4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	2300      	movs	r3, #0
 8001bac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bae:	4b3e      	ldr	r3, [pc, #248]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 030c 	and.w	r3, r3, #12
 8001bb6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bb8:	4b3b      	ldr	r3, [pc, #236]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x34>
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	2b0c      	cmp	r3, #12
 8001bcc:	d121      	bne.n	8001c12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d11e      	bne.n	8001c12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bd4:	4b34      	ldr	r3, [pc, #208]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d107      	bne.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001be0:	4b31      	ldr	r3, [pc, #196]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001be6:	0a1b      	lsrs	r3, r3, #8
 8001be8:	f003 030f 	and.w	r3, r3, #15
 8001bec:	61fb      	str	r3, [r7, #28]
 8001bee:	e005      	b.n	8001bfc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	091b      	lsrs	r3, r3, #4
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001bfc:	4a2b      	ldr	r2, [pc, #172]	@ (8001cac <HAL_RCC_GetSysClockFreq+0x10c>)
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d10d      	bne.n	8001c28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c10:	e00a      	b.n	8001c28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	d102      	bne.n	8001c1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c18:	4b25      	ldr	r3, [pc, #148]	@ (8001cb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c1a:	61bb      	str	r3, [r7, #24]
 8001c1c:	e004      	b.n	8001c28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	2b08      	cmp	r3, #8
 8001c22:	d101      	bne.n	8001c28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c24:	4b23      	ldr	r3, [pc, #140]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	2b0c      	cmp	r3, #12
 8001c2c:	d134      	bne.n	8001c98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c30:	68db      	ldr	r3, [r3, #12]
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d003      	beq.n	8001c46 <HAL_RCC_GetSysClockFreq+0xa6>
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	d003      	beq.n	8001c4c <HAL_RCC_GetSysClockFreq+0xac>
 8001c44:	e005      	b.n	8001c52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c46:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c48:	617b      	str	r3, [r7, #20]
      break;
 8001c4a:	e005      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c4c:	4b19      	ldr	r3, [pc, #100]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c4e:	617b      	str	r3, [r7, #20]
      break;
 8001c50:	e002      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	617b      	str	r3, [r7, #20]
      break;
 8001c56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c58:	4b13      	ldr	r3, [pc, #76]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	3301      	adds	r3, #1
 8001c64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c66:	4b10      	ldr	r3, [pc, #64]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	0a1b      	lsrs	r3, r3, #8
 8001c6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	fb03 f202 	mul.w	r2, r3, r2
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	0e5b      	lsrs	r3, r3, #25
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	3301      	adds	r3, #1
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c98:	69bb      	ldr	r3, [r7, #24]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3724      	adds	r7, #36	@ 0x24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40021000 	.word	0x40021000
 8001cac:	08006bc0 	.word	0x08006bc0
 8001cb0:	00f42400 	.word	0x00f42400
 8001cb4:	007a1200 	.word	0x007a1200

08001cb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cbc:	4b03      	ldr	r3, [pc, #12]	@ (8001ccc <HAL_RCC_GetHCLKFreq+0x14>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	20000000 	.word	0x20000000

08001cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001cd4:	f7ff fff0 	bl	8001cb8 <HAL_RCC_GetHCLKFreq>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	4b06      	ldr	r3, [pc, #24]	@ (8001cf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	0a1b      	lsrs	r3, r3, #8
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	4904      	ldr	r1, [pc, #16]	@ (8001cf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ce6:	5ccb      	ldrb	r3, [r1, r3]
 8001ce8:	f003 031f 	and.w	r3, r3, #31
 8001cec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	08006bb8 	.word	0x08006bb8

08001cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d00:	f7ff ffda 	bl	8001cb8 <HAL_RCC_GetHCLKFreq>
 8001d04:	4602      	mov	r2, r0
 8001d06:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	0adb      	lsrs	r3, r3, #11
 8001d0c:	f003 0307 	and.w	r3, r3, #7
 8001d10:	4904      	ldr	r1, [pc, #16]	@ (8001d24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d12:	5ccb      	ldrb	r3, [r1, r3]
 8001d14:	f003 031f 	and.w	r3, r3, #31
 8001d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40021000 	.word	0x40021000
 8001d24:	08006bb8 	.word	0x08006bb8

08001d28 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	220f      	movs	r2, #15
 8001d36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001d38:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f003 0203 	and.w	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001d44:	4b0f      	ldr	r3, [pc, #60]	@ (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001d50:	4b0c      	ldr	r3, [pc, #48]	@ (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001d5c:	4b09      	ldr	r3, [pc, #36]	@ (8001d84 <HAL_RCC_GetClockConfig+0x5c>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	08db      	lsrs	r3, r3, #3
 8001d62:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001d6a:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <HAL_RCC_GetClockConfig+0x60>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0207 	and.w	r2, r3, #7
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	601a      	str	r2, [r3, #0]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40022000 	.word	0x40022000

08001d8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d94:	2300      	movs	r3, #0
 8001d96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d98:	4b2a      	ldr	r3, [pc, #168]	@ (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001da4:	f7ff f9bc 	bl	8001120 <HAL_PWREx_GetVoltageRange>
 8001da8:	6178      	str	r0, [r7, #20]
 8001daa:	e014      	b.n	8001dd6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001dac:	4b25      	ldr	r3, [pc, #148]	@ (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db0:	4a24      	ldr	r2, [pc, #144]	@ (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001db8:	4b22      	ldr	r3, [pc, #136]	@ (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001dc4:	f7ff f9ac 	bl	8001120 <HAL_PWREx_GetVoltageRange>
 8001dc8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001dca:	4b1e      	ldr	r3, [pc, #120]	@ (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dce:	4a1d      	ldr	r2, [pc, #116]	@ (8001e44 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001dd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ddc:	d10b      	bne.n	8001df6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b80      	cmp	r3, #128	@ 0x80
 8001de2:	d919      	bls.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2ba0      	cmp	r3, #160	@ 0xa0
 8001de8:	d902      	bls.n	8001df0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001dea:	2302      	movs	r3, #2
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	e013      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001df0:	2301      	movs	r3, #1
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	e010      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2b80      	cmp	r3, #128	@ 0x80
 8001dfa:	d902      	bls.n	8001e02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	613b      	str	r3, [r7, #16]
 8001e00:	e00a      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b80      	cmp	r3, #128	@ 0x80
 8001e06:	d102      	bne.n	8001e0e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e08:	2302      	movs	r3, #2
 8001e0a:	613b      	str	r3, [r7, #16]
 8001e0c:	e004      	b.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b70      	cmp	r3, #112	@ 0x70
 8001e12:	d101      	bne.n	8001e18 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001e14:	2301      	movs	r3, #1
 8001e16:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e18:	4b0b      	ldr	r3, [pc, #44]	@ (8001e48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f023 0207 	bic.w	r2, r3, #7
 8001e20:	4909      	ldr	r1, [pc, #36]	@ (8001e48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001e28:	4b07      	ldr	r3, [pc, #28]	@ (8001e48 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d001      	beq.n	8001e3a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40022000 	.word	0x40022000

08001e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e54:	2300      	movs	r3, #0
 8001e56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e58:	2300      	movs	r3, #0
 8001e5a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d041      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e6c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e70:	d02a      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001e72:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e76:	d824      	bhi.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e78:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e7c:	d008      	beq.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001e7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e82:	d81e      	bhi.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d00a      	beq.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e8c:	d010      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e8e:	e018      	b.n	8001ec2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e90:	4b86      	ldr	r3, [pc, #536]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e92:	68db      	ldr	r3, [r3, #12]
 8001e94:	4a85      	ldr	r2, [pc, #532]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e9a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e9c:	e015      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 fabb 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001eae:	e00c      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3320      	adds	r3, #32
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 fba6 	bl	8002608 <RCCEx_PLLSAI2_Config>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001ec0:	e003      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	74fb      	strb	r3, [r7, #19]
      break;
 8001ec6:	e000      	b.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001ec8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001eca:	7cfb      	ldrb	r3, [r7, #19]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d10b      	bne.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ed0:	4b76      	ldr	r3, [pc, #472]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ed6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001ede:	4973      	ldr	r1, [pc, #460]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001ee6:	e001      	b.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ee8:	7cfb      	ldrb	r3, [r7, #19]
 8001eea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d041      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001efc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001f00:	d02a      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001f02:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001f06:	d824      	bhi.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001f08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f0c:	d008      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001f0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f12:	d81e      	bhi.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d00a      	beq.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001f18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f1c:	d010      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001f1e:	e018      	b.n	8001f52 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f20:	4b62      	ldr	r3, [pc, #392]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	4a61      	ldr	r2, [pc, #388]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f2a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f2c:	e015      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3304      	adds	r3, #4
 8001f32:	2100      	movs	r1, #0
 8001f34:	4618      	mov	r0, r3
 8001f36:	f000 fa73 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f3e:	e00c      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3320      	adds	r3, #32
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f000 fb5e 	bl	8002608 <RCCEx_PLLSAI2_Config>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f50:	e003      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	74fb      	strb	r3, [r7, #19]
      break;
 8001f56:	e000      	b.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001f58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f5a:	7cfb      	ldrb	r3, [r7, #19]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d10b      	bne.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f60:	4b52      	ldr	r3, [pc, #328]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f66:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f6e:	494f      	ldr	r1, [pc, #316]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f76:	e001      	b.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f78:	7cfb      	ldrb	r3, [r7, #19]
 8001f7a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 80a0 	beq.w	80020ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f8e:	4b47      	ldr	r3, [pc, #284]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d00d      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa4:	4b41      	ldr	r3, [pc, #260]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa8:	4a40      	ldr	r2, [pc, #256]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001faa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fae:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fb0:	4b3e      	ldr	r3, [pc, #248]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fb8:	60bb      	str	r3, [r7, #8]
 8001fba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fc0:	4b3b      	ldr	r3, [pc, #236]	@ (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a3a      	ldr	r2, [pc, #232]	@ (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fcc:	f7fe fdde 	bl	8000b8c <HAL_GetTick>
 8001fd0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fd2:	e009      	b.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd4:	f7fe fdda 	bl	8000b8c <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d902      	bls.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	74fb      	strb	r3, [r7, #19]
        break;
 8001fe6:	e005      	b.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fe8:	4b31      	ldr	r3, [pc, #196]	@ (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0ef      	beq.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001ff4:	7cfb      	ldrb	r3, [r7, #19]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d15c      	bne.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002000:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002004:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d01f      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	429a      	cmp	r2, r3
 8002016:	d019      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002018:	4b24      	ldr	r3, [pc, #144]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800201a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800201e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002022:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002024:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800202a:	4a20      	ldr	r2, [pc, #128]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800202c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002030:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002034:	4b1d      	ldr	r3, [pc, #116]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800203a:	4a1c      	ldr	r2, [pc, #112]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800203c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002040:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002044:	4a19      	ldr	r2, [pc, #100]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d016      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002056:	f7fe fd99 	bl	8000b8c <HAL_GetTick>
 800205a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800205c:	e00b      	b.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205e:	f7fe fd95 	bl	8000b8c <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	f241 3288 	movw	r2, #5000	@ 0x1388
 800206c:	4293      	cmp	r3, r2
 800206e:	d902      	bls.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	74fb      	strb	r3, [r7, #19]
            break;
 8002074:	e006      	b.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002076:	4b0d      	ldr	r3, [pc, #52]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d0ec      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002084:	7cfb      	ldrb	r3, [r7, #19]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d10c      	bne.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800208a:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800208c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002090:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800209a:	4904      	ldr	r1, [pc, #16]	@ (80020ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800209c:	4313      	orrs	r3, r2
 800209e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80020a2:	e009      	b.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80020a4:	7cfb      	ldrb	r3, [r7, #19]
 80020a6:	74bb      	strb	r3, [r7, #18]
 80020a8:	e006      	b.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000
 80020b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020b4:	7cfb      	ldrb	r3, [r7, #19]
 80020b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020b8:	7c7b      	ldrb	r3, [r7, #17]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d105      	bne.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020be:	4b9e      	ldr	r3, [pc, #632]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c2:	4a9d      	ldr	r2, [pc, #628]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00a      	beq.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020d6:	4b98      	ldr	r3, [pc, #608]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020dc:	f023 0203 	bic.w	r2, r3, #3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020e4:	4994      	ldr	r1, [pc, #592]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d00a      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020fe:	f023 020c 	bic.w	r2, r3, #12
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002106:	498c      	ldr	r1, [pc, #560]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002108:	4313      	orrs	r3, r2
 800210a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00a      	beq.n	8002130 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800211a:	4b87      	ldr	r3, [pc, #540]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800211c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002120:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002128:	4983      	ldr	r1, [pc, #524]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800212a:	4313      	orrs	r3, r2
 800212c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0308 	and.w	r3, r3, #8
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00a      	beq.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800213c:	4b7e      	ldr	r3, [pc, #504]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800213e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002142:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214a:	497b      	ldr	r1, [pc, #492]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800214c:	4313      	orrs	r3, r2
 800214e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0310 	and.w	r3, r3, #16
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00a      	beq.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800215e:	4b76      	ldr	r3, [pc, #472]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002164:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800216c:	4972      	ldr	r1, [pc, #456]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800216e:	4313      	orrs	r3, r2
 8002170:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0320 	and.w	r3, r3, #32
 800217c:	2b00      	cmp	r3, #0
 800217e:	d00a      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002180:	4b6d      	ldr	r3, [pc, #436]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002186:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218e:	496a      	ldr	r1, [pc, #424]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002190:	4313      	orrs	r3, r2
 8002192:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00a      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80021a2:	4b65      	ldr	r3, [pc, #404]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b0:	4961      	ldr	r1, [pc, #388]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d00a      	beq.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80021c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d2:	4959      	ldr	r1, [pc, #356]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00a      	beq.n	80021fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021e6:	4b54      	ldr	r3, [pc, #336]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021f4:	4950      	ldr	r1, [pc, #320]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f6:	4313      	orrs	r3, r2
 80021f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00a      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002208:	4b4b      	ldr	r3, [pc, #300]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800220e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002216:	4948      	ldr	r1, [pc, #288]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002218:	4313      	orrs	r3, r2
 800221a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00a      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800222a:	4b43      	ldr	r3, [pc, #268]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800222c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002230:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002238:	493f      	ldr	r1, [pc, #252]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800223a:	4313      	orrs	r3, r2
 800223c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d028      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800224c:	4b3a      	ldr	r3, [pc, #232]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002252:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800225a:	4937      	ldr	r1, [pc, #220]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800225c:	4313      	orrs	r3, r2
 800225e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800226a:	d106      	bne.n	800227a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800226c:	4b32      	ldr	r3, [pc, #200]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4a31      	ldr	r2, [pc, #196]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002276:	60d3      	str	r3, [r2, #12]
 8002278:	e011      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800227e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002282:	d10c      	bne.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3304      	adds	r3, #4
 8002288:	2101      	movs	r1, #1
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f8c8 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8002290:	4603      	mov	r3, r0
 8002292:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002294:	7cfb      	ldrb	r3, [r7, #19]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d028      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80022aa:	4b23      	ldr	r3, [pc, #140]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b8:	491f      	ldr	r1, [pc, #124]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022c8:	d106      	bne.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	4a1a      	ldr	r2, [pc, #104]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022d4:	60d3      	str	r3, [r2, #12]
 80022d6:	e011      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80022e0:	d10c      	bne.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3304      	adds	r3, #4
 80022e6:	2101      	movs	r1, #1
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 f899 	bl	8002420 <RCCEx_PLLSAI1_Config>
 80022ee:	4603      	mov	r3, r0
 80022f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022f2:	7cfb      	ldrb	r3, [r7, #19]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80022f8:	7cfb      	ldrb	r3, [r7, #19]
 80022fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d02b      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002308:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002316:	4908      	ldr	r1, [pc, #32]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002318:	4313      	orrs	r3, r2
 800231a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002322:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002326:	d109      	bne.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002328:	4b03      	ldr	r3, [pc, #12]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	4a02      	ldr	r2, [pc, #8]	@ (8002338 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002332:	60d3      	str	r3, [r2, #12]
 8002334:	e014      	b.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002340:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002344:	d10c      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3304      	adds	r3, #4
 800234a:	2101      	movs	r1, #1
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f867 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8002352:	4603      	mov	r3, r0
 8002354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002356:	7cfb      	ldrb	r3, [r7, #19]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800235c:	7cfb      	ldrb	r3, [r7, #19]
 800235e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002368:	2b00      	cmp	r3, #0
 800236a:	d02f      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800236c:	4b2b      	ldr	r3, [pc, #172]	@ (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800236e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002372:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800237a:	4928      	ldr	r1, [pc, #160]	@ (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800237c:	4313      	orrs	r3, r2
 800237e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002386:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800238a:	d10d      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3304      	adds	r3, #4
 8002390:	2102      	movs	r1, #2
 8002392:	4618      	mov	r0, r3
 8002394:	f000 f844 	bl	8002420 <RCCEx_PLLSAI1_Config>
 8002398:	4603      	mov	r3, r0
 800239a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800239c:	7cfb      	ldrb	r3, [r7, #19]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d014      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80023a2:	7cfb      	ldrb	r3, [r7, #19]
 80023a4:	74bb      	strb	r3, [r7, #18]
 80023a6:	e011      	b.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023b0:	d10c      	bne.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3320      	adds	r3, #32
 80023b6:	2102      	movs	r1, #2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 f925 	bl	8002608 <RCCEx_PLLSAI2_Config>
 80023be:	4603      	mov	r3, r0
 80023c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023c2:	7cfb      	ldrb	r3, [r7, #19]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80023c8:	7cfb      	ldrb	r3, [r7, #19]
 80023ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00a      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80023d8:	4b10      	ldr	r3, [pc, #64]	@ (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023de:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80023e6:	490d      	ldr	r1, [pc, #52]	@ (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00b      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023fa:	4b08      	ldr	r3, [pc, #32]	@ (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002400:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800240a:	4904      	ldr	r1, [pc, #16]	@ (800241c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002412:	7cbb      	ldrb	r3, [r7, #18]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40021000 	.word	0x40021000

08002420 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800242a:	2300      	movs	r3, #0
 800242c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800242e:	4b75      	ldr	r3, [pc, #468]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	f003 0303 	and.w	r3, r3, #3
 8002436:	2b00      	cmp	r3, #0
 8002438:	d018      	beq.n	800246c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800243a:	4b72      	ldr	r3, [pc, #456]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	f003 0203 	and.w	r2, r3, #3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d10d      	bne.n	8002466 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
       ||
 800244e:	2b00      	cmp	r3, #0
 8002450:	d009      	beq.n	8002466 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002452:	4b6c      	ldr	r3, [pc, #432]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	091b      	lsrs	r3, r3, #4
 8002458:	f003 0307 	and.w	r3, r3, #7
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
       ||
 8002462:	429a      	cmp	r2, r3
 8002464:	d047      	beq.n	80024f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
 800246a:	e044      	b.n	80024f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b03      	cmp	r3, #3
 8002472:	d018      	beq.n	80024a6 <RCCEx_PLLSAI1_Config+0x86>
 8002474:	2b03      	cmp	r3, #3
 8002476:	d825      	bhi.n	80024c4 <RCCEx_PLLSAI1_Config+0xa4>
 8002478:	2b01      	cmp	r3, #1
 800247a:	d002      	beq.n	8002482 <RCCEx_PLLSAI1_Config+0x62>
 800247c:	2b02      	cmp	r3, #2
 800247e:	d009      	beq.n	8002494 <RCCEx_PLLSAI1_Config+0x74>
 8002480:	e020      	b.n	80024c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002482:	4b60      	ldr	r3, [pc, #384]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d11d      	bne.n	80024ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002492:	e01a      	b.n	80024ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002494:	4b5b      	ldr	r3, [pc, #364]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800249c:	2b00      	cmp	r3, #0
 800249e:	d116      	bne.n	80024ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024a4:	e013      	b.n	80024ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80024a6:	4b57      	ldr	r3, [pc, #348]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10f      	bne.n	80024d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80024b2:	4b54      	ldr	r3, [pc, #336]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d109      	bne.n	80024d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80024c2:	e006      	b.n	80024d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
      break;
 80024c8:	e004      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024ca:	bf00      	nop
 80024cc:	e002      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024ce:	bf00      	nop
 80024d0:	e000      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10d      	bne.n	80024f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80024da:	4b4a      	ldr	r3, [pc, #296]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6819      	ldr	r1, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	011b      	lsls	r3, r3, #4
 80024ee:	430b      	orrs	r3, r1
 80024f0:	4944      	ldr	r1, [pc, #272]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d17d      	bne.n	80025f8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024fc:	4b41      	ldr	r3, [pc, #260]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a40      	ldr	r2, [pc, #256]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002502:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002506:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002508:	f7fe fb40 	bl	8000b8c <HAL_GetTick>
 800250c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800250e:	e009      	b.n	8002524 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002510:	f7fe fb3c 	bl	8000b8c <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d902      	bls.n	8002524 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	73fb      	strb	r3, [r7, #15]
        break;
 8002522:	e005      	b.n	8002530 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002524:	4b37      	ldr	r3, [pc, #220]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1ef      	bne.n	8002510 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002530:	7bfb      	ldrb	r3, [r7, #15]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d160      	bne.n	80025f8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d111      	bne.n	8002560 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800253c:	4b31      	ldr	r3, [pc, #196]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	6892      	ldr	r2, [r2, #8]
 800254c:	0211      	lsls	r1, r2, #8
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	68d2      	ldr	r2, [r2, #12]
 8002552:	0912      	lsrs	r2, r2, #4
 8002554:	0452      	lsls	r2, r2, #17
 8002556:	430a      	orrs	r2, r1
 8002558:	492a      	ldr	r1, [pc, #168]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800255a:	4313      	orrs	r3, r2
 800255c:	610b      	str	r3, [r1, #16]
 800255e:	e027      	b.n	80025b0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	2b01      	cmp	r3, #1
 8002564:	d112      	bne.n	800258c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002566:	4b27      	ldr	r3, [pc, #156]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800256e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6892      	ldr	r2, [r2, #8]
 8002576:	0211      	lsls	r1, r2, #8
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6912      	ldr	r2, [r2, #16]
 800257c:	0852      	lsrs	r2, r2, #1
 800257e:	3a01      	subs	r2, #1
 8002580:	0552      	lsls	r2, r2, #21
 8002582:	430a      	orrs	r2, r1
 8002584:	491f      	ldr	r1, [pc, #124]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002586:	4313      	orrs	r3, r2
 8002588:	610b      	str	r3, [r1, #16]
 800258a:	e011      	b.n	80025b0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800258c:	4b1d      	ldr	r3, [pc, #116]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002594:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6892      	ldr	r2, [r2, #8]
 800259c:	0211      	lsls	r1, r2, #8
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	6952      	ldr	r2, [r2, #20]
 80025a2:	0852      	lsrs	r2, r2, #1
 80025a4:	3a01      	subs	r2, #1
 80025a6:	0652      	lsls	r2, r2, #25
 80025a8:	430a      	orrs	r2, r1
 80025aa:	4916      	ldr	r1, [pc, #88]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ac:	4313      	orrs	r3, r2
 80025ae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80025b0:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a13      	ldr	r2, [pc, #76]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80025ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025bc:	f7fe fae6 	bl	8000b8c <HAL_GetTick>
 80025c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025c2:	e009      	b.n	80025d8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025c4:	f7fe fae2 	bl	8000b8c <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d902      	bls.n	80025d8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	73fb      	strb	r3, [r7, #15]
          break;
 80025d6:	e005      	b.n	80025e4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d0ef      	beq.n	80025c4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80025ea:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ec:	691a      	ldr	r2, [r3, #16]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	4904      	ldr	r1, [pc, #16]	@ (8002604 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f4:	4313      	orrs	r3, r2
 80025f6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000

08002608 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002612:	2300      	movs	r3, #0
 8002614:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002616:	4b6a      	ldr	r3, [pc, #424]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	f003 0303 	and.w	r3, r3, #3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d018      	beq.n	8002654 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002622:	4b67      	ldr	r3, [pc, #412]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0203 	and.w	r2, r3, #3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	429a      	cmp	r2, r3
 8002630:	d10d      	bne.n	800264e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
       ||
 8002636:	2b00      	cmp	r3, #0
 8002638:	d009      	beq.n	800264e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800263a:	4b61      	ldr	r3, [pc, #388]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	091b      	lsrs	r3, r3, #4
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	1c5a      	adds	r2, r3, #1
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
       ||
 800264a:	429a      	cmp	r2, r3
 800264c:	d047      	beq.n	80026de <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
 8002652:	e044      	b.n	80026de <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b03      	cmp	r3, #3
 800265a:	d018      	beq.n	800268e <RCCEx_PLLSAI2_Config+0x86>
 800265c:	2b03      	cmp	r3, #3
 800265e:	d825      	bhi.n	80026ac <RCCEx_PLLSAI2_Config+0xa4>
 8002660:	2b01      	cmp	r3, #1
 8002662:	d002      	beq.n	800266a <RCCEx_PLLSAI2_Config+0x62>
 8002664:	2b02      	cmp	r3, #2
 8002666:	d009      	beq.n	800267c <RCCEx_PLLSAI2_Config+0x74>
 8002668:	e020      	b.n	80026ac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800266a:	4b55      	ldr	r3, [pc, #340]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d11d      	bne.n	80026b2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800267a:	e01a      	b.n	80026b2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800267c:	4b50      	ldr	r3, [pc, #320]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002684:	2b00      	cmp	r3, #0
 8002686:	d116      	bne.n	80026b6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800268c:	e013      	b.n	80026b6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800268e:	4b4c      	ldr	r3, [pc, #304]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10f      	bne.n	80026ba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800269a:	4b49      	ldr	r3, [pc, #292]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d109      	bne.n	80026ba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80026aa:	e006      	b.n	80026ba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	73fb      	strb	r3, [r7, #15]
      break;
 80026b0:	e004      	b.n	80026bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80026b2:	bf00      	nop
 80026b4:	e002      	b.n	80026bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80026b6:	bf00      	nop
 80026b8:	e000      	b.n	80026bc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80026ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80026bc:	7bfb      	ldrb	r3, [r7, #15]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10d      	bne.n	80026de <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80026c2:	4b3f      	ldr	r3, [pc, #252]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6819      	ldr	r1, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	011b      	lsls	r3, r3, #4
 80026d6:	430b      	orrs	r3, r1
 80026d8:	4939      	ldr	r1, [pc, #228]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d167      	bne.n	80027b4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80026e4:	4b36      	ldr	r3, [pc, #216]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a35      	ldr	r2, [pc, #212]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026f0:	f7fe fa4c 	bl	8000b8c <HAL_GetTick>
 80026f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026f6:	e009      	b.n	800270c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026f8:	f7fe fa48 	bl	8000b8c <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d902      	bls.n	800270c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	73fb      	strb	r3, [r7, #15]
        break;
 800270a:	e005      	b.n	8002718 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800270c:	4b2c      	ldr	r3, [pc, #176]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1ef      	bne.n	80026f8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d14a      	bne.n	80027b4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d111      	bne.n	8002748 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002724:	4b26      	ldr	r3, [pc, #152]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800272c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6892      	ldr	r2, [r2, #8]
 8002734:	0211      	lsls	r1, r2, #8
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68d2      	ldr	r2, [r2, #12]
 800273a:	0912      	lsrs	r2, r2, #4
 800273c:	0452      	lsls	r2, r2, #17
 800273e:	430a      	orrs	r2, r1
 8002740:	491f      	ldr	r1, [pc, #124]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002742:	4313      	orrs	r3, r2
 8002744:	614b      	str	r3, [r1, #20]
 8002746:	e011      	b.n	800276c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002748:	4b1d      	ldr	r3, [pc, #116]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800274a:	695b      	ldr	r3, [r3, #20]
 800274c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002750:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	6892      	ldr	r2, [r2, #8]
 8002758:	0211      	lsls	r1, r2, #8
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	6912      	ldr	r2, [r2, #16]
 800275e:	0852      	lsrs	r2, r2, #1
 8002760:	3a01      	subs	r2, #1
 8002762:	0652      	lsls	r2, r2, #25
 8002764:	430a      	orrs	r2, r1
 8002766:	4916      	ldr	r1, [pc, #88]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002768:	4313      	orrs	r3, r2
 800276a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800276c:	4b14      	ldr	r3, [pc, #80]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a13      	ldr	r2, [pc, #76]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002776:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002778:	f7fe fa08 	bl	8000b8c <HAL_GetTick>
 800277c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800277e:	e009      	b.n	8002794 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002780:	f7fe fa04 	bl	8000b8c <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d902      	bls.n	8002794 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	73fb      	strb	r3, [r7, #15]
          break;
 8002792:	e005      	b.n	80027a0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002794:	4b0a      	ldr	r3, [pc, #40]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0ef      	beq.n	8002780 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d106      	bne.n	80027b4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80027a6:	4b06      	ldr	r3, [pc, #24]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027a8:	695a      	ldr	r2, [r3, #20]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	695b      	ldr	r3, [r3, #20]
 80027ae:	4904      	ldr	r1, [pc, #16]	@ (80027c0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000

080027c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e049      	b.n	800286a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f841 	bl	8002872 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2202      	movs	r2, #2
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3304      	adds	r3, #4
 8002800:	4619      	mov	r1, r3
 8002802:	4610      	mov	r0, r2
 8002804:	f000 f9e0 	bl	8002bc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002872:	b480      	push	{r7}
 8002874:	b083      	sub	sp, #12
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800287a:	bf00      	nop
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
	...

08002888 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b01      	cmp	r3, #1
 800289a:	d001      	beq.n	80028a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e04f      	b.n	8002940 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2202      	movs	r2, #2
 80028a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f042 0201 	orr.w	r2, r2, #1
 80028b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a23      	ldr	r2, [pc, #140]	@ (800294c <HAL_TIM_Base_Start_IT+0xc4>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d01d      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x76>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028ca:	d018      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x76>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002950 <HAL_TIM_Base_Start_IT+0xc8>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d013      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x76>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a1e      	ldr	r2, [pc, #120]	@ (8002954 <HAL_TIM_Base_Start_IT+0xcc>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d00e      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x76>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002958 <HAL_TIM_Base_Start_IT+0xd0>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d009      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x76>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a1b      	ldr	r2, [pc, #108]	@ (800295c <HAL_TIM_Base_Start_IT+0xd4>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d004      	beq.n	80028fe <HAL_TIM_Base_Start_IT+0x76>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a19      	ldr	r2, [pc, #100]	@ (8002960 <HAL_TIM_Base_Start_IT+0xd8>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d115      	bne.n	800292a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	4b17      	ldr	r3, [pc, #92]	@ (8002964 <HAL_TIM_Base_Start_IT+0xdc>)
 8002906:	4013      	ands	r3, r2
 8002908:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2b06      	cmp	r3, #6
 800290e:	d015      	beq.n	800293c <HAL_TIM_Base_Start_IT+0xb4>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002916:	d011      	beq.n	800293c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0201 	orr.w	r2, r2, #1
 8002926:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002928:	e008      	b.n	800293c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f042 0201 	orr.w	r2, r2, #1
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	e000      	b.n	800293e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800293c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800293e:	2300      	movs	r3, #0
}
 8002940:	4618      	mov	r0, r3
 8002942:	3714      	adds	r7, #20
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	40012c00 	.word	0x40012c00
 8002950:	40000400 	.word	0x40000400
 8002954:	40000800 	.word	0x40000800
 8002958:	40000c00 	.word	0x40000c00
 800295c:	40013400 	.word	0x40013400
 8002960:	40014000 	.word	0x40014000
 8002964:	00010007 	.word	0x00010007

08002968 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	691b      	ldr	r3, [r3, #16]
 800297e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d020      	beq.n	80029cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d01b      	beq.n	80029cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f06f 0202 	mvn.w	r2, #2
 800299c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f8e9 	bl	8002b8a <HAL_TIM_IC_CaptureCallback>
 80029b8:	e005      	b.n	80029c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f8db 	bl	8002b76 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f8ec 	bl	8002b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	f003 0304 	and.w	r3, r3, #4
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d020      	beq.n	8002a18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d01b      	beq.n	8002a18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f06f 0204 	mvn.w	r2, #4
 80029e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2202      	movs	r2, #2
 80029ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 f8c3 	bl	8002b8a <HAL_TIM_IC_CaptureCallback>
 8002a04:	e005      	b.n	8002a12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f8b5 	bl	8002b76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 f8c6 	bl	8002b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d020      	beq.n	8002a64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f003 0308 	and.w	r3, r3, #8
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d01b      	beq.n	8002a64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f06f 0208 	mvn.w	r2, #8
 8002a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2204      	movs	r2, #4
 8002a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f89d 	bl	8002b8a <HAL_TIM_IC_CaptureCallback>
 8002a50:	e005      	b.n	8002a5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f88f 	bl	8002b76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f8a0 	bl	8002b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 0310 	and.w	r3, r3, #16
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d020      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0310 	and.w	r3, r3, #16
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d01b      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0210 	mvn.w	r2, #16
 8002a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2208      	movs	r2, #8
 8002a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d003      	beq.n	8002a9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f877 	bl	8002b8a <HAL_TIM_IC_CaptureCallback>
 8002a9c:	e005      	b.n	8002aaa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f869 	bl	8002b76 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f000 f87a 	bl	8002b9e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00c      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f003 0301 	and.w	r3, r3, #1
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d007      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f06f 0201 	mvn.w	r2, #1
 8002acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7fd fe50 	bl	8000774 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d104      	bne.n	8002ae8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d00c      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d007      	beq.n	8002b02 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002afa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f90d 	bl	8002d1c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d00c      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d007      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002b1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f000 f905 	bl	8002d30 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d00c      	beq.n	8002b4a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d007      	beq.n	8002b4a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002b42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f000 f834 	bl	8002bb2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	f003 0320 	and.w	r3, r3, #32
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00c      	beq.n	8002b6e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f003 0320 	and.w	r3, r3, #32
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d007      	beq.n	8002b6e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f06f 0220 	mvn.w	r2, #32
 8002b66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 f8cd 	bl	8002d08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
	...

08002bc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a43      	ldr	r2, [pc, #268]	@ (8002ce8 <TIM_Base_SetConfig+0x120>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d013      	beq.n	8002c08 <TIM_Base_SetConfig+0x40>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002be6:	d00f      	beq.n	8002c08 <TIM_Base_SetConfig+0x40>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a40      	ldr	r2, [pc, #256]	@ (8002cec <TIM_Base_SetConfig+0x124>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d00b      	beq.n	8002c08 <TIM_Base_SetConfig+0x40>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a3f      	ldr	r2, [pc, #252]	@ (8002cf0 <TIM_Base_SetConfig+0x128>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d007      	beq.n	8002c08 <TIM_Base_SetConfig+0x40>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a3e      	ldr	r2, [pc, #248]	@ (8002cf4 <TIM_Base_SetConfig+0x12c>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d003      	beq.n	8002c08 <TIM_Base_SetConfig+0x40>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a3d      	ldr	r2, [pc, #244]	@ (8002cf8 <TIM_Base_SetConfig+0x130>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d108      	bne.n	8002c1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4313      	orrs	r3, r2
 8002c18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4a32      	ldr	r2, [pc, #200]	@ (8002ce8 <TIM_Base_SetConfig+0x120>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d01f      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c28:	d01b      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8002cec <TIM_Base_SetConfig+0x124>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d017      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a2e      	ldr	r2, [pc, #184]	@ (8002cf0 <TIM_Base_SetConfig+0x128>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d013      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a2d      	ldr	r2, [pc, #180]	@ (8002cf4 <TIM_Base_SetConfig+0x12c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d00f      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf8 <TIM_Base_SetConfig+0x130>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d00b      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002cfc <TIM_Base_SetConfig+0x134>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d007      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a2a      	ldr	r2, [pc, #168]	@ (8002d00 <TIM_Base_SetConfig+0x138>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d003      	beq.n	8002c62 <TIM_Base_SetConfig+0x9a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a29      	ldr	r2, [pc, #164]	@ (8002d04 <TIM_Base_SetConfig+0x13c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d108      	bne.n	8002c74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a14      	ldr	r2, [pc, #80]	@ (8002ce8 <TIM_Base_SetConfig+0x120>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d00f      	beq.n	8002cba <TIM_Base_SetConfig+0xf2>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a16      	ldr	r2, [pc, #88]	@ (8002cf8 <TIM_Base_SetConfig+0x130>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d00b      	beq.n	8002cba <TIM_Base_SetConfig+0xf2>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a15      	ldr	r2, [pc, #84]	@ (8002cfc <TIM_Base_SetConfig+0x134>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d007      	beq.n	8002cba <TIM_Base_SetConfig+0xf2>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a14      	ldr	r2, [pc, #80]	@ (8002d00 <TIM_Base_SetConfig+0x138>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d003      	beq.n	8002cba <TIM_Base_SetConfig+0xf2>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a13      	ldr	r2, [pc, #76]	@ (8002d04 <TIM_Base_SetConfig+0x13c>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d103      	bne.n	8002cc2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	691a      	ldr	r2, [r3, #16]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f043 0204 	orr.w	r2, r3, #4
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	601a      	str	r2, [r3, #0]
}
 8002cda:	bf00      	nop
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40012c00 	.word	0x40012c00
 8002cec:	40000400 	.word	0x40000400
 8002cf0:	40000800 	.word	0x40000800
 8002cf4:	40000c00 	.word	0x40000c00
 8002cf8:	40013400 	.word	0x40013400
 8002cfc:	40014000 	.word	0x40014000
 8002d00:	40014400 	.word	0x40014400
 8002d04:	40014800 	.word	0x40014800

08002d08 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e040      	b.n	8002dd8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fd fe56 	bl	8000a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2224      	movs	r2, #36	@ 0x24
 8002d70:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 0201 	bic.w	r2, r2, #1
 8002d80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d002      	beq.n	8002d90 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fbb0 	bl	80034f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f8f5 	bl	8002f80 <UART_SetConfig>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e01b      	b.n	8002dd8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002dae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002dbe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0201 	orr.w	r2, r2, #1
 8002dce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f000 fc2f 	bl	8003634 <UART_CheckIdleState>
 8002dd6:	4603      	mov	r3, r0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08a      	sub	sp, #40	@ 0x28
 8002de4:	af02      	add	r7, sp, #8
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	603b      	str	r3, [r7, #0]
 8002dec:	4613      	mov	r3, r2
 8002dee:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002df6:	2b20      	cmp	r3, #32
 8002df8:	f040 80bd 	bne.w	8002f76 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <HAL_UART_Receive+0x28>
 8002e02:	88fb      	ldrh	r3, [r7, #6]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e0b5      	b.n	8002f78 <HAL_UART_Receive+0x198>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2222      	movs	r2, #34	@ 0x22
 8002e18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e22:	f7fd feb3 	bl	8000b8c <HAL_GetTick>
 8002e26:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	88fa      	ldrh	r2, [r7, #6]
 8002e2c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	88fa      	ldrh	r2, [r7, #6]
 8002e34:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e40:	d10e      	bne.n	8002e60 <HAL_UART_Receive+0x80>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d105      	bne.n	8002e56 <HAL_UART_Receive+0x76>
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002e50:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e54:	e02d      	b.n	8002eb2 <HAL_UART_Receive+0xd2>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	22ff      	movs	r2, #255	@ 0xff
 8002e5a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e5e:	e028      	b.n	8002eb2 <HAL_UART_Receive+0xd2>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10d      	bne.n	8002e84 <HAL_UART_Receive+0xa4>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d104      	bne.n	8002e7a <HAL_UART_Receive+0x9a>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	22ff      	movs	r2, #255	@ 0xff
 8002e74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e78:	e01b      	b.n	8002eb2 <HAL_UART_Receive+0xd2>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	227f      	movs	r2, #127	@ 0x7f
 8002e7e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e82:	e016      	b.n	8002eb2 <HAL_UART_Receive+0xd2>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e8c:	d10d      	bne.n	8002eaa <HAL_UART_Receive+0xca>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	691b      	ldr	r3, [r3, #16]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d104      	bne.n	8002ea0 <HAL_UART_Receive+0xc0>
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	227f      	movs	r2, #127	@ 0x7f
 8002e9a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002e9e:	e008      	b.n	8002eb2 <HAL_UART_Receive+0xd2>
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	223f      	movs	r2, #63	@ 0x3f
 8002ea4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002ea8:	e003      	b.n	8002eb2 <HAL_UART_Receive+0xd2>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002eb8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ec2:	d108      	bne.n	8002ed6 <HAL_UART_Receive+0xf6>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	691b      	ldr	r3, [r3, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d104      	bne.n	8002ed6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	61bb      	str	r3, [r7, #24]
 8002ed4:	e003      	b.n	8002ede <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002ede:	e03e      	b.n	8002f5e <HAL_UART_Receive+0x17e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2120      	movs	r1, #32
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 fc4a 	bl	8003784 <UART_WaitOnFlagUntilTimeout>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d005      	beq.n	8002f02 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2220      	movs	r2, #32
 8002efa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e03a      	b.n	8002f78 <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10c      	bne.n	8002f22 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	8a7b      	ldrh	r3, [r7, #18]
 8002f12:	4013      	ands	r3, r2
 8002f14:	b29a      	uxth	r2, r3
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	3302      	adds	r3, #2
 8002f1e:	61bb      	str	r3, [r7, #24]
 8002f20:	e00c      	b.n	8002f3c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	8a7b      	ldrh	r3, [r7, #18]
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	4013      	ands	r3, r2
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	61fb      	str	r3, [r7, #28]
      }
      if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f42:	2b22      	cmp	r3, #34	@ 0x22
 8002f44:	d109      	bne.n	8002f5a <HAL_UART_Receive+0x17a>
      {
        huart->RxXferCount--;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	b29a      	uxth	r2, r3
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
 8002f58:	e001      	b.n	8002f5e <HAL_UART_Receive+0x17e>
      }
      else
      {
        /* Process was aborted during the reception */
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e00c      	b.n	8002f78 <HAL_UART_Receive+0x198>
    while (huart->RxXferCount > 0U)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1ba      	bne.n	8002ee0 <HAL_UART_Receive+0x100>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	e000      	b.n	8002f78 <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 8002f76:	2302      	movs	r3, #2
  }
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3720      	adds	r7, #32
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f84:	b08a      	sub	sp, #40	@ 0x28
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	691b      	ldr	r3, [r3, #16]
 8002f98:	431a      	orrs	r2, r3
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	695b      	ldr	r3, [r3, #20]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	4ba4      	ldr	r3, [pc, #656]	@ (8003240 <UART_SetConfig+0x2c0>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	6812      	ldr	r2, [r2, #0]
 8002fb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002fb8:	430b      	orrs	r3, r1
 8002fba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	68da      	ldr	r2, [r3, #12]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a99      	ldr	r2, [pc, #612]	@ (8003244 <UART_SetConfig+0x2c4>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d004      	beq.n	8002fec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a90      	ldr	r2, [pc, #576]	@ (8003248 <UART_SetConfig+0x2c8>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d126      	bne.n	8003058 <UART_SetConfig+0xd8>
 800300a:	4b90      	ldr	r3, [pc, #576]	@ (800324c <UART_SetConfig+0x2cc>)
 800300c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003010:	f003 0303 	and.w	r3, r3, #3
 8003014:	2b03      	cmp	r3, #3
 8003016:	d81b      	bhi.n	8003050 <UART_SetConfig+0xd0>
 8003018:	a201      	add	r2, pc, #4	@ (adr r2, 8003020 <UART_SetConfig+0xa0>)
 800301a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301e:	bf00      	nop
 8003020:	08003031 	.word	0x08003031
 8003024:	08003041 	.word	0x08003041
 8003028:	08003039 	.word	0x08003039
 800302c:	08003049 	.word	0x08003049
 8003030:	2301      	movs	r3, #1
 8003032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003036:	e116      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003038:	2302      	movs	r3, #2
 800303a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800303e:	e112      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003040:	2304      	movs	r3, #4
 8003042:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003046:	e10e      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003048:	2308      	movs	r3, #8
 800304a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800304e:	e10a      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003050:	2310      	movs	r3, #16
 8003052:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003056:	e106      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a7c      	ldr	r2, [pc, #496]	@ (8003250 <UART_SetConfig+0x2d0>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d138      	bne.n	80030d4 <UART_SetConfig+0x154>
 8003062:	4b7a      	ldr	r3, [pc, #488]	@ (800324c <UART_SetConfig+0x2cc>)
 8003064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b0c      	cmp	r3, #12
 800306e:	d82d      	bhi.n	80030cc <UART_SetConfig+0x14c>
 8003070:	a201      	add	r2, pc, #4	@ (adr r2, 8003078 <UART_SetConfig+0xf8>)
 8003072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003076:	bf00      	nop
 8003078:	080030ad 	.word	0x080030ad
 800307c:	080030cd 	.word	0x080030cd
 8003080:	080030cd 	.word	0x080030cd
 8003084:	080030cd 	.word	0x080030cd
 8003088:	080030bd 	.word	0x080030bd
 800308c:	080030cd 	.word	0x080030cd
 8003090:	080030cd 	.word	0x080030cd
 8003094:	080030cd 	.word	0x080030cd
 8003098:	080030b5 	.word	0x080030b5
 800309c:	080030cd 	.word	0x080030cd
 80030a0:	080030cd 	.word	0x080030cd
 80030a4:	080030cd 	.word	0x080030cd
 80030a8:	080030c5 	.word	0x080030c5
 80030ac:	2300      	movs	r3, #0
 80030ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030b2:	e0d8      	b.n	8003266 <UART_SetConfig+0x2e6>
 80030b4:	2302      	movs	r3, #2
 80030b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ba:	e0d4      	b.n	8003266 <UART_SetConfig+0x2e6>
 80030bc:	2304      	movs	r3, #4
 80030be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030c2:	e0d0      	b.n	8003266 <UART_SetConfig+0x2e6>
 80030c4:	2308      	movs	r3, #8
 80030c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030ca:	e0cc      	b.n	8003266 <UART_SetConfig+0x2e6>
 80030cc:	2310      	movs	r3, #16
 80030ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80030d2:	e0c8      	b.n	8003266 <UART_SetConfig+0x2e6>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a5e      	ldr	r2, [pc, #376]	@ (8003254 <UART_SetConfig+0x2d4>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d125      	bne.n	800312a <UART_SetConfig+0x1aa>
 80030de:	4b5b      	ldr	r3, [pc, #364]	@ (800324c <UART_SetConfig+0x2cc>)
 80030e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80030e8:	2b30      	cmp	r3, #48	@ 0x30
 80030ea:	d016      	beq.n	800311a <UART_SetConfig+0x19a>
 80030ec:	2b30      	cmp	r3, #48	@ 0x30
 80030ee:	d818      	bhi.n	8003122 <UART_SetConfig+0x1a2>
 80030f0:	2b20      	cmp	r3, #32
 80030f2:	d00a      	beq.n	800310a <UART_SetConfig+0x18a>
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d814      	bhi.n	8003122 <UART_SetConfig+0x1a2>
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d002      	beq.n	8003102 <UART_SetConfig+0x182>
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	d008      	beq.n	8003112 <UART_SetConfig+0x192>
 8003100:	e00f      	b.n	8003122 <UART_SetConfig+0x1a2>
 8003102:	2300      	movs	r3, #0
 8003104:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003108:	e0ad      	b.n	8003266 <UART_SetConfig+0x2e6>
 800310a:	2302      	movs	r3, #2
 800310c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003110:	e0a9      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003112:	2304      	movs	r3, #4
 8003114:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003118:	e0a5      	b.n	8003266 <UART_SetConfig+0x2e6>
 800311a:	2308      	movs	r3, #8
 800311c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003120:	e0a1      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003122:	2310      	movs	r3, #16
 8003124:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003128:	e09d      	b.n	8003266 <UART_SetConfig+0x2e6>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a4a      	ldr	r2, [pc, #296]	@ (8003258 <UART_SetConfig+0x2d8>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d125      	bne.n	8003180 <UART_SetConfig+0x200>
 8003134:	4b45      	ldr	r3, [pc, #276]	@ (800324c <UART_SetConfig+0x2cc>)
 8003136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800313a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800313e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003140:	d016      	beq.n	8003170 <UART_SetConfig+0x1f0>
 8003142:	2bc0      	cmp	r3, #192	@ 0xc0
 8003144:	d818      	bhi.n	8003178 <UART_SetConfig+0x1f8>
 8003146:	2b80      	cmp	r3, #128	@ 0x80
 8003148:	d00a      	beq.n	8003160 <UART_SetConfig+0x1e0>
 800314a:	2b80      	cmp	r3, #128	@ 0x80
 800314c:	d814      	bhi.n	8003178 <UART_SetConfig+0x1f8>
 800314e:	2b00      	cmp	r3, #0
 8003150:	d002      	beq.n	8003158 <UART_SetConfig+0x1d8>
 8003152:	2b40      	cmp	r3, #64	@ 0x40
 8003154:	d008      	beq.n	8003168 <UART_SetConfig+0x1e8>
 8003156:	e00f      	b.n	8003178 <UART_SetConfig+0x1f8>
 8003158:	2300      	movs	r3, #0
 800315a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800315e:	e082      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003160:	2302      	movs	r3, #2
 8003162:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003166:	e07e      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003168:	2304      	movs	r3, #4
 800316a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800316e:	e07a      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003170:	2308      	movs	r3, #8
 8003172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003176:	e076      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003178:	2310      	movs	r3, #16
 800317a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800317e:	e072      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a35      	ldr	r2, [pc, #212]	@ (800325c <UART_SetConfig+0x2dc>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d12a      	bne.n	80031e0 <UART_SetConfig+0x260>
 800318a:	4b30      	ldr	r3, [pc, #192]	@ (800324c <UART_SetConfig+0x2cc>)
 800318c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003190:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003194:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003198:	d01a      	beq.n	80031d0 <UART_SetConfig+0x250>
 800319a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800319e:	d81b      	bhi.n	80031d8 <UART_SetConfig+0x258>
 80031a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031a4:	d00c      	beq.n	80031c0 <UART_SetConfig+0x240>
 80031a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031aa:	d815      	bhi.n	80031d8 <UART_SetConfig+0x258>
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d003      	beq.n	80031b8 <UART_SetConfig+0x238>
 80031b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031b4:	d008      	beq.n	80031c8 <UART_SetConfig+0x248>
 80031b6:	e00f      	b.n	80031d8 <UART_SetConfig+0x258>
 80031b8:	2300      	movs	r3, #0
 80031ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031be:	e052      	b.n	8003266 <UART_SetConfig+0x2e6>
 80031c0:	2302      	movs	r3, #2
 80031c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031c6:	e04e      	b.n	8003266 <UART_SetConfig+0x2e6>
 80031c8:	2304      	movs	r3, #4
 80031ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031ce:	e04a      	b.n	8003266 <UART_SetConfig+0x2e6>
 80031d0:	2308      	movs	r3, #8
 80031d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031d6:	e046      	b.n	8003266 <UART_SetConfig+0x2e6>
 80031d8:	2310      	movs	r3, #16
 80031da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80031de:	e042      	b.n	8003266 <UART_SetConfig+0x2e6>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a17      	ldr	r2, [pc, #92]	@ (8003244 <UART_SetConfig+0x2c4>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d13a      	bne.n	8003260 <UART_SetConfig+0x2e0>
 80031ea:	4b18      	ldr	r3, [pc, #96]	@ (800324c <UART_SetConfig+0x2cc>)
 80031ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80031f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80031f8:	d01a      	beq.n	8003230 <UART_SetConfig+0x2b0>
 80031fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80031fe:	d81b      	bhi.n	8003238 <UART_SetConfig+0x2b8>
 8003200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003204:	d00c      	beq.n	8003220 <UART_SetConfig+0x2a0>
 8003206:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800320a:	d815      	bhi.n	8003238 <UART_SetConfig+0x2b8>
 800320c:	2b00      	cmp	r3, #0
 800320e:	d003      	beq.n	8003218 <UART_SetConfig+0x298>
 8003210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003214:	d008      	beq.n	8003228 <UART_SetConfig+0x2a8>
 8003216:	e00f      	b.n	8003238 <UART_SetConfig+0x2b8>
 8003218:	2300      	movs	r3, #0
 800321a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800321e:	e022      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003220:	2302      	movs	r3, #2
 8003222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003226:	e01e      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003228:	2304      	movs	r3, #4
 800322a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800322e:	e01a      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003230:	2308      	movs	r3, #8
 8003232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003236:	e016      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003238:	2310      	movs	r3, #16
 800323a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800323e:	e012      	b.n	8003266 <UART_SetConfig+0x2e6>
 8003240:	efff69f3 	.word	0xefff69f3
 8003244:	40008000 	.word	0x40008000
 8003248:	40013800 	.word	0x40013800
 800324c:	40021000 	.word	0x40021000
 8003250:	40004400 	.word	0x40004400
 8003254:	40004800 	.word	0x40004800
 8003258:	40004c00 	.word	0x40004c00
 800325c:	40005000 	.word	0x40005000
 8003260:	2310      	movs	r3, #16
 8003262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a9f      	ldr	r2, [pc, #636]	@ (80034e8 <UART_SetConfig+0x568>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d17a      	bne.n	8003366 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003270:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003274:	2b08      	cmp	r3, #8
 8003276:	d824      	bhi.n	80032c2 <UART_SetConfig+0x342>
 8003278:	a201      	add	r2, pc, #4	@ (adr r2, 8003280 <UART_SetConfig+0x300>)
 800327a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327e:	bf00      	nop
 8003280:	080032a5 	.word	0x080032a5
 8003284:	080032c3 	.word	0x080032c3
 8003288:	080032ad 	.word	0x080032ad
 800328c:	080032c3 	.word	0x080032c3
 8003290:	080032b3 	.word	0x080032b3
 8003294:	080032c3 	.word	0x080032c3
 8003298:	080032c3 	.word	0x080032c3
 800329c:	080032c3 	.word	0x080032c3
 80032a0:	080032bb 	.word	0x080032bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032a4:	f7fe fd14 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 80032a8:	61f8      	str	r0, [r7, #28]
        break;
 80032aa:	e010      	b.n	80032ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032ac:	4b8f      	ldr	r3, [pc, #572]	@ (80034ec <UART_SetConfig+0x56c>)
 80032ae:	61fb      	str	r3, [r7, #28]
        break;
 80032b0:	e00d      	b.n	80032ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032b2:	f7fe fc75 	bl	8001ba0 <HAL_RCC_GetSysClockFreq>
 80032b6:	61f8      	str	r0, [r7, #28]
        break;
 80032b8:	e009      	b.n	80032ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032be:	61fb      	str	r3, [r7, #28]
        break;
 80032c0:	e005      	b.n	80032ce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80032cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	f000 80fb 	beq.w	80034cc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	685a      	ldr	r2, [r3, #4]
 80032da:	4613      	mov	r3, r2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	69fa      	ldr	r2, [r7, #28]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d305      	bcc.n	80032f2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80032ec:	69fa      	ldr	r2, [r7, #28]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d903      	bls.n	80032fa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80032f8:	e0e8      	b.n	80034cc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	2200      	movs	r2, #0
 80032fe:	461c      	mov	r4, r3
 8003300:	4615      	mov	r5, r2
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	022b      	lsls	r3, r5, #8
 800330c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003310:	0222      	lsls	r2, r4, #8
 8003312:	68f9      	ldr	r1, [r7, #12]
 8003314:	6849      	ldr	r1, [r1, #4]
 8003316:	0849      	lsrs	r1, r1, #1
 8003318:	2000      	movs	r0, #0
 800331a:	4688      	mov	r8, r1
 800331c:	4681      	mov	r9, r0
 800331e:	eb12 0a08 	adds.w	sl, r2, r8
 8003322:	eb43 0b09 	adc.w	fp, r3, r9
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	603b      	str	r3, [r7, #0]
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003334:	4650      	mov	r0, sl
 8003336:	4659      	mov	r1, fp
 8003338:	f7fc ff4a 	bl	80001d0 <__aeabi_uldivmod>
 800333c:	4602      	mov	r2, r0
 800333e:	460b      	mov	r3, r1
 8003340:	4613      	mov	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800334a:	d308      	bcc.n	800335e <UART_SetConfig+0x3de>
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003352:	d204      	bcs.n	800335e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	60da      	str	r2, [r3, #12]
 800335c:	e0b6      	b.n	80034cc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003364:	e0b2      	b.n	80034cc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800336e:	d15e      	bne.n	800342e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003370:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003374:	2b08      	cmp	r3, #8
 8003376:	d828      	bhi.n	80033ca <UART_SetConfig+0x44a>
 8003378:	a201      	add	r2, pc, #4	@ (adr r2, 8003380 <UART_SetConfig+0x400>)
 800337a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337e:	bf00      	nop
 8003380:	080033a5 	.word	0x080033a5
 8003384:	080033ad 	.word	0x080033ad
 8003388:	080033b5 	.word	0x080033b5
 800338c:	080033cb 	.word	0x080033cb
 8003390:	080033bb 	.word	0x080033bb
 8003394:	080033cb 	.word	0x080033cb
 8003398:	080033cb 	.word	0x080033cb
 800339c:	080033cb 	.word	0x080033cb
 80033a0:	080033c3 	.word	0x080033c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033a4:	f7fe fc94 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 80033a8:	61f8      	str	r0, [r7, #28]
        break;
 80033aa:	e014      	b.n	80033d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033ac:	f7fe fca6 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 80033b0:	61f8      	str	r0, [r7, #28]
        break;
 80033b2:	e010      	b.n	80033d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033b4:	4b4d      	ldr	r3, [pc, #308]	@ (80034ec <UART_SetConfig+0x56c>)
 80033b6:	61fb      	str	r3, [r7, #28]
        break;
 80033b8:	e00d      	b.n	80033d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033ba:	f7fe fbf1 	bl	8001ba0 <HAL_RCC_GetSysClockFreq>
 80033be:	61f8      	str	r0, [r7, #28]
        break;
 80033c0:	e009      	b.n	80033d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80033c6:	61fb      	str	r3, [r7, #28]
        break;
 80033c8:	e005      	b.n	80033d6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80033d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d077      	beq.n	80034cc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	005a      	lsls	r2, r3, #1
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	085b      	lsrs	r3, r3, #1
 80033e6:	441a      	add	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80033f0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	2b0f      	cmp	r3, #15
 80033f6:	d916      	bls.n	8003426 <UART_SetConfig+0x4a6>
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033fe:	d212      	bcs.n	8003426 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	b29b      	uxth	r3, r3
 8003404:	f023 030f 	bic.w	r3, r3, #15
 8003408:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	085b      	lsrs	r3, r3, #1
 800340e:	b29b      	uxth	r3, r3
 8003410:	f003 0307 	and.w	r3, r3, #7
 8003414:	b29a      	uxth	r2, r3
 8003416:	8afb      	ldrh	r3, [r7, #22]
 8003418:	4313      	orrs	r3, r2
 800341a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	8afa      	ldrh	r2, [r7, #22]
 8003422:	60da      	str	r2, [r3, #12]
 8003424:	e052      	b.n	80034cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800342c:	e04e      	b.n	80034cc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800342e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003432:	2b08      	cmp	r3, #8
 8003434:	d827      	bhi.n	8003486 <UART_SetConfig+0x506>
 8003436:	a201      	add	r2, pc, #4	@ (adr r2, 800343c <UART_SetConfig+0x4bc>)
 8003438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343c:	08003461 	.word	0x08003461
 8003440:	08003469 	.word	0x08003469
 8003444:	08003471 	.word	0x08003471
 8003448:	08003487 	.word	0x08003487
 800344c:	08003477 	.word	0x08003477
 8003450:	08003487 	.word	0x08003487
 8003454:	08003487 	.word	0x08003487
 8003458:	08003487 	.word	0x08003487
 800345c:	0800347f 	.word	0x0800347f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003460:	f7fe fc36 	bl	8001cd0 <HAL_RCC_GetPCLK1Freq>
 8003464:	61f8      	str	r0, [r7, #28]
        break;
 8003466:	e014      	b.n	8003492 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003468:	f7fe fc48 	bl	8001cfc <HAL_RCC_GetPCLK2Freq>
 800346c:	61f8      	str	r0, [r7, #28]
        break;
 800346e:	e010      	b.n	8003492 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003470:	4b1e      	ldr	r3, [pc, #120]	@ (80034ec <UART_SetConfig+0x56c>)
 8003472:	61fb      	str	r3, [r7, #28]
        break;
 8003474:	e00d      	b.n	8003492 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003476:	f7fe fb93 	bl	8001ba0 <HAL_RCC_GetSysClockFreq>
 800347a:	61f8      	str	r0, [r7, #28]
        break;
 800347c:	e009      	b.n	8003492 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800347e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003482:	61fb      	str	r3, [r7, #28]
        break;
 8003484:	e005      	b.n	8003492 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003486:	2300      	movs	r3, #0
 8003488:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003490:	bf00      	nop
    }

    if (pclk != 0U)
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d019      	beq.n	80034cc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	085a      	lsrs	r2, r3, #1
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	441a      	add	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034aa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	2b0f      	cmp	r3, #15
 80034b0:	d909      	bls.n	80034c6 <UART_SetConfig+0x546>
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034b8:	d205      	bcs.n	80034c6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	b29a      	uxth	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	60da      	str	r2, [r3, #12]
 80034c4:	e002      	b.n	80034cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80034d8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3728      	adds	r7, #40	@ 0x28
 80034e0:	46bd      	mov	sp, r7
 80034e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034e6:	bf00      	nop
 80034e8:	40008000 	.word	0x40008000
 80034ec:	00f42400 	.word	0x00f42400

080034f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fc:	f003 0308 	and.w	r3, r3, #8
 8003500:	2b00      	cmp	r3, #0
 8003502:	d00a      	beq.n	800351a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00a      	beq.n	800353c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	430a      	orrs	r2, r1
 800353a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00a      	beq.n	800355e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003562:	f003 0304 	and.w	r3, r3, #4
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00a      	beq.n	8003580 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003584:	f003 0310 	and.w	r3, r3, #16
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00a      	beq.n	80035a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a6:	f003 0320 	and.w	r3, r3, #32
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d01a      	beq.n	8003606 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035ee:	d10a      	bne.n	8003606 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00a      	beq.n	8003628 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	605a      	str	r2, [r3, #4]
  }
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b098      	sub	sp, #96	@ 0x60
 8003638:	af02      	add	r7, sp, #8
 800363a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003644:	f7fd faa2 	bl	8000b8c <HAL_GetTick>
 8003648:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0308 	and.w	r3, r3, #8
 8003654:	2b08      	cmp	r3, #8
 8003656:	d12e      	bne.n	80036b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003658:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003660:	2200      	movs	r2, #0
 8003662:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 f88c 	bl	8003784 <UART_WaitOnFlagUntilTimeout>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d021      	beq.n	80036b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800367a:	e853 3f00 	ldrex	r3, [r3]
 800367e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003682:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003686:	653b      	str	r3, [r7, #80]	@ 0x50
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	461a      	mov	r2, r3
 800368e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003690:	647b      	str	r3, [r7, #68]	@ 0x44
 8003692:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003694:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003696:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003698:	e841 2300 	strex	r3, r2, [r1]
 800369c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800369e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d1e6      	bne.n	8003672 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e062      	b.n	800377c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0304 	and.w	r3, r3, #4
 80036c0:	2b04      	cmp	r3, #4
 80036c2:	d149      	bne.n	8003758 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036cc:	2200      	movs	r2, #0
 80036ce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 f856 	bl	8003784 <UART_WaitOnFlagUntilTimeout>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d03c      	beq.n	8003758 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e6:	e853 3f00 	ldrex	r3, [r3]
 80036ea:	623b      	str	r3, [r7, #32]
   return(result);
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	461a      	mov	r2, r3
 80036fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80036fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003700:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003702:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003704:	e841 2300 	strex	r3, r2, [r1]
 8003708:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800370a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1e6      	bne.n	80036de <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	3308      	adds	r3, #8
 8003716:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	e853 3f00 	ldrex	r3, [r3]
 800371e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f023 0301 	bic.w	r3, r3, #1
 8003726:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	3308      	adds	r3, #8
 800372e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003730:	61fa      	str	r2, [r7, #28]
 8003732:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003734:	69b9      	ldr	r1, [r7, #24]
 8003736:	69fa      	ldr	r2, [r7, #28]
 8003738:	e841 2300 	strex	r3, r2, [r1]
 800373c:	617b      	str	r3, [r7, #20]
   return(result);
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1e5      	bne.n	8003710 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2220      	movs	r2, #32
 8003748:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e011      	b.n	800377c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2220      	movs	r2, #32
 800375c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2220      	movs	r2, #32
 8003762:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3758      	adds	r7, #88	@ 0x58
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b084      	sub	sp, #16
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	603b      	str	r3, [r7, #0]
 8003790:	4613      	mov	r3, r2
 8003792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003794:	e04f      	b.n	8003836 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003796:	69bb      	ldr	r3, [r7, #24]
 8003798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800379c:	d04b      	beq.n	8003836 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800379e:	f7fd f9f5 	bl	8000b8c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d302      	bcc.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d101      	bne.n	80037b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e04e      	b.n	8003856 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0304 	and.w	r3, r3, #4
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d037      	beq.n	8003836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2b80      	cmp	r3, #128	@ 0x80
 80037ca:	d034      	beq.n	8003836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	2b40      	cmp	r3, #64	@ 0x40
 80037d0:	d031      	beq.n	8003836 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	69db      	ldr	r3, [r3, #28]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b08      	cmp	r3, #8
 80037de:	d110      	bne.n	8003802 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2208      	movs	r2, #8
 80037e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 f838 	bl	800385e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2208      	movs	r2, #8
 80037f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e029      	b.n	8003856 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	69db      	ldr	r3, [r3, #28]
 8003808:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800380c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003810:	d111      	bne.n	8003836 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800381a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f000 f81e 	bl	800385e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2220      	movs	r2, #32
 8003826:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e00f      	b.n	8003856 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	69da      	ldr	r2, [r3, #28]
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	4013      	ands	r3, r2
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	429a      	cmp	r2, r3
 8003844:	bf0c      	ite	eq
 8003846:	2301      	moveq	r3, #1
 8003848:	2300      	movne	r3, #0
 800384a:	b2db      	uxtb	r3, r3
 800384c:	461a      	mov	r2, r3
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	429a      	cmp	r2, r3
 8003852:	d0a0      	beq.n	8003796 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3710      	adds	r7, #16
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800385e:	b480      	push	{r7}
 8003860:	b095      	sub	sp, #84	@ 0x54
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800386c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800386e:	e853 3f00 	ldrex	r3, [r3]
 8003872:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003876:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800387a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003884:	643b      	str	r3, [r7, #64]	@ 0x40
 8003886:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003888:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800388a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800388c:	e841 2300 	strex	r3, r2, [r1]
 8003890:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003894:	2b00      	cmp	r3, #0
 8003896:	d1e6      	bne.n	8003866 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	3308      	adds	r3, #8
 800389e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a0:	6a3b      	ldr	r3, [r7, #32]
 80038a2:	e853 3f00 	ldrex	r3, [r3]
 80038a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	f023 0301 	bic.w	r3, r3, #1
 80038ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	3308      	adds	r3, #8
 80038b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038c0:	e841 2300 	strex	r3, r2, [r1]
 80038c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1e5      	bne.n	8003898 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d118      	bne.n	8003906 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	e853 3f00 	ldrex	r3, [r3]
 80038e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	f023 0310 	bic.w	r3, r3, #16
 80038e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	461a      	mov	r2, r3
 80038f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038f2:	61bb      	str	r3, [r7, #24]
 80038f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f6:	6979      	ldr	r1, [r7, #20]
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	e841 2300 	strex	r3, r2, [r1]
 80038fe:	613b      	str	r3, [r7, #16]
   return(result);
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1e6      	bne.n	80038d4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2220      	movs	r2, #32
 800390a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800391a:	bf00      	nop
 800391c:	3754      	adds	r7, #84	@ 0x54
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
	...

08003928 <__NVIC_SetPriority>:
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	4603      	mov	r3, r0
 8003930:	6039      	str	r1, [r7, #0]
 8003932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003938:	2b00      	cmp	r3, #0
 800393a:	db0a      	blt.n	8003952 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	b2da      	uxtb	r2, r3
 8003940:	490c      	ldr	r1, [pc, #48]	@ (8003974 <__NVIC_SetPriority+0x4c>)
 8003942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003946:	0112      	lsls	r2, r2, #4
 8003948:	b2d2      	uxtb	r2, r2
 800394a:	440b      	add	r3, r1
 800394c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003950:	e00a      	b.n	8003968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	b2da      	uxtb	r2, r3
 8003956:	4908      	ldr	r1, [pc, #32]	@ (8003978 <__NVIC_SetPriority+0x50>)
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	3b04      	subs	r3, #4
 8003960:	0112      	lsls	r2, r2, #4
 8003962:	b2d2      	uxtb	r2, r2
 8003964:	440b      	add	r3, r1
 8003966:	761a      	strb	r2, [r3, #24]
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	e000e100 	.word	0xe000e100
 8003978:	e000ed00 	.word	0xe000ed00

0800397c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003980:	4b05      	ldr	r3, [pc, #20]	@ (8003998 <SysTick_Handler+0x1c>)
 8003982:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003984:	f001 ff34 	bl	80057f0 <xTaskGetSchedulerState>
 8003988:	4603      	mov	r3, r0
 800398a:	2b01      	cmp	r3, #1
 800398c:	d001      	beq.n	8003992 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800398e:	f002 fd2b 	bl	80063e8 <xPortSysTickHandler>
  }
}
 8003992:	bf00      	nop
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	e000e010 	.word	0xe000e010

0800399c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80039a0:	2100      	movs	r1, #0
 80039a2:	f06f 0004 	mvn.w	r0, #4
 80039a6:	f7ff ffbf 	bl	8003928 <__NVIC_SetPriority>
#endif
}
 80039aa:	bf00      	nop
 80039ac:	bd80      	pop	{r7, pc}
	...

080039b0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039b6:	f3ef 8305 	mrs	r3, IPSR
 80039ba:	603b      	str	r3, [r7, #0]
  return(result);
 80039bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d003      	beq.n	80039ca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80039c2:	f06f 0305 	mvn.w	r3, #5
 80039c6:	607b      	str	r3, [r7, #4]
 80039c8:	e00c      	b.n	80039e4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80039ca:	4b0a      	ldr	r3, [pc, #40]	@ (80039f4 <osKernelInitialize+0x44>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d105      	bne.n	80039de <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80039d2:	4b08      	ldr	r3, [pc, #32]	@ (80039f4 <osKernelInitialize+0x44>)
 80039d4:	2201      	movs	r2, #1
 80039d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80039d8:	2300      	movs	r3, #0
 80039da:	607b      	str	r3, [r7, #4]
 80039dc:	e002      	b.n	80039e4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80039de:	f04f 33ff 	mov.w	r3, #4294967295
 80039e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80039e4:	687b      	ldr	r3, [r7, #4]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	200001b0 	.word	0x200001b0

080039f8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039fe:	f3ef 8305 	mrs	r3, IPSR
 8003a02:	603b      	str	r3, [r7, #0]
  return(result);
 8003a04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003a0a:	f06f 0305 	mvn.w	r3, #5
 8003a0e:	607b      	str	r3, [r7, #4]
 8003a10:	e010      	b.n	8003a34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003a12:	4b0b      	ldr	r3, [pc, #44]	@ (8003a40 <osKernelStart+0x48>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d109      	bne.n	8003a2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003a1a:	f7ff ffbf 	bl	800399c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003a1e:	4b08      	ldr	r3, [pc, #32]	@ (8003a40 <osKernelStart+0x48>)
 8003a20:	2202      	movs	r2, #2
 8003a22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003a24:	f001 fa80 	bl	8004f28 <vTaskStartScheduler>
      stat = osOK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	607b      	str	r3, [r7, #4]
 8003a2c:	e002      	b.n	8003a34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003a34:	687b      	ldr	r3, [r7, #4]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3708      	adds	r7, #8
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	200001b0 	.word	0x200001b0

08003a44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b08e      	sub	sp, #56	@ 0x38
 8003a48:	af04      	add	r7, sp, #16
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003a50:	2300      	movs	r3, #0
 8003a52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a54:	f3ef 8305 	mrs	r3, IPSR
 8003a58:	617b      	str	r3, [r7, #20]
  return(result);
 8003a5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d17e      	bne.n	8003b5e <osThreadNew+0x11a>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d07b      	beq.n	8003b5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003a6a:	2318      	movs	r3, #24
 8003a6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003a72:	f04f 33ff 	mov.w	r3, #4294967295
 8003a76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d045      	beq.n	8003b0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <osThreadNew+0x48>
        name = attr->name;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d008      	beq.n	8003ab2 <osThreadNew+0x6e>
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	2b38      	cmp	r3, #56	@ 0x38
 8003aa4:	d805      	bhi.n	8003ab2 <osThreadNew+0x6e>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <osThreadNew+0x72>
        return (NULL);
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	e054      	b.n	8003b60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	089b      	lsrs	r3, r3, #2
 8003ac4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00e      	beq.n	8003aec <osThreadNew+0xa8>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	2ba7      	cmp	r3, #167	@ 0xa7
 8003ad4:	d90a      	bls.n	8003aec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d006      	beq.n	8003aec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <osThreadNew+0xa8>
        mem = 1;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	61bb      	str	r3, [r7, #24]
 8003aea:	e010      	b.n	8003b0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10c      	bne.n	8003b0e <osThreadNew+0xca>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d108      	bne.n	8003b0e <osThreadNew+0xca>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d104      	bne.n	8003b0e <osThreadNew+0xca>
          mem = 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	61bb      	str	r3, [r7, #24]
 8003b08:	e001      	b.n	8003b0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d110      	bne.n	8003b36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003b1c:	9202      	str	r2, [sp, #8]
 8003b1e:	9301      	str	r3, [sp, #4]
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	9300      	str	r3, [sp, #0]
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	6a3a      	ldr	r2, [r7, #32]
 8003b28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f001 f808 	bl	8004b40 <xTaskCreateStatic>
 8003b30:	4603      	mov	r3, r0
 8003b32:	613b      	str	r3, [r7, #16]
 8003b34:	e013      	b.n	8003b5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d110      	bne.n	8003b5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003b3c:	6a3b      	ldr	r3, [r7, #32]
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	f107 0310 	add.w	r3, r7, #16
 8003b44:	9301      	str	r3, [sp, #4]
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b4e:	68f8      	ldr	r0, [r7, #12]
 8003b50:	f001 f856 	bl	8004c00 <xTaskCreate>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d001      	beq.n	8003b5e <osThreadNew+0x11a>
            hTask = NULL;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003b5e:	693b      	ldr	r3, [r7, #16]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3728      	adds	r7, #40	@ 0x28
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b70:	f3ef 8305 	mrs	r3, IPSR
 8003b74:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b76:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d003      	beq.n	8003b84 <osDelay+0x1c>
    stat = osErrorISR;
 8003b7c:	f06f 0305 	mvn.w	r3, #5
 8003b80:	60fb      	str	r3, [r7, #12]
 8003b82:	e007      	b.n	8003b94 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003b84:	2300      	movs	r3, #0
 8003b86:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f001 f994 	bl	8004ebc <vTaskDelay>
    }
  }

  return (stat);
 8003b94:	68fb      	ldr	r3, [r7, #12]
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b08a      	sub	sp, #40	@ 0x28
 8003ba2:	af02      	add	r7, sp, #8
 8003ba4:	60f8      	str	r0, [r7, #12]
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003baa:	2300      	movs	r3, #0
 8003bac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bae:	f3ef 8305 	mrs	r3, IPSR
 8003bb2:	613b      	str	r3, [r7, #16]
  return(result);
 8003bb4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d15f      	bne.n	8003c7a <osMessageQueueNew+0xdc>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d05c      	beq.n	8003c7a <osMessageQueueNew+0xdc>
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d059      	beq.n	8003c7a <osMessageQueueNew+0xdc>
    mem = -1;
 8003bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8003bca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d029      	beq.n	8003c26 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d012      	beq.n	8003c00 <osMessageQueueNew+0x62>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	2b4f      	cmp	r3, #79	@ 0x4f
 8003be0:	d90e      	bls.n	8003c00 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00a      	beq.n	8003c00 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	695a      	ldr	r2, [r3, #20]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	68b9      	ldr	r1, [r7, #8]
 8003bf2:	fb01 f303 	mul.w	r3, r1, r3
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d302      	bcc.n	8003c00 <osMessageQueueNew+0x62>
        mem = 1;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	61bb      	str	r3, [r7, #24]
 8003bfe:	e014      	b.n	8003c2a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d110      	bne.n	8003c2a <osMessageQueueNew+0x8c>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10c      	bne.n	8003c2a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d108      	bne.n	8003c2a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d104      	bne.n	8003c2a <osMessageQueueNew+0x8c>
          mem = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	61bb      	str	r3, [r7, #24]
 8003c24:	e001      	b.n	8003c2a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d10b      	bne.n	8003c48 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	691a      	ldr	r2, [r3, #16]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	2100      	movs	r1, #0
 8003c3a:	9100      	str	r1, [sp, #0]
 8003c3c:	68b9      	ldr	r1, [r7, #8]
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	f000 fa30 	bl	80040a4 <xQueueGenericCreateStatic>
 8003c44:	61f8      	str	r0, [r7, #28]
 8003c46:	e008      	b.n	8003c5a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d105      	bne.n	8003c5a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8003c4e:	2200      	movs	r2, #0
 8003c50:	68b9      	ldr	r1, [r7, #8]
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f000 faa3 	bl	800419e <xQueueGenericCreate>
 8003c58:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00c      	beq.n	8003c7a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <osMessageQueueNew+0xd0>
        name = attr->name;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	617b      	str	r3, [r7, #20]
 8003c6c:	e001      	b.n	8003c72 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8003c72:	6979      	ldr	r1, [r7, #20]
 8003c74:	69f8      	ldr	r0, [r7, #28]
 8003c76:	f000 ff05 	bl	8004a84 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003c7a:	69fb      	ldr	r3, [r7, #28]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3720      	adds	r7, #32
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b088      	sub	sp, #32
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	603b      	str	r3, [r7, #0]
 8003c90:	4613      	mov	r3, r2
 8003c92:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c9c:	f3ef 8305 	mrs	r3, IPSR
 8003ca0:	617b      	str	r3, [r7, #20]
  return(result);
 8003ca2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d028      	beq.n	8003cfa <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d005      	beq.n	8003cba <osMessageQueuePut+0x36>
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d002      	beq.n	8003cba <osMessageQueuePut+0x36>
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003cba:	f06f 0303 	mvn.w	r3, #3
 8003cbe:	61fb      	str	r3, [r7, #28]
 8003cc0:	e038      	b.n	8003d34 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8003cc6:	f107 0210 	add.w	r2, r7, #16
 8003cca:	2300      	movs	r3, #0
 8003ccc:	68b9      	ldr	r1, [r7, #8]
 8003cce:	69b8      	ldr	r0, [r7, #24]
 8003cd0:	f000 fbc6 	bl	8004460 <xQueueGenericSendFromISR>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d003      	beq.n	8003ce2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8003cda:	f06f 0302 	mvn.w	r3, #2
 8003cde:	61fb      	str	r3, [r7, #28]
 8003ce0:	e028      	b.n	8003d34 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d025      	beq.n	8003d34 <osMessageQueuePut+0xb0>
 8003ce8:	4b15      	ldr	r3, [pc, #84]	@ (8003d40 <osMessageQueuePut+0xbc>)
 8003cea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	f3bf 8f4f 	dsb	sy
 8003cf4:	f3bf 8f6f 	isb	sy
 8003cf8:	e01c      	b.n	8003d34 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d002      	beq.n	8003d06 <osMessageQueuePut+0x82>
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d103      	bne.n	8003d0e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8003d06:	f06f 0303 	mvn.w	r3, #3
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	e012      	b.n	8003d34 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003d0e:	2300      	movs	r3, #0
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	68b9      	ldr	r1, [r7, #8]
 8003d14:	69b8      	ldr	r0, [r7, #24]
 8003d16:	f000 faa1 	bl	800425c <xQueueGenericSend>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d009      	beq.n	8003d34 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003d26:	f06f 0301 	mvn.w	r3, #1
 8003d2a:	61fb      	str	r3, [r7, #28]
 8003d2c:	e002      	b.n	8003d34 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8003d2e:	f06f 0302 	mvn.w	r3, #2
 8003d32:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003d34:	69fb      	ldr	r3, [r7, #28]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3720      	adds	r7, #32
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	e000ed04 	.word	0xe000ed04

08003d44 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
 8003d50:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003d56:	2300      	movs	r3, #0
 8003d58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d5a:	f3ef 8305 	mrs	r3, IPSR
 8003d5e:	617b      	str	r3, [r7, #20]
  return(result);
 8003d60:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d028      	beq.n	8003db8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003d66:	69bb      	ldr	r3, [r7, #24]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d005      	beq.n	8003d78 <osMessageQueueGet+0x34>
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d002      	beq.n	8003d78 <osMessageQueueGet+0x34>
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003d78:	f06f 0303 	mvn.w	r3, #3
 8003d7c:	61fb      	str	r3, [r7, #28]
 8003d7e:	e037      	b.n	8003df0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8003d80:	2300      	movs	r3, #0
 8003d82:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003d84:	f107 0310 	add.w	r3, r7, #16
 8003d88:	461a      	mov	r2, r3
 8003d8a:	68b9      	ldr	r1, [r7, #8]
 8003d8c:	69b8      	ldr	r0, [r7, #24]
 8003d8e:	f000 fce7 	bl	8004760 <xQueueReceiveFromISR>
 8003d92:	4603      	mov	r3, r0
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d003      	beq.n	8003da0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003d98:	f06f 0302 	mvn.w	r3, #2
 8003d9c:	61fb      	str	r3, [r7, #28]
 8003d9e:	e027      	b.n	8003df0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d024      	beq.n	8003df0 <osMessageQueueGet+0xac>
 8003da6:	4b15      	ldr	r3, [pc, #84]	@ (8003dfc <osMessageQueueGet+0xb8>)
 8003da8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	f3bf 8f6f 	isb	sy
 8003db6:	e01b      	b.n	8003df0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <osMessageQueueGet+0x80>
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d103      	bne.n	8003dcc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8003dc4:	f06f 0303 	mvn.w	r3, #3
 8003dc8:	61fb      	str	r3, [r7, #28]
 8003dca:	e011      	b.n	8003df0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8003dcc:	683a      	ldr	r2, [r7, #0]
 8003dce:	68b9      	ldr	r1, [r7, #8]
 8003dd0:	69b8      	ldr	r0, [r7, #24]
 8003dd2:	f000 fbe3 	bl	800459c <xQueueReceive>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d009      	beq.n	8003df0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8003de2:	f06f 0301 	mvn.w	r3, #1
 8003de6:	61fb      	str	r3, [r7, #28]
 8003de8:	e002      	b.n	8003df0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8003dea:	f06f 0302 	mvn.w	r3, #2
 8003dee:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003df0:	69fb      	ldr	r3, [r7, #28]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3720      	adds	r7, #32
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	e000ed04 	.word	0xe000ed04

08003e00 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003e00:	b480      	push	{r7}
 8003e02:	b085      	sub	sp, #20
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4a07      	ldr	r2, [pc, #28]	@ (8003e2c <vApplicationGetIdleTaskMemory+0x2c>)
 8003e10:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	4a06      	ldr	r2, [pc, #24]	@ (8003e30 <vApplicationGetIdleTaskMemory+0x30>)
 8003e16:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2280      	movs	r2, #128	@ 0x80
 8003e1c:	601a      	str	r2, [r3, #0]
}
 8003e1e:	bf00      	nop
 8003e20:	3714      	adds	r7, #20
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	200001b4 	.word	0x200001b4
 8003e30:	2000025c 	.word	0x2000025c

08003e34 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	4a07      	ldr	r2, [pc, #28]	@ (8003e60 <vApplicationGetTimerTaskMemory+0x2c>)
 8003e44:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	4a06      	ldr	r2, [pc, #24]	@ (8003e64 <vApplicationGetTimerTaskMemory+0x30>)
 8003e4a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e52:	601a      	str	r2, [r3, #0]
}
 8003e54:	bf00      	nop
 8003e56:	3714      	adds	r7, #20
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	2000045c 	.word	0x2000045c
 8003e64:	20000504 	.word	0x20000504

08003e68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f103 0208 	add.w	r2, r3, #8
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f103 0208 	add.w	r2, r3, #8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f103 0208 	add.w	r2, r3, #8
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003eb6:	bf00      	nop
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr

08003ec2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ec2:	b480      	push	{r7}
 8003ec4:	b085      	sub	sp, #20
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
 8003eca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	68fa      	ldr	r2, [r7, #12]
 8003ed6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	689a      	ldr	r2, [r3, #8]
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	683a      	ldr	r2, [r7, #0]
 8003ee6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	1c5a      	adds	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	601a      	str	r2, [r3, #0]
}
 8003efe:	bf00      	nop
 8003f00:	3714      	adds	r7, #20
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b085      	sub	sp, #20
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
 8003f12:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f20:	d103      	bne.n	8003f2a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	691b      	ldr	r3, [r3, #16]
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	e00c      	b.n	8003f44 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	3308      	adds	r3, #8
 8003f2e:	60fb      	str	r3, [r7, #12]
 8003f30:	e002      	b.n	8003f38 <vListInsert+0x2e>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	68ba      	ldr	r2, [r7, #8]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d2f6      	bcs.n	8003f32 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	68fa      	ldr	r2, [r7, #12]
 8003f58:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	1c5a      	adds	r2, r3, #1
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	601a      	str	r2, [r3, #0]
}
 8003f70:	bf00      	nop
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	6892      	ldr	r2, [r2, #8]
 8003f92:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6852      	ldr	r2, [r2, #4]
 8003f9c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d103      	bne.n	8003fb0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689a      	ldr	r2, [r3, #8]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	1e5a      	subs	r2, r3, #1
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3714      	adds	r7, #20
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10b      	bne.n	8003ffc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fe8:	f383 8811 	msr	BASEPRI, r3
 8003fec:	f3bf 8f6f 	isb	sy
 8003ff0:	f3bf 8f4f 	dsb	sy
 8003ff4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003ff6:	bf00      	nop
 8003ff8:	bf00      	nop
 8003ffa:	e7fd      	b.n	8003ff8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003ffc:	f002 f964 	bl	80062c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004008:	68f9      	ldr	r1, [r7, #12]
 800400a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800400c:	fb01 f303 	mul.w	r3, r1, r3
 8004010:	441a      	add	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800402c:	3b01      	subs	r3, #1
 800402e:	68f9      	ldr	r1, [r7, #12]
 8004030:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004032:	fb01 f303 	mul.w	r3, r1, r3
 8004036:	441a      	add	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	22ff      	movs	r2, #255	@ 0xff
 8004040:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	22ff      	movs	r2, #255	@ 0xff
 8004048:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d114      	bne.n	800407c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d01a      	beq.n	8004090 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	3310      	adds	r3, #16
 800405e:	4618      	mov	r0, r3
 8004060:	f001 fa00 	bl	8005464 <xTaskRemoveFromEventList>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d012      	beq.n	8004090 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800406a:	4b0d      	ldr	r3, [pc, #52]	@ (80040a0 <xQueueGenericReset+0xd0>)
 800406c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004070:	601a      	str	r2, [r3, #0]
 8004072:	f3bf 8f4f 	dsb	sy
 8004076:	f3bf 8f6f 	isb	sy
 800407a:	e009      	b.n	8004090 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	3310      	adds	r3, #16
 8004080:	4618      	mov	r0, r3
 8004082:	f7ff fef1 	bl	8003e68 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3324      	adds	r3, #36	@ 0x24
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff feec 	bl	8003e68 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004090:	f002 f94c 	bl	800632c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004094:	2301      	movs	r3, #1
}
 8004096:	4618      	mov	r0, r3
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	e000ed04 	.word	0xe000ed04

080040a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08e      	sub	sp, #56	@ 0x38
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
 80040b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10b      	bne.n	80040d0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80040b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040bc:	f383 8811 	msr	BASEPRI, r3
 80040c0:	f3bf 8f6f 	isb	sy
 80040c4:	f3bf 8f4f 	dsb	sy
 80040c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80040ca:	bf00      	nop
 80040cc:	bf00      	nop
 80040ce:	e7fd      	b.n	80040cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10b      	bne.n	80040ee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80040d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040da:	f383 8811 	msr	BASEPRI, r3
 80040de:	f3bf 8f6f 	isb	sy
 80040e2:	f3bf 8f4f 	dsb	sy
 80040e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80040e8:	bf00      	nop
 80040ea:	bf00      	nop
 80040ec:	e7fd      	b.n	80040ea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <xQueueGenericCreateStatic+0x56>
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d001      	beq.n	80040fe <xQueueGenericCreateStatic+0x5a>
 80040fa:	2301      	movs	r3, #1
 80040fc:	e000      	b.n	8004100 <xQueueGenericCreateStatic+0x5c>
 80040fe:	2300      	movs	r3, #0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d10b      	bne.n	800411c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004108:	f383 8811 	msr	BASEPRI, r3
 800410c:	f3bf 8f6f 	isb	sy
 8004110:	f3bf 8f4f 	dsb	sy
 8004114:	623b      	str	r3, [r7, #32]
}
 8004116:	bf00      	nop
 8004118:	bf00      	nop
 800411a:	e7fd      	b.n	8004118 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d102      	bne.n	8004128 <xQueueGenericCreateStatic+0x84>
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <xQueueGenericCreateStatic+0x88>
 8004128:	2301      	movs	r3, #1
 800412a:	e000      	b.n	800412e <xQueueGenericCreateStatic+0x8a>
 800412c:	2300      	movs	r3, #0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10b      	bne.n	800414a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004136:	f383 8811 	msr	BASEPRI, r3
 800413a:	f3bf 8f6f 	isb	sy
 800413e:	f3bf 8f4f 	dsb	sy
 8004142:	61fb      	str	r3, [r7, #28]
}
 8004144:	bf00      	nop
 8004146:	bf00      	nop
 8004148:	e7fd      	b.n	8004146 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800414a:	2350      	movs	r3, #80	@ 0x50
 800414c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2b50      	cmp	r3, #80	@ 0x50
 8004152:	d00b      	beq.n	800416c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004158:	f383 8811 	msr	BASEPRI, r3
 800415c:	f3bf 8f6f 	isb	sy
 8004160:	f3bf 8f4f 	dsb	sy
 8004164:	61bb      	str	r3, [r7, #24]
}
 8004166:	bf00      	nop
 8004168:	bf00      	nop
 800416a:	e7fd      	b.n	8004168 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800416c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00d      	beq.n	8004194 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004180:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	4613      	mov	r3, r2
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	68b9      	ldr	r1, [r7, #8]
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f840 	bl	8004214 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004196:	4618      	mov	r0, r3
 8004198:	3730      	adds	r7, #48	@ 0x30
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b08a      	sub	sp, #40	@ 0x28
 80041a2:	af02      	add	r7, sp, #8
 80041a4:	60f8      	str	r0, [r7, #12]
 80041a6:	60b9      	str	r1, [r7, #8]
 80041a8:	4613      	mov	r3, r2
 80041aa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10b      	bne.n	80041ca <xQueueGenericCreate+0x2c>
	__asm volatile
 80041b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b6:	f383 8811 	msr	BASEPRI, r3
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	f3bf 8f4f 	dsb	sy
 80041c2:	613b      	str	r3, [r7, #16]
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	e7fd      	b.n	80041c6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	fb02 f303 	mul.w	r3, r2, r3
 80041d2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80041d4:	69fb      	ldr	r3, [r7, #28]
 80041d6:	3350      	adds	r3, #80	@ 0x50
 80041d8:	4618      	mov	r0, r3
 80041da:	f002 f997 	bl	800650c <pvPortMalloc>
 80041de:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d011      	beq.n	800420a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	3350      	adds	r3, #80	@ 0x50
 80041ee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80041f8:	79fa      	ldrb	r2, [r7, #7]
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	4613      	mov	r3, r2
 8004200:	697a      	ldr	r2, [r7, #20]
 8004202:	68b9      	ldr	r1, [r7, #8]
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f000 f805 	bl	8004214 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800420a:	69bb      	ldr	r3, [r7, #24]
	}
 800420c:	4618      	mov	r0, r3
 800420e:	3720      	adds	r7, #32
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
 8004220:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d103      	bne.n	8004230 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	69ba      	ldr	r2, [r7, #24]
 800422c:	601a      	str	r2, [r3, #0]
 800422e:	e002      	b.n	8004236 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	68fa      	ldr	r2, [r7, #12]
 800423a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	68ba      	ldr	r2, [r7, #8]
 8004240:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004242:	2101      	movs	r1, #1
 8004244:	69b8      	ldr	r0, [r7, #24]
 8004246:	f7ff fec3 	bl	8003fd0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004252:	bf00      	nop
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08e      	sub	sp, #56	@ 0x38
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
 8004268:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800426a:	2300      	movs	r3, #0
 800426c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10b      	bne.n	8004290 <xQueueGenericSend+0x34>
	__asm volatile
 8004278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427c:	f383 8811 	msr	BASEPRI, r3
 8004280:	f3bf 8f6f 	isb	sy
 8004284:	f3bf 8f4f 	dsb	sy
 8004288:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800428a:	bf00      	nop
 800428c:	bf00      	nop
 800428e:	e7fd      	b.n	800428c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d103      	bne.n	800429e <xQueueGenericSend+0x42>
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <xQueueGenericSend+0x46>
 800429e:	2301      	movs	r3, #1
 80042a0:	e000      	b.n	80042a4 <xQueueGenericSend+0x48>
 80042a2:	2300      	movs	r3, #0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d10b      	bne.n	80042c0 <xQueueGenericSend+0x64>
	__asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	e7fd      	b.n	80042bc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d103      	bne.n	80042ce <xQueueGenericSend+0x72>
 80042c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d101      	bne.n	80042d2 <xQueueGenericSend+0x76>
 80042ce:	2301      	movs	r3, #1
 80042d0:	e000      	b.n	80042d4 <xQueueGenericSend+0x78>
 80042d2:	2300      	movs	r3, #0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d10b      	bne.n	80042f0 <xQueueGenericSend+0x94>
	__asm volatile
 80042d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042dc:	f383 8811 	msr	BASEPRI, r3
 80042e0:	f3bf 8f6f 	isb	sy
 80042e4:	f3bf 8f4f 	dsb	sy
 80042e8:	623b      	str	r3, [r7, #32]
}
 80042ea:	bf00      	nop
 80042ec:	bf00      	nop
 80042ee:	e7fd      	b.n	80042ec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042f0:	f001 fa7e 	bl	80057f0 <xTaskGetSchedulerState>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d102      	bne.n	8004300 <xQueueGenericSend+0xa4>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <xQueueGenericSend+0xa8>
 8004300:	2301      	movs	r3, #1
 8004302:	e000      	b.n	8004306 <xQueueGenericSend+0xaa>
 8004304:	2300      	movs	r3, #0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10b      	bne.n	8004322 <xQueueGenericSend+0xc6>
	__asm volatile
 800430a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800430e:	f383 8811 	msr	BASEPRI, r3
 8004312:	f3bf 8f6f 	isb	sy
 8004316:	f3bf 8f4f 	dsb	sy
 800431a:	61fb      	str	r3, [r7, #28]
}
 800431c:	bf00      	nop
 800431e:	bf00      	nop
 8004320:	e7fd      	b.n	800431e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004322:	f001 ffd1 	bl	80062c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004328:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432e:	429a      	cmp	r2, r3
 8004330:	d302      	bcc.n	8004338 <xQueueGenericSend+0xdc>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b02      	cmp	r3, #2
 8004336:	d129      	bne.n	800438c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	68b9      	ldr	r1, [r7, #8]
 800433c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800433e:	f000 fa91 	bl	8004864 <prvCopyDataToQueue>
 8004342:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004348:	2b00      	cmp	r3, #0
 800434a:	d010      	beq.n	800436e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800434c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800434e:	3324      	adds	r3, #36	@ 0x24
 8004350:	4618      	mov	r0, r3
 8004352:	f001 f887 	bl	8005464 <xTaskRemoveFromEventList>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d013      	beq.n	8004384 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800435c:	4b3f      	ldr	r3, [pc, #252]	@ (800445c <xQueueGenericSend+0x200>)
 800435e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004362:	601a      	str	r2, [r3, #0]
 8004364:	f3bf 8f4f 	dsb	sy
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	e00a      	b.n	8004384 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800436e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004374:	4b39      	ldr	r3, [pc, #228]	@ (800445c <xQueueGenericSend+0x200>)
 8004376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	f3bf 8f4f 	dsb	sy
 8004380:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004384:	f001 ffd2 	bl	800632c <vPortExitCritical>
				return pdPASS;
 8004388:	2301      	movs	r3, #1
 800438a:	e063      	b.n	8004454 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d103      	bne.n	800439a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004392:	f001 ffcb 	bl	800632c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004396:	2300      	movs	r3, #0
 8004398:	e05c      	b.n	8004454 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800439a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800439c:	2b00      	cmp	r3, #0
 800439e:	d106      	bne.n	80043ae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043a0:	f107 0314 	add.w	r3, r7, #20
 80043a4:	4618      	mov	r0, r3
 80043a6:	f001 f8c1 	bl	800552c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043aa:	2301      	movs	r3, #1
 80043ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043ae:	f001 ffbd 	bl	800632c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043b2:	f000 fe29 	bl	8005008 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043b6:	f001 ff87 	bl	80062c8 <vPortEnterCritical>
 80043ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043c0:	b25b      	sxtb	r3, r3
 80043c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c6:	d103      	bne.n	80043d0 <xQueueGenericSend+0x174>
 80043c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043d6:	b25b      	sxtb	r3, r3
 80043d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043dc:	d103      	bne.n	80043e6 <xQueueGenericSend+0x18a>
 80043de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043e6:	f001 ffa1 	bl	800632c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043ea:	1d3a      	adds	r2, r7, #4
 80043ec:	f107 0314 	add.w	r3, r7, #20
 80043f0:	4611      	mov	r1, r2
 80043f2:	4618      	mov	r0, r3
 80043f4:	f001 f8b0 	bl	8005558 <xTaskCheckForTimeOut>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d124      	bne.n	8004448 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80043fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004400:	f000 fb28 	bl	8004a54 <prvIsQueueFull>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d018      	beq.n	800443c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800440a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440c:	3310      	adds	r3, #16
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	4611      	mov	r1, r2
 8004412:	4618      	mov	r0, r3
 8004414:	f000 ffd4 	bl	80053c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004418:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800441a:	f000 fab3 	bl	8004984 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800441e:	f000 fe01 	bl	8005024 <xTaskResumeAll>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	f47f af7c 	bne.w	8004322 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800442a:	4b0c      	ldr	r3, [pc, #48]	@ (800445c <xQueueGenericSend+0x200>)
 800442c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004430:	601a      	str	r2, [r3, #0]
 8004432:	f3bf 8f4f 	dsb	sy
 8004436:	f3bf 8f6f 	isb	sy
 800443a:	e772      	b.n	8004322 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800443c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800443e:	f000 faa1 	bl	8004984 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004442:	f000 fdef 	bl	8005024 <xTaskResumeAll>
 8004446:	e76c      	b.n	8004322 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004448:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800444a:	f000 fa9b 	bl	8004984 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800444e:	f000 fde9 	bl	8005024 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004452:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004454:	4618      	mov	r0, r3
 8004456:	3738      	adds	r7, #56	@ 0x38
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	e000ed04 	.word	0xe000ed04

08004460 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b090      	sub	sp, #64	@ 0x40
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
 800446c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004474:	2b00      	cmp	r3, #0
 8004476:	d10b      	bne.n	8004490 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800447c:	f383 8811 	msr	BASEPRI, r3
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	f3bf 8f4f 	dsb	sy
 8004488:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800448a:	bf00      	nop
 800448c:	bf00      	nop
 800448e:	e7fd      	b.n	800448c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d103      	bne.n	800449e <xQueueGenericSendFromISR+0x3e>
 8004496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <xQueueGenericSendFromISR+0x42>
 800449e:	2301      	movs	r3, #1
 80044a0:	e000      	b.n	80044a4 <xQueueGenericSendFromISR+0x44>
 80044a2:	2300      	movs	r3, #0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10b      	bne.n	80044c0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80044ba:	bf00      	nop
 80044bc:	bf00      	nop
 80044be:	e7fd      	b.n	80044bc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d103      	bne.n	80044ce <xQueueGenericSendFromISR+0x6e>
 80044c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d101      	bne.n	80044d2 <xQueueGenericSendFromISR+0x72>
 80044ce:	2301      	movs	r3, #1
 80044d0:	e000      	b.n	80044d4 <xQueueGenericSendFromISR+0x74>
 80044d2:	2300      	movs	r3, #0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10b      	bne.n	80044f0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80044d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	623b      	str	r3, [r7, #32]
}
 80044ea:	bf00      	nop
 80044ec:	bf00      	nop
 80044ee:	e7fd      	b.n	80044ec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80044f0:	f001 ffca 	bl	8006488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80044f4:	f3ef 8211 	mrs	r2, BASEPRI
 80044f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fc:	f383 8811 	msr	BASEPRI, r3
 8004500:	f3bf 8f6f 	isb	sy
 8004504:	f3bf 8f4f 	dsb	sy
 8004508:	61fa      	str	r2, [r7, #28]
 800450a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800450c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800450e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004512:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004518:	429a      	cmp	r2, r3
 800451a:	d302      	bcc.n	8004522 <xQueueGenericSendFromISR+0xc2>
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d12f      	bne.n	8004582 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004522:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004524:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004528:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800452c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800452e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004530:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	68b9      	ldr	r1, [r7, #8]
 8004536:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004538:	f000 f994 	bl	8004864 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800453c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004544:	d112      	bne.n	800456c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454a:	2b00      	cmp	r3, #0
 800454c:	d016      	beq.n	800457c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800454e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004550:	3324      	adds	r3, #36	@ 0x24
 8004552:	4618      	mov	r0, r3
 8004554:	f000 ff86 	bl	8005464 <xTaskRemoveFromEventList>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00e      	beq.n	800457c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00b      	beq.n	800457c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	e007      	b.n	800457c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800456c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004570:	3301      	adds	r3, #1
 8004572:	b2db      	uxtb	r3, r3
 8004574:	b25a      	sxtb	r2, r3
 8004576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800457c:	2301      	movs	r3, #1
 800457e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004580:	e001      	b.n	8004586 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004582:	2300      	movs	r3, #0
 8004584:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004588:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004590:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004594:	4618      	mov	r0, r3
 8004596:	3740      	adds	r7, #64	@ 0x40
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b08c      	sub	sp, #48	@ 0x30
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80045a8:	2300      	movs	r3, #0
 80045aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80045b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d10b      	bne.n	80045ce <xQueueReceive+0x32>
	__asm volatile
 80045b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ba:	f383 8811 	msr	BASEPRI, r3
 80045be:	f3bf 8f6f 	isb	sy
 80045c2:	f3bf 8f4f 	dsb	sy
 80045c6:	623b      	str	r3, [r7, #32]
}
 80045c8:	bf00      	nop
 80045ca:	bf00      	nop
 80045cc:	e7fd      	b.n	80045ca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d103      	bne.n	80045dc <xQueueReceive+0x40>
 80045d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <xQueueReceive+0x44>
 80045dc:	2301      	movs	r3, #1
 80045de:	e000      	b.n	80045e2 <xQueueReceive+0x46>
 80045e0:	2300      	movs	r3, #0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10b      	bne.n	80045fe <xQueueReceive+0x62>
	__asm volatile
 80045e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	61fb      	str	r3, [r7, #28]
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	e7fd      	b.n	80045fa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045fe:	f001 f8f7 	bl	80057f0 <xTaskGetSchedulerState>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d102      	bne.n	800460e <xQueueReceive+0x72>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <xQueueReceive+0x76>
 800460e:	2301      	movs	r3, #1
 8004610:	e000      	b.n	8004614 <xQueueReceive+0x78>
 8004612:	2300      	movs	r3, #0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10b      	bne.n	8004630 <xQueueReceive+0x94>
	__asm volatile
 8004618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800461c:	f383 8811 	msr	BASEPRI, r3
 8004620:	f3bf 8f6f 	isb	sy
 8004624:	f3bf 8f4f 	dsb	sy
 8004628:	61bb      	str	r3, [r7, #24]
}
 800462a:	bf00      	nop
 800462c:	bf00      	nop
 800462e:	e7fd      	b.n	800462c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004630:	f001 fe4a 	bl	80062c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004638:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800463a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01f      	beq.n	8004680 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004640:	68b9      	ldr	r1, [r7, #8]
 8004642:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004644:	f000 f978 	bl	8004938 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800464a:	1e5a      	subs	r2, r3, #1
 800464c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00f      	beq.n	8004678 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800465a:	3310      	adds	r3, #16
 800465c:	4618      	mov	r0, r3
 800465e:	f000 ff01 	bl	8005464 <xTaskRemoveFromEventList>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d007      	beq.n	8004678 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004668:	4b3c      	ldr	r3, [pc, #240]	@ (800475c <xQueueReceive+0x1c0>)
 800466a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	f3bf 8f4f 	dsb	sy
 8004674:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004678:	f001 fe58 	bl	800632c <vPortExitCritical>
				return pdPASS;
 800467c:	2301      	movs	r3, #1
 800467e:	e069      	b.n	8004754 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d103      	bne.n	800468e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004686:	f001 fe51 	bl	800632c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800468a:	2300      	movs	r3, #0
 800468c:	e062      	b.n	8004754 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800468e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004690:	2b00      	cmp	r3, #0
 8004692:	d106      	bne.n	80046a2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004694:	f107 0310 	add.w	r3, r7, #16
 8004698:	4618      	mov	r0, r3
 800469a:	f000 ff47 	bl	800552c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800469e:	2301      	movs	r3, #1
 80046a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046a2:	f001 fe43 	bl	800632c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046a6:	f000 fcaf 	bl	8005008 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046aa:	f001 fe0d 	bl	80062c8 <vPortEnterCritical>
 80046ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046b4:	b25b      	sxtb	r3, r3
 80046b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ba:	d103      	bne.n	80046c4 <xQueueReceive+0x128>
 80046bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046ca:	b25b      	sxtb	r3, r3
 80046cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d0:	d103      	bne.n	80046da <xQueueReceive+0x13e>
 80046d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046da:	f001 fe27 	bl	800632c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046de:	1d3a      	adds	r2, r7, #4
 80046e0:	f107 0310 	add.w	r3, r7, #16
 80046e4:	4611      	mov	r1, r2
 80046e6:	4618      	mov	r0, r3
 80046e8:	f000 ff36 	bl	8005558 <xTaskCheckForTimeOut>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d123      	bne.n	800473a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046f4:	f000 f998 	bl	8004a28 <prvIsQueueEmpty>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d017      	beq.n	800472e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004700:	3324      	adds	r3, #36	@ 0x24
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	4611      	mov	r1, r2
 8004706:	4618      	mov	r0, r3
 8004708:	f000 fe5a 	bl	80053c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800470c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800470e:	f000 f939 	bl	8004984 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004712:	f000 fc87 	bl	8005024 <xTaskResumeAll>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d189      	bne.n	8004630 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800471c:	4b0f      	ldr	r3, [pc, #60]	@ (800475c <xQueueReceive+0x1c0>)
 800471e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	f3bf 8f4f 	dsb	sy
 8004728:	f3bf 8f6f 	isb	sy
 800472c:	e780      	b.n	8004630 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800472e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004730:	f000 f928 	bl	8004984 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004734:	f000 fc76 	bl	8005024 <xTaskResumeAll>
 8004738:	e77a      	b.n	8004630 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800473a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800473c:	f000 f922 	bl	8004984 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004740:	f000 fc70 	bl	8005024 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004744:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004746:	f000 f96f 	bl	8004a28 <prvIsQueueEmpty>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	f43f af6f 	beq.w	8004630 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004752:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004754:	4618      	mov	r0, r3
 8004756:	3730      	adds	r7, #48	@ 0x30
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	e000ed04 	.word	0xe000ed04

08004760 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08e      	sub	sp, #56	@ 0x38
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10b      	bne.n	800478e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800477a:	f383 8811 	msr	BASEPRI, r3
 800477e:	f3bf 8f6f 	isb	sy
 8004782:	f3bf 8f4f 	dsb	sy
 8004786:	623b      	str	r3, [r7, #32]
}
 8004788:	bf00      	nop
 800478a:	bf00      	nop
 800478c:	e7fd      	b.n	800478a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d103      	bne.n	800479c <xQueueReceiveFromISR+0x3c>
 8004794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <xQueueReceiveFromISR+0x40>
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <xQueueReceiveFromISR+0x42>
 80047a0:	2300      	movs	r3, #0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10b      	bne.n	80047be <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	61fb      	str	r3, [r7, #28]
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	e7fd      	b.n	80047ba <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047be:	f001 fe63 	bl	8006488 <vPortValidateInterruptPriority>
	__asm volatile
 80047c2:	f3ef 8211 	mrs	r2, BASEPRI
 80047c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047ca:	f383 8811 	msr	BASEPRI, r3
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f3bf 8f4f 	dsb	sy
 80047d6:	61ba      	str	r2, [r7, #24]
 80047d8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80047da:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d02f      	beq.n	800484a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80047ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047f8:	f000 f89e 	bl	8004938 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fe:	1e5a      	subs	r2, r3, #1
 8004800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004802:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004804:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480c:	d112      	bne.n	8004834 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800480e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d016      	beq.n	8004844 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004818:	3310      	adds	r3, #16
 800481a:	4618      	mov	r0, r3
 800481c:	f000 fe22 	bl	8005464 <xTaskRemoveFromEventList>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00e      	beq.n	8004844 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00b      	beq.n	8004844 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	601a      	str	r2, [r3, #0]
 8004832:	e007      	b.n	8004844 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004834:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004838:	3301      	adds	r3, #1
 800483a:	b2db      	uxtb	r3, r3
 800483c:	b25a      	sxtb	r2, r3
 800483e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004840:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004844:	2301      	movs	r3, #1
 8004846:	637b      	str	r3, [r7, #52]	@ 0x34
 8004848:	e001      	b.n	800484e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800484a:	2300      	movs	r3, #0
 800484c:	637b      	str	r3, [r7, #52]	@ 0x34
 800484e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004850:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	f383 8811 	msr	BASEPRI, r3
}
 8004858:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800485a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800485c:	4618      	mov	r0, r3
 800485e:	3738      	adds	r7, #56	@ 0x38
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004870:	2300      	movs	r3, #0
 8004872:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004878:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10d      	bne.n	800489e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d14d      	bne.n	8004926 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	4618      	mov	r0, r3
 8004890:	f000 ffcc 	bl	800582c <xTaskPriorityDisinherit>
 8004894:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	609a      	str	r2, [r3, #8]
 800489c:	e043      	b.n	8004926 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d119      	bne.n	80048d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6858      	ldr	r0, [r3, #4]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ac:	461a      	mov	r2, r3
 80048ae:	68b9      	ldr	r1, [r7, #8]
 80048b0:	f002 f89e 	bl	80069f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048bc:	441a      	add	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d32b      	bcc.n	8004926 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	605a      	str	r2, [r3, #4]
 80048d6:	e026      	b.n	8004926 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	68d8      	ldr	r0, [r3, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e0:	461a      	mov	r2, r3
 80048e2:	68b9      	ldr	r1, [r7, #8]
 80048e4:	f002 f884 	bl	80069f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f0:	425b      	negs	r3, r3
 80048f2:	441a      	add	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	68da      	ldr	r2, [r3, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	429a      	cmp	r2, r3
 8004902:	d207      	bcs.n	8004914 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490c:	425b      	negs	r3, r3
 800490e:	441a      	add	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2b02      	cmp	r3, #2
 8004918:	d105      	bne.n	8004926 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d002      	beq.n	8004926 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	3b01      	subs	r3, #1
 8004924:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800492e:	697b      	ldr	r3, [r7, #20]
}
 8004930:	4618      	mov	r0, r3
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004946:	2b00      	cmp	r3, #0
 8004948:	d018      	beq.n	800497c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68da      	ldr	r2, [r3, #12]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	441a      	add	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	429a      	cmp	r2, r3
 8004962:	d303      	bcc.n	800496c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	68d9      	ldr	r1, [r3, #12]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004974:	461a      	mov	r2, r3
 8004976:	6838      	ldr	r0, [r7, #0]
 8004978:	f002 f83a 	bl	80069f0 <memcpy>
	}
}
 800497c:	bf00      	nop
 800497e:	3708      	adds	r7, #8
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800498c:	f001 fc9c 	bl	80062c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004996:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004998:	e011      	b.n	80049be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d012      	beq.n	80049c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	3324      	adds	r3, #36	@ 0x24
 80049a6:	4618      	mov	r0, r3
 80049a8:	f000 fd5c 	bl	8005464 <xTaskRemoveFromEventList>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80049b2:	f000 fe35 	bl	8005620 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
 80049b8:	3b01      	subs	r3, #1
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80049be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	dce9      	bgt.n	800499a <prvUnlockQueue+0x16>
 80049c6:	e000      	b.n	80049ca <prvUnlockQueue+0x46>
					break;
 80049c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	22ff      	movs	r2, #255	@ 0xff
 80049ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80049d2:	f001 fcab 	bl	800632c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80049d6:	f001 fc77 	bl	80062c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049e2:	e011      	b.n	8004a08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d012      	beq.n	8004a12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3310      	adds	r3, #16
 80049f0:	4618      	mov	r0, r3
 80049f2:	f000 fd37 	bl	8005464 <xTaskRemoveFromEventList>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80049fc:	f000 fe10 	bl	8005620 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004a00:	7bbb      	ldrb	r3, [r7, #14]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	dce9      	bgt.n	80049e4 <prvUnlockQueue+0x60>
 8004a10:	e000      	b.n	8004a14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004a12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	22ff      	movs	r2, #255	@ 0xff
 8004a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004a1c:	f001 fc86 	bl	800632c <vPortExitCritical>
}
 8004a20:	bf00      	nop
 8004a22:	3710      	adds	r7, #16
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a30:	f001 fc4a 	bl	80062c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d102      	bne.n	8004a42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	60fb      	str	r3, [r7, #12]
 8004a40:	e001      	b.n	8004a46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004a42:	2300      	movs	r3, #0
 8004a44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a46:	f001 fc71 	bl	800632c <vPortExitCritical>

	return xReturn;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3710      	adds	r7, #16
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a5c:	f001 fc34 	bl	80062c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d102      	bne.n	8004a72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	e001      	b.n	8004a76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004a72:	2300      	movs	r3, #0
 8004a74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a76:	f001 fc59 	bl	800632c <vPortExitCritical>

	return xReturn;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a8e:	2300      	movs	r3, #0
 8004a90:	60fb      	str	r3, [r7, #12]
 8004a92:	e014      	b.n	8004abe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004a94:	4a0f      	ldr	r2, [pc, #60]	@ (8004ad4 <vQueueAddToRegistry+0x50>)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10b      	bne.n	8004ab8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004aa0:	490c      	ldr	r1, [pc, #48]	@ (8004ad4 <vQueueAddToRegistry+0x50>)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	683a      	ldr	r2, [r7, #0]
 8004aa6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8004ad4 <vQueueAddToRegistry+0x50>)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	4413      	add	r3, r2
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004ab6:	e006      	b.n	8004ac6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	3301      	adds	r3, #1
 8004abc:	60fb      	str	r3, [r7, #12]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2b07      	cmp	r3, #7
 8004ac2:	d9e7      	bls.n	8004a94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	3714      	adds	r7, #20
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20000904 	.word	0x20000904

08004ad8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b086      	sub	sp, #24
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004ae8:	f001 fbee 	bl	80062c8 <vPortEnterCritical>
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004af2:	b25b      	sxtb	r3, r3
 8004af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af8:	d103      	bne.n	8004b02 <vQueueWaitForMessageRestricted+0x2a>
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b08:	b25b      	sxtb	r3, r3
 8004b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0e:	d103      	bne.n	8004b18 <vQueueWaitForMessageRestricted+0x40>
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b18:	f001 fc08 	bl	800632c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d106      	bne.n	8004b32 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	3324      	adds	r3, #36	@ 0x24
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	68b9      	ldr	r1, [r7, #8]
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f000 fc6d 	bl	800540c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004b32:	6978      	ldr	r0, [r7, #20]
 8004b34:	f7ff ff26 	bl	8004984 <prvUnlockQueue>
	}
 8004b38:	bf00      	nop
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08e      	sub	sp, #56	@ 0x38
 8004b44:	af04      	add	r7, sp, #16
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10b      	bne.n	8004b6c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b58:	f383 8811 	msr	BASEPRI, r3
 8004b5c:	f3bf 8f6f 	isb	sy
 8004b60:	f3bf 8f4f 	dsb	sy
 8004b64:	623b      	str	r3, [r7, #32]
}
 8004b66:	bf00      	nop
 8004b68:	bf00      	nop
 8004b6a:	e7fd      	b.n	8004b68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10b      	bne.n	8004b8a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b76:	f383 8811 	msr	BASEPRI, r3
 8004b7a:	f3bf 8f6f 	isb	sy
 8004b7e:	f3bf 8f4f 	dsb	sy
 8004b82:	61fb      	str	r3, [r7, #28]
}
 8004b84:	bf00      	nop
 8004b86:	bf00      	nop
 8004b88:	e7fd      	b.n	8004b86 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b8a:	23a8      	movs	r3, #168	@ 0xa8
 8004b8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	2ba8      	cmp	r3, #168	@ 0xa8
 8004b92:	d00b      	beq.n	8004bac <xTaskCreateStatic+0x6c>
	__asm volatile
 8004b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b98:	f383 8811 	msr	BASEPRI, r3
 8004b9c:	f3bf 8f6f 	isb	sy
 8004ba0:	f3bf 8f4f 	dsb	sy
 8004ba4:	61bb      	str	r3, [r7, #24]
}
 8004ba6:	bf00      	nop
 8004ba8:	bf00      	nop
 8004baa:	e7fd      	b.n	8004ba8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004bac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d01e      	beq.n	8004bf2 <xTaskCreateStatic+0xb2>
 8004bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d01b      	beq.n	8004bf2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bbc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004bc2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004bcc:	2300      	movs	r3, #0
 8004bce:	9303      	str	r3, [sp, #12]
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd2:	9302      	str	r3, [sp, #8]
 8004bd4:	f107 0314 	add.w	r3, r7, #20
 8004bd8:	9301      	str	r3, [sp, #4]
 8004bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	68b9      	ldr	r1, [r7, #8]
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 f851 	bl	8004c8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004bec:	f000 f8f6 	bl	8004ddc <prvAddNewTaskToReadyList>
 8004bf0:	e001      	b.n	8004bf6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004bf6:	697b      	ldr	r3, [r7, #20]
	}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3728      	adds	r7, #40	@ 0x28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b08c      	sub	sp, #48	@ 0x30
 8004c04:	af04      	add	r7, sp, #16
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	603b      	str	r3, [r7, #0]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004c10:	88fb      	ldrh	r3, [r7, #6]
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4618      	mov	r0, r3
 8004c16:	f001 fc79 	bl	800650c <pvPortMalloc>
 8004c1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00e      	beq.n	8004c40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c22:	20a8      	movs	r0, #168	@ 0xa8
 8004c24:	f001 fc72 	bl	800650c <pvPortMalloc>
 8004c28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d003      	beq.n	8004c38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c36:	e005      	b.n	8004c44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c38:	6978      	ldr	r0, [r7, #20]
 8004c3a:	f001 fd35 	bl	80066a8 <vPortFree>
 8004c3e:	e001      	b.n	8004c44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c40:	2300      	movs	r3, #0
 8004c42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d017      	beq.n	8004c7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c52:	88fa      	ldrh	r2, [r7, #6]
 8004c54:	2300      	movs	r3, #0
 8004c56:	9303      	str	r3, [sp, #12]
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	9302      	str	r3, [sp, #8]
 8004c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c5e:	9301      	str	r3, [sp, #4]
 8004c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c62:	9300      	str	r3, [sp, #0]
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 f80f 	bl	8004c8c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c6e:	69f8      	ldr	r0, [r7, #28]
 8004c70:	f000 f8b4 	bl	8004ddc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c74:	2301      	movs	r3, #1
 8004c76:	61bb      	str	r3, [r7, #24]
 8004c78:	e002      	b.n	8004c80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004c7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c80:	69bb      	ldr	r3, [r7, #24]
	}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3720      	adds	r7, #32
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}
	...

08004c8c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b088      	sub	sp, #32
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
 8004c98:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	21a5      	movs	r1, #165	@ 0xa5
 8004ca6:	f001 fe1f 	bl	80068e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	f023 0307 	bic.w	r3, r3, #7
 8004cc2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	f003 0307 	and.w	r3, r3, #7
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00b      	beq.n	8004ce6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	617b      	str	r3, [r7, #20]
}
 8004ce0:	bf00      	nop
 8004ce2:	bf00      	nop
 8004ce4:	e7fd      	b.n	8004ce2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d01f      	beq.n	8004d2c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cec:	2300      	movs	r3, #0
 8004cee:	61fb      	str	r3, [r7, #28]
 8004cf0:	e012      	b.n	8004d18 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	7819      	ldrb	r1, [r3, #0]
 8004cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	4413      	add	r3, r2
 8004d00:	3334      	adds	r3, #52	@ 0x34
 8004d02:	460a      	mov	r2, r1
 8004d04:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d006      	beq.n	8004d20 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	3301      	adds	r3, #1
 8004d16:	61fb      	str	r3, [r7, #28]
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	2b0f      	cmp	r3, #15
 8004d1c:	d9e9      	bls.n	8004cf2 <prvInitialiseNewTask+0x66>
 8004d1e:	e000      	b.n	8004d22 <prvInitialiseNewTask+0x96>
			{
				break;
 8004d20:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d2a:	e003      	b.n	8004d34 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d36:	2b37      	cmp	r3, #55	@ 0x37
 8004d38:	d901      	bls.n	8004d3e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d3a:	2337      	movs	r3, #55	@ 0x37
 8004d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d42:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d48:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d52:	3304      	adds	r3, #4
 8004d54:	4618      	mov	r0, r3
 8004d56:	f7ff f8a7 	bl	8003ea8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d5c:	3318      	adds	r3, #24
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f7ff f8a2 	bl	8003ea8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d68:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d6c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d72:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d78:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d8c:	3354      	adds	r3, #84	@ 0x54
 8004d8e:	224c      	movs	r2, #76	@ 0x4c
 8004d90:	2100      	movs	r1, #0
 8004d92:	4618      	mov	r0, r3
 8004d94:	f001 fda8 	bl	80068e8 <memset>
 8004d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8004dd0 <prvInitialiseNewTask+0x144>)
 8004d9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da0:	4a0c      	ldr	r2, [pc, #48]	@ (8004dd4 <prvInitialiseNewTask+0x148>)
 8004da2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da6:	4a0c      	ldr	r2, [pc, #48]	@ (8004dd8 <prvInitialiseNewTask+0x14c>)
 8004da8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	68f9      	ldr	r1, [r7, #12]
 8004dae:	69b8      	ldr	r0, [r7, #24]
 8004db0:	f001 f95a 	bl	8006068 <pxPortInitialiseStack>
 8004db4:	4602      	mov	r2, r0
 8004db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d002      	beq.n	8004dc6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004dc6:	bf00      	nop
 8004dc8:	3720      	adds	r7, #32
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	20001b50 	.word	0x20001b50
 8004dd4:	20001bb8 	.word	0x20001bb8
 8004dd8:	20001c20 	.word	0x20001c20

08004ddc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004de4:	f001 fa70 	bl	80062c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004de8:	4b2d      	ldr	r3, [pc, #180]	@ (8004ea0 <prvAddNewTaskToReadyList+0xc4>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	3301      	adds	r3, #1
 8004dee:	4a2c      	ldr	r2, [pc, #176]	@ (8004ea0 <prvAddNewTaskToReadyList+0xc4>)
 8004df0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004df2:	4b2c      	ldr	r3, [pc, #176]	@ (8004ea4 <prvAddNewTaskToReadyList+0xc8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d109      	bne.n	8004e0e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004dfa:	4a2a      	ldr	r2, [pc, #168]	@ (8004ea4 <prvAddNewTaskToReadyList+0xc8>)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e00:	4b27      	ldr	r3, [pc, #156]	@ (8004ea0 <prvAddNewTaskToReadyList+0xc4>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d110      	bne.n	8004e2a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004e08:	f000 fc2e 	bl	8005668 <prvInitialiseTaskLists>
 8004e0c:	e00d      	b.n	8004e2a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004e0e:	4b26      	ldr	r3, [pc, #152]	@ (8004ea8 <prvAddNewTaskToReadyList+0xcc>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d109      	bne.n	8004e2a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e16:	4b23      	ldr	r3, [pc, #140]	@ (8004ea4 <prvAddNewTaskToReadyList+0xc8>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d802      	bhi.n	8004e2a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004e24:	4a1f      	ldr	r2, [pc, #124]	@ (8004ea4 <prvAddNewTaskToReadyList+0xc8>)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004e2a:	4b20      	ldr	r3, [pc, #128]	@ (8004eac <prvAddNewTaskToReadyList+0xd0>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	3301      	adds	r3, #1
 8004e30:	4a1e      	ldr	r2, [pc, #120]	@ (8004eac <prvAddNewTaskToReadyList+0xd0>)
 8004e32:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004e34:	4b1d      	ldr	r3, [pc, #116]	@ (8004eac <prvAddNewTaskToReadyList+0xd0>)
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e40:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb0 <prvAddNewTaskToReadyList+0xd4>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d903      	bls.n	8004e50 <prvAddNewTaskToReadyList+0x74>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4c:	4a18      	ldr	r2, [pc, #96]	@ (8004eb0 <prvAddNewTaskToReadyList+0xd4>)
 8004e4e:	6013      	str	r3, [r2, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e54:	4613      	mov	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4413      	add	r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	4a15      	ldr	r2, [pc, #84]	@ (8004eb4 <prvAddNewTaskToReadyList+0xd8>)
 8004e5e:	441a      	add	r2, r3
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3304      	adds	r3, #4
 8004e64:	4619      	mov	r1, r3
 8004e66:	4610      	mov	r0, r2
 8004e68:	f7ff f82b 	bl	8003ec2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004e6c:	f001 fa5e 	bl	800632c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004e70:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea8 <prvAddNewTaskToReadyList+0xcc>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00e      	beq.n	8004e96 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e78:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea4 <prvAddNewTaskToReadyList+0xc8>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d207      	bcs.n	8004e96 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004e86:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb8 <prvAddNewTaskToReadyList+0xdc>)
 8004e88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	f3bf 8f4f 	dsb	sy
 8004e92:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e96:	bf00      	nop
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20000e18 	.word	0x20000e18
 8004ea4:	20000944 	.word	0x20000944
 8004ea8:	20000e24 	.word	0x20000e24
 8004eac:	20000e34 	.word	0x20000e34
 8004eb0:	20000e20 	.word	0x20000e20
 8004eb4:	20000948 	.word	0x20000948
 8004eb8:	e000ed04 	.word	0xe000ed04

08004ebc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d018      	beq.n	8004f00 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004ece:	4b14      	ldr	r3, [pc, #80]	@ (8004f20 <vTaskDelay+0x64>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00b      	beq.n	8004eee <vTaskDelay+0x32>
	__asm volatile
 8004ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eda:	f383 8811 	msr	BASEPRI, r3
 8004ede:	f3bf 8f6f 	isb	sy
 8004ee2:	f3bf 8f4f 	dsb	sy
 8004ee6:	60bb      	str	r3, [r7, #8]
}
 8004ee8:	bf00      	nop
 8004eea:	bf00      	nop
 8004eec:	e7fd      	b.n	8004eea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004eee:	f000 f88b 	bl	8005008 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 fd09 	bl	800590c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004efa:	f000 f893 	bl	8005024 <xTaskResumeAll>
 8004efe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d107      	bne.n	8004f16 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004f06:	4b07      	ldr	r3, [pc, #28]	@ (8004f24 <vTaskDelay+0x68>)
 8004f08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f0c:	601a      	str	r2, [r3, #0]
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004f16:	bf00      	nop
 8004f18:	3710      	adds	r7, #16
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20000e40 	.word	0x20000e40
 8004f24:	e000ed04 	.word	0xe000ed04

08004f28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b08a      	sub	sp, #40	@ 0x28
 8004f2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004f32:	2300      	movs	r3, #0
 8004f34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004f36:	463a      	mov	r2, r7
 8004f38:	1d39      	adds	r1, r7, #4
 8004f3a:	f107 0308 	add.w	r3, r7, #8
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7fe ff5e 	bl	8003e00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004f44:	6839      	ldr	r1, [r7, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	9202      	str	r2, [sp, #8]
 8004f4c:	9301      	str	r3, [sp, #4]
 8004f4e:	2300      	movs	r3, #0
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	2300      	movs	r3, #0
 8004f54:	460a      	mov	r2, r1
 8004f56:	4924      	ldr	r1, [pc, #144]	@ (8004fe8 <vTaskStartScheduler+0xc0>)
 8004f58:	4824      	ldr	r0, [pc, #144]	@ (8004fec <vTaskStartScheduler+0xc4>)
 8004f5a:	f7ff fdf1 	bl	8004b40 <xTaskCreateStatic>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	4a23      	ldr	r2, [pc, #140]	@ (8004ff0 <vTaskStartScheduler+0xc8>)
 8004f62:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004f64:	4b22      	ldr	r3, [pc, #136]	@ (8004ff0 <vTaskStartScheduler+0xc8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d002      	beq.n	8004f72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	e001      	b.n	8004f76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004f72:	2300      	movs	r3, #0
 8004f74:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d102      	bne.n	8004f82 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004f7c:	f000 fd1a 	bl	80059b4 <xTimerCreateTimerTask>
 8004f80:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d11b      	bne.n	8004fc0 <vTaskStartScheduler+0x98>
	__asm volatile
 8004f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f8c:	f383 8811 	msr	BASEPRI, r3
 8004f90:	f3bf 8f6f 	isb	sy
 8004f94:	f3bf 8f4f 	dsb	sy
 8004f98:	613b      	str	r3, [r7, #16]
}
 8004f9a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004f9c:	4b15      	ldr	r3, [pc, #84]	@ (8004ff4 <vTaskStartScheduler+0xcc>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	3354      	adds	r3, #84	@ 0x54
 8004fa2:	4a15      	ldr	r2, [pc, #84]	@ (8004ff8 <vTaskStartScheduler+0xd0>)
 8004fa4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004fa6:	4b15      	ldr	r3, [pc, #84]	@ (8004ffc <vTaskStartScheduler+0xd4>)
 8004fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004fae:	4b14      	ldr	r3, [pc, #80]	@ (8005000 <vTaskStartScheduler+0xd8>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004fb4:	4b13      	ldr	r3, [pc, #76]	@ (8005004 <vTaskStartScheduler+0xdc>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004fba:	f001 f8e1 	bl	8006180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004fbe:	e00f      	b.n	8004fe0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc6:	d10b      	bne.n	8004fe0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fcc:	f383 8811 	msr	BASEPRI, r3
 8004fd0:	f3bf 8f6f 	isb	sy
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	60fb      	str	r3, [r7, #12]
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	e7fd      	b.n	8004fdc <vTaskStartScheduler+0xb4>
}
 8004fe0:	bf00      	nop
 8004fe2:	3718      	adds	r7, #24
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	08006b0c 	.word	0x08006b0c
 8004fec:	08005639 	.word	0x08005639
 8004ff0:	20000e3c 	.word	0x20000e3c
 8004ff4:	20000944 	.word	0x20000944
 8004ff8:	20000010 	.word	0x20000010
 8004ffc:	20000e38 	.word	0x20000e38
 8005000:	20000e24 	.word	0x20000e24
 8005004:	20000e1c 	.word	0x20000e1c

08005008 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005008:	b480      	push	{r7}
 800500a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800500c:	4b04      	ldr	r3, [pc, #16]	@ (8005020 <vTaskSuspendAll+0x18>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3301      	adds	r3, #1
 8005012:	4a03      	ldr	r2, [pc, #12]	@ (8005020 <vTaskSuspendAll+0x18>)
 8005014:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005016:	bf00      	nop
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	20000e40 	.word	0x20000e40

08005024 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800502a:	2300      	movs	r3, #0
 800502c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800502e:	2300      	movs	r3, #0
 8005030:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005032:	4b42      	ldr	r3, [pc, #264]	@ (800513c <xTaskResumeAll+0x118>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d10b      	bne.n	8005052 <xTaskResumeAll+0x2e>
	__asm volatile
 800503a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800503e:	f383 8811 	msr	BASEPRI, r3
 8005042:	f3bf 8f6f 	isb	sy
 8005046:	f3bf 8f4f 	dsb	sy
 800504a:	603b      	str	r3, [r7, #0]
}
 800504c:	bf00      	nop
 800504e:	bf00      	nop
 8005050:	e7fd      	b.n	800504e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005052:	f001 f939 	bl	80062c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005056:	4b39      	ldr	r3, [pc, #228]	@ (800513c <xTaskResumeAll+0x118>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	3b01      	subs	r3, #1
 800505c:	4a37      	ldr	r2, [pc, #220]	@ (800513c <xTaskResumeAll+0x118>)
 800505e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005060:	4b36      	ldr	r3, [pc, #216]	@ (800513c <xTaskResumeAll+0x118>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d162      	bne.n	800512e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005068:	4b35      	ldr	r3, [pc, #212]	@ (8005140 <xTaskResumeAll+0x11c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d05e      	beq.n	800512e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005070:	e02f      	b.n	80050d2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005072:	4b34      	ldr	r3, [pc, #208]	@ (8005144 <xTaskResumeAll+0x120>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	3318      	adds	r3, #24
 800507e:	4618      	mov	r0, r3
 8005080:	f7fe ff7c 	bl	8003f7c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	3304      	adds	r3, #4
 8005088:	4618      	mov	r0, r3
 800508a:	f7fe ff77 	bl	8003f7c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005092:	4b2d      	ldr	r3, [pc, #180]	@ (8005148 <xTaskResumeAll+0x124>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	429a      	cmp	r2, r3
 8005098:	d903      	bls.n	80050a2 <xTaskResumeAll+0x7e>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509e:	4a2a      	ldr	r2, [pc, #168]	@ (8005148 <xTaskResumeAll+0x124>)
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050a6:	4613      	mov	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4a27      	ldr	r2, [pc, #156]	@ (800514c <xTaskResumeAll+0x128>)
 80050b0:	441a      	add	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	3304      	adds	r3, #4
 80050b6:	4619      	mov	r1, r3
 80050b8:	4610      	mov	r0, r2
 80050ba:	f7fe ff02 	bl	8003ec2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050c2:	4b23      	ldr	r3, [pc, #140]	@ (8005150 <xTaskResumeAll+0x12c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d302      	bcc.n	80050d2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80050cc:	4b21      	ldr	r3, [pc, #132]	@ (8005154 <xTaskResumeAll+0x130>)
 80050ce:	2201      	movs	r2, #1
 80050d0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050d2:	4b1c      	ldr	r3, [pc, #112]	@ (8005144 <xTaskResumeAll+0x120>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1cb      	bne.n	8005072 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80050e0:	f000 fb66 	bl	80057b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80050e4:	4b1c      	ldr	r3, [pc, #112]	@ (8005158 <xTaskResumeAll+0x134>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d010      	beq.n	8005112 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80050f0:	f000 f846 	bl	8005180 <xTaskIncrementTick>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d002      	beq.n	8005100 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80050fa:	4b16      	ldr	r3, [pc, #88]	@ (8005154 <xTaskResumeAll+0x130>)
 80050fc:	2201      	movs	r2, #1
 80050fe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	3b01      	subs	r3, #1
 8005104:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1f1      	bne.n	80050f0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800510c:	4b12      	ldr	r3, [pc, #72]	@ (8005158 <xTaskResumeAll+0x134>)
 800510e:	2200      	movs	r2, #0
 8005110:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005112:	4b10      	ldr	r3, [pc, #64]	@ (8005154 <xTaskResumeAll+0x130>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d009      	beq.n	800512e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800511a:	2301      	movs	r3, #1
 800511c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800511e:	4b0f      	ldr	r3, [pc, #60]	@ (800515c <xTaskResumeAll+0x138>)
 8005120:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005124:	601a      	str	r2, [r3, #0]
 8005126:	f3bf 8f4f 	dsb	sy
 800512a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800512e:	f001 f8fd 	bl	800632c <vPortExitCritical>

	return xAlreadyYielded;
 8005132:	68bb      	ldr	r3, [r7, #8]
}
 8005134:	4618      	mov	r0, r3
 8005136:	3710      	adds	r7, #16
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	20000e40 	.word	0x20000e40
 8005140:	20000e18 	.word	0x20000e18
 8005144:	20000dd8 	.word	0x20000dd8
 8005148:	20000e20 	.word	0x20000e20
 800514c:	20000948 	.word	0x20000948
 8005150:	20000944 	.word	0x20000944
 8005154:	20000e2c 	.word	0x20000e2c
 8005158:	20000e28 	.word	0x20000e28
 800515c:	e000ed04 	.word	0xe000ed04

08005160 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005166:	4b05      	ldr	r3, [pc, #20]	@ (800517c <xTaskGetTickCount+0x1c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800516c:	687b      	ldr	r3, [r7, #4]
}
 800516e:	4618      	mov	r0, r3
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	20000e1c 	.word	0x20000e1c

08005180 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005186:	2300      	movs	r3, #0
 8005188:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800518a:	4b4f      	ldr	r3, [pc, #316]	@ (80052c8 <xTaskIncrementTick+0x148>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	f040 8090 	bne.w	80052b4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005194:	4b4d      	ldr	r3, [pc, #308]	@ (80052cc <xTaskIncrementTick+0x14c>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	3301      	adds	r3, #1
 800519a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800519c:	4a4b      	ldr	r2, [pc, #300]	@ (80052cc <xTaskIncrementTick+0x14c>)
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d121      	bne.n	80051ec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80051a8:	4b49      	ldr	r3, [pc, #292]	@ (80052d0 <xTaskIncrementTick+0x150>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00b      	beq.n	80051ca <xTaskIncrementTick+0x4a>
	__asm volatile
 80051b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b6:	f383 8811 	msr	BASEPRI, r3
 80051ba:	f3bf 8f6f 	isb	sy
 80051be:	f3bf 8f4f 	dsb	sy
 80051c2:	603b      	str	r3, [r7, #0]
}
 80051c4:	bf00      	nop
 80051c6:	bf00      	nop
 80051c8:	e7fd      	b.n	80051c6 <xTaskIncrementTick+0x46>
 80051ca:	4b41      	ldr	r3, [pc, #260]	@ (80052d0 <xTaskIncrementTick+0x150>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	4b40      	ldr	r3, [pc, #256]	@ (80052d4 <xTaskIncrementTick+0x154>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a3e      	ldr	r2, [pc, #248]	@ (80052d0 <xTaskIncrementTick+0x150>)
 80051d6:	6013      	str	r3, [r2, #0]
 80051d8:	4a3e      	ldr	r2, [pc, #248]	@ (80052d4 <xTaskIncrementTick+0x154>)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6013      	str	r3, [r2, #0]
 80051de:	4b3e      	ldr	r3, [pc, #248]	@ (80052d8 <xTaskIncrementTick+0x158>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	3301      	adds	r3, #1
 80051e4:	4a3c      	ldr	r2, [pc, #240]	@ (80052d8 <xTaskIncrementTick+0x158>)
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	f000 fae2 	bl	80057b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051ec:	4b3b      	ldr	r3, [pc, #236]	@ (80052dc <xTaskIncrementTick+0x15c>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	693a      	ldr	r2, [r7, #16]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d349      	bcc.n	800528a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051f6:	4b36      	ldr	r3, [pc, #216]	@ (80052d0 <xTaskIncrementTick+0x150>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d104      	bne.n	800520a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005200:	4b36      	ldr	r3, [pc, #216]	@ (80052dc <xTaskIncrementTick+0x15c>)
 8005202:	f04f 32ff 	mov.w	r2, #4294967295
 8005206:	601a      	str	r2, [r3, #0]
					break;
 8005208:	e03f      	b.n	800528a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800520a:	4b31      	ldr	r3, [pc, #196]	@ (80052d0 <xTaskIncrementTick+0x150>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800521a:	693a      	ldr	r2, [r7, #16]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	429a      	cmp	r2, r3
 8005220:	d203      	bcs.n	800522a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005222:	4a2e      	ldr	r2, [pc, #184]	@ (80052dc <xTaskIncrementTick+0x15c>)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005228:	e02f      	b.n	800528a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	3304      	adds	r3, #4
 800522e:	4618      	mov	r0, r3
 8005230:	f7fe fea4 	bl	8003f7c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005238:	2b00      	cmp	r3, #0
 800523a:	d004      	beq.n	8005246 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	3318      	adds	r3, #24
 8005240:	4618      	mov	r0, r3
 8005242:	f7fe fe9b 	bl	8003f7c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800524a:	4b25      	ldr	r3, [pc, #148]	@ (80052e0 <xTaskIncrementTick+0x160>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	429a      	cmp	r2, r3
 8005250:	d903      	bls.n	800525a <xTaskIncrementTick+0xda>
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	4a22      	ldr	r2, [pc, #136]	@ (80052e0 <xTaskIncrementTick+0x160>)
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800525e:	4613      	mov	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4413      	add	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4a1f      	ldr	r2, [pc, #124]	@ (80052e4 <xTaskIncrementTick+0x164>)
 8005268:	441a      	add	r2, r3
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	3304      	adds	r3, #4
 800526e:	4619      	mov	r1, r3
 8005270:	4610      	mov	r0, r2
 8005272:	f7fe fe26 	bl	8003ec2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800527a:	4b1b      	ldr	r3, [pc, #108]	@ (80052e8 <xTaskIncrementTick+0x168>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005280:	429a      	cmp	r2, r3
 8005282:	d3b8      	bcc.n	80051f6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005284:	2301      	movs	r3, #1
 8005286:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005288:	e7b5      	b.n	80051f6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800528a:	4b17      	ldr	r3, [pc, #92]	@ (80052e8 <xTaskIncrementTick+0x168>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005290:	4914      	ldr	r1, [pc, #80]	@ (80052e4 <xTaskIncrementTick+0x164>)
 8005292:	4613      	mov	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	4413      	add	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	440b      	add	r3, r1
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d901      	bls.n	80052a6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80052a2:	2301      	movs	r3, #1
 80052a4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80052a6:	4b11      	ldr	r3, [pc, #68]	@ (80052ec <xTaskIncrementTick+0x16c>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d007      	beq.n	80052be <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80052ae:	2301      	movs	r3, #1
 80052b0:	617b      	str	r3, [r7, #20]
 80052b2:	e004      	b.n	80052be <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80052b4:	4b0e      	ldr	r3, [pc, #56]	@ (80052f0 <xTaskIncrementTick+0x170>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	3301      	adds	r3, #1
 80052ba:	4a0d      	ldr	r2, [pc, #52]	@ (80052f0 <xTaskIncrementTick+0x170>)
 80052bc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80052be:	697b      	ldr	r3, [r7, #20]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3718      	adds	r7, #24
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	20000e40 	.word	0x20000e40
 80052cc:	20000e1c 	.word	0x20000e1c
 80052d0:	20000dd0 	.word	0x20000dd0
 80052d4:	20000dd4 	.word	0x20000dd4
 80052d8:	20000e30 	.word	0x20000e30
 80052dc:	20000e38 	.word	0x20000e38
 80052e0:	20000e20 	.word	0x20000e20
 80052e4:	20000948 	.word	0x20000948
 80052e8:	20000944 	.word	0x20000944
 80052ec:	20000e2c 	.word	0x20000e2c
 80052f0:	20000e28 	.word	0x20000e28

080052f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80052fa:	4b2b      	ldr	r3, [pc, #172]	@ (80053a8 <vTaskSwitchContext+0xb4>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d003      	beq.n	800530a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005302:	4b2a      	ldr	r3, [pc, #168]	@ (80053ac <vTaskSwitchContext+0xb8>)
 8005304:	2201      	movs	r2, #1
 8005306:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005308:	e047      	b.n	800539a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800530a:	4b28      	ldr	r3, [pc, #160]	@ (80053ac <vTaskSwitchContext+0xb8>)
 800530c:	2200      	movs	r2, #0
 800530e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005310:	4b27      	ldr	r3, [pc, #156]	@ (80053b0 <vTaskSwitchContext+0xbc>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	60fb      	str	r3, [r7, #12]
 8005316:	e011      	b.n	800533c <vTaskSwitchContext+0x48>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10b      	bne.n	8005336 <vTaskSwitchContext+0x42>
	__asm volatile
 800531e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005322:	f383 8811 	msr	BASEPRI, r3
 8005326:	f3bf 8f6f 	isb	sy
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	607b      	str	r3, [r7, #4]
}
 8005330:	bf00      	nop
 8005332:	bf00      	nop
 8005334:	e7fd      	b.n	8005332 <vTaskSwitchContext+0x3e>
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	3b01      	subs	r3, #1
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	491d      	ldr	r1, [pc, #116]	@ (80053b4 <vTaskSwitchContext+0xc0>)
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	4613      	mov	r3, r2
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	4413      	add	r3, r2
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	440b      	add	r3, r1
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0e3      	beq.n	8005318 <vTaskSwitchContext+0x24>
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	4613      	mov	r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4413      	add	r3, r2
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	4a16      	ldr	r2, [pc, #88]	@ (80053b4 <vTaskSwitchContext+0xc0>)
 800535c:	4413      	add	r3, r2
 800535e:	60bb      	str	r3, [r7, #8]
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	605a      	str	r2, [r3, #4]
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	3308      	adds	r3, #8
 8005372:	429a      	cmp	r2, r3
 8005374:	d104      	bne.n	8005380 <vTaskSwitchContext+0x8c>
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	605a      	str	r2, [r3, #4]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	4a0c      	ldr	r2, [pc, #48]	@ (80053b8 <vTaskSwitchContext+0xc4>)
 8005388:	6013      	str	r3, [r2, #0]
 800538a:	4a09      	ldr	r2, [pc, #36]	@ (80053b0 <vTaskSwitchContext+0xbc>)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005390:	4b09      	ldr	r3, [pc, #36]	@ (80053b8 <vTaskSwitchContext+0xc4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3354      	adds	r3, #84	@ 0x54
 8005396:	4a09      	ldr	r2, [pc, #36]	@ (80053bc <vTaskSwitchContext+0xc8>)
 8005398:	6013      	str	r3, [r2, #0]
}
 800539a:	bf00      	nop
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	20000e40 	.word	0x20000e40
 80053ac:	20000e2c 	.word	0x20000e2c
 80053b0:	20000e20 	.word	0x20000e20
 80053b4:	20000948 	.word	0x20000948
 80053b8:	20000944 	.word	0x20000944
 80053bc:	20000010 	.word	0x20000010

080053c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
 80053c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d10b      	bne.n	80053e8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80053d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d4:	f383 8811 	msr	BASEPRI, r3
 80053d8:	f3bf 8f6f 	isb	sy
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	60fb      	str	r3, [r7, #12]
}
 80053e2:	bf00      	nop
 80053e4:	bf00      	nop
 80053e6:	e7fd      	b.n	80053e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053e8:	4b07      	ldr	r3, [pc, #28]	@ (8005408 <vTaskPlaceOnEventList+0x48>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3318      	adds	r3, #24
 80053ee:	4619      	mov	r1, r3
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7fe fd8a 	bl	8003f0a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80053f6:	2101      	movs	r1, #1
 80053f8:	6838      	ldr	r0, [r7, #0]
 80053fa:	f000 fa87 	bl	800590c <prvAddCurrentTaskToDelayedList>
}
 80053fe:	bf00      	nop
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20000944 	.word	0x20000944

0800540c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800540c:	b580      	push	{r7, lr}
 800540e:	b086      	sub	sp, #24
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d10b      	bne.n	8005436 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800541e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005422:	f383 8811 	msr	BASEPRI, r3
 8005426:	f3bf 8f6f 	isb	sy
 800542a:	f3bf 8f4f 	dsb	sy
 800542e:	617b      	str	r3, [r7, #20]
}
 8005430:	bf00      	nop
 8005432:	bf00      	nop
 8005434:	e7fd      	b.n	8005432 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005436:	4b0a      	ldr	r3, [pc, #40]	@ (8005460 <vTaskPlaceOnEventListRestricted+0x54>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3318      	adds	r3, #24
 800543c:	4619      	mov	r1, r3
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f7fe fd3f 	bl	8003ec2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d002      	beq.n	8005450 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800544a:	f04f 33ff 	mov.w	r3, #4294967295
 800544e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005450:	6879      	ldr	r1, [r7, #4]
 8005452:	68b8      	ldr	r0, [r7, #8]
 8005454:	f000 fa5a 	bl	800590c <prvAddCurrentTaskToDelayedList>
	}
 8005458:	bf00      	nop
 800545a:	3718      	adds	r7, #24
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}
 8005460:	20000944 	.word	0x20000944

08005464 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d10b      	bne.n	8005492 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800547a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547e:	f383 8811 	msr	BASEPRI, r3
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	60fb      	str	r3, [r7, #12]
}
 800548c:	bf00      	nop
 800548e:	bf00      	nop
 8005490:	e7fd      	b.n	800548e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	3318      	adds	r3, #24
 8005496:	4618      	mov	r0, r3
 8005498:	f7fe fd70 	bl	8003f7c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800549c:	4b1d      	ldr	r3, [pc, #116]	@ (8005514 <xTaskRemoveFromEventList+0xb0>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d11d      	bne.n	80054e0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	3304      	adds	r3, #4
 80054a8:	4618      	mov	r0, r3
 80054aa:	f7fe fd67 	bl	8003f7c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054b2:	4b19      	ldr	r3, [pc, #100]	@ (8005518 <xTaskRemoveFromEventList+0xb4>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d903      	bls.n	80054c2 <xTaskRemoveFromEventList+0x5e>
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054be:	4a16      	ldr	r2, [pc, #88]	@ (8005518 <xTaskRemoveFromEventList+0xb4>)
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c6:	4613      	mov	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	4413      	add	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4a13      	ldr	r2, [pc, #76]	@ (800551c <xTaskRemoveFromEventList+0xb8>)
 80054d0:	441a      	add	r2, r3
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	3304      	adds	r3, #4
 80054d6:	4619      	mov	r1, r3
 80054d8:	4610      	mov	r0, r2
 80054da:	f7fe fcf2 	bl	8003ec2 <vListInsertEnd>
 80054de:	e005      	b.n	80054ec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80054e0:	693b      	ldr	r3, [r7, #16]
 80054e2:	3318      	adds	r3, #24
 80054e4:	4619      	mov	r1, r3
 80054e6:	480e      	ldr	r0, [pc, #56]	@ (8005520 <xTaskRemoveFromEventList+0xbc>)
 80054e8:	f7fe fceb 	bl	8003ec2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f0:	4b0c      	ldr	r3, [pc, #48]	@ (8005524 <xTaskRemoveFromEventList+0xc0>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d905      	bls.n	8005506 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80054fa:	2301      	movs	r3, #1
 80054fc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80054fe:	4b0a      	ldr	r3, [pc, #40]	@ (8005528 <xTaskRemoveFromEventList+0xc4>)
 8005500:	2201      	movs	r2, #1
 8005502:	601a      	str	r2, [r3, #0]
 8005504:	e001      	b.n	800550a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005506:	2300      	movs	r3, #0
 8005508:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800550a:	697b      	ldr	r3, [r7, #20]
}
 800550c:	4618      	mov	r0, r3
 800550e:	3718      	adds	r7, #24
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	20000e40 	.word	0x20000e40
 8005518:	20000e20 	.word	0x20000e20
 800551c:	20000948 	.word	0x20000948
 8005520:	20000dd8 	.word	0x20000dd8
 8005524:	20000944 	.word	0x20000944
 8005528:	20000e2c 	.word	0x20000e2c

0800552c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005534:	4b06      	ldr	r3, [pc, #24]	@ (8005550 <vTaskInternalSetTimeOutState+0x24>)
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800553c:	4b05      	ldr	r3, [pc, #20]	@ (8005554 <vTaskInternalSetTimeOutState+0x28>)
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	605a      	str	r2, [r3, #4]
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	20000e30 	.word	0x20000e30
 8005554:	20000e1c 	.word	0x20000e1c

08005558 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b088      	sub	sp, #32
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10b      	bne.n	8005580 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	613b      	str	r3, [r7, #16]
}
 800557a:	bf00      	nop
 800557c:	bf00      	nop
 800557e:	e7fd      	b.n	800557c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10b      	bne.n	800559e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558a:	f383 8811 	msr	BASEPRI, r3
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	60fb      	str	r3, [r7, #12]
}
 8005598:	bf00      	nop
 800559a:	bf00      	nop
 800559c:	e7fd      	b.n	800559a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800559e:	f000 fe93 	bl	80062c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80055a2:	4b1d      	ldr	r3, [pc, #116]	@ (8005618 <xTaskCheckForTimeOut+0xc0>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ba:	d102      	bne.n	80055c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80055bc:	2300      	movs	r3, #0
 80055be:	61fb      	str	r3, [r7, #28]
 80055c0:	e023      	b.n	800560a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	4b15      	ldr	r3, [pc, #84]	@ (800561c <xTaskCheckForTimeOut+0xc4>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d007      	beq.n	80055de <xTaskCheckForTimeOut+0x86>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d302      	bcc.n	80055de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80055d8:	2301      	movs	r3, #1
 80055da:	61fb      	str	r3, [r7, #28]
 80055dc:	e015      	b.n	800560a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d20b      	bcs.n	8005600 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	1ad2      	subs	r2, r2, r3
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7ff ff99 	bl	800552c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80055fa:	2300      	movs	r3, #0
 80055fc:	61fb      	str	r3, [r7, #28]
 80055fe:	e004      	b.n	800560a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2200      	movs	r2, #0
 8005604:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005606:	2301      	movs	r3, #1
 8005608:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800560a:	f000 fe8f 	bl	800632c <vPortExitCritical>

	return xReturn;
 800560e:	69fb      	ldr	r3, [r7, #28]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3720      	adds	r7, #32
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	20000e1c 	.word	0x20000e1c
 800561c:	20000e30 	.word	0x20000e30

08005620 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005620:	b480      	push	{r7}
 8005622:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005624:	4b03      	ldr	r3, [pc, #12]	@ (8005634 <vTaskMissedYield+0x14>)
 8005626:	2201      	movs	r2, #1
 8005628:	601a      	str	r2, [r3, #0]
}
 800562a:	bf00      	nop
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	20000e2c 	.word	0x20000e2c

08005638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005640:	f000 f852 	bl	80056e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005644:	4b06      	ldr	r3, [pc, #24]	@ (8005660 <prvIdleTask+0x28>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d9f9      	bls.n	8005640 <prvIdleTask+0x8>
			{
				taskYIELD();
 800564c:	4b05      	ldr	r3, [pc, #20]	@ (8005664 <prvIdleTask+0x2c>)
 800564e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005652:	601a      	str	r2, [r3, #0]
 8005654:	f3bf 8f4f 	dsb	sy
 8005658:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800565c:	e7f0      	b.n	8005640 <prvIdleTask+0x8>
 800565e:	bf00      	nop
 8005660:	20000948 	.word	0x20000948
 8005664:	e000ed04 	.word	0xe000ed04

08005668 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800566e:	2300      	movs	r3, #0
 8005670:	607b      	str	r3, [r7, #4]
 8005672:	e00c      	b.n	800568e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4a12      	ldr	r2, [pc, #72]	@ (80056c8 <prvInitialiseTaskLists+0x60>)
 8005680:	4413      	add	r3, r2
 8005682:	4618      	mov	r0, r3
 8005684:	f7fe fbf0 	bl	8003e68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3301      	adds	r3, #1
 800568c:	607b      	str	r3, [r7, #4]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2b37      	cmp	r3, #55	@ 0x37
 8005692:	d9ef      	bls.n	8005674 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005694:	480d      	ldr	r0, [pc, #52]	@ (80056cc <prvInitialiseTaskLists+0x64>)
 8005696:	f7fe fbe7 	bl	8003e68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800569a:	480d      	ldr	r0, [pc, #52]	@ (80056d0 <prvInitialiseTaskLists+0x68>)
 800569c:	f7fe fbe4 	bl	8003e68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056a0:	480c      	ldr	r0, [pc, #48]	@ (80056d4 <prvInitialiseTaskLists+0x6c>)
 80056a2:	f7fe fbe1 	bl	8003e68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056a6:	480c      	ldr	r0, [pc, #48]	@ (80056d8 <prvInitialiseTaskLists+0x70>)
 80056a8:	f7fe fbde 	bl	8003e68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80056ac:	480b      	ldr	r0, [pc, #44]	@ (80056dc <prvInitialiseTaskLists+0x74>)
 80056ae:	f7fe fbdb 	bl	8003e68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80056b2:	4b0b      	ldr	r3, [pc, #44]	@ (80056e0 <prvInitialiseTaskLists+0x78>)
 80056b4:	4a05      	ldr	r2, [pc, #20]	@ (80056cc <prvInitialiseTaskLists+0x64>)
 80056b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80056b8:	4b0a      	ldr	r3, [pc, #40]	@ (80056e4 <prvInitialiseTaskLists+0x7c>)
 80056ba:	4a05      	ldr	r2, [pc, #20]	@ (80056d0 <prvInitialiseTaskLists+0x68>)
 80056bc:	601a      	str	r2, [r3, #0]
}
 80056be:	bf00      	nop
 80056c0:	3708      	adds	r7, #8
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	20000948 	.word	0x20000948
 80056cc:	20000da8 	.word	0x20000da8
 80056d0:	20000dbc 	.word	0x20000dbc
 80056d4:	20000dd8 	.word	0x20000dd8
 80056d8:	20000dec 	.word	0x20000dec
 80056dc:	20000e04 	.word	0x20000e04
 80056e0:	20000dd0 	.word	0x20000dd0
 80056e4:	20000dd4 	.word	0x20000dd4

080056e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056ee:	e019      	b.n	8005724 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80056f0:	f000 fdea 	bl	80062c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056f4:	4b10      	ldr	r3, [pc, #64]	@ (8005738 <prvCheckTasksWaitingTermination+0x50>)
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	3304      	adds	r3, #4
 8005700:	4618      	mov	r0, r3
 8005702:	f7fe fc3b 	bl	8003f7c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005706:	4b0d      	ldr	r3, [pc, #52]	@ (800573c <prvCheckTasksWaitingTermination+0x54>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3b01      	subs	r3, #1
 800570c:	4a0b      	ldr	r2, [pc, #44]	@ (800573c <prvCheckTasksWaitingTermination+0x54>)
 800570e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005710:	4b0b      	ldr	r3, [pc, #44]	@ (8005740 <prvCheckTasksWaitingTermination+0x58>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	3b01      	subs	r3, #1
 8005716:	4a0a      	ldr	r2, [pc, #40]	@ (8005740 <prvCheckTasksWaitingTermination+0x58>)
 8005718:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800571a:	f000 fe07 	bl	800632c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f810 	bl	8005744 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005724:	4b06      	ldr	r3, [pc, #24]	@ (8005740 <prvCheckTasksWaitingTermination+0x58>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e1      	bne.n	80056f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	3708      	adds	r7, #8
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	20000dec 	.word	0x20000dec
 800573c:	20000e18 	.word	0x20000e18
 8005740:	20000e00 	.word	0x20000e00

08005744 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	3354      	adds	r3, #84	@ 0x54
 8005750:	4618      	mov	r0, r3
 8005752:	f001 f8d1 	bl	80068f8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800575c:	2b00      	cmp	r3, #0
 800575e:	d108      	bne.n	8005772 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005764:	4618      	mov	r0, r3
 8005766:	f000 ff9f 	bl	80066a8 <vPortFree>
				vPortFree( pxTCB );
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 ff9c 	bl	80066a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005770:	e019      	b.n	80057a6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005778:	2b01      	cmp	r3, #1
 800577a:	d103      	bne.n	8005784 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 ff93 	bl	80066a8 <vPortFree>
	}
 8005782:	e010      	b.n	80057a6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800578a:	2b02      	cmp	r3, #2
 800578c:	d00b      	beq.n	80057a6 <prvDeleteTCB+0x62>
	__asm volatile
 800578e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	60fb      	str	r3, [r7, #12]
}
 80057a0:	bf00      	nop
 80057a2:	bf00      	nop
 80057a4:	e7fd      	b.n	80057a2 <prvDeleteTCB+0x5e>
	}
 80057a6:	bf00      	nop
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
	...

080057b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057b6:	4b0c      	ldr	r3, [pc, #48]	@ (80057e8 <prvResetNextTaskUnblockTime+0x38>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d104      	bne.n	80057ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80057c0:	4b0a      	ldr	r3, [pc, #40]	@ (80057ec <prvResetNextTaskUnblockTime+0x3c>)
 80057c2:	f04f 32ff 	mov.w	r2, #4294967295
 80057c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80057c8:	e008      	b.n	80057dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057ca:	4b07      	ldr	r3, [pc, #28]	@ (80057e8 <prvResetNextTaskUnblockTime+0x38>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	4a04      	ldr	r2, [pc, #16]	@ (80057ec <prvResetNextTaskUnblockTime+0x3c>)
 80057da:	6013      	str	r3, [r2, #0]
}
 80057dc:	bf00      	nop
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr
 80057e8:	20000dd0 	.word	0x20000dd0
 80057ec:	20000e38 	.word	0x20000e38

080057f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80057f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005824 <xTaskGetSchedulerState+0x34>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d102      	bne.n	8005804 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80057fe:	2301      	movs	r3, #1
 8005800:	607b      	str	r3, [r7, #4]
 8005802:	e008      	b.n	8005816 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005804:	4b08      	ldr	r3, [pc, #32]	@ (8005828 <xTaskGetSchedulerState+0x38>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d102      	bne.n	8005812 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800580c:	2302      	movs	r3, #2
 800580e:	607b      	str	r3, [r7, #4]
 8005810:	e001      	b.n	8005816 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005812:	2300      	movs	r3, #0
 8005814:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005816:	687b      	ldr	r3, [r7, #4]
	}
 8005818:	4618      	mov	r0, r3
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	20000e24 	.word	0x20000e24
 8005828:	20000e40 	.word	0x20000e40

0800582c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005838:	2300      	movs	r3, #0
 800583a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d058      	beq.n	80058f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005842:	4b2f      	ldr	r3, [pc, #188]	@ (8005900 <xTaskPriorityDisinherit+0xd4>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	429a      	cmp	r2, r3
 800584a:	d00b      	beq.n	8005864 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	60fb      	str	r3, [r7, #12]
}
 800585e:	bf00      	nop
 8005860:	bf00      	nop
 8005862:	e7fd      	b.n	8005860 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10b      	bne.n	8005884 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800586c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005870:	f383 8811 	msr	BASEPRI, r3
 8005874:	f3bf 8f6f 	isb	sy
 8005878:	f3bf 8f4f 	dsb	sy
 800587c:	60bb      	str	r3, [r7, #8]
}
 800587e:	bf00      	nop
 8005880:	bf00      	nop
 8005882:	e7fd      	b.n	8005880 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005888:	1e5a      	subs	r2, r3, #1
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005896:	429a      	cmp	r2, r3
 8005898:	d02c      	beq.n	80058f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d128      	bne.n	80058f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	3304      	adds	r3, #4
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7fe fb68 	bl	8003f7c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005904 <xTaskPriorityDisinherit+0xd8>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d903      	bls.n	80058d4 <xTaskPriorityDisinherit+0xa8>
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d0:	4a0c      	ldr	r2, [pc, #48]	@ (8005904 <xTaskPriorityDisinherit+0xd8>)
 80058d2:	6013      	str	r3, [r2, #0]
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d8:	4613      	mov	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4413      	add	r3, r2
 80058de:	009b      	lsls	r3, r3, #2
 80058e0:	4a09      	ldr	r2, [pc, #36]	@ (8005908 <xTaskPriorityDisinherit+0xdc>)
 80058e2:	441a      	add	r2, r3
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	3304      	adds	r3, #4
 80058e8:	4619      	mov	r1, r3
 80058ea:	4610      	mov	r0, r2
 80058ec:	f7fe fae9 	bl	8003ec2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80058f0:	2301      	movs	r3, #1
 80058f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058f4:	697b      	ldr	r3, [r7, #20]
	}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3718      	adds	r7, #24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	20000944 	.word	0x20000944
 8005904:	20000e20 	.word	0x20000e20
 8005908:	20000948 	.word	0x20000948

0800590c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005916:	4b21      	ldr	r3, [pc, #132]	@ (800599c <prvAddCurrentTaskToDelayedList+0x90>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800591c:	4b20      	ldr	r3, [pc, #128]	@ (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	3304      	adds	r3, #4
 8005922:	4618      	mov	r0, r3
 8005924:	f7fe fb2a 	bl	8003f7c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592e:	d10a      	bne.n	8005946 <prvAddCurrentTaskToDelayedList+0x3a>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d007      	beq.n	8005946 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005936:	4b1a      	ldr	r3, [pc, #104]	@ (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	3304      	adds	r3, #4
 800593c:	4619      	mov	r1, r3
 800593e:	4819      	ldr	r0, [pc, #100]	@ (80059a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005940:	f7fe fabf 	bl	8003ec2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005944:	e026      	b.n	8005994 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4413      	add	r3, r2
 800594c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800594e:	4b14      	ldr	r3, [pc, #80]	@ (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	429a      	cmp	r2, r3
 800595c:	d209      	bcs.n	8005972 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800595e:	4b12      	ldr	r3, [pc, #72]	@ (80059a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	4b0f      	ldr	r3, [pc, #60]	@ (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3304      	adds	r3, #4
 8005968:	4619      	mov	r1, r3
 800596a:	4610      	mov	r0, r2
 800596c:	f7fe facd 	bl	8003f0a <vListInsert>
}
 8005970:	e010      	b.n	8005994 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005972:	4b0e      	ldr	r3, [pc, #56]	@ (80059ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	4b0a      	ldr	r3, [pc, #40]	@ (80059a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3304      	adds	r3, #4
 800597c:	4619      	mov	r1, r3
 800597e:	4610      	mov	r0, r2
 8005980:	f7fe fac3 	bl	8003f0a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005984:	4b0a      	ldr	r3, [pc, #40]	@ (80059b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68ba      	ldr	r2, [r7, #8]
 800598a:	429a      	cmp	r2, r3
 800598c:	d202      	bcs.n	8005994 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800598e:	4a08      	ldr	r2, [pc, #32]	@ (80059b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	6013      	str	r3, [r2, #0]
}
 8005994:	bf00      	nop
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	20000e1c 	.word	0x20000e1c
 80059a0:	20000944 	.word	0x20000944
 80059a4:	20000e04 	.word	0x20000e04
 80059a8:	20000dd4 	.word	0x20000dd4
 80059ac:	20000dd0 	.word	0x20000dd0
 80059b0:	20000e38 	.word	0x20000e38

080059b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b08a      	sub	sp, #40	@ 0x28
 80059b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80059ba:	2300      	movs	r3, #0
 80059bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80059be:	f000 fb13 	bl	8005fe8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80059c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005a38 <xTimerCreateTimerTask+0x84>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d021      	beq.n	8005a0e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80059ca:	2300      	movs	r3, #0
 80059cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80059ce:	2300      	movs	r3, #0
 80059d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80059d2:	1d3a      	adds	r2, r7, #4
 80059d4:	f107 0108 	add.w	r1, r7, #8
 80059d8:	f107 030c 	add.w	r3, r7, #12
 80059dc:	4618      	mov	r0, r3
 80059de:	f7fe fa29 	bl	8003e34 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80059e2:	6879      	ldr	r1, [r7, #4]
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	9202      	str	r2, [sp, #8]
 80059ea:	9301      	str	r3, [sp, #4]
 80059ec:	2302      	movs	r3, #2
 80059ee:	9300      	str	r3, [sp, #0]
 80059f0:	2300      	movs	r3, #0
 80059f2:	460a      	mov	r2, r1
 80059f4:	4911      	ldr	r1, [pc, #68]	@ (8005a3c <xTimerCreateTimerTask+0x88>)
 80059f6:	4812      	ldr	r0, [pc, #72]	@ (8005a40 <xTimerCreateTimerTask+0x8c>)
 80059f8:	f7ff f8a2 	bl	8004b40 <xTaskCreateStatic>
 80059fc:	4603      	mov	r3, r0
 80059fe:	4a11      	ldr	r2, [pc, #68]	@ (8005a44 <xTimerCreateTimerTask+0x90>)
 8005a00:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a02:	4b10      	ldr	r3, [pc, #64]	@ (8005a44 <xTimerCreateTimerTask+0x90>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d10b      	bne.n	8005a2c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a18:	f383 8811 	msr	BASEPRI, r3
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	f3bf 8f4f 	dsb	sy
 8005a24:	613b      	str	r3, [r7, #16]
}
 8005a26:	bf00      	nop
 8005a28:	bf00      	nop
 8005a2a:	e7fd      	b.n	8005a28 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005a2c:	697b      	ldr	r3, [r7, #20]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3718      	adds	r7, #24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	20000e74 	.word	0x20000e74
 8005a3c:	08006b14 	.word	0x08006b14
 8005a40:	08005b81 	.word	0x08005b81
 8005a44:	20000e78 	.word	0x20000e78

08005a48 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b08a      	sub	sp, #40	@ 0x28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005a56:	2300      	movs	r3, #0
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10b      	bne.n	8005a78 <xTimerGenericCommand+0x30>
	__asm volatile
 8005a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	623b      	str	r3, [r7, #32]
}
 8005a72:	bf00      	nop
 8005a74:	bf00      	nop
 8005a76:	e7fd      	b.n	8005a74 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005a78:	4b19      	ldr	r3, [pc, #100]	@ (8005ae0 <xTimerGenericCommand+0x98>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d02a      	beq.n	8005ad6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2b05      	cmp	r3, #5
 8005a90:	dc18      	bgt.n	8005ac4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005a92:	f7ff fead 	bl	80057f0 <xTaskGetSchedulerState>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d109      	bne.n	8005ab0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005a9c:	4b10      	ldr	r3, [pc, #64]	@ (8005ae0 <xTimerGenericCommand+0x98>)
 8005a9e:	6818      	ldr	r0, [r3, #0]
 8005aa0:	f107 0110 	add.w	r1, r7, #16
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aa8:	f7fe fbd8 	bl	800425c <xQueueGenericSend>
 8005aac:	6278      	str	r0, [r7, #36]	@ 0x24
 8005aae:	e012      	b.n	8005ad6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ae0 <xTimerGenericCommand+0x98>)
 8005ab2:	6818      	ldr	r0, [r3, #0]
 8005ab4:	f107 0110 	add.w	r1, r7, #16
 8005ab8:	2300      	movs	r3, #0
 8005aba:	2200      	movs	r2, #0
 8005abc:	f7fe fbce 	bl	800425c <xQueueGenericSend>
 8005ac0:	6278      	str	r0, [r7, #36]	@ 0x24
 8005ac2:	e008      	b.n	8005ad6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005ac4:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <xTimerGenericCommand+0x98>)
 8005ac6:	6818      	ldr	r0, [r3, #0]
 8005ac8:	f107 0110 	add.w	r1, r7, #16
 8005acc:	2300      	movs	r3, #0
 8005ace:	683a      	ldr	r2, [r7, #0]
 8005ad0:	f7fe fcc6 	bl	8004460 <xQueueGenericSendFromISR>
 8005ad4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3728      	adds	r7, #40	@ 0x28
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	20000e74 	.word	0x20000e74

08005ae4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b088      	sub	sp, #32
 8005ae8:	af02      	add	r7, sp, #8
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aee:	4b23      	ldr	r3, [pc, #140]	@ (8005b7c <prvProcessExpiredTimer+0x98>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	3304      	adds	r3, #4
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7fe fa3d 	bl	8003f7c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d023      	beq.n	8005b58 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	699a      	ldr	r2, [r3, #24]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	18d1      	adds	r1, r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	6978      	ldr	r0, [r7, #20]
 8005b1e:	f000 f8d5 	bl	8005ccc <prvInsertTimerInActiveList>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d020      	beq.n	8005b6a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b28:	2300      	movs	r3, #0
 8005b2a:	9300      	str	r3, [sp, #0]
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	2100      	movs	r1, #0
 8005b32:	6978      	ldr	r0, [r7, #20]
 8005b34:	f7ff ff88 	bl	8005a48 <xTimerGenericCommand>
 8005b38:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d114      	bne.n	8005b6a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b44:	f383 8811 	msr	BASEPRI, r3
 8005b48:	f3bf 8f6f 	isb	sy
 8005b4c:	f3bf 8f4f 	dsb	sy
 8005b50:	60fb      	str	r3, [r7, #12]
}
 8005b52:	bf00      	nop
 8005b54:	bf00      	nop
 8005b56:	e7fd      	b.n	8005b54 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005b5e:	f023 0301 	bic.w	r3, r3, #1
 8005b62:	b2da      	uxtb	r2, r3
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	6978      	ldr	r0, [r7, #20]
 8005b70:	4798      	blx	r3
}
 8005b72:	bf00      	nop
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20000e6c 	.word	0x20000e6c

08005b80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005b88:	f107 0308 	add.w	r3, r7, #8
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f000 f859 	bl	8005c44 <prvGetNextExpireTime>
 8005b92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	4619      	mov	r1, r3
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 f805 	bl	8005ba8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005b9e:	f000 f8d7 	bl	8005d50 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ba2:	bf00      	nop
 8005ba4:	e7f0      	b.n	8005b88 <prvTimerTask+0x8>
	...

08005ba8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005bb2:	f7ff fa29 	bl	8005008 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005bb6:	f107 0308 	add.w	r3, r7, #8
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f866 	bl	8005c8c <prvSampleTimeNow>
 8005bc0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d130      	bne.n	8005c2a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10a      	bne.n	8005be4 <prvProcessTimerOrBlockTask+0x3c>
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d806      	bhi.n	8005be4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005bd6:	f7ff fa25 	bl	8005024 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005bda:	68f9      	ldr	r1, [r7, #12]
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff ff81 	bl	8005ae4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005be2:	e024      	b.n	8005c2e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d008      	beq.n	8005bfc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005bea:	4b13      	ldr	r3, [pc, #76]	@ (8005c38 <prvProcessTimerOrBlockTask+0x90>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <prvProcessTimerOrBlockTask+0x50>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e000      	b.n	8005bfa <prvProcessTimerOrBlockTask+0x52>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8005c3c <prvProcessTimerOrBlockTask+0x94>)
 8005bfe:	6818      	ldr	r0, [r3, #0]
 8005c00:	687a      	ldr	r2, [r7, #4]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	4619      	mov	r1, r3
 8005c0a:	f7fe ff65 	bl	8004ad8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005c0e:	f7ff fa09 	bl	8005024 <xTaskResumeAll>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10a      	bne.n	8005c2e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005c18:	4b09      	ldr	r3, [pc, #36]	@ (8005c40 <prvProcessTimerOrBlockTask+0x98>)
 8005c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	f3bf 8f4f 	dsb	sy
 8005c24:	f3bf 8f6f 	isb	sy
}
 8005c28:	e001      	b.n	8005c2e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005c2a:	f7ff f9fb 	bl	8005024 <xTaskResumeAll>
}
 8005c2e:	bf00      	nop
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20000e70 	.word	0x20000e70
 8005c3c:	20000e74 	.word	0x20000e74
 8005c40:	e000ed04 	.word	0xe000ed04

08005c44 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005c88 <prvGetNextExpireTime+0x44>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d101      	bne.n	8005c5a <prvGetNextExpireTime+0x16>
 8005c56:	2201      	movs	r2, #1
 8005c58:	e000      	b.n	8005c5c <prvGetNextExpireTime+0x18>
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d105      	bne.n	8005c74 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c68:	4b07      	ldr	r3, [pc, #28]	@ (8005c88 <prvGetNextExpireTime+0x44>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	e001      	b.n	8005c78 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005c74:	2300      	movs	r3, #0
 8005c76:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005c78:	68fb      	ldr	r3, [r7, #12]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3714      	adds	r7, #20
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	20000e6c 	.word	0x20000e6c

08005c8c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005c94:	f7ff fa64 	bl	8005160 <xTaskGetTickCount>
 8005c98:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc8 <prvSampleTimeNow+0x3c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d205      	bcs.n	8005cb0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005ca4:	f000 f93a 	bl	8005f1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	e002      	b.n	8005cb6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005cb6:	4a04      	ldr	r2, [pc, #16]	@ (8005cc8 <prvSampleTimeNow+0x3c>)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3710      	adds	r7, #16
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	20000e7c 	.word	0x20000e7c

08005ccc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b086      	sub	sp, #24
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
 8005cd8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d812      	bhi.n	8005d18 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	1ad2      	subs	r2, r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d302      	bcc.n	8005d06 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005d00:	2301      	movs	r3, #1
 8005d02:	617b      	str	r3, [r7, #20]
 8005d04:	e01b      	b.n	8005d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005d06:	4b10      	ldr	r3, [pc, #64]	@ (8005d48 <prvInsertTimerInActiveList+0x7c>)
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	3304      	adds	r3, #4
 8005d0e:	4619      	mov	r1, r3
 8005d10:	4610      	mov	r0, r2
 8005d12:	f7fe f8fa 	bl	8003f0a <vListInsert>
 8005d16:	e012      	b.n	8005d3e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d206      	bcs.n	8005d2e <prvInsertTimerInActiveList+0x62>
 8005d20:	68ba      	ldr	r2, [r7, #8]
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d302      	bcc.n	8005d2e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	617b      	str	r3, [r7, #20]
 8005d2c:	e007      	b.n	8005d3e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d2e:	4b07      	ldr	r3, [pc, #28]	@ (8005d4c <prvInsertTimerInActiveList+0x80>)
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	3304      	adds	r3, #4
 8005d36:	4619      	mov	r1, r3
 8005d38:	4610      	mov	r0, r2
 8005d3a:	f7fe f8e6 	bl	8003f0a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005d3e:	697b      	ldr	r3, [r7, #20]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3718      	adds	r7, #24
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	20000e70 	.word	0x20000e70
 8005d4c:	20000e6c 	.word	0x20000e6c

08005d50 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b08e      	sub	sp, #56	@ 0x38
 8005d54:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005d56:	e0ce      	b.n	8005ef6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	da19      	bge.n	8005d92 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005d5e:	1d3b      	adds	r3, r7, #4
 8005d60:	3304      	adds	r3, #4
 8005d62:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10b      	bne.n	8005d82 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	61fb      	str	r3, [r7, #28]
}
 8005d7c:	bf00      	nop
 8005d7e:	bf00      	nop
 8005d80:	e7fd      	b.n	8005d7e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d88:	6850      	ldr	r0, [r2, #4]
 8005d8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d8c:	6892      	ldr	r2, [r2, #8]
 8005d8e:	4611      	mov	r1, r2
 8005d90:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f2c0 80ae 	blt.w	8005ef6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d004      	beq.n	8005db0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da8:	3304      	adds	r3, #4
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fe f8e6 	bl	8003f7c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005db0:	463b      	mov	r3, r7
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7ff ff6a 	bl	8005c8c <prvSampleTimeNow>
 8005db8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b09      	cmp	r3, #9
 8005dbe:	f200 8097 	bhi.w	8005ef0 <prvProcessReceivedCommands+0x1a0>
 8005dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8005dc8 <prvProcessReceivedCommands+0x78>)
 8005dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc8:	08005df1 	.word	0x08005df1
 8005dcc:	08005df1 	.word	0x08005df1
 8005dd0:	08005df1 	.word	0x08005df1
 8005dd4:	08005e67 	.word	0x08005e67
 8005dd8:	08005e7b 	.word	0x08005e7b
 8005ddc:	08005ec7 	.word	0x08005ec7
 8005de0:	08005df1 	.word	0x08005df1
 8005de4:	08005df1 	.word	0x08005df1
 8005de8:	08005e67 	.word	0x08005e67
 8005dec:	08005e7b 	.word	0x08005e7b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005df6:	f043 0301 	orr.w	r3, r3, #1
 8005dfa:	b2da      	uxtb	r2, r3
 8005dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dfe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005e02:	68ba      	ldr	r2, [r7, #8]
 8005e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	18d1      	adds	r1, r2, r3
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e10:	f7ff ff5c 	bl	8005ccc <prvInsertTimerInActiveList>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d06c      	beq.n	8005ef4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e20:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e28:	f003 0304 	and.w	r3, r3, #4
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d061      	beq.n	8005ef4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e34:	699b      	ldr	r3, [r3, #24]
 8005e36:	441a      	add	r2, r3
 8005e38:	2300      	movs	r3, #0
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	2100      	movs	r1, #0
 8005e40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e42:	f7ff fe01 	bl	8005a48 <xTimerGenericCommand>
 8005e46:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005e48:	6a3b      	ldr	r3, [r7, #32]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d152      	bne.n	8005ef4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e52:	f383 8811 	msr	BASEPRI, r3
 8005e56:	f3bf 8f6f 	isb	sy
 8005e5a:	f3bf 8f4f 	dsb	sy
 8005e5e:	61bb      	str	r3, [r7, #24]
}
 8005e60:	bf00      	nop
 8005e62:	bf00      	nop
 8005e64:	e7fd      	b.n	8005e62 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e6c:	f023 0301 	bic.w	r3, r3, #1
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e74:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005e78:	e03d      	b.n	8005ef6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e80:	f043 0301 	orr.w	r3, r3, #1
 8005e84:	b2da      	uxtb	r2, r3
 8005e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e90:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10b      	bne.n	8005eb2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	617b      	str	r3, [r7, #20]
}
 8005eac:	bf00      	nop
 8005eae:	bf00      	nop
 8005eb0:	e7fd      	b.n	8005eae <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb4:	699a      	ldr	r2, [r3, #24]
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	18d1      	adds	r1, r2, r3
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ebe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ec0:	f7ff ff04 	bl	8005ccc <prvInsertTimerInActiveList>
					break;
 8005ec4:	e017      	b.n	8005ef6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d103      	bne.n	8005edc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005ed4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ed6:	f000 fbe7 	bl	80066a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005eda:	e00c      	b.n	8005ef6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ede:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ee2:	f023 0301 	bic.w	r3, r3, #1
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005eee:	e002      	b.n	8005ef6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005ef0:	bf00      	nop
 8005ef2:	e000      	b.n	8005ef6 <prvProcessReceivedCommands+0x1a6>
					break;
 8005ef4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ef6:	4b08      	ldr	r3, [pc, #32]	@ (8005f18 <prvProcessReceivedCommands+0x1c8>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	1d39      	adds	r1, r7, #4
 8005efc:	2200      	movs	r2, #0
 8005efe:	4618      	mov	r0, r3
 8005f00:	f7fe fb4c 	bl	800459c <xQueueReceive>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f47f af26 	bne.w	8005d58 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005f0c:	bf00      	nop
 8005f0e:	bf00      	nop
 8005f10:	3730      	adds	r7, #48	@ 0x30
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	bf00      	nop
 8005f18:	20000e74 	.word	0x20000e74

08005f1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b088      	sub	sp, #32
 8005f20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f22:	e049      	b.n	8005fb8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f24:	4b2e      	ldr	r3, [pc, #184]	@ (8005fe0 <prvSwitchTimerLists+0xc4>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f2e:	4b2c      	ldr	r3, [pc, #176]	@ (8005fe0 <prvSwitchTimerLists+0xc4>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	3304      	adds	r3, #4
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f7fe f81d 	bl	8003f7c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6a1b      	ldr	r3, [r3, #32]
 8005f46:	68f8      	ldr	r0, [r7, #12]
 8005f48:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f50:	f003 0304 	and.w	r3, r3, #4
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d02f      	beq.n	8005fb8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	4413      	add	r3, r2
 8005f60:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d90e      	bls.n	8005f88 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	68fa      	ldr	r2, [r7, #12]
 8005f74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f76:	4b1a      	ldr	r3, [pc, #104]	@ (8005fe0 <prvSwitchTimerLists+0xc4>)
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	3304      	adds	r3, #4
 8005f7e:	4619      	mov	r1, r3
 8005f80:	4610      	mov	r0, r2
 8005f82:	f7fd ffc2 	bl	8003f0a <vListInsert>
 8005f86:	e017      	b.n	8005fb8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005f88:	2300      	movs	r3, #0
 8005f8a:	9300      	str	r3, [sp, #0]
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	693a      	ldr	r2, [r7, #16]
 8005f90:	2100      	movs	r1, #0
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f7ff fd58 	bl	8005a48 <xTimerGenericCommand>
 8005f98:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d10b      	bne.n	8005fb8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa4:	f383 8811 	msr	BASEPRI, r3
 8005fa8:	f3bf 8f6f 	isb	sy
 8005fac:	f3bf 8f4f 	dsb	sy
 8005fb0:	603b      	str	r3, [r7, #0]
}
 8005fb2:	bf00      	nop
 8005fb4:	bf00      	nop
 8005fb6:	e7fd      	b.n	8005fb4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005fb8:	4b09      	ldr	r3, [pc, #36]	@ (8005fe0 <prvSwitchTimerLists+0xc4>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d1b0      	bne.n	8005f24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005fc2:	4b07      	ldr	r3, [pc, #28]	@ (8005fe0 <prvSwitchTimerLists+0xc4>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005fc8:	4b06      	ldr	r3, [pc, #24]	@ (8005fe4 <prvSwitchTimerLists+0xc8>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a04      	ldr	r2, [pc, #16]	@ (8005fe0 <prvSwitchTimerLists+0xc4>)
 8005fce:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005fd0:	4a04      	ldr	r2, [pc, #16]	@ (8005fe4 <prvSwitchTimerLists+0xc8>)
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	6013      	str	r3, [r2, #0]
}
 8005fd6:	bf00      	nop
 8005fd8:	3718      	adds	r7, #24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	20000e6c 	.word	0x20000e6c
 8005fe4:	20000e70 	.word	0x20000e70

08005fe8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005fee:	f000 f96b 	bl	80062c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005ff2:	4b15      	ldr	r3, [pc, #84]	@ (8006048 <prvCheckForValidListAndQueue+0x60>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d120      	bne.n	800603c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005ffa:	4814      	ldr	r0, [pc, #80]	@ (800604c <prvCheckForValidListAndQueue+0x64>)
 8005ffc:	f7fd ff34 	bl	8003e68 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006000:	4813      	ldr	r0, [pc, #76]	@ (8006050 <prvCheckForValidListAndQueue+0x68>)
 8006002:	f7fd ff31 	bl	8003e68 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006006:	4b13      	ldr	r3, [pc, #76]	@ (8006054 <prvCheckForValidListAndQueue+0x6c>)
 8006008:	4a10      	ldr	r2, [pc, #64]	@ (800604c <prvCheckForValidListAndQueue+0x64>)
 800600a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800600c:	4b12      	ldr	r3, [pc, #72]	@ (8006058 <prvCheckForValidListAndQueue+0x70>)
 800600e:	4a10      	ldr	r2, [pc, #64]	@ (8006050 <prvCheckForValidListAndQueue+0x68>)
 8006010:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006012:	2300      	movs	r3, #0
 8006014:	9300      	str	r3, [sp, #0]
 8006016:	4b11      	ldr	r3, [pc, #68]	@ (800605c <prvCheckForValidListAndQueue+0x74>)
 8006018:	4a11      	ldr	r2, [pc, #68]	@ (8006060 <prvCheckForValidListAndQueue+0x78>)
 800601a:	2110      	movs	r1, #16
 800601c:	200a      	movs	r0, #10
 800601e:	f7fe f841 	bl	80040a4 <xQueueGenericCreateStatic>
 8006022:	4603      	mov	r3, r0
 8006024:	4a08      	ldr	r2, [pc, #32]	@ (8006048 <prvCheckForValidListAndQueue+0x60>)
 8006026:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006028:	4b07      	ldr	r3, [pc, #28]	@ (8006048 <prvCheckForValidListAndQueue+0x60>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d005      	beq.n	800603c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006030:	4b05      	ldr	r3, [pc, #20]	@ (8006048 <prvCheckForValidListAndQueue+0x60>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	490b      	ldr	r1, [pc, #44]	@ (8006064 <prvCheckForValidListAndQueue+0x7c>)
 8006036:	4618      	mov	r0, r3
 8006038:	f7fe fd24 	bl	8004a84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800603c:	f000 f976 	bl	800632c <vPortExitCritical>
}
 8006040:	bf00      	nop
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	20000e74 	.word	0x20000e74
 800604c:	20000e44 	.word	0x20000e44
 8006050:	20000e58 	.word	0x20000e58
 8006054:	20000e6c 	.word	0x20000e6c
 8006058:	20000e70 	.word	0x20000e70
 800605c:	20000f20 	.word	0x20000f20
 8006060:	20000e80 	.word	0x20000e80
 8006064:	08006b1c 	.word	0x08006b1c

08006068 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	60b9      	str	r1, [r7, #8]
 8006072:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	3b04      	subs	r3, #4
 8006078:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006080:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	3b04      	subs	r3, #4
 8006086:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	f023 0201 	bic.w	r2, r3, #1
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	3b04      	subs	r3, #4
 8006096:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006098:	4a0c      	ldr	r2, [pc, #48]	@ (80060cc <pxPortInitialiseStack+0x64>)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	3b14      	subs	r3, #20
 80060a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	3b04      	subs	r3, #4
 80060ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f06f 0202 	mvn.w	r2, #2
 80060b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	3b20      	subs	r3, #32
 80060bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80060be:	68fb      	ldr	r3, [r7, #12]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3714      	adds	r7, #20
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr
 80060cc:	080060d1 	.word	0x080060d1

080060d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80060d0:	b480      	push	{r7}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80060d6:	2300      	movs	r3, #0
 80060d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80060da:	4b13      	ldr	r3, [pc, #76]	@ (8006128 <prvTaskExitError+0x58>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e2:	d00b      	beq.n	80060fc <prvTaskExitError+0x2c>
	__asm volatile
 80060e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e8:	f383 8811 	msr	BASEPRI, r3
 80060ec:	f3bf 8f6f 	isb	sy
 80060f0:	f3bf 8f4f 	dsb	sy
 80060f4:	60fb      	str	r3, [r7, #12]
}
 80060f6:	bf00      	nop
 80060f8:	bf00      	nop
 80060fa:	e7fd      	b.n	80060f8 <prvTaskExitError+0x28>
	__asm volatile
 80060fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006100:	f383 8811 	msr	BASEPRI, r3
 8006104:	f3bf 8f6f 	isb	sy
 8006108:	f3bf 8f4f 	dsb	sy
 800610c:	60bb      	str	r3, [r7, #8]
}
 800610e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006110:	bf00      	nop
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d0fc      	beq.n	8006112 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006118:	bf00      	nop
 800611a:	bf00      	nop
 800611c:	3714      	adds	r7, #20
 800611e:	46bd      	mov	sp, r7
 8006120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006124:	4770      	bx	lr
 8006126:	bf00      	nop
 8006128:	2000000c 	.word	0x2000000c
 800612c:	00000000 	.word	0x00000000

08006130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006130:	4b07      	ldr	r3, [pc, #28]	@ (8006150 <pxCurrentTCBConst2>)
 8006132:	6819      	ldr	r1, [r3, #0]
 8006134:	6808      	ldr	r0, [r1, #0]
 8006136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613a:	f380 8809 	msr	PSP, r0
 800613e:	f3bf 8f6f 	isb	sy
 8006142:	f04f 0000 	mov.w	r0, #0
 8006146:	f380 8811 	msr	BASEPRI, r0
 800614a:	4770      	bx	lr
 800614c:	f3af 8000 	nop.w

08006150 <pxCurrentTCBConst2>:
 8006150:	20000944 	.word	0x20000944
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006154:	bf00      	nop
 8006156:	bf00      	nop

08006158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006158:	4808      	ldr	r0, [pc, #32]	@ (800617c <prvPortStartFirstTask+0x24>)
 800615a:	6800      	ldr	r0, [r0, #0]
 800615c:	6800      	ldr	r0, [r0, #0]
 800615e:	f380 8808 	msr	MSP, r0
 8006162:	f04f 0000 	mov.w	r0, #0
 8006166:	f380 8814 	msr	CONTROL, r0
 800616a:	b662      	cpsie	i
 800616c:	b661      	cpsie	f
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	f3bf 8f6f 	isb	sy
 8006176:	df00      	svc	0
 8006178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800617a:	bf00      	nop
 800617c:	e000ed08 	.word	0xe000ed08

08006180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b086      	sub	sp, #24
 8006184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006186:	4b47      	ldr	r3, [pc, #284]	@ (80062a4 <xPortStartScheduler+0x124>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a47      	ldr	r2, [pc, #284]	@ (80062a8 <xPortStartScheduler+0x128>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d10b      	bne.n	80061a8 <xPortStartScheduler+0x28>
	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	613b      	str	r3, [r7, #16]
}
 80061a2:	bf00      	nop
 80061a4:	bf00      	nop
 80061a6:	e7fd      	b.n	80061a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80061a8:	4b3e      	ldr	r3, [pc, #248]	@ (80062a4 <xPortStartScheduler+0x124>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a3f      	ldr	r2, [pc, #252]	@ (80062ac <xPortStartScheduler+0x12c>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d10b      	bne.n	80061ca <xPortStartScheduler+0x4a>
	__asm volatile
 80061b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b6:	f383 8811 	msr	BASEPRI, r3
 80061ba:	f3bf 8f6f 	isb	sy
 80061be:	f3bf 8f4f 	dsb	sy
 80061c2:	60fb      	str	r3, [r7, #12]
}
 80061c4:	bf00      	nop
 80061c6:	bf00      	nop
 80061c8:	e7fd      	b.n	80061c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80061ca:	4b39      	ldr	r3, [pc, #228]	@ (80062b0 <xPortStartScheduler+0x130>)
 80061cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	22ff      	movs	r2, #255	@ 0xff
 80061da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	781b      	ldrb	r3, [r3, #0]
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80061e4:	78fb      	ldrb	r3, [r7, #3]
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	4b31      	ldr	r3, [pc, #196]	@ (80062b4 <xPortStartScheduler+0x134>)
 80061f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80061f2:	4b31      	ldr	r3, [pc, #196]	@ (80062b8 <xPortStartScheduler+0x138>)
 80061f4:	2207      	movs	r2, #7
 80061f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80061f8:	e009      	b.n	800620e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80061fa:	4b2f      	ldr	r3, [pc, #188]	@ (80062b8 <xPortStartScheduler+0x138>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	3b01      	subs	r3, #1
 8006200:	4a2d      	ldr	r2, [pc, #180]	@ (80062b8 <xPortStartScheduler+0x138>)
 8006202:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006204:	78fb      	ldrb	r3, [r7, #3]
 8006206:	b2db      	uxtb	r3, r3
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	b2db      	uxtb	r3, r3
 800620c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800620e:	78fb      	ldrb	r3, [r7, #3]
 8006210:	b2db      	uxtb	r3, r3
 8006212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006216:	2b80      	cmp	r3, #128	@ 0x80
 8006218:	d0ef      	beq.n	80061fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800621a:	4b27      	ldr	r3, [pc, #156]	@ (80062b8 <xPortStartScheduler+0x138>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f1c3 0307 	rsb	r3, r3, #7
 8006222:	2b04      	cmp	r3, #4
 8006224:	d00b      	beq.n	800623e <xPortStartScheduler+0xbe>
	__asm volatile
 8006226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622a:	f383 8811 	msr	BASEPRI, r3
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f3bf 8f4f 	dsb	sy
 8006236:	60bb      	str	r3, [r7, #8]
}
 8006238:	bf00      	nop
 800623a:	bf00      	nop
 800623c:	e7fd      	b.n	800623a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800623e:	4b1e      	ldr	r3, [pc, #120]	@ (80062b8 <xPortStartScheduler+0x138>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	021b      	lsls	r3, r3, #8
 8006244:	4a1c      	ldr	r2, [pc, #112]	@ (80062b8 <xPortStartScheduler+0x138>)
 8006246:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006248:	4b1b      	ldr	r3, [pc, #108]	@ (80062b8 <xPortStartScheduler+0x138>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006250:	4a19      	ldr	r2, [pc, #100]	@ (80062b8 <xPortStartScheduler+0x138>)
 8006252:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	b2da      	uxtb	r2, r3
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800625c:	4b17      	ldr	r3, [pc, #92]	@ (80062bc <xPortStartScheduler+0x13c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a16      	ldr	r2, [pc, #88]	@ (80062bc <xPortStartScheduler+0x13c>)
 8006262:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006266:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006268:	4b14      	ldr	r3, [pc, #80]	@ (80062bc <xPortStartScheduler+0x13c>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a13      	ldr	r2, [pc, #76]	@ (80062bc <xPortStartScheduler+0x13c>)
 800626e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006272:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006274:	f000 f8da 	bl	800642c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006278:	4b11      	ldr	r3, [pc, #68]	@ (80062c0 <xPortStartScheduler+0x140>)
 800627a:	2200      	movs	r2, #0
 800627c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800627e:	f000 f8f9 	bl	8006474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006282:	4b10      	ldr	r3, [pc, #64]	@ (80062c4 <xPortStartScheduler+0x144>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a0f      	ldr	r2, [pc, #60]	@ (80062c4 <xPortStartScheduler+0x144>)
 8006288:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800628c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800628e:	f7ff ff63 	bl	8006158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006292:	f7ff f82f 	bl	80052f4 <vTaskSwitchContext>
	prvTaskExitError();
 8006296:	f7ff ff1b 	bl	80060d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3718      	adds	r7, #24
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	e000ed00 	.word	0xe000ed00
 80062a8:	410fc271 	.word	0x410fc271
 80062ac:	410fc270 	.word	0x410fc270
 80062b0:	e000e400 	.word	0xe000e400
 80062b4:	20000f70 	.word	0x20000f70
 80062b8:	20000f74 	.word	0x20000f74
 80062bc:	e000ed20 	.word	0xe000ed20
 80062c0:	2000000c 	.word	0x2000000c
 80062c4:	e000ef34 	.word	0xe000ef34

080062c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
	__asm volatile
 80062ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	607b      	str	r3, [r7, #4]
}
 80062e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80062e2:	4b10      	ldr	r3, [pc, #64]	@ (8006324 <vPortEnterCritical+0x5c>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3301      	adds	r3, #1
 80062e8:	4a0e      	ldr	r2, [pc, #56]	@ (8006324 <vPortEnterCritical+0x5c>)
 80062ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80062ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006324 <vPortEnterCritical+0x5c>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d110      	bne.n	8006316 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80062f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006328 <vPortEnterCritical+0x60>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	b2db      	uxtb	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d00b      	beq.n	8006316 <vPortEnterCritical+0x4e>
	__asm volatile
 80062fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006302:	f383 8811 	msr	BASEPRI, r3
 8006306:	f3bf 8f6f 	isb	sy
 800630a:	f3bf 8f4f 	dsb	sy
 800630e:	603b      	str	r3, [r7, #0]
}
 8006310:	bf00      	nop
 8006312:	bf00      	nop
 8006314:	e7fd      	b.n	8006312 <vPortEnterCritical+0x4a>
	}
}
 8006316:	bf00      	nop
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	2000000c 	.word	0x2000000c
 8006328:	e000ed04 	.word	0xe000ed04

0800632c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006332:	4b12      	ldr	r3, [pc, #72]	@ (800637c <vPortExitCritical+0x50>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d10b      	bne.n	8006352 <vPortExitCritical+0x26>
	__asm volatile
 800633a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633e:	f383 8811 	msr	BASEPRI, r3
 8006342:	f3bf 8f6f 	isb	sy
 8006346:	f3bf 8f4f 	dsb	sy
 800634a:	607b      	str	r3, [r7, #4]
}
 800634c:	bf00      	nop
 800634e:	bf00      	nop
 8006350:	e7fd      	b.n	800634e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006352:	4b0a      	ldr	r3, [pc, #40]	@ (800637c <vPortExitCritical+0x50>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3b01      	subs	r3, #1
 8006358:	4a08      	ldr	r2, [pc, #32]	@ (800637c <vPortExitCritical+0x50>)
 800635a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800635c:	4b07      	ldr	r3, [pc, #28]	@ (800637c <vPortExitCritical+0x50>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d105      	bne.n	8006370 <vPortExitCritical+0x44>
 8006364:	2300      	movs	r3, #0
 8006366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	f383 8811 	msr	BASEPRI, r3
}
 800636e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006370:	bf00      	nop
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	2000000c 	.word	0x2000000c

08006380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006380:	f3ef 8009 	mrs	r0, PSP
 8006384:	f3bf 8f6f 	isb	sy
 8006388:	4b15      	ldr	r3, [pc, #84]	@ (80063e0 <pxCurrentTCBConst>)
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	f01e 0f10 	tst.w	lr, #16
 8006390:	bf08      	it	eq
 8006392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800639a:	6010      	str	r0, [r2, #0]
 800639c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80063a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80063a4:	f380 8811 	msr	BASEPRI, r0
 80063a8:	f3bf 8f4f 	dsb	sy
 80063ac:	f3bf 8f6f 	isb	sy
 80063b0:	f7fe ffa0 	bl	80052f4 <vTaskSwitchContext>
 80063b4:	f04f 0000 	mov.w	r0, #0
 80063b8:	f380 8811 	msr	BASEPRI, r0
 80063bc:	bc09      	pop	{r0, r3}
 80063be:	6819      	ldr	r1, [r3, #0]
 80063c0:	6808      	ldr	r0, [r1, #0]
 80063c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c6:	f01e 0f10 	tst.w	lr, #16
 80063ca:	bf08      	it	eq
 80063cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80063d0:	f380 8809 	msr	PSP, r0
 80063d4:	f3bf 8f6f 	isb	sy
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	f3af 8000 	nop.w

080063e0 <pxCurrentTCBConst>:
 80063e0:	20000944 	.word	0x20000944
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80063e4:	bf00      	nop
 80063e6:	bf00      	nop

080063e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	607b      	str	r3, [r7, #4]
}
 8006400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006402:	f7fe febd 	bl	8005180 <xTaskIncrementTick>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d003      	beq.n	8006414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800640c:	4b06      	ldr	r3, [pc, #24]	@ (8006428 <xPortSysTickHandler+0x40>)
 800640e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	2300      	movs	r3, #0
 8006416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	f383 8811 	msr	BASEPRI, r3
}
 800641e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006420:	bf00      	nop
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	e000ed04 	.word	0xe000ed04

0800642c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800642c:	b480      	push	{r7}
 800642e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006430:	4b0b      	ldr	r3, [pc, #44]	@ (8006460 <vPortSetupTimerInterrupt+0x34>)
 8006432:	2200      	movs	r2, #0
 8006434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006436:	4b0b      	ldr	r3, [pc, #44]	@ (8006464 <vPortSetupTimerInterrupt+0x38>)
 8006438:	2200      	movs	r2, #0
 800643a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800643c:	4b0a      	ldr	r3, [pc, #40]	@ (8006468 <vPortSetupTimerInterrupt+0x3c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a0a      	ldr	r2, [pc, #40]	@ (800646c <vPortSetupTimerInterrupt+0x40>)
 8006442:	fba2 2303 	umull	r2, r3, r2, r3
 8006446:	099b      	lsrs	r3, r3, #6
 8006448:	4a09      	ldr	r2, [pc, #36]	@ (8006470 <vPortSetupTimerInterrupt+0x44>)
 800644a:	3b01      	subs	r3, #1
 800644c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800644e:	4b04      	ldr	r3, [pc, #16]	@ (8006460 <vPortSetupTimerInterrupt+0x34>)
 8006450:	2207      	movs	r2, #7
 8006452:	601a      	str	r2, [r3, #0]
}
 8006454:	bf00      	nop
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	e000e010 	.word	0xe000e010
 8006464:	e000e018 	.word	0xe000e018
 8006468:	20000000 	.word	0x20000000
 800646c:	10624dd3 	.word	0x10624dd3
 8006470:	e000e014 	.word	0xe000e014

08006474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006474:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006484 <vPortEnableVFP+0x10>
 8006478:	6801      	ldr	r1, [r0, #0]
 800647a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800647e:	6001      	str	r1, [r0, #0]
 8006480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006482:	bf00      	nop
 8006484:	e000ed88 	.word	0xe000ed88

08006488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800648e:	f3ef 8305 	mrs	r3, IPSR
 8006492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2b0f      	cmp	r3, #15
 8006498:	d915      	bls.n	80064c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800649a:	4a18      	ldr	r2, [pc, #96]	@ (80064fc <vPortValidateInterruptPriority+0x74>)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	4413      	add	r3, r2
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80064a4:	4b16      	ldr	r3, [pc, #88]	@ (8006500 <vPortValidateInterruptPriority+0x78>)
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	7afa      	ldrb	r2, [r7, #11]
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d20b      	bcs.n	80064c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80064ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b2:	f383 8811 	msr	BASEPRI, r3
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	607b      	str	r3, [r7, #4]
}
 80064c0:	bf00      	nop
 80064c2:	bf00      	nop
 80064c4:	e7fd      	b.n	80064c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80064c6:	4b0f      	ldr	r3, [pc, #60]	@ (8006504 <vPortValidateInterruptPriority+0x7c>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80064ce:	4b0e      	ldr	r3, [pc, #56]	@ (8006508 <vPortValidateInterruptPriority+0x80>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d90b      	bls.n	80064ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80064d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	603b      	str	r3, [r7, #0]
}
 80064e8:	bf00      	nop
 80064ea:	bf00      	nop
 80064ec:	e7fd      	b.n	80064ea <vPortValidateInterruptPriority+0x62>
	}
 80064ee:	bf00      	nop
 80064f0:	3714      	adds	r7, #20
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	e000e3f0 	.word	0xe000e3f0
 8006500:	20000f70 	.word	0x20000f70
 8006504:	e000ed0c 	.word	0xe000ed0c
 8006508:	20000f74 	.word	0x20000f74

0800650c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b08a      	sub	sp, #40	@ 0x28
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006514:	2300      	movs	r3, #0
 8006516:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006518:	f7fe fd76 	bl	8005008 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800651c:	4b5c      	ldr	r3, [pc, #368]	@ (8006690 <pvPortMalloc+0x184>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d101      	bne.n	8006528 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006524:	f000 f924 	bl	8006770 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006528:	4b5a      	ldr	r3, [pc, #360]	@ (8006694 <pvPortMalloc+0x188>)
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4013      	ands	r3, r2
 8006530:	2b00      	cmp	r3, #0
 8006532:	f040 8095 	bne.w	8006660 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d01e      	beq.n	800657a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800653c:	2208      	movs	r2, #8
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4413      	add	r3, r2
 8006542:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f003 0307 	and.w	r3, r3, #7
 800654a:	2b00      	cmp	r3, #0
 800654c:	d015      	beq.n	800657a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f023 0307 	bic.w	r3, r3, #7
 8006554:	3308      	adds	r3, #8
 8006556:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f003 0307 	and.w	r3, r3, #7
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00b      	beq.n	800657a <pvPortMalloc+0x6e>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	617b      	str	r3, [r7, #20]
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop
 8006578:	e7fd      	b.n	8006576 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d06f      	beq.n	8006660 <pvPortMalloc+0x154>
 8006580:	4b45      	ldr	r3, [pc, #276]	@ (8006698 <pvPortMalloc+0x18c>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	429a      	cmp	r2, r3
 8006588:	d86a      	bhi.n	8006660 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800658a:	4b44      	ldr	r3, [pc, #272]	@ (800669c <pvPortMalloc+0x190>)
 800658c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800658e:	4b43      	ldr	r3, [pc, #268]	@ (800669c <pvPortMalloc+0x190>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006594:	e004      	b.n	80065a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006598:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800659a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d903      	bls.n	80065b2 <pvPortMalloc+0xa6>
 80065aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1f1      	bne.n	8006596 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80065b2:	4b37      	ldr	r3, [pc, #220]	@ (8006690 <pvPortMalloc+0x184>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d051      	beq.n	8006660 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80065bc:	6a3b      	ldr	r3, [r7, #32]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2208      	movs	r2, #8
 80065c2:	4413      	add	r3, r2
 80065c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80065c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80065ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d0:	685a      	ldr	r2, [r3, #4]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	1ad2      	subs	r2, r2, r3
 80065d6:	2308      	movs	r3, #8
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	429a      	cmp	r2, r3
 80065dc:	d920      	bls.n	8006620 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80065de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	4413      	add	r3, r2
 80065e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	f003 0307 	and.w	r3, r3, #7
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00b      	beq.n	8006608 <pvPortMalloc+0xfc>
	__asm volatile
 80065f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f4:	f383 8811 	msr	BASEPRI, r3
 80065f8:	f3bf 8f6f 	isb	sy
 80065fc:	f3bf 8f4f 	dsb	sy
 8006600:	613b      	str	r3, [r7, #16]
}
 8006602:	bf00      	nop
 8006604:	bf00      	nop
 8006606:	e7fd      	b.n	8006604 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660a:	685a      	ldr	r2, [r3, #4]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	1ad2      	subs	r2, r2, r3
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800661a:	69b8      	ldr	r0, [r7, #24]
 800661c:	f000 f90a 	bl	8006834 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006620:	4b1d      	ldr	r3, [pc, #116]	@ (8006698 <pvPortMalloc+0x18c>)
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	4a1b      	ldr	r2, [pc, #108]	@ (8006698 <pvPortMalloc+0x18c>)
 800662c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800662e:	4b1a      	ldr	r3, [pc, #104]	@ (8006698 <pvPortMalloc+0x18c>)
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	4b1b      	ldr	r3, [pc, #108]	@ (80066a0 <pvPortMalloc+0x194>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	429a      	cmp	r2, r3
 8006638:	d203      	bcs.n	8006642 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800663a:	4b17      	ldr	r3, [pc, #92]	@ (8006698 <pvPortMalloc+0x18c>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a18      	ldr	r2, [pc, #96]	@ (80066a0 <pvPortMalloc+0x194>)
 8006640:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006644:	685a      	ldr	r2, [r3, #4]
 8006646:	4b13      	ldr	r3, [pc, #76]	@ (8006694 <pvPortMalloc+0x188>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	431a      	orrs	r2, r3
 800664c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006652:	2200      	movs	r2, #0
 8006654:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006656:	4b13      	ldr	r3, [pc, #76]	@ (80066a4 <pvPortMalloc+0x198>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	3301      	adds	r3, #1
 800665c:	4a11      	ldr	r2, [pc, #68]	@ (80066a4 <pvPortMalloc+0x198>)
 800665e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006660:	f7fe fce0 	bl	8005024 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006664:	69fb      	ldr	r3, [r7, #28]
 8006666:	f003 0307 	and.w	r3, r3, #7
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <pvPortMalloc+0x17a>
	__asm volatile
 800666e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006672:	f383 8811 	msr	BASEPRI, r3
 8006676:	f3bf 8f6f 	isb	sy
 800667a:	f3bf 8f4f 	dsb	sy
 800667e:	60fb      	str	r3, [r7, #12]
}
 8006680:	bf00      	nop
 8006682:	bf00      	nop
 8006684:	e7fd      	b.n	8006682 <pvPortMalloc+0x176>
	return pvReturn;
 8006686:	69fb      	ldr	r3, [r7, #28]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3728      	adds	r7, #40	@ 0x28
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	20001b38 	.word	0x20001b38
 8006694:	20001b4c 	.word	0x20001b4c
 8006698:	20001b3c 	.word	0x20001b3c
 800669c:	20001b30 	.word	0x20001b30
 80066a0:	20001b40 	.word	0x20001b40
 80066a4:	20001b44 	.word	0x20001b44

080066a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b086      	sub	sp, #24
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d04f      	beq.n	800675a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80066ba:	2308      	movs	r3, #8
 80066bc:	425b      	negs	r3, r3
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	4413      	add	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	4b25      	ldr	r3, [pc, #148]	@ (8006764 <vPortFree+0xbc>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4013      	ands	r3, r2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d10b      	bne.n	80066ee <vPortFree+0x46>
	__asm volatile
 80066d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066da:	f383 8811 	msr	BASEPRI, r3
 80066de:	f3bf 8f6f 	isb	sy
 80066e2:	f3bf 8f4f 	dsb	sy
 80066e6:	60fb      	str	r3, [r7, #12]
}
 80066e8:	bf00      	nop
 80066ea:	bf00      	nop
 80066ec:	e7fd      	b.n	80066ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00b      	beq.n	800670e <vPortFree+0x66>
	__asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	60bb      	str	r3, [r7, #8]
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	685a      	ldr	r2, [r3, #4]
 8006712:	4b14      	ldr	r3, [pc, #80]	@ (8006764 <vPortFree+0xbc>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4013      	ands	r3, r2
 8006718:	2b00      	cmp	r3, #0
 800671a:	d01e      	beq.n	800675a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d11a      	bne.n	800675a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	4b0e      	ldr	r3, [pc, #56]	@ (8006764 <vPortFree+0xbc>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	43db      	mvns	r3, r3
 800672e:	401a      	ands	r2, r3
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006734:	f7fe fc68 	bl	8005008 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	685a      	ldr	r2, [r3, #4]
 800673c:	4b0a      	ldr	r3, [pc, #40]	@ (8006768 <vPortFree+0xc0>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4413      	add	r3, r2
 8006742:	4a09      	ldr	r2, [pc, #36]	@ (8006768 <vPortFree+0xc0>)
 8006744:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006746:	6938      	ldr	r0, [r7, #16]
 8006748:	f000 f874 	bl	8006834 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800674c:	4b07      	ldr	r3, [pc, #28]	@ (800676c <vPortFree+0xc4>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	3301      	adds	r3, #1
 8006752:	4a06      	ldr	r2, [pc, #24]	@ (800676c <vPortFree+0xc4>)
 8006754:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006756:	f7fe fc65 	bl	8005024 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800675a:	bf00      	nop
 800675c:	3718      	adds	r7, #24
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20001b4c 	.word	0x20001b4c
 8006768:	20001b3c 	.word	0x20001b3c
 800676c:	20001b48 	.word	0x20001b48

08006770 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006776:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800677a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800677c:	4b27      	ldr	r3, [pc, #156]	@ (800681c <prvHeapInit+0xac>)
 800677e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f003 0307 	and.w	r3, r3, #7
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00c      	beq.n	80067a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	3307      	adds	r3, #7
 800678e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0307 	bic.w	r3, r3, #7
 8006796:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	4a1f      	ldr	r2, [pc, #124]	@ (800681c <prvHeapInit+0xac>)
 80067a0:	4413      	add	r3, r2
 80067a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80067a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006820 <prvHeapInit+0xb0>)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80067ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006820 <prvHeapInit+0xb0>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	4413      	add	r3, r2
 80067ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80067bc:	2208      	movs	r2, #8
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	1a9b      	subs	r3, r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0307 	bic.w	r3, r3, #7
 80067ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	4a15      	ldr	r2, [pc, #84]	@ (8006824 <prvHeapInit+0xb4>)
 80067d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80067d2:	4b14      	ldr	r3, [pc, #80]	@ (8006824 <prvHeapInit+0xb4>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2200      	movs	r2, #0
 80067d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80067da:	4b12      	ldr	r3, [pc, #72]	@ (8006824 <prvHeapInit+0xb4>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2200      	movs	r2, #0
 80067e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	68fa      	ldr	r2, [r7, #12]
 80067ea:	1ad2      	subs	r2, r2, r3
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80067f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006824 <prvHeapInit+0xb4>)
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	4a0a      	ldr	r2, [pc, #40]	@ (8006828 <prvHeapInit+0xb8>)
 80067fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	4a09      	ldr	r2, [pc, #36]	@ (800682c <prvHeapInit+0xbc>)
 8006806:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006808:	4b09      	ldr	r3, [pc, #36]	@ (8006830 <prvHeapInit+0xc0>)
 800680a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800680e:	601a      	str	r2, [r3, #0]
}
 8006810:	bf00      	nop
 8006812:	3714      	adds	r7, #20
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr
 800681c:	20000f78 	.word	0x20000f78
 8006820:	20001b30 	.word	0x20001b30
 8006824:	20001b38 	.word	0x20001b38
 8006828:	20001b40 	.word	0x20001b40
 800682c:	20001b3c 	.word	0x20001b3c
 8006830:	20001b4c 	.word	0x20001b4c

08006834 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800683c:	4b28      	ldr	r3, [pc, #160]	@ (80068e0 <prvInsertBlockIntoFreeList+0xac>)
 800683e:	60fb      	str	r3, [r7, #12]
 8006840:	e002      	b.n	8006848 <prvInsertBlockIntoFreeList+0x14>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	60fb      	str	r3, [r7, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	429a      	cmp	r2, r3
 8006850:	d8f7      	bhi.n	8006842 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	68ba      	ldr	r2, [r7, #8]
 800685c:	4413      	add	r3, r2
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	429a      	cmp	r2, r3
 8006862:	d108      	bne.n	8006876 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	441a      	add	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	441a      	add	r2, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	d118      	bne.n	80068bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	4b15      	ldr	r3, [pc, #84]	@ (80068e4 <prvInsertBlockIntoFreeList+0xb0>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	429a      	cmp	r2, r3
 8006894:	d00d      	beq.n	80068b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	441a      	add	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681a      	ldr	r2, [r3, #0]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	601a      	str	r2, [r3, #0]
 80068b0:	e008      	b.n	80068c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80068b2:	4b0c      	ldr	r3, [pc, #48]	@ (80068e4 <prvInsertBlockIntoFreeList+0xb0>)
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	601a      	str	r2, [r3, #0]
 80068ba:	e003      	b.n	80068c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d002      	beq.n	80068d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068d2:	bf00      	nop
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	20001b30 	.word	0x20001b30
 80068e4:	20001b38 	.word	0x20001b38

080068e8 <memset>:
 80068e8:	4402      	add	r2, r0
 80068ea:	4603      	mov	r3, r0
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d100      	bne.n	80068f2 <memset+0xa>
 80068f0:	4770      	bx	lr
 80068f2:	f803 1b01 	strb.w	r1, [r3], #1
 80068f6:	e7f9      	b.n	80068ec <memset+0x4>

080068f8 <_reclaim_reent>:
 80068f8:	4b29      	ldr	r3, [pc, #164]	@ (80069a0 <_reclaim_reent+0xa8>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4283      	cmp	r3, r0
 80068fe:	b570      	push	{r4, r5, r6, lr}
 8006900:	4604      	mov	r4, r0
 8006902:	d04b      	beq.n	800699c <_reclaim_reent+0xa4>
 8006904:	69c3      	ldr	r3, [r0, #28]
 8006906:	b1ab      	cbz	r3, 8006934 <_reclaim_reent+0x3c>
 8006908:	68db      	ldr	r3, [r3, #12]
 800690a:	b16b      	cbz	r3, 8006928 <_reclaim_reent+0x30>
 800690c:	2500      	movs	r5, #0
 800690e:	69e3      	ldr	r3, [r4, #28]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	5959      	ldr	r1, [r3, r5]
 8006914:	2900      	cmp	r1, #0
 8006916:	d13b      	bne.n	8006990 <_reclaim_reent+0x98>
 8006918:	3504      	adds	r5, #4
 800691a:	2d80      	cmp	r5, #128	@ 0x80
 800691c:	d1f7      	bne.n	800690e <_reclaim_reent+0x16>
 800691e:	69e3      	ldr	r3, [r4, #28]
 8006920:	4620      	mov	r0, r4
 8006922:	68d9      	ldr	r1, [r3, #12]
 8006924:	f000 f872 	bl	8006a0c <_free_r>
 8006928:	69e3      	ldr	r3, [r4, #28]
 800692a:	6819      	ldr	r1, [r3, #0]
 800692c:	b111      	cbz	r1, 8006934 <_reclaim_reent+0x3c>
 800692e:	4620      	mov	r0, r4
 8006930:	f000 f86c 	bl	8006a0c <_free_r>
 8006934:	6961      	ldr	r1, [r4, #20]
 8006936:	b111      	cbz	r1, 800693e <_reclaim_reent+0x46>
 8006938:	4620      	mov	r0, r4
 800693a:	f000 f867 	bl	8006a0c <_free_r>
 800693e:	69e1      	ldr	r1, [r4, #28]
 8006940:	b111      	cbz	r1, 8006948 <_reclaim_reent+0x50>
 8006942:	4620      	mov	r0, r4
 8006944:	f000 f862 	bl	8006a0c <_free_r>
 8006948:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800694a:	b111      	cbz	r1, 8006952 <_reclaim_reent+0x5a>
 800694c:	4620      	mov	r0, r4
 800694e:	f000 f85d 	bl	8006a0c <_free_r>
 8006952:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006954:	b111      	cbz	r1, 800695c <_reclaim_reent+0x64>
 8006956:	4620      	mov	r0, r4
 8006958:	f000 f858 	bl	8006a0c <_free_r>
 800695c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800695e:	b111      	cbz	r1, 8006966 <_reclaim_reent+0x6e>
 8006960:	4620      	mov	r0, r4
 8006962:	f000 f853 	bl	8006a0c <_free_r>
 8006966:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006968:	b111      	cbz	r1, 8006970 <_reclaim_reent+0x78>
 800696a:	4620      	mov	r0, r4
 800696c:	f000 f84e 	bl	8006a0c <_free_r>
 8006970:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006972:	b111      	cbz	r1, 800697a <_reclaim_reent+0x82>
 8006974:	4620      	mov	r0, r4
 8006976:	f000 f849 	bl	8006a0c <_free_r>
 800697a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800697c:	b111      	cbz	r1, 8006984 <_reclaim_reent+0x8c>
 800697e:	4620      	mov	r0, r4
 8006980:	f000 f844 	bl	8006a0c <_free_r>
 8006984:	6a23      	ldr	r3, [r4, #32]
 8006986:	b14b      	cbz	r3, 800699c <_reclaim_reent+0xa4>
 8006988:	4620      	mov	r0, r4
 800698a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800698e:	4718      	bx	r3
 8006990:	680e      	ldr	r6, [r1, #0]
 8006992:	4620      	mov	r0, r4
 8006994:	f000 f83a 	bl	8006a0c <_free_r>
 8006998:	4631      	mov	r1, r6
 800699a:	e7bb      	b.n	8006914 <_reclaim_reent+0x1c>
 800699c:	bd70      	pop	{r4, r5, r6, pc}
 800699e:	bf00      	nop
 80069a0:	20000010 	.word	0x20000010

080069a4 <__libc_init_array>:
 80069a4:	b570      	push	{r4, r5, r6, lr}
 80069a6:	4d0d      	ldr	r5, [pc, #52]	@ (80069dc <__libc_init_array+0x38>)
 80069a8:	4c0d      	ldr	r4, [pc, #52]	@ (80069e0 <__libc_init_array+0x3c>)
 80069aa:	1b64      	subs	r4, r4, r5
 80069ac:	10a4      	asrs	r4, r4, #2
 80069ae:	2600      	movs	r6, #0
 80069b0:	42a6      	cmp	r6, r4
 80069b2:	d109      	bne.n	80069c8 <__libc_init_array+0x24>
 80069b4:	4d0b      	ldr	r5, [pc, #44]	@ (80069e4 <__libc_init_array+0x40>)
 80069b6:	4c0c      	ldr	r4, [pc, #48]	@ (80069e8 <__libc_init_array+0x44>)
 80069b8:	f000 f87e 	bl	8006ab8 <_init>
 80069bc:	1b64      	subs	r4, r4, r5
 80069be:	10a4      	asrs	r4, r4, #2
 80069c0:	2600      	movs	r6, #0
 80069c2:	42a6      	cmp	r6, r4
 80069c4:	d105      	bne.n	80069d2 <__libc_init_array+0x2e>
 80069c6:	bd70      	pop	{r4, r5, r6, pc}
 80069c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80069cc:	4798      	blx	r3
 80069ce:	3601      	adds	r6, #1
 80069d0:	e7ee      	b.n	80069b0 <__libc_init_array+0xc>
 80069d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80069d6:	4798      	blx	r3
 80069d8:	3601      	adds	r6, #1
 80069da:	e7f2      	b.n	80069c2 <__libc_init_array+0x1e>
 80069dc:	08006bf8 	.word	0x08006bf8
 80069e0:	08006bf8 	.word	0x08006bf8
 80069e4:	08006bf8 	.word	0x08006bf8
 80069e8:	08006bfc 	.word	0x08006bfc

080069ec <__retarget_lock_acquire_recursive>:
 80069ec:	4770      	bx	lr

080069ee <__retarget_lock_release_recursive>:
 80069ee:	4770      	bx	lr

080069f0 <memcpy>:
 80069f0:	440a      	add	r2, r1
 80069f2:	4291      	cmp	r1, r2
 80069f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80069f8:	d100      	bne.n	80069fc <memcpy+0xc>
 80069fa:	4770      	bx	lr
 80069fc:	b510      	push	{r4, lr}
 80069fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a06:	4291      	cmp	r1, r2
 8006a08:	d1f9      	bne.n	80069fe <memcpy+0xe>
 8006a0a:	bd10      	pop	{r4, pc}

08006a0c <_free_r>:
 8006a0c:	b538      	push	{r3, r4, r5, lr}
 8006a0e:	4605      	mov	r5, r0
 8006a10:	2900      	cmp	r1, #0
 8006a12:	d041      	beq.n	8006a98 <_free_r+0x8c>
 8006a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a18:	1f0c      	subs	r4, r1, #4
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	bfb8      	it	lt
 8006a1e:	18e4      	addlt	r4, r4, r3
 8006a20:	f000 f83e 	bl	8006aa0 <__malloc_lock>
 8006a24:	4a1d      	ldr	r2, [pc, #116]	@ (8006a9c <_free_r+0x90>)
 8006a26:	6813      	ldr	r3, [r2, #0]
 8006a28:	b933      	cbnz	r3, 8006a38 <_free_r+0x2c>
 8006a2a:	6063      	str	r3, [r4, #4]
 8006a2c:	6014      	str	r4, [r2, #0]
 8006a2e:	4628      	mov	r0, r5
 8006a30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a34:	f000 b83a 	b.w	8006aac <__malloc_unlock>
 8006a38:	42a3      	cmp	r3, r4
 8006a3a:	d908      	bls.n	8006a4e <_free_r+0x42>
 8006a3c:	6820      	ldr	r0, [r4, #0]
 8006a3e:	1821      	adds	r1, r4, r0
 8006a40:	428b      	cmp	r3, r1
 8006a42:	bf01      	itttt	eq
 8006a44:	6819      	ldreq	r1, [r3, #0]
 8006a46:	685b      	ldreq	r3, [r3, #4]
 8006a48:	1809      	addeq	r1, r1, r0
 8006a4a:	6021      	streq	r1, [r4, #0]
 8006a4c:	e7ed      	b.n	8006a2a <_free_r+0x1e>
 8006a4e:	461a      	mov	r2, r3
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	b10b      	cbz	r3, 8006a58 <_free_r+0x4c>
 8006a54:	42a3      	cmp	r3, r4
 8006a56:	d9fa      	bls.n	8006a4e <_free_r+0x42>
 8006a58:	6811      	ldr	r1, [r2, #0]
 8006a5a:	1850      	adds	r0, r2, r1
 8006a5c:	42a0      	cmp	r0, r4
 8006a5e:	d10b      	bne.n	8006a78 <_free_r+0x6c>
 8006a60:	6820      	ldr	r0, [r4, #0]
 8006a62:	4401      	add	r1, r0
 8006a64:	1850      	adds	r0, r2, r1
 8006a66:	4283      	cmp	r3, r0
 8006a68:	6011      	str	r1, [r2, #0]
 8006a6a:	d1e0      	bne.n	8006a2e <_free_r+0x22>
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	6053      	str	r3, [r2, #4]
 8006a72:	4408      	add	r0, r1
 8006a74:	6010      	str	r0, [r2, #0]
 8006a76:	e7da      	b.n	8006a2e <_free_r+0x22>
 8006a78:	d902      	bls.n	8006a80 <_free_r+0x74>
 8006a7a:	230c      	movs	r3, #12
 8006a7c:	602b      	str	r3, [r5, #0]
 8006a7e:	e7d6      	b.n	8006a2e <_free_r+0x22>
 8006a80:	6820      	ldr	r0, [r4, #0]
 8006a82:	1821      	adds	r1, r4, r0
 8006a84:	428b      	cmp	r3, r1
 8006a86:	bf04      	itt	eq
 8006a88:	6819      	ldreq	r1, [r3, #0]
 8006a8a:	685b      	ldreq	r3, [r3, #4]
 8006a8c:	6063      	str	r3, [r4, #4]
 8006a8e:	bf04      	itt	eq
 8006a90:	1809      	addeq	r1, r1, r0
 8006a92:	6021      	streq	r1, [r4, #0]
 8006a94:	6054      	str	r4, [r2, #4]
 8006a96:	e7ca      	b.n	8006a2e <_free_r+0x22>
 8006a98:	bd38      	pop	{r3, r4, r5, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20001c8c 	.word	0x20001c8c

08006aa0 <__malloc_lock>:
 8006aa0:	4801      	ldr	r0, [pc, #4]	@ (8006aa8 <__malloc_lock+0x8>)
 8006aa2:	f7ff bfa3 	b.w	80069ec <__retarget_lock_acquire_recursive>
 8006aa6:	bf00      	nop
 8006aa8:	20001c88 	.word	0x20001c88

08006aac <__malloc_unlock>:
 8006aac:	4801      	ldr	r0, [pc, #4]	@ (8006ab4 <__malloc_unlock+0x8>)
 8006aae:	f7ff bf9e 	b.w	80069ee <__retarget_lock_release_recursive>
 8006ab2:	bf00      	nop
 8006ab4:	20001c88 	.word	0x20001c88

08006ab8 <_init>:
 8006ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aba:	bf00      	nop
 8006abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006abe:	bc08      	pop	{r3}
 8006ac0:	469e      	mov	lr, r3
 8006ac2:	4770      	bx	lr

08006ac4 <_fini>:
 8006ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac6:	bf00      	nop
 8006ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006aca:	bc08      	pop	{r3}
 8006acc:	469e      	mov	lr, r3
 8006ace:	4770      	bx	lr
