\doxysubsubsubsection{RCC ADC Clock Source}
\hypertarget{group___r_c_c_ex___a_d_c___clock___source}{}\label{group___r_c_c_ex___a_d_c___clock___source}\index{RCC ADC Clock Source@{RCC ADC Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga2c5e64b7af7f986894c430da219d1356}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga8397af54fd2e5516534f48645d7ff272}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLLADC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10b1e9c342fc4fd2d4b19df7849db2a}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga67d9e1fa709ffb88b4fa82bbf75bc731}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec606efbea74aa3425b7f911f51fe6c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c_ex___a_d_c___clock___source_ga67d9e1fa709ffb88b4fa82bbf75bc731}\label{group___r_c_c_ex___a_d_c___clock___source_ga67d9e1fa709ffb88b4fa82bbf75bc731} 
\index{RCC ADC Clock Source@{RCC ADC Clock Source}!RCC\_ADCCLKSOURCE\_HSI@{RCC\_ADCCLKSOURCE\_HSI}}
\index{RCC\_ADCCLKSOURCE\_HSI@{RCC\_ADCCLKSOURCE\_HSI}!RCC ADC Clock Source@{RCC ADC Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_HSI}{RCC\_ADCCLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec606efbea74aa3425b7f911f51fe6c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}}}

HSI used as ADC clock \Hypertarget{group___r_c_c_ex___a_d_c___clock___source_ga8397af54fd2e5516534f48645d7ff272}\label{group___r_c_c_ex___a_d_c___clock___source_ga8397af54fd2e5516534f48645d7ff272} 
\index{RCC ADC Clock Source@{RCC ADC Clock Source}!RCC\_ADCCLKSOURCE\_PLLADC@{RCC\_ADCCLKSOURCE\_PLLADC}}
\index{RCC\_ADCCLKSOURCE\_PLLADC@{RCC\_ADCCLKSOURCE\_PLLADC}!RCC ADC Clock Source@{RCC ADC Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_PLLADC}{RCC\_ADCCLKSOURCE\_PLLADC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLLADC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10b1e9c342fc4fd2d4b19df7849db2a}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}}}

PLL "{}\+P"{} (PLLADC) used as ADC clock \Hypertarget{group___r_c_c_ex___a_d_c___clock___source_ga2c5e64b7af7f986894c430da219d1356}\label{group___r_c_c_ex___a_d_c___clock___source_ga2c5e64b7af7f986894c430da219d1356} 
\index{RCC ADC Clock Source@{RCC ADC Clock Source}!RCC\_ADCCLKSOURCE\_SYSCLK@{RCC\_ADCCLKSOURCE\_SYSCLK}}
\index{RCC\_ADCCLKSOURCE\_SYSCLK@{RCC\_ADCCLKSOURCE\_SYSCLK}!RCC ADC Clock Source@{RCC ADC Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_SYSCLK}{RCC\_ADCCLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+SYSCLK~0x00000000U}

SYSCLK used as ADC clock 