
MAIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000338  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004c0  080004c8  000104c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004c0  080004c0  000104c8  2**0
                  CONTENTS
  4 .ARM          00000000  080004c0  080004c0  000104c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004c0  080004c8  000104c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004c0  080004c0  000104c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004c4  080004c4  000104c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000104c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000104c8  2**0
                  CONTENTS
 10 .bss          00000024  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000104c8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000104f8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000bca  00000000  00000000  0001053b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000004f2  00000000  00000000  00011105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000000f0  00000000  00000000  000115f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000097  00000000  00000000  000116e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00019c3d  00000000  00000000  0001177f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00002ee6  00000000  00000000  0002b3bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0008d68b  00000000  00000000  0002e2a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000001d8  00000000  00000000  000bb930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000093  00000000  00000000  000bbb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080004a8 	.word	0x080004a8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080004a8 	.word	0x080004a8

080001c8 <ADC_init>:

//----------------------------------------------------------------------------------------
/*Function definition*/

//To initialize ADC1
void ADC_init (void){
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0

    /* CONFIG GPIO */
	RCC -> AHB1ENR |= GPIOAEN;  // Enable clock to GPIOA
 80001cc:	4b14      	ldr	r3, [pc, #80]	; (8000220 <ADC_init+0x58>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001d0:	4a13      	ldr	r2, [pc, #76]	; (8000220 <ADC_init+0x58>)
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA -> MODER |= ( 1U << 2 );  // Enable analog mode in Port A1
 80001d8:	4b12      	ldr	r3, [pc, #72]	; (8000224 <ADC_init+0x5c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a11      	ldr	r2, [pc, #68]	; (8000224 <ADC_init+0x5c>)
 80001de:	f043 0304 	orr.w	r3, r3, #4
 80001e2:	6013      	str	r3, [r2, #0]
	GPIOA -> MODER |= ( 1U << 3 );
 80001e4:	4b0f      	ldr	r3, [pc, #60]	; (8000224 <ADC_init+0x5c>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0e      	ldr	r2, [pc, #56]	; (8000224 <ADC_init+0x5c>)
 80001ea:	f043 0308 	orr.w	r3, r3, #8
 80001ee:	6013      	str	r3, [r2, #0]

	/* CONFIG ADC */
	RCC -> APB2ENR |= ( ADC1EN );  // Enable clock to ADC1
 80001f0:	4b0b      	ldr	r3, [pc, #44]	; (8000220 <ADC_init+0x58>)
 80001f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80001f4:	4a0a      	ldr	r2, [pc, #40]	; (8000220 <ADC_init+0x58>)
 80001f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80001fa:	6453      	str	r3, [r2, #68]	; 0x44
	ADC1 -> CR2 |= ( 1U << 0 );  // Enable ADC1
 80001fc:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <ADC_init+0x60>)
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	4a09      	ldr	r2, [pc, #36]	; (8000228 <ADC_init+0x60>)
 8000202:	f043 0301 	orr.w	r3, r3, #1
 8000206:	6093      	str	r3, [r2, #8]
	ADC1 -> SQR3 = ADC_CH1;  // Select Channel 1 in Sequence
 8000208:	4b07      	ldr	r3, [pc, #28]	; (8000228 <ADC_init+0x60>)
 800020a:	2201      	movs	r2, #1
 800020c:	635a      	str	r2, [r3, #52]	; 0x34
	ADC1 -> SQR1 = ( 0X00 );  // length of Channel Sequence (1)
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <ADC_init+0x60>)
 8000210:	2200      	movs	r2, #0
 8000212:	62da      	str	r2, [r3, #44]	; 0x2c
	//ADC1 -> CR1 |= (( 1U << 24 ) | ( 1U << 25 )); // Set Resolution to 12-bit
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	40023800 	.word	0x40023800
 8000224:	40020000 	.word	0x40020000
 8000228:	40012000 	.word	0x40012000

0800022c <ADC_start>:

// To start conversion
void ADC_start (void){
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0

	ADC1 -> CR2 |= ( 1U << 1 );  // To set continuous conversion mode
 8000230:	4b08      	ldr	r3, [pc, #32]	; (8000254 <ADC_start+0x28>)
 8000232:	689b      	ldr	r3, [r3, #8]
 8000234:	4a07      	ldr	r2, [pc, #28]	; (8000254 <ADC_start+0x28>)
 8000236:	f043 0302 	orr.w	r3, r3, #2
 800023a:	6093      	str	r3, [r2, #8]
	ADC1 -> CR2 |= ( 1U << 30);  // To start the ADC conversion
 800023c:	4b05      	ldr	r3, [pc, #20]	; (8000254 <ADC_start+0x28>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	4a04      	ldr	r2, [pc, #16]	; (8000254 <ADC_start+0x28>)
 8000242:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000246:	6093      	str	r3, [r2, #8]
}
 8000248:	bf00      	nop
 800024a:	46bd      	mov	sp, r7
 800024c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	40012000 	.word	0x40012000

08000258 <ADC_read>:
void ADC_stop (void){
	ADC1 -> CR2 &= (~( 1U << 30 ));  // To stop ADC conversion
}

// To read ADC data
uint16_t  ADC_read (void){
 8000258:	b480      	push	{r7}
 800025a:	b083      	sub	sp, #12
 800025c:	af00      	add	r7, sp, #0

	while(!( ADC1-> SR & ( 1U << 1) ));  // To check if ADC conversion finished
 800025e:	bf00      	nop
 8000260:	4b0b      	ldr	r3, [pc, #44]	; (8000290 <ADC_read+0x38>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	f003 0302 	and.w	r3, r3, #2
 8000268:	2b00      	cmp	r3, #0
 800026a:	d0f9      	beq.n	8000260 <ADC_read+0x8>

	uint32_t value;  // To store raw ADC value
	value = (ADC1 -> DR);
 800026c:	4b08      	ldr	r3, [pc, #32]	; (8000290 <ADC_read+0x38>)
 800026e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000270:	607b      	str	r3, [r7, #4]
	ADC1 -> SR &= (~( 1U << 1));  // Clear status register of ADC
 8000272:	4b07      	ldr	r3, [pc, #28]	; (8000290 <ADC_read+0x38>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a06      	ldr	r2, [pc, #24]	; (8000290 <ADC_read+0x38>)
 8000278:	f023 0302 	bic.w	r3, r3, #2
 800027c:	6013      	str	r3, [r2, #0]

 	return( value );
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	b29b      	uxth	r3, r3
}
 8000282:	4618      	mov	r0, r3
 8000284:	370c      	adds	r7, #12
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	40012000 	.word	0x40012000

08000294 <ADC_convert>:

// TO convert raw ADC value to volts
float32_t ADC_convert( uint16_t raw_adc){
 8000294:	b480      	push	{r7}
 8000296:	b085      	sub	sp, #20
 8000298:	af00      	add	r7, sp, #0
 800029a:	4603      	mov	r3, r0
 800029c:	80fb      	strh	r3, [r7, #6]

	float32_t ADC_volts = ( raw_adc * ADC_VREF) / ADC_RES;  // Equation to convert to volts
 800029e:	88fb      	ldrh	r3, [r7, #6]
 80002a0:	ee07 3a90 	vmov	s15, r3
 80002a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002a8:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80002d0 <ADC_convert+0x3c>
 80002ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80002b0:	eddf 6a08 	vldr	s13, [pc, #32]	; 80002d4 <ADC_convert+0x40>
 80002b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80002b8:	edc7 7a03 	vstr	s15, [r7, #12]
	return ( ADC_volts);
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	ee07 3a90 	vmov	s15, r3
}
 80002c2:	eeb0 0a67 	vmov.f32	s0, s15
 80002c6:	3714      	adds	r7, #20
 80002c8:	46bd      	mov	sp, r7
 80002ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ce:	4770      	bx	lr
 80002d0:	40533333 	.word	0x40533333
 80002d4:	457ff000 	.word	0x457ff000

080002d8 <delayms>:


//-----------------------------------------------------------------------------------------

// To create delay in ms
void delayms(int delay){
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]

	SysTick -> LOAD = 16000;  // no. of clk per milliseconds
 80002e0:	4b13      	ldr	r3, [pc, #76]	; (8000330 <delayms+0x58>)
 80002e2:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80002e6:	605a      	str	r2, [r3, #4]
	SysTick -> VAL = 0;  //  clear current value
 80002e8:	4b11      	ldr	r3, [pc, #68]	; (8000330 <delayms+0x58>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	609a      	str	r2, [r3, #8]
	SysTick -> CTRL |= ( 1U << 0 ) | ( 1U << 2); // Enable clock and systick
 80002ee:	4b10      	ldr	r3, [pc, #64]	; (8000330 <delayms+0x58>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a0f      	ldr	r2, [pc, #60]	; (8000330 <delayms+0x58>)
 80002f4:	f043 0305 	orr.w	r3, r3, #5
 80002f8:	6013      	str	r3, [r2, #0]

	for( int i=0; i < delay; i++){
 80002fa:	2300      	movs	r3, #0
 80002fc:	60fb      	str	r3, [r7, #12]
 80002fe:	e009      	b.n	8000314 <delayms+0x3c>

		while(((SysTick -> CTRL ) & ( 1U << 16 )) == 0);  // To check count flag is high
 8000300:	bf00      	nop
 8000302:	4b0b      	ldr	r3, [pc, #44]	; (8000330 <delayms+0x58>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800030a:	2b00      	cmp	r3, #0
 800030c:	d0f9      	beq.n	8000302 <delayms+0x2a>
	for( int i=0; i < delay; i++){
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	3301      	adds	r3, #1
 8000312:	60fb      	str	r3, [r7, #12]
 8000314:	68fa      	ldr	r2, [r7, #12]
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	429a      	cmp	r2, r3
 800031a:	dbf1      	blt.n	8000300 <delayms+0x28>
	}

	SysTick -> CTRL =  0;  // reset count flag
 800031c:	4b04      	ldr	r3, [pc, #16]	; (8000330 <delayms+0x58>)
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]

}
 8000322:	bf00      	nop
 8000324:	3714      	adds	r7, #20
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	e000e010 	.word	0xe000e010

08000334 <main>:


//----------------------------------------------------------------------------------------
/* MAIN FUNCTION */

int main(){
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0


	fpu_enable();  // Enable floating point unit
 8000338:	f000 f828 	bl	800038c <fpu_enable>
	ADC_init();  // Initialize ADC
 800033c:	f7ff ff44 	bl	80001c8 <ADC_init>
	SWT1_init();  // Initialize Switch
 8000340:	f000 f84e 	bl	80003e0 <SWT1_init>
	while(!((GPIOA -> IDR ) & ( 1U << 0 )));  // Wait for input from switch
 8000344:	bf00      	nop
 8000346:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <main+0x4c>)
 8000348:	691b      	ldr	r3, [r3, #16]
 800034a:	f003 0301 	and.w	r3, r3, #1
 800034e:	2b00      	cmp	r3, #0
 8000350:	d0f9      	beq.n	8000346 <main+0x12>
	ADC_start();  // start ADC
 8000352:	f7ff ff6b 	bl	800022c <ADC_start>


	while(1){

		sensor_read = ADC_read();  // Read raw ADC value
 8000356:	f7ff ff7f 	bl	8000258 <ADC_read>
 800035a:	4603      	mov	r3, r0
 800035c:	461a      	mov	r2, r3
 800035e:	4b09      	ldr	r3, [pc, #36]	; (8000384 <main+0x50>)
 8000360:	801a      	strh	r2, [r3, #0]
		sensor_data = ADC_convert( sensor_read );  // converts raw ADC value to volts
 8000362:	4b08      	ldr	r3, [pc, #32]	; (8000384 <main+0x50>)
 8000364:	881b      	ldrh	r3, [r3, #0]
 8000366:	4618      	mov	r0, r3
 8000368:	f7ff ff94 	bl	8000294 <ADC_convert>
 800036c:	eef0 7a40 	vmov.f32	s15, s0
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <main+0x54>)
 8000372:	edc3 7a00 	vstr	s15, [r3]
		delayms(500);
 8000376:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800037a:	f7ff ffad 	bl	80002d8 <delayms>
		sensor_read = ADC_read();  // Read raw ADC value
 800037e:	e7ea      	b.n	8000356 <main+0x22>
 8000380:	40020000 	.word	0x40020000
 8000384:	2000001c 	.word	0x2000001c
 8000388:	20000020 	.word	0x20000020

0800038c <fpu_enable>:
//------------------------------------------------------------------------------------------------------------------------


/* FUNCTION DEFENTION */

void fpu_enable(void){
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0

	/* ENABLE FLOATING POINT UNIT FULL ACESS*/
	SCB -> CPACR |= ( 1U << 20);
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <fpu_enable+0x50>)
 8000392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000396:	4a11      	ldr	r2, [pc, #68]	; (80003dc <fpu_enable+0x50>)
 8000398:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800039c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB -> CPACR |= ( 1U << 21);
 80003a0:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <fpu_enable+0x50>)
 80003a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003a6:	4a0d      	ldr	r2, [pc, #52]	; (80003dc <fpu_enable+0x50>)
 80003a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80003ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB -> CPACR |= ( 1U << 22);
 80003b0:	4b0a      	ldr	r3, [pc, #40]	; (80003dc <fpu_enable+0x50>)
 80003b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003b6:	4a09      	ldr	r2, [pc, #36]	; (80003dc <fpu_enable+0x50>)
 80003b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	SCB -> CPACR |= ( 1U << 23);
 80003c0:	4b06      	ldr	r3, [pc, #24]	; (80003dc <fpu_enable+0x50>)
 80003c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003c6:	4a05      	ldr	r2, [pc, #20]	; (80003dc <fpu_enable+0x50>)
 80003c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80003cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80003d0:	bf00      	nop
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	e000ed00 	.word	0xe000ed00

080003e0 <SWT1_init>:
void SWT1_init(void);  // TO SET PA0 as input

//----------------------------------------------------------------------------------------
/*Function definition*/

void SWT1_init(void){
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0

	GPIOA-> MODER &= (~( 1U << 0)); // TO set PA0 as input
 80003e4:	4b08      	ldr	r3, [pc, #32]	; (8000408 <SWT1_init+0x28>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a07      	ldr	r2, [pc, #28]	; (8000408 <SWT1_init+0x28>)
 80003ea:	f023 0301 	bic.w	r3, r3, #1
 80003ee:	6013      	str	r3, [r2, #0]
	GPIOA-> MODER &= (~( 1U << 1));
 80003f0:	4b05      	ldr	r3, [pc, #20]	; (8000408 <SWT1_init+0x28>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4a04      	ldr	r2, [pc, #16]	; (8000408 <SWT1_init+0x28>)
 80003f6:	f023 0302 	bic.w	r3, r3, #2
 80003fa:	6013      	str	r3, [r2, #0]
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	40020000 	.word	0x40020000

0800040c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800040c:	480d      	ldr	r0, [pc, #52]	; (8000444 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800040e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000410:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000414:	480c      	ldr	r0, [pc, #48]	; (8000448 <LoopForever+0x6>)
  ldr r1, =_edata
 8000416:	490d      	ldr	r1, [pc, #52]	; (800044c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000418:	4a0d      	ldr	r2, [pc, #52]	; (8000450 <LoopForever+0xe>)
  movs r3, #0
 800041a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800041c:	e002      	b.n	8000424 <LoopCopyDataInit>

0800041e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800041e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000420:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000422:	3304      	adds	r3, #4

08000424 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000424:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000426:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000428:	d3f9      	bcc.n	800041e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800042a:	4a0a      	ldr	r2, [pc, #40]	; (8000454 <LoopForever+0x12>)
  ldr r4, =_ebss
 800042c:	4c0a      	ldr	r4, [pc, #40]	; (8000458 <LoopForever+0x16>)
  movs r3, #0
 800042e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000430:	e001      	b.n	8000436 <LoopFillZerobss>

08000432 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000432:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000434:	3204      	adds	r2, #4

08000436 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000436:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000438:	d3fb      	bcc.n	8000432 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800043a:	f000 f811 	bl	8000460 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800043e:	f7ff ff79 	bl	8000334 <main>

08000442 <LoopForever>:

LoopForever:
  b LoopForever
 8000442:	e7fe      	b.n	8000442 <LoopForever>
  ldr   r0, =_estack
 8000444:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800044c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000450:	080004c8 	.word	0x080004c8
  ldr r2, =_sbss
 8000454:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000458:	20000024 	.word	0x20000024

0800045c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800045c:	e7fe      	b.n	800045c <ADC_IRQHandler>
	...

08000460 <__libc_init_array>:
 8000460:	b570      	push	{r4, r5, r6, lr}
 8000462:	4d0d      	ldr	r5, [pc, #52]	; (8000498 <__libc_init_array+0x38>)
 8000464:	4c0d      	ldr	r4, [pc, #52]	; (800049c <__libc_init_array+0x3c>)
 8000466:	1b64      	subs	r4, r4, r5
 8000468:	10a4      	asrs	r4, r4, #2
 800046a:	2600      	movs	r6, #0
 800046c:	42a6      	cmp	r6, r4
 800046e:	d109      	bne.n	8000484 <__libc_init_array+0x24>
 8000470:	4d0b      	ldr	r5, [pc, #44]	; (80004a0 <__libc_init_array+0x40>)
 8000472:	4c0c      	ldr	r4, [pc, #48]	; (80004a4 <__libc_init_array+0x44>)
 8000474:	f000 f818 	bl	80004a8 <_init>
 8000478:	1b64      	subs	r4, r4, r5
 800047a:	10a4      	asrs	r4, r4, #2
 800047c:	2600      	movs	r6, #0
 800047e:	42a6      	cmp	r6, r4
 8000480:	d105      	bne.n	800048e <__libc_init_array+0x2e>
 8000482:	bd70      	pop	{r4, r5, r6, pc}
 8000484:	f855 3b04 	ldr.w	r3, [r5], #4
 8000488:	4798      	blx	r3
 800048a:	3601      	adds	r6, #1
 800048c:	e7ee      	b.n	800046c <__libc_init_array+0xc>
 800048e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000492:	4798      	blx	r3
 8000494:	3601      	adds	r6, #1
 8000496:	e7f2      	b.n	800047e <__libc_init_array+0x1e>
 8000498:	080004c0 	.word	0x080004c0
 800049c:	080004c0 	.word	0x080004c0
 80004a0:	080004c0 	.word	0x080004c0
 80004a4:	080004c4 	.word	0x080004c4

080004a8 <_init>:
 80004a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004aa:	bf00      	nop
 80004ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ae:	bc08      	pop	{r3}
 80004b0:	469e      	mov	lr, r3
 80004b2:	4770      	bx	lr

080004b4 <_fini>:
 80004b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b6:	bf00      	nop
 80004b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ba:	bc08      	pop	{r3}
 80004bc:	469e      	mov	lr, r3
 80004be:	4770      	bx	lr
