// Seed: 4116738620
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    input wor id_12,
    input tri id_13,
    input wire id_14,
    input wor id_15,
    output wor id_16
    , id_19,
    output supply1 id_17
);
  wire id_20;
  wire id_21;
  supply0 id_22 = id_13;
  wire id_23 = id_13;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input logic id_3,
    input wor id_4,
    input tri id_5,
    output logic id_6
);
  always @(posedge id_3) id_6 = #1 id_3;
  module_0(
      id_0,
      id_2,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_1,
      id_0,
      id_5,
      id_2,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
