<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API Reference: drm/amdgpu_drm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API Reference
   &#160;<span id="projectnumber">2.1.1.21</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('amdgpu__drm_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">amdgpu_drm.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> ***   This header was automatically generated from a Linux kernel header</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> ***   of the same name, to make information necessary for userspace to</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> ***   call into the kernel available to libc.  It contains only constants,</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> ***   structures, and macros generated from the original header, and thus,</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> ***   contains no copyrightable information.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> ***   To edit the content of this header, modify the corresponding</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> ***   source file (e.g. under external/kernel-headers/original/) then</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> ***   run bionic/libc/kernel/tools/update_all.py</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> ***   Any manual change here will be lost the next time this script will</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> ***   be run. You&#39;ve been warned!</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> ***</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> ****************************************************************************</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> ****************************************************************************/</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __AMDGPU_DRM_H__</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __AMDGPU_DRM_H__</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;drm.h&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_GEM_CREATE 0x00</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_GEM_MMAP 0x01</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_CTX 0x02</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_BO_LIST 0x03</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_CS 0x04</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_INFO 0x05</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_GEM_METADATA 0x06</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_GEM_WAIT_IDLE 0x07</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_GEM_VA 0x08</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_WAIT_CS 0x09</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_GEM_OP 0x10</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_GEM_USERPTR 0x11</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_WAIT_FENCES 0x12</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_VM 0x13</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_FENCE_TO_HANDLE 0x14</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DRM_AMDGPU_SCHED 0x15</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_CREATE, union drm_amdgpu_gem_create)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_GEM_MMAP DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_MMAP, union drm_amdgpu_gem_mmap)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_CTX DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_CTX, union drm_amdgpu_ctx)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_BO_LIST DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_BO_LIST, union drm_amdgpu_bo_list)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_CS DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_CS, union drm_amdgpu_cs)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_INFO DRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_INFO, struct drm_amdgpu_info)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_GEM_METADATA DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_METADATA, struct drm_amdgpu_gem_metadata)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_GEM_WAIT_IDLE DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_WAIT_IDLE, union drm_amdgpu_gem_wait_idle)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_GEM_VA DRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_VA, struct drm_amdgpu_gem_va)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_WAIT_CS DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_WAIT_CS, union drm_amdgpu_wait_cs)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_GEM_OP DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_OP, struct drm_amdgpu_gem_op)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_GEM_USERPTR DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_USERPTR, struct drm_amdgpu_gem_userptr)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_WAIT_FENCES DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_WAIT_FENCES, union drm_amdgpu_wait_fences)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_VM DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_VM, union drm_amdgpu_vm)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_FENCE_TO_HANDLE DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_FENCE_TO_HANDLE, union drm_amdgpu_fence_to_handle)</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DRM_IOCTL_AMDGPU_SCHED DRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_SCHED, union drm_amdgpu_sched)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_DOMAIN_CPU 0x1</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_DOMAIN_GTT 0x2</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_DOMAIN_VRAM 0x4</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_DOMAIN_GDS 0x8</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_DOMAIN_GWS 0x10</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_DOMAIN_OA 0x20</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_DOMAIN_MASK (AMDGPU_GEM_DOMAIN_CPU | AMDGPU_GEM_DOMAIN_GTT | AMDGPU_GEM_DOMAIN_VRAM | AMDGPU_GEM_DOMAIN_GDS | AMDGPU_GEM_DOMAIN_GWS | AMDGPU_GEM_DOMAIN_OA)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_NO_CPU_ACCESS (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_CPU_GTT_USWC (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_VRAM_CLEARED (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_SHADOW (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_VM_ALWAYS_VALID (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_EXPLICIT_SYNC (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_CREATE_MQD_GFX9 (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__create__in.html">   73</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__create__in.html">drm_amdgpu_gem_create_in</a> {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  __u64 bo_size;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  __u64 alignment;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  __u64 domains;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  __u64 domain_flags;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;};</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__create__out.html">   79</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__create__out.html">drm_amdgpu_gem_create_out</a> {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  __u32 handle;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;};</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__gem__create.html">   83</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__gem__create.html">drm_amdgpu_gem_create</a> {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__create__in.html">drm_amdgpu_gem_create_in</a> in;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__create__out.html">drm_amdgpu_gem_create_out</a> out;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define AMDGPU_BO_LIST_OP_CREATE 0</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define AMDGPU_BO_LIST_OP_DESTROY 1</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define AMDGPU_BO_LIST_OP_UPDATE 2</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__bo__list__in.html">   90</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__bo__list__in.html">drm_amdgpu_bo_list_in</a> {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  __u32 operation;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  __u32 list_handle;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  __u32 bo_number;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  __u32 bo_info_size;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  __u64 bo_info_ptr;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__bo__list__entry.html">   97</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__bo__list__entry.html">drm_amdgpu_bo_list_entry</a> {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  __u32 bo_handle;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  __u32 bo_priority;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;};</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__bo__list__out.html">  101</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__bo__list__out.html">drm_amdgpu_bo_list_out</a> {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  __u32 list_handle;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__bo__list.html">  105</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__bo__list.html">drm_amdgpu_bo_list</a> {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__bo__list__in.html">drm_amdgpu_bo_list_in</a> in;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__bo__list__out.html">drm_amdgpu_bo_list_out</a> out;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;};</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_OP_ALLOC_CTX 1</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_OP_FREE_CTX 2</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_OP_QUERY_STATE 3</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_OP_QUERY_STATE2 4</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_NO_RESET 0</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_GUILTY_RESET 1</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_INNOCENT_RESET 2</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_UNKNOWN_RESET 3</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_QUERY2_FLAGS_RESET (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_QUERY2_FLAGS_VRAMLOST (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_QUERY2_FLAGS_GUILTY (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_PRIORITY_UNSET - 2048</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_PRIORITY_VERY_LOW - 1023</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_PRIORITY_LOW - 512</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_PRIORITY_NORMAL 0</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_PRIORITY_HIGH 512</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define AMDGPU_CTX_PRIORITY_VERY_HIGH 1023</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__ctx__in.html">  126</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__ctx__in.html">drm_amdgpu_ctx_in</a> {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  __u32 op;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  __u32 flags;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  __u32 ctx_id;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  __s32 priority;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__ctx__out.html">  132</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__ctx__out.html">drm_amdgpu_ctx_out</a> {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    __u32 ctx_id;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    __u32 _pad;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  } alloc;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    __u64 flags;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    __u32 hangs;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    __u32 reset_status;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  } state;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;};</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__ctx.html">  143</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__ctx.html">drm_amdgpu_ctx</a> {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__ctx__in.html">drm_amdgpu_ctx_in</a> in;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__ctx__out.html">drm_amdgpu_ctx_out</a> out;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;};</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define AMDGPU_VM_OP_RESERVE_VMID 1</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define AMDGPU_VM_OP_UNRESERVE_VMID 2</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__vm__in.html">  149</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__vm__in.html">drm_amdgpu_vm_in</a> {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  __u32 op;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  __u32 flags;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;};</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__vm__out.html">  153</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__vm__out.html">drm_amdgpu_vm_out</a> {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  __u64 flags;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;};</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__vm.html">  156</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__vm.html">drm_amdgpu_vm</a> {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__vm__in.html">drm_amdgpu_vm_in</a> in;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__vm__out.html">drm_amdgpu_vm_out</a> out;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;};</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define AMDGPU_SCHED_OP_PROCESS_PRIORITY_OVERRIDE 1</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__sched__in.html">  161</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__sched__in.html">drm_amdgpu_sched_in</a> {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  __u32 op;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  __u32 fd;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  __s32 priority;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  __u32 flags;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;};</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__sched.html">  167</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__sched.html">drm_amdgpu_sched</a> {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__sched__in.html">drm_amdgpu_sched_in</a> in;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;};</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_USERPTR_READONLY (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_USERPTR_ANONONLY (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_USERPTR_VALIDATE (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_USERPTR_REGISTER (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__userptr.html">  174</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__userptr.html">drm_amdgpu_gem_userptr</a> {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  __u64 addr;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  __u64 size;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  __u32 flags;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  __u32 handle;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;};</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_ARRAY_MODE_SHIFT 0</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_ARRAY_MODE_MASK 0xf</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_PIPE_CONFIG_SHIFT 4</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_PIPE_CONFIG_MASK 0x1f</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_TILE_SPLIT_SHIFT 9</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_TILE_SPLIT_MASK 0x7</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_MICRO_TILE_MODE_SHIFT 12</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_MICRO_TILE_MODE_MASK 0x7</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_BANK_WIDTH_SHIFT 15</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_BANK_WIDTH_MASK 0x3</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_BANK_HEIGHT_SHIFT 17</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_BANK_HEIGHT_MASK 0x3</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_MACRO_TILE_ASPECT_SHIFT 19</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_MACRO_TILE_ASPECT_MASK 0x3</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_NUM_BANKS_SHIFT 21</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_NUM_BANKS_MASK 0x3</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_SWIZZLE_MODE_SHIFT 0</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_SWIZZLE_MODE_MASK 0x1f</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_DCC_OFFSET_256B_SHIFT 5</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_DCC_OFFSET_256B_MASK 0xFFFFFF</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_DCC_PITCH_MAX_SHIFT 29</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_DCC_PITCH_MAX_MASK 0x3FFF</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_DCC_INDEPENDENT_64B_SHIFT 43</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_DCC_INDEPENDENT_64B_MASK 0x1</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_SET(field,value) (((__u64) (value) &amp; AMDGPU_TILING_ ##field ##_MASK) &lt;&lt; AMDGPU_TILING_ ##field ##_SHIFT)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define AMDGPU_TILING_GET(value,field) (((__u64) (value) &gt;&gt; AMDGPU_TILING_ ##field ##_SHIFT) &amp; AMDGPU_TILING_ ##field ##_MASK)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_METADATA_OP_SET_METADATA 1</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_METADATA_OP_GET_METADATA 2</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__metadata.html">  208</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__metadata.html">drm_amdgpu_gem_metadata</a> {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  __u32 handle;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  __u32 op;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    __u64 flags;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    __u64 tiling_info;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    __u32 data_size_bytes;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    __u32 data[64];</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  } data;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;};</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__mmap__in.html">  218</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__mmap__in.html">drm_amdgpu_gem_mmap_in</a> {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  __u32 handle;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;};</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__mmap__out.html">  222</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__mmap__out.html">drm_amdgpu_gem_mmap_out</a> {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  __u64 addr_ptr;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;};</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__gem__mmap.html">  225</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__gem__mmap.html">drm_amdgpu_gem_mmap</a> {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__mmap__in.html">drm_amdgpu_gem_mmap_in</a> in;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__mmap__out.html">drm_amdgpu_gem_mmap_out</a> out;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;};</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__wait__idle__in.html">  229</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__wait__idle__in.html">drm_amdgpu_gem_wait_idle_in</a> {</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  __u32 handle;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  __u32 flags;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  __u64 timeout;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;};</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__wait__idle__out.html">  234</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__wait__idle__out.html">drm_amdgpu_gem_wait_idle_out</a> {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  __u32 status;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  __u32 domain;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;};</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__gem__wait__idle.html">  238</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__gem__wait__idle.html">drm_amdgpu_gem_wait_idle</a> {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__wait__idle__in.html">drm_amdgpu_gem_wait_idle_in</a> in;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__wait__idle__out.html">drm_amdgpu_gem_wait_idle_out</a> out;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;};</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__wait__cs__in.html">  242</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__cs__in.html">drm_amdgpu_wait_cs_in</a> {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  __u64 handle;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  __u64 timeout;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  __u32 ip_type;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  __u32 ip_instance;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  __u32 ring;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  __u32 ctx_id;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;};</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__wait__cs__out.html">  250</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__cs__out.html">drm_amdgpu_wait_cs_out</a> {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  __u64 status;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;};</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__wait__cs.html">  253</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__wait__cs.html">drm_amdgpu_wait_cs</a> {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__cs__in.html">drm_amdgpu_wait_cs_in</a> in;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__cs__out.html">drm_amdgpu_wait_cs_out</a> out;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;};</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__fence.html">  257</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__fence.html">drm_amdgpu_fence</a> {</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  __u32 ctx_id;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  __u32 ip_type;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  __u32 ip_instance;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  __u32 ring;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  __u64 seq_no;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;};</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__wait__fences__in.html">  264</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__fences__in.html">drm_amdgpu_wait_fences_in</a> {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  __u64 fences;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  __u32 fence_count;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  __u32 wait_all;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  __u64 timeout_ns;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;};</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__wait__fences__out.html">  270</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__fences__out.html">drm_amdgpu_wait_fences_out</a> {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  __u32 status;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  __u32 first_signaled;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;};</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__wait__fences.html">  274</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__wait__fences.html">drm_amdgpu_wait_fences</a> {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__fences__in.html">drm_amdgpu_wait_fences_in</a> in;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__wait__fences__out.html">drm_amdgpu_wait_fences_out</a> out;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;};</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_OP_GET_GEM_CREATE_INFO 0</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define AMDGPU_GEM_OP_SET_PLACEMENT 1</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__op.html">  280</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__op.html">drm_amdgpu_gem_op</a> {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  __u32 handle;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  __u32 op;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  __u64 value;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;};</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define AMDGPU_VA_OP_MAP 1</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define AMDGPU_VA_OP_UNMAP 2</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define AMDGPU_VA_OP_CLEAR 3</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define AMDGPU_VA_OP_REPLACE 4</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define AMDGPU_VM_DELAY_UPDATE (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define AMDGPU_VM_PAGE_READABLE (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define AMDGPU_VM_PAGE_WRITEABLE (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define AMDGPU_VM_PAGE_EXECUTABLE (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define AMDGPU_VM_PAGE_PRT (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define AMDGPU_VM_MTYPE_MASK (0xf &lt;&lt; 5)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define AMDGPU_VM_MTYPE_DEFAULT (0 &lt;&lt; 5)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define AMDGPU_VM_MTYPE_NC (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define AMDGPU_VM_MTYPE_WC (2 &lt;&lt; 5)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define AMDGPU_VM_MTYPE_CC (3 &lt;&lt; 5)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define AMDGPU_VM_MTYPE_UC (4 &lt;&lt; 5)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__gem__va.html">  300</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__gem__va.html">drm_amdgpu_gem_va</a> {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  __u32 handle;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  __u32 operation;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  __u32 flags;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  __u64 va_address;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  __u64 offset_in_bo;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  __u64 map_size;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;};</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_GFX 0</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_COMPUTE 1</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_DMA 2</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_UVD 3</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_VCE 4</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_UVD_ENC 5</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_VCN_DEC 6</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_VCN_ENC 7</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_VCN_JPEG 8</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_NUM 9</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define AMDGPU_HW_IP_INSTANCE_MAX_COUNT 1</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define AMDGPU_CHUNK_ID_IB 0x01</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define AMDGPU_CHUNK_ID_FENCE 0x02</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define AMDGPU_CHUNK_ID_DEPENDENCIES 0x03</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define AMDGPU_CHUNK_ID_SYNCOBJ_IN 0x04</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define AMDGPU_CHUNK_ID_SYNCOBJ_OUT 0x05</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define AMDGPU_CHUNK_ID_BO_HANDLES 0x06</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__chunk.html">  326</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk.html">drm_amdgpu_cs_chunk</a> {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  __u32 chunk_id;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  __u32 length_dw;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  __u64 chunk_data;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;};</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__in.html">  331</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__in.html">drm_amdgpu_cs_in</a> {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  __u32 ctx_id;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  __u32 bo_list_handle;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  __u32 num_chunks;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  __u64 chunks;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;};</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__out.html">  338</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__out.html">drm_amdgpu_cs_out</a> {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  __u64 handle;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;};</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__cs.html">  341</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__cs.html">drm_amdgpu_cs</a> {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__in.html">drm_amdgpu_cs_in</a> in;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__out.html">drm_amdgpu_cs_out</a> out;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;};</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define AMDGPU_IB_FLAG_CE (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define AMDGPU_IB_FLAG_PREAMBLE (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define AMDGPU_IB_FLAG_PREEMPT (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define AMDGPU_IB_FLAG_TC_WB_NOT_INVALIDATE (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__chunk__ib.html">  349</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk__ib.html">drm_amdgpu_cs_chunk_ib</a> {</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  __u32 flags;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  __u64 va_start;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  __u32 ib_bytes;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  __u32 ip_type;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  __u32 ip_instance;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  __u32 ring;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;};</div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__chunk__dep.html">  358</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk__dep.html">drm_amdgpu_cs_chunk_dep</a> {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  __u32 ip_type;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  __u32 ip_instance;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  __u32 ring;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  __u32 ctx_id;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  __u64 handle;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;};</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__chunk__fence.html">  365</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk__fence.html">drm_amdgpu_cs_chunk_fence</a> {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  __u32 handle;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  __u32 offset;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;};</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__chunk__sem.html">  369</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk__sem.html">drm_amdgpu_cs_chunk_sem</a> {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  __u32 handle;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;};</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ 0</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define AMDGPU_FENCE_TO_HANDLE_GET_SYNCOBJ_FD 1</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define AMDGPU_FENCE_TO_HANDLE_GET_SYNC_FILE_FD 2</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="uniondrm__amdgpu__fence__to__handle.html">  375</a></span>&#160;<span class="keyword">union </span><a class="code" href="uniondrm__amdgpu__fence__to__handle.html">drm_amdgpu_fence_to_handle</a> {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__fence.html">drm_amdgpu_fence</a> fence;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    __u32 what;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    __u32 pad;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  } in;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    __u32 handle;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  } out;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;};</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__cs__chunk__data.html">  385</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk__data.html">drm_amdgpu_cs_chunk_data</a> {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk__ib.html">drm_amdgpu_cs_chunk_ib</a> ib_data;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__cs__chunk__fence.html">drm_amdgpu_cs_chunk_fence</a> fence_data;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  };</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;};</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define AMDGPU_IDS_FLAGS_FUSION 0x1</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define AMDGPU_IDS_FLAGS_PREEMPTION 0x2</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_ACCEL_WORKING 0x00</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_CRTC_FROM_ID 0x01</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_HW_IP_INFO 0x02</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_HW_IP_COUNT 0x03</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_TIMESTAMP 0x05</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_VERSION 0x0e</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_VCE 0x1</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_UVD 0x2</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GMC 0x03</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_ME 0x04</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_PFP 0x05</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_CE 0x06</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_RLC 0x07</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_MEC 0x08</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_SMC 0x0a</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_SDMA 0x0b</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_SOS 0x0c</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_ASD 0x0d</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_VCN 0x0e</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL 0x0f</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM 0x10</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM 0x11</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_FW_DMCU 0x12</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_NUM_BYTES_MOVED 0x0f</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VRAM_USAGE 0x10</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_GTT_USAGE 0x11</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_GDS_CONFIG 0x13</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VRAM_GTT 0x14</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_READ_MMR_REG 0x15</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_DEV_INFO 0x16</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VIS_VRAM_USAGE 0x17</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_NUM_EVICTIONS 0x18</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_MEMORY 0x19</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VCE_CLOCK_TABLE 0x1A</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VBIOS 0x1B</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VBIOS_SIZE 0x1</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VBIOS_IMAGE 0x2</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_NUM_HANDLES 0x1C</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR 0x1D</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_GFX_SCLK 0x1</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_GFX_MCLK 0x2</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_GPU_TEMP 0x3</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_GPU_LOAD 0x4</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_GPU_AVG_POWER 0x5</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_VDDNB 0x6</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_VDDGFX 0x7</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_SCLK 0x8</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_MCLK 0x9</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_NUM_VRAM_CPU_PAGE_FAULTS 0x1E</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_VRAM_LOST_COUNTER 0x1F</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_MMR_SE_INDEX_SHIFT 0</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_MMR_SE_INDEX_MASK 0xff</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_MMR_SH_INDEX_SHIFT 8</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define AMDGPU_INFO_MMR_SH_INDEX_MASK 0xff</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__query__fw.html">  447</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__query__fw.html">drm_amdgpu_query_fw</a> {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  __u32 fw_type;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  __u32 ip_instance;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  __u32 index;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;};</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info.html">  453</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info.html">drm_amdgpu_info</a> {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  __u64 return_pointer;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  __u32 return_size;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  __u32 query;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      __u32 id;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      __u32 _pad;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    } mode_crtc;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      __u32 type;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      __u32 ip_instance;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    } query_hw_ip;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      __u32 dword_offset;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      __u32 count;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      __u32 instance;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      __u32 flags;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    } read_mmr_reg;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__query__fw.html">drm_amdgpu_query_fw</a> query_fw;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      __u32 type;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      __u32 offset;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    } vbios_info;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      __u32 type;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    } sensor_info;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  };</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;};</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__gds.html">  482</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__gds.html">drm_amdgpu_info_gds</a> {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  __u32 gds_gfx_partition_size;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  __u32 compute_partition_size;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  __u32 gds_total_size;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  __u32 gws_per_gfx_partition;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  __u32 gws_per_compute_partition;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  __u32 oa_per_gfx_partition;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  __u32 oa_per_compute_partition;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;};</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__vram__gtt.html">  492</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__vram__gtt.html">drm_amdgpu_info_vram_gtt</a> {</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  __u64 vram_size;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  __u64 vram_cpu_accessible_size;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  __u64 gtt_size;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;};</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__heap__info.html">  497</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__heap__info.html">drm_amdgpu_heap_info</a> {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  __u64 total_heap_size;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  __u64 usable_heap_size;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  __u64 heap_usage;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  __u64 max_allocation;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;};</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__memory__info.html">  503</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__memory__info.html">drm_amdgpu_memory_info</a> {</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__heap__info.html">drm_amdgpu_heap_info</a> vram;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__heap__info.html">drm_amdgpu_heap_info</a> cpu_accessible_vram;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__heap__info.html">drm_amdgpu_heap_info</a> gtt;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;};</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__firmware.html">  508</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__firmware.html">drm_amdgpu_info_firmware</a> {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  __u32 ver;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  __u32 feature;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;};</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_UNKNOWN 0</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_GDDR1 1</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_DDR2 2</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_GDDR3 3</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_GDDR4 4</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_GDDR5 5</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_HBM 6</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_DDR3 7</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define AMDGPU_VRAM_TYPE_DDR4 8</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__device.html">  521</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__device.html">drm_amdgpu_info_device</a> {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  __u32 device_id;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  __u32 chip_rev;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  __u32 external_rev;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  __u32 pci_rev;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  __u32 family;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  __u32 num_shader_engines;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  __u32 num_shader_arrays_per_engine;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  __u32 gpu_counter_freq;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  __u64 max_engine_clock;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  __u64 max_memory_clock;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  __u32 cu_active_number;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  __u32 cu_ao_mask;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  __u32 cu_bitmap[4][4];</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  __u32 enabled_rb_pipes_mask;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  __u32 num_rb_pipes;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  __u32 num_hw_gfx_contexts;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  __u64 ids_flags;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  __u64 virtual_address_offset;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  __u64 virtual_address_max;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  __u32 virtual_address_alignment;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  __u32 pte_fragment_size;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  __u32 gart_page_size;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  __u32 ce_ram_size;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  __u32 vram_type;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  __u32 vram_bit_width;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  __u32 vce_harvest_config;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  __u32 gc_double_offchip_lds_buf;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  __u64 prim_buf_gpu_addr;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  __u64 pos_buf_gpu_addr;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  __u64 cntl_sb_buf_gpu_addr;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  __u64 param_buf_gpu_addr;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  __u32 prim_buf_size;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  __u32 pos_buf_size;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  __u32 cntl_sb_buf_size;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  __u32 param_buf_size;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  __u32 wave_front_size;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  __u32 num_shader_visible_vgprs;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  __u32 num_cu_per_sh;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  __u32 num_tcc_blocks;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  __u32 gs_vgt_table_depth;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  __u32 gs_prim_buffer_depth;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  __u32 max_gs_waves_per_vgt;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  __u32 _pad1;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  __u32 cu_ao_bitmap[4][4];</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  __u64 high_va_offset;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  __u64 high_va_max;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;};</div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__hw__ip.html">  570</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__hw__ip.html">drm_amdgpu_info_hw_ip</a> {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  __u32 hw_ip_version_major;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  __u32 hw_ip_version_minor;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  __u64 capabilities_flags;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  __u32 ib_start_alignment;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  __u32 ib_size_alignment;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  __u32 available_rings;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  __u32 _pad;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;};</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__num__handles.html">  579</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__num__handles.html">drm_amdgpu_info_num_handles</a> {</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  __u32 uvd_max_handles;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  __u32 uvd_used_handles;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;};</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define AMDGPU_VCE_CLOCK_TABLE_ENTRIES 6</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__vce__clock__table__entry.html">  584</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__vce__clock__table__entry.html">drm_amdgpu_info_vce_clock_table_entry</a> {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  __u32 sclk;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  __u32 mclk;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  __u32 eclk;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  __u32 pad;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;};</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="structdrm__amdgpu__info__vce__clock__table.html">  590</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__vce__clock__table.html">drm_amdgpu_info_vce_clock_table</a> {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keyword">struct </span><a class="code" href="structdrm__amdgpu__info__vce__clock__table__entry.html">drm_amdgpu_info_vce_clock_table_entry</a> entries[AMDGPU_VCE_CLOCK_TABLE_ENTRIES];</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  __u32 num_valid_entries;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  __u32 pad;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;};</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_UNKNOWN 0</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_SI 110</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_CI 120</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_KV 125</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_VI 130</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_CZ 135</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_AI 141</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define AMDGPU_FAMILY_RV 142</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;}</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="uniondrm__amdgpu__fence__to__handle_html"><div class="ttname"><a href="uniondrm__amdgpu__fence__to__handle.html">drm_amdgpu_fence_to_handle</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00375">amdgpu_drm.h:375</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__firmware_html"><div class="ttname"><a href="structdrm__amdgpu__info__firmware.html">drm_amdgpu_info_firmware</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00508">amdgpu_drm.h:508</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__sched_html"><div class="ttname"><a href="uniondrm__amdgpu__sched.html">drm_amdgpu_sched</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00167">amdgpu_drm.h:167</a></div></div>
<div class="ttc" id="structdrm__amdgpu__bo__list__in_html"><div class="ttname"><a href="structdrm__amdgpu__bo__list__in.html">drm_amdgpu_bo_list_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00090">amdgpu_drm.h:90</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__gem__wait__idle_html"><div class="ttname"><a href="uniondrm__amdgpu__gem__wait__idle.html">drm_amdgpu_gem_wait_idle</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00238">amdgpu_drm.h:238</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__in_html"><div class="ttname"><a href="structdrm__amdgpu__cs__in.html">drm_amdgpu_cs_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00331">amdgpu_drm.h:331</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__mmap__in_html"><div class="ttname"><a href="structdrm__amdgpu__gem__mmap__in.html">drm_amdgpu_gem_mmap_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00218">amdgpu_drm.h:218</a></div></div>
<div class="ttc" id="structdrm__amdgpu__sched__in_html"><div class="ttname"><a href="structdrm__amdgpu__sched__in.html">drm_amdgpu_sched_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00161">amdgpu_drm.h:161</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__vce__clock__table__entry_html"><div class="ttname"><a href="structdrm__amdgpu__info__vce__clock__table__entry.html">drm_amdgpu_info_vce_clock_table_entry</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00584">amdgpu_drm.h:584</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__chunk__dep_html"><div class="ttname"><a href="structdrm__amdgpu__cs__chunk__dep.html">drm_amdgpu_cs_chunk_dep</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00358">amdgpu_drm.h:358</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__chunk_html"><div class="ttname"><a href="structdrm__amdgpu__cs__chunk.html">drm_amdgpu_cs_chunk</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00326">amdgpu_drm.h:326</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__num__handles_html"><div class="ttname"><a href="structdrm__amdgpu__info__num__handles.html">drm_amdgpu_info_num_handles</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00579">amdgpu_drm.h:579</a></div></div>
<div class="ttc" id="structdrm__amdgpu__vm__in_html"><div class="ttname"><a href="structdrm__amdgpu__vm__in.html">drm_amdgpu_vm_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00149">amdgpu_drm.h:149</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__mmap__out_html"><div class="ttname"><a href="structdrm__amdgpu__gem__mmap__out.html">drm_amdgpu_gem_mmap_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00222">amdgpu_drm.h:222</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__vm_html"><div class="ttname"><a href="uniondrm__amdgpu__vm.html">drm_amdgpu_vm</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00156">amdgpu_drm.h:156</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__create__in_html"><div class="ttname"><a href="structdrm__amdgpu__gem__create__in.html">drm_amdgpu_gem_create_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00073">amdgpu_drm.h:73</a></div></div>
<div class="ttc" id="structdrm__amdgpu__query__fw_html"><div class="ttname"><a href="structdrm__amdgpu__query__fw.html">drm_amdgpu_query_fw</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00447">amdgpu_drm.h:447</a></div></div>
<div class="ttc" id="structdrm__amdgpu__ctx__in_html"><div class="ttname"><a href="structdrm__amdgpu__ctx__in.html">drm_amdgpu_ctx_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00126">amdgpu_drm.h:126</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__chunk__data_html"><div class="ttname"><a href="structdrm__amdgpu__cs__chunk__data.html">drm_amdgpu_cs_chunk_data</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00385">amdgpu_drm.h:385</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__ctx__out_html"><div class="ttname"><a href="uniondrm__amdgpu__ctx__out.html">drm_amdgpu_ctx_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00132">amdgpu_drm.h:132</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__gds_html"><div class="ttname"><a href="structdrm__amdgpu__info__gds.html">drm_amdgpu_info_gds</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00482">amdgpu_drm.h:482</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__va_html"><div class="ttname"><a href="structdrm__amdgpu__gem__va.html">drm_amdgpu_gem_va</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00300">amdgpu_drm.h:300</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__bo__list_html"><div class="ttname"><a href="uniondrm__amdgpu__bo__list.html">drm_amdgpu_bo_list</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00105">amdgpu_drm.h:105</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__chunk__sem_html"><div class="ttname"><a href="structdrm__amdgpu__cs__chunk__sem.html">drm_amdgpu_cs_chunk_sem</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00369">amdgpu_drm.h:369</a></div></div>
<div class="ttc" id="structdrm__amdgpu__wait__cs__out_html"><div class="ttname"><a href="structdrm__amdgpu__wait__cs__out.html">drm_amdgpu_wait_cs_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00250">amdgpu_drm.h:250</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__vce__clock__table_html"><div class="ttname"><a href="structdrm__amdgpu__info__vce__clock__table.html">drm_amdgpu_info_vce_clock_table</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00590">amdgpu_drm.h:590</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__create__out_html"><div class="ttname"><a href="structdrm__amdgpu__gem__create__out.html">drm_amdgpu_gem_create_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00079">amdgpu_drm.h:79</a></div></div>
<div class="ttc" id="structdrm__amdgpu__vm__out_html"><div class="ttname"><a href="structdrm__amdgpu__vm__out.html">drm_amdgpu_vm_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00153">amdgpu_drm.h:153</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__chunk__ib_html"><div class="ttname"><a href="structdrm__amdgpu__cs__chunk__ib.html">drm_amdgpu_cs_chunk_ib</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00349">amdgpu_drm.h:349</a></div></div>
<div class="ttc" id="structdrm__amdgpu__wait__fences__in_html"><div class="ttname"><a href="structdrm__amdgpu__wait__fences__in.html">drm_amdgpu_wait_fences_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00264">amdgpu_drm.h:264</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__ctx_html"><div class="ttname"><a href="uniondrm__amdgpu__ctx.html">drm_amdgpu_ctx</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00143">amdgpu_drm.h:143</a></div></div>
<div class="ttc" id="structdrm__amdgpu__heap__info_html"><div class="ttname"><a href="structdrm__amdgpu__heap__info.html">drm_amdgpu_heap_info</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00497">amdgpu_drm.h:497</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__metadata_html"><div class="ttname"><a href="structdrm__amdgpu__gem__metadata.html">drm_amdgpu_gem_metadata</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00208">amdgpu_drm.h:208</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__op_html"><div class="ttname"><a href="structdrm__amdgpu__gem__op.html">drm_amdgpu_gem_op</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00280">amdgpu_drm.h:280</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__device_html"><div class="ttname"><a href="structdrm__amdgpu__info__device.html">drm_amdgpu_info_device</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00521">amdgpu_drm.h:521</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__vram__gtt_html"><div class="ttname"><a href="structdrm__amdgpu__info__vram__gtt.html">drm_amdgpu_info_vram_gtt</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00492">amdgpu_drm.h:492</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__wait__cs_html"><div class="ttname"><a href="uniondrm__amdgpu__wait__cs.html">drm_amdgpu_wait_cs</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00253">amdgpu_drm.h:253</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__cs_html"><div class="ttname"><a href="uniondrm__amdgpu__cs.html">drm_amdgpu_cs</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00341">amdgpu_drm.h:341</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__out_html"><div class="ttname"><a href="structdrm__amdgpu__cs__out.html">drm_amdgpu_cs_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00338">amdgpu_drm.h:338</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__gem__create_html"><div class="ttname"><a href="uniondrm__amdgpu__gem__create.html">drm_amdgpu_gem_create</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00083">amdgpu_drm.h:83</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__wait__idle__in_html"><div class="ttname"><a href="structdrm__amdgpu__gem__wait__idle__in.html">drm_amdgpu_gem_wait_idle_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00229">amdgpu_drm.h:229</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info__hw__ip_html"><div class="ttname"><a href="structdrm__amdgpu__info__hw__ip.html">drm_amdgpu_info_hw_ip</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00570">amdgpu_drm.h:570</a></div></div>
<div class="ttc" id="structdrm__amdgpu__wait__cs__in_html"><div class="ttname"><a href="structdrm__amdgpu__wait__cs__in.html">drm_amdgpu_wait_cs_in</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00242">amdgpu_drm.h:242</a></div></div>
<div class="ttc" id="structdrm__amdgpu__wait__fences__out_html"><div class="ttname"><a href="structdrm__amdgpu__wait__fences__out.html">drm_amdgpu_wait_fences_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00270">amdgpu_drm.h:270</a></div></div>
<div class="ttc" id="structdrm__amdgpu__cs__chunk__fence_html"><div class="ttname"><a href="structdrm__amdgpu__cs__chunk__fence.html">drm_amdgpu_cs_chunk_fence</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00365">amdgpu_drm.h:365</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__userptr_html"><div class="ttname"><a href="structdrm__amdgpu__gem__userptr.html">drm_amdgpu_gem_userptr</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00174">amdgpu_drm.h:174</a></div></div>
<div class="ttc" id="structdrm__amdgpu__fence_html"><div class="ttname"><a href="structdrm__amdgpu__fence.html">drm_amdgpu_fence</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00257">amdgpu_drm.h:257</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__gem__mmap_html"><div class="ttname"><a href="uniondrm__amdgpu__gem__mmap.html">drm_amdgpu_gem_mmap</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00225">amdgpu_drm.h:225</a></div></div>
<div class="ttc" id="uniondrm__amdgpu__wait__fences_html"><div class="ttname"><a href="uniondrm__amdgpu__wait__fences.html">drm_amdgpu_wait_fences</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00274">amdgpu_drm.h:274</a></div></div>
<div class="ttc" id="structdrm__amdgpu__gem__wait__idle__out_html"><div class="ttname"><a href="structdrm__amdgpu__gem__wait__idle__out.html">drm_amdgpu_gem_wait_idle_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00234">amdgpu_drm.h:234</a></div></div>
<div class="ttc" id="structdrm__amdgpu__bo__list__out_html"><div class="ttname"><a href="structdrm__amdgpu__bo__list__out.html">drm_amdgpu_bo_list_out</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00101">amdgpu_drm.h:101</a></div></div>
<div class="ttc" id="structdrm__amdgpu__bo__list__entry_html"><div class="ttname"><a href="structdrm__amdgpu__bo__list__entry.html">drm_amdgpu_bo_list_entry</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00097">amdgpu_drm.h:97</a></div></div>
<div class="ttc" id="structdrm__amdgpu__memory__info_html"><div class="ttname"><a href="structdrm__amdgpu__memory__info.html">drm_amdgpu_memory_info</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00503">amdgpu_drm.h:503</a></div></div>
<div class="ttc" id="structdrm__amdgpu__info_html"><div class="ttname"><a href="structdrm__amdgpu__info.html">drm_amdgpu_info</a></div><div class="ttdef"><b>Definition:</b> <a href="amdgpu__drm_8h_source.html#l00453">amdgpu_drm.h:453</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d5a5f0949bbb5bab588a096d2da8e5bc.html">drm</a></li><li class="navelem"><b>amdgpu_drm.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
