Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  6 12:22:07 2022
| Host         : DESKTOP-0IR846V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   103 |
| Unused register locations in slices containing registers |   182 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            3 |
|      6 |            3 |
|      8 |            9 |
|     10 |            5 |
|     12 |            4 |
|     14 |            2 |
|    16+ |           73 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             492 |          112 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2200 |          312 |
| Yes          | No                    | No                     |            1446 |          309 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             624 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                            Enable Signal                           |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+-------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
| ~clk6p25m_0                               |                                                                    |                                                                   |                1 |              2 |
| ~clk                                      |                                                                    |                                                                   |                1 |              2 |
|  unit_2/blink/clock_1/new_clock           |                                                                    |                                                                   |                1 |              2 |
| ~clk6p25m                                 |                                                                    |                                                                   |                1 |              2 |
|  clk6p25m                                 |                                                                    |                                                                   |                1 |              4 |
| ~clk6p25m_2                               |                                                                    |                                                                   |                2 |              4 |
| ~clk6p25m_1                               |                                                                    |                                                                   |                2 |              4 |
|  clk6p25m_1                               |                                                                    |                                                                   |                2 |              6 |
|  unit_2/clock_381/new_clock               |                                                                    |                                                                   |                1 |              6 |
|  unit_3/E[0]                              |                                                                    |                                                                   |                1 |              6 |
|  unit_3/u1/cloc/clk_20                    |                                                                    |                                                                   |                1 |              8 |
|  unit_2/clock_3/Q_reg[3]                  |                                                                    |                                                                   |                1 |              8 |
|  unit_3/u3/cloc/clk_20                    |                                                                    |                                                                   |                2 |              8 |
|  unit_3/u2/cloc/clk_20                    |                                                                    |                                                                   |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                      | unit_2/color_R/right2/E[0]                                         | unit_2/color_R/right1/SR[0]                                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                      | unit_2/color_R/right2/count_g_reg[0][0]                            | unit_2/color_R/right1/count_g_reg[3][0]                           |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG                      | unit_2/color_R/right2/count_r_reg[0][0]                            | unit_2/color_R/right1/count_r_reg[3][0]                           |                2 |              8 |
|  unit_3/u4/cloc/clk_20                    |                                                                    |                                                                   |                2 |              8 |
|  unit_3/clock_10/CLK                      | unit_3/R/right1/E[0]                                               | unit_3/R/right1/SR[0]                                             |                2 |              8 |
|  unit_2/clock_10/clk10                    |                                                                    |                                                                   |                1 |             10 |
|  J_MIC3_Pin1_wire[3]                      | unit_3/peak_volume_calcutate_inst/source_peak_data                 | unit_3/instance_reset/reset_sig                                   |                2 |             10 |
|  clk                                      | unit_1/seg[6]_i_2__0_n_0                                           | unit_1/seg[6]_i_1__1_n_0                                          |                2 |             10 |
|  unit_3/clock_10/CLK                      |                                                                    |                                                                   |                2 |             10 |
|  clk                                      | unit_1/oled_data[15]_i_1__2_n_0                                    |                                                                   |                4 |             10 |
|  unit_2/clock_10/clk10                    | unit_2/encoded_peak[5]_i_2_n_0                                     |                                                                   |                2 |             12 |
|  J_MIC3_Pin1_wire[2]                      | unit_2/encoded_peak[5]_i_2_n_0                                     | unit_2/audio0/SR[0]                                               |                1 |             12 |
|  J_MIC3_Pin1_wire[4]                      | unit_4/seg[6]_i_1__2_n_0                                           |                                                                   |                2 |             12 |
|  CLK100MHZ_IBUF_BUFG                      | unit_2/encoded_peak[5]_i_2_n_0                                     | unit_2/encoded_peak[5]_i_1_n_0                                    |                1 |             12 |
|  CLK100MHZ_IBUF_BUFG                      | unit_0/oled_data[15]_i_2__1_n_0                                    | unit_0/row_col/SR[0]                                              |                6 |             14 |
|  clk                                      | unit_1/led[7]_i_1__0_n_0                                           |                                                                   |                3 |             14 |
|  clk                                      |                                                                    |                                                                   |                6 |             20 |
|  clk6p25m                                 | unit_2/an[3]_i_1_n_0                                               |                                                                   |                8 |             22 |
| ~unit_1/Audio_Capture/J_MIC3_Pin4_wire[1] |                                                                    |                                                                   |                3 |             24 |
| ~unit_3/audio0/temp_reg[11]_0             |                                                                    |                                                                   |                3 |             24 |
| ~unit_2/audio0/temp_reg[11]_0             |                                                                    |                                                                   |                4 |             24 |
| ~unit_4/audio_copy/J_MIC3_Pin4_wire[4]    |                                                                    |                                                                   |                3 |             24 |
|  J_MIC3_Pin1_wire[1]                      | unit_1/peak_volume_calcutate_inst/source_peak_data0_carry__0_n_2   | unit_1/peak_volume_calcutate_inst/source_peak_data[11]_i_1__0_n_0 |                3 |             24 |
|  J_MIC3_Pin1_wire[3]                      | unit_3/peak_volume_calcutate_inst/source_peak_data_reg[11]_i_2_n_2 | unit_3/peak_volume_calcutate_inst/source_peak_data[11]_i_1_n_0    |                3 |             24 |
|  J_MIC3_Pin1_wire[2]                      | unit_2/peak[11]_i_2_n_0                                            | unit_2/peak[11]_i_1_n_0                                           |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | J_MIC3_Pin1_wire[1]                                               |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | J_MIC3_Pin1_wire[3]                                               |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | J_MIC3_Pin1_wire[4]                                               |                3 |             24 |
|  J_MIC3_Pin1_wire[4]                      | unit_4/current_peak[11]_i_2_n_0                                    | unit_4/current_peak[15]                                           |                3 |             24 |
|  J_MIC3_Pin1_wire[2]                      | unit_2/encoded_peak[5]_i_2_n_0                                     | unit_2/samples[0]_i_1_n_0                                         |                3 |             24 |
|  J_MIC3_Pin1_wire[2]                      |                                                                    |                                                                   |                5 |             24 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | J_MIC3_Pin1_wire[2]                                               |                3 |             24 |
|  clk                                      | unit_1/x[6]_i_1_n_0                                                |                                                                   |                5 |             28 |
|  CLK100MHZ_IBUF_BUFG                      | unit_3/R/E[0]                                                      |                                                                   |                8 |             30 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_1/clk_sig/clktmp                                             |                4 |             30 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_1/clk_voice/clk20k_tmp                                       |                4 |             30 |
|  unit_0/clock_10/new_clock                |                                                                    |                                                                   |                5 |             32 |
| ~clk6p25m_1                               |                                                                    | unit_4/oled/frame_counter[16]_i_1__3_n_0                          |                4 |             32 |
|  clk6p25m                                 | unit_2/led0_out                                                    |                                                                   |                8 |             32 |
| ~clk6p25m_2                               |                                                                    | unit_0/oled/frame_counter[16]_i_1__1_n_0                          |                4 |             32 |
| ~clk                                      |                                                                    | unit_1/instance_reset/reset_sig                                   |                3 |             34 |
| ~clk6p25m_0                               | unit_3/oled/delay[0]_i_1__0_n_0                                    |                                                                   |                5 |             40 |
| ~clk                                      | unit_1/instance_OLED/delay[0]_i_1__2_n_0                           | unit_1/instance_reset/reset_sig                                   |                5 |             40 |
| ~clk6p25m_1                               | unit_4/oled/delay[0]_i_1__3_n_0                                    |                                                                   |                5 |             40 |
| ~clk6p25m                                 | unit_2/oled/delay[0]_i_1_n_0                                       |                                                                   |                5 |             40 |
| ~clk6p25m_2                               | unit_0/oled/delay[0]_i_1__1_n_0                                    |                                                                   |                5 |             40 |
|  J_MIC3_Pin1_wire[4]                      |                                                                    |                                                                   |                9 |             42 |
|  clk6p25m                                 | unit_2/encoded_peak[5]_i_2_n_0                                     |                                                                   |               17 |             46 |
|  CLK100MHZ_IBUF_BUFG                      | led[15]_i_2__0_n_0                                                 | led[15]_i_1__0_n_0                                                |                8 |             54 |
|  J_MIC3_Pin1_wire[4]                      | unit_4/p_2_in                                                      |                                                                   |                6 |             56 |
|  CLK100MHZ_IBUF_BUFG                      | unit_3/u1/cloc/count[31]_i_2_n_0                                   | unit_3/u1/cloc/p_0_in                                             |                6 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_0/clock_10/clear                                             |                8 |             64 |
|  clk                                      |                                                                    | unit_1/clock_10/clear                                             |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_2/clock_6p25m/count[0]_i_1__1_n_0                            |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_2/clock_381/count[0]_i_1__2_n_0                              |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_2/blink/clock_1/clear                                        |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_2/clock_10/count[0]_i_1__3_n_0                               |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_2/clock_30/clear                                             |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      | unit_3/u2/cloc/count[31]_i_2__0_n_0                                | unit_3/u2/cloc/p_0_in                                             |                5 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_2/clock_3/count[0]_i_1__5_n_0                                |                8 |             64 |
| ~clk                                      | unit_1/instance_OLED/FSM_onehot_state[31]_i_1__2_n_0               | unit_1/instance_reset/reset_sig                                   |                6 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_2/clock_20k/count[0]_i_1__4_n_0                              |                8 |             64 |
| ~clk6p25m_2                               | unit_0/oled/FSM_onehot_state[31]_i_1__1_n_0                        |                                                                   |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      | unit_3/u3/cloc/count[31]_i_2__1_n_0                                | unit_3/u3/cloc/p_0_in                                             |                5 |             64 |
|  CLK100MHZ_IBUF_BUFG                      | unit_3/u4/cloc/count[31]_i_2__2_n_0                                | unit_3/u4/cloc/p_0_in                                             |                7 |             64 |
| ~clk6p25m_0                               | unit_3/oled/state                                                  |                                                                   |                8 |             64 |
| ~clk6p25m_1                               | unit_4/oled/FSM_onehot_state[31]_i_1__3_n_0                        |                                                                   |                7 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_3/clock_10/count[0]_i_1__11_n_0                              |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_3/clock_20k/count[0]_i_1__12_n_0                             |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_3/clock_6p25m/count[0]_i_1__13_n_0                           |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_0/clock_6p25m/count[0]_i_1__15_n_0                           |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_4/clock_6p25m/count[0]_i_1__17_n_0                           |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_4/clock_20k/clear                                            |                8 |             64 |
| ~clk6p25m                                 | unit_2/oled/state                                                  |                                                                   |               11 |             64 |
| ~clk6p25m_0                               |                                                                    | unit_3/oled/frame_counter[16]_i_1__0_n_0                          |               11 |             66 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    |                                                                   |               33 |             74 |
|  J_MIC3_Pin1_wire[1]                      |                                                                    |                                                                   |               10 |             74 |
| ~clk6p25m                                 |                                                                    | unit_2/oled/frame_counter[16]_i_1_n_0                             |               10 |             78 |
|  J_MIC3_Pin1_wire[3]                      |                                                                    |                                                                   |               14 |             80 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | btnC_IBUF                                                         |               12 |             88 |
|  CLK100MHZ_IBUF_BUFG                      |                                                                    | unit_3/instance_reset/count_high_reg[21]_0                        |               12 |             88 |
| ~clk6p25m                                 |                                                                    | unit_2/oled/spi_word[39]_i_1_n_0                                  |               18 |             90 |
| ~clk6p25m_2                               |                                                                    | unit_0/oled/spi_word[39]_i_1__1_n_0                               |               16 |             90 |
| ~clk6p25m_0                               |                                                                    | unit_3/oled/spi_word[39]_i_1__0_n_0                               |               16 |             90 |
| ~clk6p25m_1                               |                                                                    | unit_4/oled/spi_word[39]_i_1__3_n_0                               |               17 |             90 |
| ~clk                                      |                                                                    | unit_1/instance_OLED/spi_word[39]_i_1__2_n_0                      |               15 |             90 |
|  J_MIC3_Pin1_wire[3]                      |                                                                    | unit_3/instance_reset/reset_sig                                   |               20 |            106 |
|  J_MIC3_Pin1_wire[1]                      |                                                                    | unit_1/instance_reset/reset_sig                                   |               14 |            110 |
|  clk30                                    | unit_2/visual_peak                                                 |                                                                   |              192 |            768 |
+-------------------------------------------+--------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+


