
5. Printing statistics.

=== addersub ===

   Number of wires:                  8
   Number of wire bits:            135
   Number of public wires:           8
   Number of public wire bits:     135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $not_1                          1
     dummy_add_sub                   1

=== dummy_add_sub ===

   Number of wires:                  6
   Number of wire bits:            162
   Number of public wires:           6
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     full_adder                     32

=== full_adder ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and_1                          3
     $or_1                           2
     $xor_1                          2

=== design hierarchy ===

   addersub                          1
     dummy_add_sub                   1
       full_adder                   32

   Number of wires:                334
   Number of wire bits:            617
   Number of public wires:         174
   Number of public wire bits:     457
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                225
     $and_1                         96
     $not_1                          1
     $or_1                          64
     $xor_1                         64

