

================================================================
== Vitis HLS Report for 'md5_wrap'
================================================================
* Date:           Tue Jul 18 13:25:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.14>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %result"   --->   Operation 14 'read' 'result_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%text_input_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %text_input"   --->   Operation 15 'read' 'text_input_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%text_length_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %text_length"   --->   Operation 16 'read' 'text_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_bitlen_loc = alloca i64 1"   --->   Operation 18 'alloca' 'ctx_bitlen_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_state_0_0_loc = alloca i64 1"   --->   Operation 19 'alloca' 'ctx_state_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ctx_state_1_0_loc = alloca i64 1"   --->   Operation 20 'alloca' 'ctx_state_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ctx_state_2_0_loc = alloca i64 1"   --->   Operation 21 'alloca' 'ctx_state_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ctx_state_3_0_loc = alloca i64 1"   --->   Operation 22 'alloca' 'ctx_state_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln182 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [src/md5.c:182]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %text_length"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %text_length, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %text_length, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %text_input, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %text_input, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ctx_data = alloca i64 1" [src/md5.c:188]   --->   Operation 35 'alloca' 'ctx_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%icmp_ln127 = icmp_eq  i32 %text_length_read, i32 0" [src/md5.c:127->src/md5.c:190]   --->   Operation 36 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.body.lr.ph.i, void %md5_update.exit" [src/md5.c:127->src/md5.c:190]   --->   Operation 37 'br' 'br_ln127' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %text_input_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @md5_wrap_Pipeline_VITIS_LOOP_127_1, i8 %gmem, i64 %text_input_read, i32 %text_length_read, i8 %ctx_data, i32 %ctx_state_3_0_loc, i32 %ctx_state_2_0_loc, i32 %ctx_state_1_0_loc, i32 %ctx_state_0_0_loc, i64 %ctx_bitlen_loc, i32 %p_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @md5_wrap_Pipeline_VITIS_LOOP_127_1, i8 %gmem, i64 %text_input_read, i32 %text_length_read, i8 %ctx_data, i32 %ctx_state_3_0_loc, i32 %ctx_state_2_0_loc, i32 %ctx_state_1_0_loc, i32 %ctx_state_0_0_loc, i64 %ctx_bitlen_loc, i32 %p_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%ctx_state_3_0_loc_load = load i32 %ctx_state_3_0_loc"   --->   Operation 49 'load' 'ctx_state_3_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_state_2_0_loc_load = load i32 %ctx_state_2_0_loc"   --->   Operation 50 'load' 'ctx_state_2_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_state_1_0_loc_load = load i32 %ctx_state_1_0_loc"   --->   Operation 51 'load' 'ctx_state_1_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%ctx_state_0_0_loc_load = load i32 %ctx_state_0_0_loc"   --->   Operation 52 'load' 'ctx_state_0_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%ctx_bitlen_loc_load = load i64 %ctx_bitlen_loc"   --->   Operation 53 'load' 'ctx_bitlen_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 54 'load' 'p_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln0 = br void %md5_update.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln127)> <Delay = 1.58>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%ctx_state_3_2 = phi i32 %ctx_state_3_0_loc_load, void %for.body.lr.ph.i, i32 271733878, void %entry"   --->   Operation 56 'phi' 'ctx_state_3_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%ctx_state_2_2 = phi i32 %ctx_state_2_0_loc_load, void %for.body.lr.ph.i, i32 2562383102, void %entry"   --->   Operation 57 'phi' 'ctx_state_2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%ctx_state_1_2 = phi i32 %ctx_state_1_0_loc_load, void %for.body.lr.ph.i, i32 4023233417, void %entry"   --->   Operation 58 'phi' 'ctx_state_1_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_state_0_2 = phi i32 %ctx_state_0_0_loc_load, void %for.body.lr.ph.i, i32 1732584193, void %entry"   --->   Operation 59 'phi' 'ctx_state_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%ctx_bitlen_0 = phi i64 %ctx_bitlen_loc_load, void %for.body.lr.ph.i, i64 0, void %entry"   --->   Operation 60 'phi' 'ctx_bitlen_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%ctx_datalen = phi i32 %p_loc_load, void %for.body.lr.ph.i, i32 0, void %entry"   --->   Operation 61 'phi' 'ctx_datalen' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [2/2] (2.55ns)   --->   "%call_ln191 = call void @md5_final.1, i8 %ctx_data, i32 %ctx_datalen, i64 %ctx_bitlen_0, i32 %ctx_state_0_2, i32 %ctx_state_1_2, i32 %ctx_state_2_2, i32 %ctx_state_3_2, i8 %gmem, i64 %result_read" [src/md5.c:191]   --->   Operation 62 'call' 'call_ln191' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln191 = call void @md5_final.1, i8 %ctx_data, i32 %ctx_datalen, i64 %ctx_bitlen_0, i32 %ctx_state_0_2, i32 %ctx_state_1_2, i32 %ctx_state_2_2, i32 %ctx_state_3_2, i8 %gmem, i64 %result_read" [src/md5.c:191]   --->   Operation 63 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln192 = ret i32 1" [src/md5.c:192]   --->   Operation 64 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.140ns
The critical path consists of the following:
	s_axi read operation ('text_length_read') on port 'text_length' [7]  (1.000 ns)
	'icmp' operation ('icmp_ln127', src/md5.c:127->src/md5.c:190) [27]  (2.552 ns)
	multiplexor before 'phi' operation ('ctx_state_3_2') with incoming values : ('ctx_state_3_0_loc_load') [41]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', src/md5.c:127->src/md5.c:190) [30]  (0.000 ns)
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/md5.c:127->src/md5.c:190) on port 'gmem' (src/md5.c:127->src/md5.c:190) [31]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 4.140ns
The critical path consists of the following:
	'load' operation ('ctx_state_3_0_loc_load') on local variable 'ctx_state_3_0_loc' [33]  (0.000 ns)
	multiplexor before 'phi' operation ('ctx_state_3_2') with incoming values : ('ctx_state_3_0_loc_load') [41]  (1.588 ns)
	'phi' operation ('ctx_state_3_2') with incoming values : ('ctx_state_3_0_loc_load') [41]  (0.000 ns)
	'call' operation ('call_ln191', src/md5.c:191) to 'md5_final.1' [47]  (2.552 ns)

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
