

================================================================
== Vitis HLS Report for 'Distance_Point_Line_Square'
================================================================
* Date:           Thu Dec  5 15:29:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        contour_approximation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.754 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     982|   2064|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    194|    -|
|Register         |        -|    -|     281|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    1263|   2258|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U13  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U14  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U19   |fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  16|  982| 2064|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+-----+-----------+-----+-----------+
    |     Name     | LUT | Input Size| Bits| Total Bits|
    +--------------+-----+-----------+-----+-----------+
    |ap_NS_fsm     |  117|         26|    1|         26|
    |ap_return     |    9|          2|   32|         64|
    |grp_fu_44_p0  |   14|          3|   32|         96|
    |grp_fu_44_p1  |   14|          3|   32|         96|
    |grp_fu_53_p0  |   20|          4|   32|        128|
    |grp_fu_53_p1  |   20|          4|   32|        128|
    +--------------+-----+-----------+-----+-----------+
    |Total         |  194|         42|  161|        538|
    +--------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |add9_reg_156    |  32|   0|   32|          0|
    |ap_CS_fsm       |  25|   0|   25|          0|
    |ap_return_preg  |  32|   0|   32|          0|
    |div_reg_166     |  32|   0|   32|          0|
    |mul1_reg_141    |  32|   0|   32|          0|
    |mul5_reg_146    |  32|   0|   32|          0|
    |mul8_reg_151    |  32|   0|   32|          0|
    |reg_80          |  32|   0|   32|          0|
    |reg_86          |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 281|   0|  281|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------+-----+-----+------------+----------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  Distance_Point_Line_Square|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  Distance_Point_Line_Square|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  Distance_Point_Line_Square|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  Distance_Point_Line_Square|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  Distance_Point_Line_Square|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  Distance_Point_Line_Square|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  Distance_Point_Line_Square|  return value|
|p_val      |   in|   64|     ap_none|                       p_val|        scalar|
|l_a_val    |   in|   32|     ap_none|                     l_a_val|        scalar|
|l_b_val    |   in|   32|     ap_none|                     l_b_val|        scalar|
|l_c_val    |   in|   32|     ap_none|                     l_c_val|        scalar|
+-----------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%l_b_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %l_b_val" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 26 'read' 'l_b_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%l_a_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %l_a_val" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 27 'read' 'l_a_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_val" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 28 'read' 'p_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i64 %p_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 29 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %trunc_ln47" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 30 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (2.06ns)   --->   Input mux for Operation 31 '%mul = fmul i32 %bitcast_ln47, i32 %l_a_val_read'
ST_1 : Operation 31 [4/4] (3.63ns)   --->   "%mul = fmul i32 %bitcast_ln47, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 31 'fmul' 'mul' <Predicate = true> <Delay = 3.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_val_read, i32 32, i32 63" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 32 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %trunc_ln47_1" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 33 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_1 : [1/1] (2.06ns)   --->   Input mux for Operation 34 '%mul1 = fmul i32 %bitcast_ln47_1, i32 %l_b_val_read'
ST_1 : Operation 34 [4/4] (3.63ns)   --->   "%mul1 = fmul i32 %bitcast_ln47_1, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 34 'fmul' 'mul1' <Predicate = true> <Delay = 3.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (2.06ns)   --->   Input mux for Operation 35 '%mul5 = fmul i32 %l_a_val_read, i32 %l_a_val_read'
ST_1 : Operation 35 [4/4] (3.63ns)   --->   "%mul5 = fmul i32 %l_a_val_read, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 35 'fmul' 'mul5' <Predicate = true> <Delay = 3.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (2.06ns)   --->   Input mux for Operation 36 '%mul8 = fmul i32 %l_b_val_read, i32 %l_b_val_read'
ST_1 : Operation 36 [4/4] (3.63ns)   --->   "%mul8 = fmul i32 %l_b_val_read, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 36 'fmul' 'mul8' <Predicate = true> <Delay = 3.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 37 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln47, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 37 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln47_1, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 38 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [3/4] (5.70ns)   --->   "%mul5 = fmul i32 %l_a_val_read, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 39 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [3/4] (5.70ns)   --->   "%mul8 = fmul i32 %l_b_val_read, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 40 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 41 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln47, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 41 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln47_1, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 42 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/4] (5.70ns)   --->   "%mul5 = fmul i32 %l_a_val_read, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 43 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [2/4] (5.70ns)   --->   "%mul8 = fmul i32 %l_b_val_read, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 44 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 45 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln47, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 45 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln47_1, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 46 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/4] (5.70ns)   --->   "%mul5 = fmul i32 %l_a_val_read, i32 %l_a_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 47 'fmul' 'mul5' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/4] (5.70ns)   --->   "%mul8 = fmul i32 %l_b_val_read, i32 %l_b_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 48 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : [1/1] (1.70ns)   --->   Input mux for Operation 49 '%add = fadd i32 %mul, i32 %mul1'
ST_5 : Operation 49 [5/5] (5.54ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 49 'fadd' 'add' <Predicate = true> <Delay = 5.54> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.70ns)   --->   Input mux for Operation 50 '%add9 = fadd i32 %mul5, i32 %mul8'
ST_5 : Operation 50 [5/5] (5.54ns)   --->   "%add9 = fadd i32 %mul5, i32 %mul8" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 50 'fadd' 'add9' <Predicate = true> <Delay = 5.54> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 51 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 51 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [4/5] (7.25ns)   --->   "%add9 = fadd i32 %mul5, i32 %mul8" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 52 'fadd' 'add9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 53 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [3/5] (7.25ns)   --->   "%add9 = fadd i32 %mul5, i32 %mul8" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 54 'fadd' 'add9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 55 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 55 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [2/5] (7.25ns)   --->   "%add9 = fadd i32 %mul5, i32 %mul8" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 56 'fadd' 'add9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 57 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 57 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/5] (7.25ns)   --->   "%add9 = fadd i32 %mul5, i32 %mul8" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:48]   --->   Operation 58 'fadd' 'add9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 59 [12/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 59 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 60 [11/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 60 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 61 [10/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 61 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%l_c_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %l_c_val" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 62 'read' 'l_c_val_read' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (1.70ns)   --->   Input mux for Operation 63 '%temp = fadd i32 %add, i32 %l_c_val_read'
ST_13 : Operation 63 [5/5] (5.54ns)   --->   "%temp = fadd i32 %add, i32 %l_c_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 63 'fadd' 'temp' <Predicate = true> <Delay = 5.54> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [9/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 64 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 65 [4/5] (7.25ns)   --->   "%temp = fadd i32 %add, i32 %l_c_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 65 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 66 [8/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 66 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 67 [3/5] (7.25ns)   --->   "%temp = fadd i32 %add, i32 %l_c_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 67 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [7/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 68 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 69 [2/5] (7.25ns)   --->   "%temp = fadd i32 %add, i32 %l_c_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 69 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 70 [6/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 70 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 71 [1/5] (7.25ns)   --->   "%temp = fadd i32 %add, i32 %l_c_val_read" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:47]   --->   Operation 71 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 72 [5/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 72 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 73 [4/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 73 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (2.06ns)   --->   Input mux for Operation 74 '%mul2 = fmul i32 %temp, i32 %temp'
ST_18 : Operation 74 [4/4] (3.63ns)   --->   "%mul2 = fmul i32 %temp, i32 %temp" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 74 'fmul' 'mul2' <Predicate = true> <Delay = 3.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 75 [3/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 75 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 76 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %temp, i32 %temp" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 76 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 77 [2/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 77 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 78 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %temp, i32 %temp" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 78 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 79 [1/12] (8.75ns)   --->   "%div = fdiv i32 1, i32 %add9" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 79 'fdiv' 'div' <Predicate = true> <Delay = 8.75> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 8.75> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 80 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %temp, i32 %temp" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 80 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : [1/1] (2.06ns)   --->   Input mux for Operation 81 '%dist_square = fmul i32 %mul2, i32 %div'
ST_22 : Operation 81 [4/4] (3.63ns)   --->   "%dist_square = fmul i32 %mul2, i32 %div" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 81 'fmul' 'dist_square' <Predicate = true> <Delay = 3.63> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 82 [3/4] (5.70ns)   --->   "%dist_square = fmul i32 %mul2, i32 %div" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 82 'fmul' 'dist_square' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.70>
ST_24 : Operation 83 [2/4] (5.70ns)   --->   "%dist_square = fmul i32 %mul2, i32 %div" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 83 'fmul' 'dist_square' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.70>
ST_25 : Operation 84 [1/4] (5.70ns)   --->   "%dist_square = fmul i32 %mul2, i32 %div" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:50]   --->   Operation 84 'fmul' 'dist_square' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln52 = ret i32 %dist_square" [../../C_PROGRAM/3.ContourApproximation/contour_approximation.c:52]   --->   Operation 85 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ l_a_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ l_b_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ l_c_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_b_val_read   (read      ) [ 00111000000000000000000000]
l_a_val_read   (read      ) [ 00111000000000000000000000]
p_val_read     (read      ) [ 00000000000000000000000000]
trunc_ln47     (trunc     ) [ 00000000000000000000000000]
bitcast_ln47   (bitcast   ) [ 00111000000000000000000000]
trunc_ln47_1   (partselect) [ 00000000000000000000000000]
bitcast_ln47_1 (bitcast   ) [ 00111000000000000000000000]
mul            (fmul      ) [ 00000111110000000000000000]
mul1           (fmul      ) [ 00000111110000000000000000]
mul5           (fmul      ) [ 00000111110000000000000000]
mul8           (fmul      ) [ 00000111110000000000000000]
add            (fadd      ) [ 00000000001111111100000000]
add9           (fadd      ) [ 00000000001111111111110000]
l_c_val_read   (read      ) [ 00000000000000111100000000]
temp           (fadd      ) [ 00000000000000000011110000]
div            (fdiv      ) [ 00000000000000000000001111]
mul2           (fmul      ) [ 00000000000000000000001111]
dist_square    (fmul      ) [ 00000000000000000000000000]
ret_ln52       (ret       ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_a_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_a_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_b_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_b_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_c_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_c_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="l_b_val_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_b_val_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="l_a_val_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_a_val_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="p_val_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="64" slack="0"/>
<pin id="34" dir="0" index="1" bw="64" slack="0"/>
<pin id="35" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_val_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="l_c_val_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_c_val_read/13 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="1"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/5 temp/13 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="1"/>
<pin id="50" dir="0" index="1" bw="32" slack="1"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add9/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/1 mul2/18 dist_square/22 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul8/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/10 "/>
</bind>
</comp>

<comp id="80" class="1005" name="reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add temp "/>
</bind>
</comp>

<comp id="93" class="1004" name="trunc_ln47_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="bitcast_ln47_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln47_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="0" index="3" bw="7" slack="0"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bitcast_ln47_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47_1/1 "/>
</bind>
</comp>

<comp id="117" class="1005" name="l_b_val_read_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_b_val_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="l_a_val_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_a_val_read "/>
</bind>
</comp>

<comp id="131" class="1005" name="bitcast_ln47_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47 "/>
</bind>
</comp>

<comp id="136" class="1005" name="bitcast_ln47_1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47_1 "/>
</bind>
</comp>

<comp id="141" class="1005" name="mul1_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="mul5_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="mul8_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul8 "/>
</bind>
</comp>

<comp id="156" class="1005" name="add9_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add9 "/>
</bind>
</comp>

<comp id="161" class="1005" name="l_c_val_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_c_val_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="div_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="8" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="52"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="57"><net_src comp="26" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="62"><net_src comp="20" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="26" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="26" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="20" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="20" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="53" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="85"><net_src comp="80" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="89"><net_src comp="44" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="92"><net_src comp="86" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="96"><net_src comp="32" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="32" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="102" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="120"><net_src comp="20" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="127"><net_src comp="26" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="134"><net_src comp="97" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="139"><net_src comp="112" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="144"><net_src comp="58" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="149"><net_src comp="63" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="154"><net_src comp="69" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="159"><net_src comp="48" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="164"><net_src comp="38" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="169"><net_src comp="75" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="53" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Distance_Point_Line_Square : p_val | {1 }
	Port: Distance_Point_Line_Square : l_a_val | {1 }
	Port: Distance_Point_Line_Square : l_b_val | {1 }
	Port: Distance_Point_Line_Square : l_c_val | {13 }
  - Chain level:
	State 1
		bitcast_ln47 : 1
		mul : 2
		bitcast_ln47_1 : 1
		mul1 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		ret_ln52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_53        |    3    |   143   |   321   |
|   fmul   |        grp_fu_58        |    3    |   143   |   321   |
|          |        grp_fu_63        |    3    |   143   |   321   |
|          |        grp_fu_69        |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_44        |    2    |   205   |   390   |
|          |        grp_fu_48        |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|          | l_b_val_read_read_fu_20 |    0    |    0    |    0    |
|   read   | l_a_val_read_read_fu_26 |    0    |    0    |    0    |
|          |  p_val_read_read_fu_32  |    0    |    0    |    0    |
|          | l_c_val_read_read_fu_38 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_75        |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |     trunc_ln47_fu_93    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|   trunc_ln47_1_fu_102   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    16   |   982   |   2064  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     add9_reg_156     |   32   |
|bitcast_ln47_1_reg_136|   32   |
| bitcast_ln47_reg_131 |   32   |
|      div_reg_166     |   32   |
| l_a_val_read_reg_124 |   32   |
| l_b_val_read_reg_117 |   32   |
| l_c_val_read_reg_161 |   32   |
|     mul1_reg_141     |   32   |
|     mul5_reg_146     |   32   |
|     mul8_reg_151     |   32   |
|        reg_80        |   32   |
|        reg_86        |   32   |
+----------------------+--------+
|         Total        |   384  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_44 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_44 |  p1  |   3  |  32  |   96   ||    14   |
| grp_fu_53 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_53 |  p1  |   4  |  32  |   128  ||    20   |
| grp_fu_58 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_58 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_63 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_63 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_69 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_69 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   800  || 16.4765 ||   117   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   982  |  2064  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   117  |
|  Register |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   16   |  1366  |  2181  |
+-----------+--------+--------+--------+--------+
