INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/ECE 351 Lab 3/ECE 351 Lab 3.srcs/sources_1/new/mainpt2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mainpt2'
WARNING: [VRFC 10-3093] actual for formal port 'z' is neither a static name nor a globally static expression [C:/Users/andyc/Documents/ECE-351-Project/ECE 351 Lab 3/ECE 351 Lab 3.srcs/sources_1/new/mainpt2.vhd:121]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/ECE 351 Lab 3/ECE 351 Lab 3.srcs/sim_1/new/TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB'
