<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="334" />
   <clocksource preferredWidth="334" />
   <frequency preferredWidth="315" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers/On-Chip,Library,Project,Library/Memories and Memory Controllers" />
 <window width="1394" height="770" x="46" y="30" />
 <hdlexample language="VHDL" />
 <generation simulation="NONE" />
</preferences>
