# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder_Testbench.srcs/sources_1/imports/new/array_adderr.vhd" \
"../../../../adder_Testbench.srcs/sources_1/imports/new/serial_adder.vhd" \
"../../../../adder_Testbench.srcs/sources_1/new/adder_test_bench.vhd" \

# Do not sort compile order
nosort
