{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531487179632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531487179638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 10:06:19 2018 " "Processing started: Fri Jul 13 10:06:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531487179638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487179638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CoreBassier -c CoreBassier " "Command: quartus_map --read_settings_files=on --write_settings_files=off CoreBassier -c CoreBassier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487179639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531487180344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531487180344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Found entity 1: divfreq" {  } { { "divfreq.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/divfreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195587 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(21) " "Verilog Module Declaration warning at main.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195592 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(20) " "Verilog Module Declaration warning at main.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195593 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(19) " "Verilog Module Declaration warning at main.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195593 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(18) " "Verilog Module Declaration warning at main.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 18 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195593 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(17) " "Verilog Module Declaration warning at main.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195593 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(16) " "Verilog Module Declaration warning at main.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(15) " "Verilog Module Declaration warning at main.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(14) " "Verilog Module Declaration warning at main.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(13) " "Verilog Module Declaration warning at main.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(12) " "Verilog Module Declaration warning at main.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 12 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(11) " "Verilog Module Declaration warning at main.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(10) " "Verilog Module Declaration warning at main.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(9) " "Verilog Module Declaration warning at main.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "main main.v(8) " "Verilog Module Declaration warning at main.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"main\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/PC/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/io.v 1 1 " "Found 1 design units, including 1 entities, in source file io/io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO/IO.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/IO/IO.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsmemory/instructionsmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsmemory/instructionsmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionsMemory " "Found entity 1: InstructionsMemory" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory/DataMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/DataMemory/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195624 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(34) " "Verilog HDL Expression warning at ALU.v(34): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1531487195628 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 ALU.v(48) " "Verilog HDL Expression warning at ALU.v(48): truncated literal to match 8 bits" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1531487195629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersbank/registersbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registersbank/registersbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistersBank " "Found entity 1: RegistersBank" {  } { { "RegistersBank/RegistersBank.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/RegistersBank/RegistersBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487195635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531487195764 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataB main.v(82) " "Verilog HDL Always Construct warning at main.v(82): variable \"dataB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataA main.v(86) " "Verilog HDL Always Construct warning at main.v(86): variable \"dataA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aluOut main.v(92) " "Verilog HDL Always Construct warning at main.v(92): variable \"aluOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memoryOut main.v(93) " "Verilog HDL Always Construct warning at main.v(93): variable \"memoryOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputOut main.v(94) " "Verilog HDL Always Construct warning at main.v(94): variable \"inputOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(91) " "Verilog HDL Case Statement warning at main.v(91): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataToWrite main.v(77) " "Verilog HDL Always Construct warning at main.v(77): inferring latch(es) for variable \"dataToWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aluError main.v(48) " "Output port \"aluError\" at main.v(48) has no driver" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[0\] main.v(77) " "Inferred latch for \"dataToWrite\[0\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[1\] main.v(77) " "Inferred latch for \"dataToWrite\[1\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[2\] main.v(77) " "Inferred latch for \"dataToWrite\[2\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[3\] main.v(77) " "Inferred latch for \"dataToWrite\[3\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[4\] main.v(77) " "Inferred latch for \"dataToWrite\[4\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[5\] main.v(77) " "Inferred latch for \"dataToWrite\[5\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[6\] main.v(77) " "Inferred latch for \"dataToWrite\[6\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[7\] main.v(77) " "Inferred latch for \"dataToWrite\[7\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[8\] main.v(77) " "Inferred latch for \"dataToWrite\[8\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195769 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[9\] main.v(77) " "Inferred latch for \"dataToWrite\[9\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[10\] main.v(77) " "Inferred latch for \"dataToWrite\[10\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[11\] main.v(77) " "Inferred latch for \"dataToWrite\[11\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[12\] main.v(77) " "Inferred latch for \"dataToWrite\[12\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[13\] main.v(77) " "Inferred latch for \"dataToWrite\[13\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[14\] main.v(77) " "Inferred latch for \"dataToWrite\[14\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[15\] main.v(77) " "Inferred latch for \"dataToWrite\[15\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[16\] main.v(77) " "Inferred latch for \"dataToWrite\[16\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[17\] main.v(77) " "Inferred latch for \"dataToWrite\[17\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[18\] main.v(77) " "Inferred latch for \"dataToWrite\[18\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[19\] main.v(77) " "Inferred latch for \"dataToWrite\[19\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[20\] main.v(77) " "Inferred latch for \"dataToWrite\[20\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[21\] main.v(77) " "Inferred latch for \"dataToWrite\[21\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[22\] main.v(77) " "Inferred latch for \"dataToWrite\[22\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[23\] main.v(77) " "Inferred latch for \"dataToWrite\[23\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[24\] main.v(77) " "Inferred latch for \"dataToWrite\[24\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[25\] main.v(77) " "Inferred latch for \"dataToWrite\[25\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[26\] main.v(77) " "Inferred latch for \"dataToWrite\[26\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[27\] main.v(77) " "Inferred latch for \"dataToWrite\[27\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[28\] main.v(77) " "Inferred latch for \"dataToWrite\[28\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[29\] main.v(77) " "Inferred latch for \"dataToWrite\[29\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[30\] main.v(77) " "Inferred latch for \"dataToWrite\[30\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195770 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataToWrite\[31\] main.v(77) " "Inferred latch for \"dataToWrite\[31\]\" at main.v(77)" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195771 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:div " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:div\"" {  } { { "main.v" "div" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:programCounter " "Elaborating entity \"PC\" for hierarchy \"PC:programCounter\"" {  } { { "main.v" "programCounter" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionsMemory InstructionsMemory:instructionsMemory " "Elaborating entity \"InstructionsMemory\" for hierarchy \"InstructionsMemory:instructionsMemory\"" {  } { { "main.v" "instructionsMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195797 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 InstructionsMemory.v(10) " "Net \"ram.data_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531487195799 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 InstructionsMemory.v(10) " "Net \"ram.waddr_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531487195799 "|main|InstructionsMemory:instructionsMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 InstructionsMemory.v(10) " "Net \"ram.we_a\" at InstructionsMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionsMemory/InstructionsMemory.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/InstructionsMemory/InstructionsMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531487195800 "|main|InstructionsMemory:instructionsMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:controlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:controlUnit\"" {  } { { "main.v" "controlUnit" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(117) " "Verilog HDL assignment warning at ControlUnit.v(117): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195803 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(118) " "Verilog HDL assignment warning at ControlUnit.v(118): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195803 "|main|ControlUnit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(119) " "Verilog HDL assignment warning at ControlUnit.v(119): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit/ControlUnit.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ControlUnit/ControlUnit.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195803 "|main|ControlUnit:controlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBank RegistersBank:registersBank " "Elaborating entity \"RegistersBank\" for hierarchy \"RegistersBank:registersBank\"" {  } { { "main.v" "registersBank" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "main.v" "alu" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(34) " "Verilog HDL assignment warning at ALU.v(34): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(35) " "Verilog HDL assignment warning at ALU.v(35): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(48) " "Verilog HDL assignment warning at ALU.v(48): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 ALU.v(49) " "Verilog HDL assignment warning at ALU.v(49): truncated value with size 64 to match size of target (32)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(56) " "Verilog HDL assignment warning at ALU.v(56): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(107) " "Verilog HDL assignment warning at ALU.v(107): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataC ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"dataC\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(25) " "Inferred latch for \"overflow\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[0\] ALU.v(25) " "Inferred latch for \"dataC\[0\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[1\] ALU.v(25) " "Inferred latch for \"dataC\[1\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195810 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[2\] ALU.v(25) " "Inferred latch for \"dataC\[2\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[3\] ALU.v(25) " "Inferred latch for \"dataC\[3\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[4\] ALU.v(25) " "Inferred latch for \"dataC\[4\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[5\] ALU.v(25) " "Inferred latch for \"dataC\[5\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[6\] ALU.v(25) " "Inferred latch for \"dataC\[6\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[7\] ALU.v(25) " "Inferred latch for \"dataC\[7\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[8\] ALU.v(25) " "Inferred latch for \"dataC\[8\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[9\] ALU.v(25) " "Inferred latch for \"dataC\[9\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[10\] ALU.v(25) " "Inferred latch for \"dataC\[10\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[11\] ALU.v(25) " "Inferred latch for \"dataC\[11\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[12\] ALU.v(25) " "Inferred latch for \"dataC\[12\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[13\] ALU.v(25) " "Inferred latch for \"dataC\[13\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[14\] ALU.v(25) " "Inferred latch for \"dataC\[14\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[15\] ALU.v(25) " "Inferred latch for \"dataC\[15\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[16\] ALU.v(25) " "Inferred latch for \"dataC\[16\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[17\] ALU.v(25) " "Inferred latch for \"dataC\[17\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[18\] ALU.v(25) " "Inferred latch for \"dataC\[18\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[19\] ALU.v(25) " "Inferred latch for \"dataC\[19\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[20\] ALU.v(25) " "Inferred latch for \"dataC\[20\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[21\] ALU.v(25) " "Inferred latch for \"dataC\[21\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[22\] ALU.v(25) " "Inferred latch for \"dataC\[22\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[23\] ALU.v(25) " "Inferred latch for \"dataC\[23\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[24\] ALU.v(25) " "Inferred latch for \"dataC\[24\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195811 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[25\] ALU.v(25) " "Inferred latch for \"dataC\[25\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195812 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[26\] ALU.v(25) " "Inferred latch for \"dataC\[26\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195812 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[27\] ALU.v(25) " "Inferred latch for \"dataC\[27\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195812 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[28\] ALU.v(25) " "Inferred latch for \"dataC\[28\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195812 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[29\] ALU.v(25) " "Inferred latch for \"dataC\[29\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195812 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[30\] ALU.v(25) " "Inferred latch for \"dataC\[30\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195812 "|main|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataC\[31\] ALU.v(25) " "Inferred latch for \"dataC\[31\]\" at ALU.v(25)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195812 "|main|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMemory\"" {  } { { "main.v" "dataMemory" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teste teste:testera " "Elaborating entity \"teste\" for hierarchy \"teste:testera\"" {  } { { "main.v" "testera" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487195817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative teste.v(23) " "Verilog HDL or VHDL warning at teste.v(23): object \"negative\" assigned a value but never read" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_hex0 teste.v(29) " "Verilog HDL or VHDL warning at teste.v(29): object \"_hex0\" assigned a value but never read" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode teste.v(50) " "Verilog HDL Always Construct warning at teste.v(50): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data teste.v(57) " "Verilog HDL Always Construct warning at teste.v(57): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data teste.v(60) " "Verilog HDL Always Construct warning at teste.v(60): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data teste.v(65) " "Verilog HDL Always Construct warning at teste.v(65): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 teste.v(78) " "Verilog HDL assignment warning at teste.v(78): truncated value with size 32 to match size of target (4)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 teste.v(76) " "Verilog HDL assignment warning at teste.v(76): truncated value with size 32 to match size of target (4)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 teste.v(74) " "Verilog HDL assignment warning at teste.v(74): truncated value with size 32 to match size of target (4)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address teste.v(130) " "Verilog HDL Always Construct warning at teste.v(130): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(134) " "Verilog HDL assignment warning at teste.v(134): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(135) " "Verilog HDL assignment warning at teste.v(135): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(136) " "Verilog HDL assignment warning at teste.v(136): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(138) " "Verilog HDL assignment warning at teste.v(138): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195821 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(139) " "Verilog HDL assignment warning at teste.v(139): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(140) " "Verilog HDL assignment warning at teste.v(140): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(143) " "Verilog HDL assignment warning at teste.v(143): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(144) " "Verilog HDL assignment warning at teste.v(144): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(146) " "Verilog HDL assignment warning at teste.v(146): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(149) " "Verilog HDL assignment warning at teste.v(149): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(150) " "Verilog HDL assignment warning at teste.v(150): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 teste.v(152) " "Verilog HDL assignment warning at teste.v(152): truncated value with size 8 to match size of target (7)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "teste.v(130) " "Verilog HDL Case Statement warning at teste.v(130): incomplete case statement has no default case item" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address teste.v(158) " "Verilog HDL Always Construct warning at teste.v(158): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw17 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw16 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw15 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw14 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw13 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw12 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw11 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw10 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195822 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw9 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw8 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw7 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw6 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw5 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw4 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw3 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw2 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw1 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sw0 teste.v(178) " "Verilog HDL Always Construct warning at teste.v(178): variable \"sw0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1 teste.v(180) " "Verilog HDL Always Construct warning at teste.v(180): variable \"key1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key2 teste.v(181) " "Verilog HDL Always Construct warning at teste.v(181): variable \"key2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 teste.v(182) " "Verilog HDL Always Construct warning at teste.v(182): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "teste.v(158) " "Verilog HDL Case Statement warning at teste.v(158): incomplete case statement has no default case item" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 158 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "teste.v(50) " "Verilog HDL Case Statement warning at teste.v(50): incomplete case statement has no default case item" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex1 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195823 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex2 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex3 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex4 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex4\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex5 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex5\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex6 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex6\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_hex7 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_hex7\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_temp teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hundred teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"hundred\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ten teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"ten\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unit teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"unit\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outHundreds teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"outHundreds\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outTens teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"outTens\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outUnits teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"outUnits\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 teste.v(34) " "Verilog HDL Always Construct warning at teste.v(34): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] teste.v(50) " "Inferred latch for \"hex0\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195824 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] teste.v(50) " "Inferred latch for \"hex0\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] teste.v(50) " "Inferred latch for \"hex0\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] teste.v(50) " "Inferred latch for \"hex0\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] teste.v(50) " "Inferred latch for \"hex0\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] teste.v(50) " "Inferred latch for \"hex0\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] teste.v(50) " "Inferred latch for \"hex0\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[0\] teste.v(50) " "Inferred latch for \"_temp\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[1\] teste.v(50) " "Inferred latch for \"_temp\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[2\] teste.v(50) " "Inferred latch for \"_temp\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[3\] teste.v(50) " "Inferred latch for \"_temp\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[4\] teste.v(50) " "Inferred latch for \"_temp\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[5\] teste.v(50) " "Inferred latch for \"_temp\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195825 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[6\] teste.v(50) " "Inferred latch for \"_temp\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[7\] teste.v(50) " "Inferred latch for \"_temp\[7\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[8\] teste.v(50) " "Inferred latch for \"_temp\[8\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[9\] teste.v(50) " "Inferred latch for \"_temp\[9\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[10\] teste.v(50) " "Inferred latch for \"_temp\[10\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[11\] teste.v(50) " "Inferred latch for \"_temp\[11\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[12\] teste.v(50) " "Inferred latch for \"_temp\[12\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[13\] teste.v(50) " "Inferred latch for \"_temp\[13\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[14\] teste.v(50) " "Inferred latch for \"_temp\[14\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[15\] teste.v(50) " "Inferred latch for \"_temp\[15\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[16\] teste.v(50) " "Inferred latch for \"_temp\[16\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[17\] teste.v(50) " "Inferred latch for \"_temp\[17\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[18\] teste.v(50) " "Inferred latch for \"_temp\[18\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[19\] teste.v(50) " "Inferred latch for \"_temp\[19\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[20\] teste.v(50) " "Inferred latch for \"_temp\[20\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[21\] teste.v(50) " "Inferred latch for \"_temp\[21\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[22\] teste.v(50) " "Inferred latch for \"_temp\[22\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195826 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[23\] teste.v(50) " "Inferred latch for \"_temp\[23\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[24\] teste.v(50) " "Inferred latch for \"_temp\[24\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[25\] teste.v(50) " "Inferred latch for \"_temp\[25\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[26\] teste.v(50) " "Inferred latch for \"_temp\[26\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[27\] teste.v(50) " "Inferred latch for \"_temp\[27\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[28\] teste.v(50) " "Inferred latch for \"_temp\[28\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[29\] teste.v(50) " "Inferred latch for \"_temp\[29\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[30\] teste.v(50) " "Inferred latch for \"_temp\[30\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_temp\[31\] teste.v(50) " "Inferred latch for \"_temp\[31\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[0\] teste.v(50) " "Inferred latch for \"_hex7\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[1\] teste.v(50) " "Inferred latch for \"_hex7\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[2\] teste.v(50) " "Inferred latch for \"_hex7\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[3\] teste.v(50) " "Inferred latch for \"_hex7\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[4\] teste.v(50) " "Inferred latch for \"_hex7\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[5\] teste.v(50) " "Inferred latch for \"_hex7\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex7\[6\] teste.v(50) " "Inferred latch for \"_hex7\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[0\] teste.v(50) " "Inferred latch for \"_hex6\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[1\] teste.v(50) " "Inferred latch for \"_hex6\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[2\] teste.v(50) " "Inferred latch for \"_hex6\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[3\] teste.v(50) " "Inferred latch for \"_hex6\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[4\] teste.v(50) " "Inferred latch for \"_hex6\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195827 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[5\] teste.v(50) " "Inferred latch for \"_hex6\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex6\[6\] teste.v(50) " "Inferred latch for \"_hex6\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[0\] teste.v(50) " "Inferred latch for \"_hex5\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[1\] teste.v(50) " "Inferred latch for \"_hex5\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[2\] teste.v(50) " "Inferred latch for \"_hex5\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[3\] teste.v(50) " "Inferred latch for \"_hex5\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[4\] teste.v(50) " "Inferred latch for \"_hex5\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[5\] teste.v(50) " "Inferred latch for \"_hex5\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex5\[6\] teste.v(50) " "Inferred latch for \"_hex5\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[0\] teste.v(50) " "Inferred latch for \"_hex4\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[1\] teste.v(50) " "Inferred latch for \"_hex4\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[2\] teste.v(50) " "Inferred latch for \"_hex4\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[3\] teste.v(50) " "Inferred latch for \"_hex4\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[4\] teste.v(50) " "Inferred latch for \"_hex4\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[5\] teste.v(50) " "Inferred latch for \"_hex4\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex4\[6\] teste.v(50) " "Inferred latch for \"_hex4\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[0\] teste.v(50) " "Inferred latch for \"_hex3\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[1\] teste.v(50) " "Inferred latch for \"_hex3\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[2\] teste.v(50) " "Inferred latch for \"_hex3\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[3\] teste.v(50) " "Inferred latch for \"_hex3\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195828 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[4\] teste.v(50) " "Inferred latch for \"_hex3\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[5\] teste.v(50) " "Inferred latch for \"_hex3\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex3\[6\] teste.v(50) " "Inferred latch for \"_hex3\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[0\] teste.v(50) " "Inferred latch for \"_hex2\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[1\] teste.v(50) " "Inferred latch for \"_hex2\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[2\] teste.v(50) " "Inferred latch for \"_hex2\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[3\] teste.v(50) " "Inferred latch for \"_hex2\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[4\] teste.v(50) " "Inferred latch for \"_hex2\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[5\] teste.v(50) " "Inferred latch for \"_hex2\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex2\[6\] teste.v(50) " "Inferred latch for \"_hex2\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[0\] teste.v(50) " "Inferred latch for \"_hex1\[0\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[1\] teste.v(50) " "Inferred latch for \"_hex1\[1\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[2\] teste.v(50) " "Inferred latch for \"_hex1\[2\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[3\] teste.v(50) " "Inferred latch for \"_hex1\[3\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[4\] teste.v(50) " "Inferred latch for \"_hex1\[4\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195829 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[5\] teste.v(50) " "Inferred latch for \"_hex1\[5\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195830 "|main|teste:testera"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_hex1\[6\] teste.v(50) " "Inferred latch for \"_hex1\[6\]\" at teste.v(50)" {  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487195830 "|main|teste:testera"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegistersBank:registersBank\|registers " "RAM logic \"RegistersBank:registersBank\|registers\" is uninferred due to asynchronous read logic" {  } { { "RegistersBank/RegistersBank.v" "registers" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/RegistersBank/RegistersBank.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1531487196411 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1531487196411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[0\]\$latch " "LATCH primitive \"dataToWrite\[0\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[1\]\$latch " "LATCH primitive \"dataToWrite\[1\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[2\]\$latch " "LATCH primitive \"dataToWrite\[2\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[3\]\$latch " "LATCH primitive \"dataToWrite\[3\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[4\]\$latch " "LATCH primitive \"dataToWrite\[4\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[5\]\$latch " "LATCH primitive \"dataToWrite\[5\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[6\]\$latch " "LATCH primitive \"dataToWrite\[6\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[7\]\$latch " "LATCH primitive \"dataToWrite\[7\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[8\]\$latch " "LATCH primitive \"dataToWrite\[8\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[9\]\$latch " "LATCH primitive \"dataToWrite\[9\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[10\]\$latch " "LATCH primitive \"dataToWrite\[10\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[11\]\$latch " "LATCH primitive \"dataToWrite\[11\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[12\]\$latch " "LATCH primitive \"dataToWrite\[12\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[13\]\$latch " "LATCH primitive \"dataToWrite\[13\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[14\]\$latch " "LATCH primitive \"dataToWrite\[14\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[15\]\$latch " "LATCH primitive \"dataToWrite\[15\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[16\]\$latch " "LATCH primitive \"dataToWrite\[16\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[17\]\$latch " "LATCH primitive \"dataToWrite\[17\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[18\]\$latch " "LATCH primitive \"dataToWrite\[18\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[19\]\$latch " "LATCH primitive \"dataToWrite\[19\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[20\]\$latch " "LATCH primitive \"dataToWrite\[20\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[21\]\$latch " "LATCH primitive \"dataToWrite\[21\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[22\]\$latch " "LATCH primitive \"dataToWrite\[22\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[23\]\$latch " "LATCH primitive \"dataToWrite\[23\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[24\]\$latch " "LATCH primitive \"dataToWrite\[24\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[25\]\$latch " "LATCH primitive \"dataToWrite\[25\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[26\]\$latch " "LATCH primitive \"dataToWrite\[26\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[27\]\$latch " "LATCH primitive \"dataToWrite\[27\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[28\]\$latch " "LATCH primitive \"dataToWrite\[28\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[29\]\$latch " "LATCH primitive \"dataToWrite\[29\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[30\]\$latch " "LATCH primitive \"dataToWrite\[30\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dataToWrite\[31\]\$latch " "LATCH primitive \"dataToWrite\[31\]\$latch\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 77 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1531487196891 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/CoreBassier.ram0_RegistersBank_9280d5ac.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/leoco/Documents/college/Lab AOC/Processor/db/CoreBassier.ram0_RegistersBank_9280d5ac.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1531487197623 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionsMemory:instructionsMemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionsMemory:instructionsMemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif " "Parameter INIT_FILE set to db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531487198741 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531487198741 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1531487198741 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:alu\|Mult0\"" {  } { { "ALU/ALU.v" "Mult0" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487198743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Mod0\"" {  } { { "ALU/ALU.v" "Mod0" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487198743 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu\|Div0\"" {  } { { "ALU/ALU.v" "Div0" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487198743 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1531487198743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487198834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CoreBassier.ram0_InstructionsMemory_d253ae8a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487198834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o81 " "Found entity 1: altsyncram_3o81" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487198914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487198914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487198935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:dataMemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487198935 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487198935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_eg81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_mult:Mult0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487199069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199069 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487199069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Mod0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487199190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199190 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487199190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu\|lpm_divide:Div0\"" {  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487199573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531487199573 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531487199573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531487199653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487199653 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1531487201399 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1531487201464 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1531487201464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[0\] " "Latch teste:testera\|hex0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201513 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[1\] " "Latch teste:testera\|hex0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201513 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[2\] " "Latch teste:testera\|hex0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201513 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[3\] " "Latch teste:testera\|hex0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201514 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[4\] " "Latch teste:testera\|hex0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201514 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[5\] " "Latch teste:testera\|hex0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201514 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|hex0\[6\] " "Latch teste:testera\|hex0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201514 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[0\] " "Latch teste:testera\|_hex1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201515 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[1\] " "Latch teste:testera\|_hex1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201515 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[2\] " "Latch teste:testera\|_hex1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201515 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[3\] " "Latch teste:testera\|_hex1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201515 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[4\] " "Latch teste:testera\|_hex1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201515 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[5\] " "Latch teste:testera\|_hex1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201515 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex1\[6\] " "Latch teste:testera\|_hex1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[0\] " "Latch teste:testera\|_hex2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[1\] " "Latch teste:testera\|_hex2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[2\] " "Latch teste:testera\|_hex2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[3\] " "Latch teste:testera\|_hex2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[4\] " "Latch teste:testera\|_hex2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[5\] " "Latch teste:testera\|_hex2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex2\[6\] " "Latch teste:testera\|_hex2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201516 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[0\] " "Latch teste:testera\|_hex3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[1\] " "Latch teste:testera\|_hex3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[2\] " "Latch teste:testera\|_hex3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[3\] " "Latch teste:testera\|_hex3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[4\] " "Latch teste:testera\|_hex3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[5\] " "Latch teste:testera\|_hex3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex3\[6\] " "Latch teste:testera\|_hex3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[0\] " "Latch teste:testera\|_hex4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201517 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[1\] " "Latch teste:testera\|_hex4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201518 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[2\] " "Latch teste:testera\|_hex4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201518 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[3\] " "Latch teste:testera\|_hex4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201518 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[4\] " "Latch teste:testera\|_hex4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201518 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[5\] " "Latch teste:testera\|_hex4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201518 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex4\[6\] " "Latch teste:testera\|_hex4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201518 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[0\] " "Latch teste:testera\|_hex5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201518 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[1\] " "Latch teste:testera\|_hex5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[2\] " "Latch teste:testera\|_hex5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[3\] " "Latch teste:testera\|_hex5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[4\] " "Latch teste:testera\|_hex5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[5\] " "Latch teste:testera\|_hex5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex5\[6\] " "Latch teste:testera\|_hex5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[0\] " "Latch teste:testera\|_hex6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[1\] " "Latch teste:testera\|_hex6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201519 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[2\] " "Latch teste:testera\|_hex6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[3\] " "Latch teste:testera\|_hex6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[4\] " "Latch teste:testera\|_hex6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[5\] " "Latch teste:testera\|_hex6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex6\[6\] " "Latch teste:testera\|_hex6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[0\] " "Latch teste:testera\|_hex7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[1\] " "Latch teste:testera\|_hex7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[2\] " "Latch teste:testera\|_hex7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201520 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201520 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[3\] " "Latch teste:testera\|_hex7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201521 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[4\] " "Latch teste:testera\|_hex7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201521 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[5\] " "Latch teste:testera\|_hex7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201521 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_hex7\[6\] " "Latch teste:testera\|_hex7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 55 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201521 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[0\] " "Latch ALU:alu\|dataC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201521 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[0\] " "Latch teste:testera\|_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 118 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201521 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[1\] " "Latch ALU:alu\|dataC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201522 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[1\] " "Latch teste:testera\|_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201522 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[2\] " "Latch ALU:alu\|dataC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201522 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[2\] " "Latch teste:testera\|_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201522 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[3\] " "Latch ALU:alu\|dataC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201522 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[3\] " "Latch teste:testera\|_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201522 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[4\] " "Latch ALU:alu\|dataC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201522 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[4\] " "Latch teste:testera\|_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[5\] " "Latch ALU:alu\|dataC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[5\] " "Latch teste:testera\|_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[6\] " "Latch ALU:alu\|dataC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[6\] " "Latch teste:testera\|_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[7\] " "Latch ALU:alu\|dataC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[7\] " "Latch teste:testera\|_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[8\] " "Latch ALU:alu\|dataC\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201523 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[8\] " "Latch teste:testera\|_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201524 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[9\] " "Latch ALU:alu\|dataC\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201524 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[9\] " "Latch teste:testera\|_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201524 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[10\] " "Latch ALU:alu\|dataC\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201524 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[10\] " "Latch teste:testera\|_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201524 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[11\] " "Latch ALU:alu\|dataC\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201524 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[11\] " "Latch teste:testera\|_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201524 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[12\] " "Latch ALU:alu\|dataC\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201525 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[12\] " "Latch teste:testera\|_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201525 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[13\] " "Latch ALU:alu\|dataC\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201525 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[13\] " "Latch teste:testera\|_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201525 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[14\] " "Latch ALU:alu\|dataC\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201525 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[14\] " "Latch teste:testera\|_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201525 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[15\] " "Latch ALU:alu\|dataC\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201525 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[15\] " "Latch teste:testera\|_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[16\] " "Latch ALU:alu\|dataC\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[16\] " "Latch teste:testera\|_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[17\] " "Latch ALU:alu\|dataC\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[17\] " "Latch teste:testera\|_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[18\] " "Latch ALU:alu\|dataC\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[18\] " "Latch teste:testera\|_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[19\] " "Latch ALU:alu\|dataC\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201526 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[19\] " "Latch teste:testera\|_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201527 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[20\] " "Latch ALU:alu\|dataC\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201527 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[20\] " "Latch teste:testera\|_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201527 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[21\] " "Latch ALU:alu\|dataC\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201527 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[21\] " "Latch teste:testera\|_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201527 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[22\] " "Latch ALU:alu\|dataC\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201527 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[22\] " "Latch teste:testera\|_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201527 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[23\] " "Latch ALU:alu\|dataC\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[23\] " "Latch teste:testera\|_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[24\] " "Latch ALU:alu\|dataC\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[24\] " "Latch teste:testera\|_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[25\] " "Latch ALU:alu\|dataC\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[25\] " "Latch teste:testera\|_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[26\] " "Latch ALU:alu\|dataC\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[26\] " "Latch teste:testera\|_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201528 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[27\] " "Latch ALU:alu\|dataC\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 685 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201529 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[27\] " "Latch teste:testera\|_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201529 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[28\] " "Latch ALU:alu\|dataC\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201529 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[28\] " "Latch teste:testera\|_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201529 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[29\] " "Latch ALU:alu\|dataC\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201529 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[29\] " "Latch teste:testera\|_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201529 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[30\] " "Latch ALU:alu\|dataC\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201529 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[30\] " "Latch teste:testera\|_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201530 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|dataC\[31\] " "Latch ALU:alu\|dataC\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 664 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201530 ""}  } { { "ALU/ALU.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/ALU/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teste:testera\|_temp\[31\] " "Latch teste:testera\|_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal InstructionsMemory:instructionsMemory\|altsyncram:ram_rtl_0\|altsyncram_3o81:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_3o81.tdf" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/db/altsyncram_3o81.tdf" 580 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531487201530 ""}  } { { "teste.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/teste.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531487201530 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluCode\[5\] GND " "Pin \"aluCode\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531487205861 "|main|aluCode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memoryToRegister\[2\] GND " "Pin \"memoryToRegister\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531487205861 "|main|memoryToRegister[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluError GND " "Pin \"aluError\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531487205861 "|main|aluError"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531487205861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531487206167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531487218686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531487218686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "main.v" "" { Text "C:/Users/leoco/Documents/college/Lab AOC/Processor/main.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1531487219192 "|main|key3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1531487219192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6608 " "Implemented 6608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531487219193 ""} { "Info" "ICUT_CUT_TM_OPINS" "432 " "Implemented 432 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531487219193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6081 " "Implemented 6081 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531487219193 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1531487219193 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1531487219193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531487219193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 383 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 383 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531487219273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 10:06:59 2018 " "Processing ended: Fri Jul 13 10:06:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531487219273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531487219273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531487219273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531487219273 ""}
