{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1609167458080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1609167458081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 28 21:57:37 2020 " "Processing started: Mon Dec 28 21:57:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1609167458081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1609167458081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FloatingPointSQRT -c FloatingPointSQRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FloatingPointSQRT -c FloatingPointSQRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1609167458081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1609167458921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/outputgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/outputgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputGenerator " "Found entity 1: OutputGenerator" {  } { { "../FP_SquareRoot_ModelSim/Datapath/OutputGenerator.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/OutputGenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/yhminusyl.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/yhminusyl.v" { { "Info" "ISGN_ENTITY_NAME" "1 YhMinusYl " "Found entity 1: YhMinusYl" {  } { { "../FP_SquareRoot_ModelSim/Datapath/YhMinusYl.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/YhMinusYl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../FP_SquareRoot_ModelSim/Datapath/RegisterFile.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/register_oe.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/register_oe.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_OE " "Found entity 1: register_OE" {  } { { "../FP_SquareRoot_ModelSim/Datapath/register_OE.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/register_OE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/plusonemant.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/plusonemant.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlusOneMant " "Found entity 1: PlusOneMant" {  } { { "../FP_SquareRoot_ModelSim/Datapath/PlusOneMant.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/PlusOneMant.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/lut_exponent.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/lut_exponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Exponent " "Found entity 1: LUT_Exponent" {  } { { "../FP_SquareRoot_ModelSim/Datapath/LUT_Exponent.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/LUT_Exponent.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../FP_SquareRoot_ModelSim/Datapath/LUT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mul " "Found entity 1: FP_Mul" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Div " "Found entity 1: FP_Div" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Div.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Add " "Found entity 1: FP_Add" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/fp_abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Abs " "Found entity 1: FP_Abs" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Abs.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Abs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/datapath_outputgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/datapath_outputgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_OutputGen " "Found entity 1: Datapath_OutputGen" {  } { { "../FP_SquareRoot_ModelSim/Datapath/Datapath_OutputGen.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/Datapath_OutputGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/datapath_mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/datapath_mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Mux2to1 " "Found entity 1: Datapath_Mux2to1" {  } { { "../FP_SquareRoot_ModelSim/Datapath/Datapath_Mux2to1.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/Datapath_Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../FP_SquareRoot_ModelSim/Datapath/Datapath.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/alu_mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/alu_mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Mux4to1 " "Found entity 1: ALU_Mux4to1" {  } { { "../FP_SquareRoot_ModelSim/Datapath/ALU_Mux4to1.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/ALU_Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/datapath/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/datapath/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../FP_SquareRoot_ModelSim/Datapath/ALU.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/controller/controller_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/controller/controller_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Reg " "Found entity 1: Controller_Reg" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller_Reg.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/controller/controller_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/controller/controller_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Outputs " "Found entity 1: Controller_Outputs" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller_Outputs.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller_Outputs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/controller/controller_nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/controller/controller_nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_NextState " "Found entity 1: Controller_NextState" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller_NextState.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller_NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/verilog-assignments/fp_squareroot_modelsim/fp_sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/verilog-assignments/fp_squareroot_modelsim/fp_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_SQRT " "Found entity 1: FP_SQRT" {  } { { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167459215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167459215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FP_SQRT " "Elaborating entity \"FP_SQRT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1609167459452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Controller_Inst0 " "Elaborating entity \"Controller\" for hierarchy \"Controller:Controller_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "Controller_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_NextState Controller:Controller_Inst0\|Controller_NextState:NextState_Inst0 " "Elaborating entity \"Controller_NextState\" for hierarchy \"Controller:Controller_Inst0\|Controller_NextState:NextState_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller.v" "NextState_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_Reg Controller:Controller_Inst0\|Controller_Reg:REG_Inst0 " "Elaborating entity \"Controller_Reg\" for hierarchy \"Controller:Controller_Inst0\|Controller_Reg:REG_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller.v" "REG_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_Outputs Controller:Controller_Inst0\|Controller_Outputs:Outputs_Inst0 " "Elaborating entity \"Controller_Outputs\" for hierarchy \"Controller:Controller_Inst0\|Controller_Outputs:Outputs_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller.v" "Outputs_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath_Inst0 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "Datapath_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Mux2to1 Datapath:Datapath_Inst0\|Datapath_Mux2to1:In_En_Inst0 " "Elaborating entity \"Datapath_Mux2to1\" for hierarchy \"Datapath:Datapath_Inst0\|Datapath_Mux2to1:In_En_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/Datapath.v" "In_En_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/Datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:Datapath_Inst0\|RegisterFile:RegFile_Inst0 " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:Datapath_Inst0\|RegisterFile:RegFile_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/Datapath.v" "RegFile_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/Datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:Datapath_Inst0\|ALU:ALU_Inst0 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/Datapath.v" "ALU_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/Datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Add Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder " "Elaborating entity \"FP_Add\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/ALU.v" "FP_Adder" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 23 FP_Add.v(10) " "Verilog HDL assignment warning at FP_Add.v(10): truncated value with size 26 to match size of target (23)" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609167459521 "|FP_SQRT|Datapath:Datapath_Inst0|ALU:ALU_Inst0|FP_Add:FP_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FP_Add.v(58) " "Verilog HDL assignment warning at FP_Add.v(58): truncated value with size 32 to match size of target (8)" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609167459521 "|FP_SQRT|Datapath:Datapath_Inst0|ALU:ALU_Inst0|FP_Add:FP_Adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FP_Add.v(80) " "Verilog HDL assignment warning at FP_Add.v(80): truncated value with size 32 to match size of target (8)" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1609167459521 "|FP_SQRT|Datapath:Datapath_Inst0|ALU:ALU_Inst0|FP_Add:FP_Adder"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FP_Add.v(81) " "Verilog HDL warning at FP_Add.v(81): converting signed shift amount to unsigned" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 81 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1609167459521 "|FP_SQRT|Datapath:Datapath_Inst0|ALU:ALU_Inst0|FP_Add:FP_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Div Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider " "Elaborating entity \"FP_Div\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/ALU.v" "FP_Divider" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|LUT:LUT_Inst " "Elaborating entity \"LUT\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|LUT:LUT_Inst\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Div.v" "LUT_Inst" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_Exponent Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|LUT_Exponent:LUT_Exp " "Elaborating entity \"LUT_Exponent\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|LUT_Exponent:LUT_Exp\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Div.v" "LUT_Exp" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Div.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YhMinusYl Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|YhMinusYl:YhMinusYl_Inst " "Elaborating entity \"YhMinusYl\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|YhMinusYl:YhMinusYl_Inst\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Div.v" "YhMinusYl_Inst" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Div.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Mul Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst " "Elaborating entity \"FP_Mul\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Div.v" "Mul0_Inst" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Div.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlusOneMant Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|PlusOneMant:PlusOneMant_Inst " "Elaborating entity \"PlusOneMant\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|PlusOneMant:PlusOneMant_Inst\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Div.v" "PlusOneMant_Inst" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Div.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputGenerator Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|OutputGenerator:OutGen_Int " "Elaborating entity \"OutputGenerator\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|OutputGenerator:OutGen_Int\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Div.v" "OutGen_Int" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Div.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Abs Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Abs:FP_Absolute " "Elaborating entity \"FP_Abs\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Abs:FP_Absolute\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/ALU.v" "FP_Absolute" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Mux4to1 Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|ALU_Mux4to1:Selector_Inst " "Elaborating entity \"ALU_Mux4to1\" for hierarchy \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|ALU_Mux4to1:Selector_Inst\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/ALU.v" "Selector_Inst" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_OE Datapath:Datapath_Inst0\|register_OE:Reg_Output_Inst0 " "Elaborating entity \"register_OE\" for hierarchy \"Datapath:Datapath_Inst0\|register_OE:Reg_Output_Inst0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/Datapath.v" "Reg_Output_Inst0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/Datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167459601 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Controller:Controller_Inst0\|Controller_Outputs:Outputs_Inst0\|Ram0 " "RAM logic \"Controller:Controller_Inst0\|Controller_Outputs:Outputs_Inst0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "../FP_SquareRoot_ModelSim/Controller/Controller_Outputs.v" "Ram0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Controller/Controller_Outputs.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1609167461826 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|LUT:LUT_Inst\|Ram0 " "RAM logic \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|LUT:LUT_Inst\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../FP_SquareRoot_ModelSim/Datapath/LUT.v" "Ram0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/LUT.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1609167461826 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1609167461826 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder\|Add1\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "Add1" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 43 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167484059 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul1_Inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul1_Inst\|Mult0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "Mult0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167484059 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul2_Inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul2_Inst\|Mult0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "Mult0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167484059 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst\|Mult0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "Mult0" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167484059 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1609167484059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder\|lpm_add_sub:Add1\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167484154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder\|lpm_add_sub:Add1 " "Instantiated megafunction \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Add:FP_Adder\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484154 ""}  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Add.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Add.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609167484154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ari.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ari.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ari " "Found entity 1: add_sub_ari" {  } { { "db/add_sub_ari.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/add_sub_ari.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167484254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167484254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul1_Inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul1_Inst\|lpm_mult:Mult0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul1_Inst\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul1_Inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484317 ""}  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609167484317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p8t " "Found entity 1: mult_p8t" {  } { { "db/mult_p8t.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/mult_p8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1609167484433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1609167484433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst\|lpm_mult:Mult0\"" {  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:Datapath_Inst0\|ALU:ALU_Inst0\|FP_Div:FP_Divider\|FP_Mul:Mul0_Inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1609167484462 ""}  } { { "../FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/Datapath/FP_Mul.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1609167484462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1609167487990 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "435 " "Ignored 435 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "435 " "Ignored 435 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1609167488045 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1609167488045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1609167629858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1609167629858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9275 " "Implemented 9275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1609167630765 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1609167630765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9188 " "Implemented 9188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1609167630765 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1609167630765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1609167630765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609167630898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 28 22:00:30 2020 " "Processing ended: Mon Dec 28 22:00:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609167630898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609167630898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609167630898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1609167630898 ""}
