\hypertarget{group___t_i_m___break___system}{}\section{T\+IM Break System}
\label{group___t_i_m___break___system}\index{TIM Break System@{TIM Break System}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_ga353dd579e2ee67ce514f2bc218f64279}{T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+E\+CC}}~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+E\+C\+CL
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_ga389af93f9a1789e7de509991ef23cfec}{T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+P\+VD}}~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+P\+V\+DL
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_gaf359a8c2dde8fda9cb026926b8402dee}{T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR}}~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+S\+PL
\item 
\#define \mbox{\hyperlink{group___t_i_m___break___system_ga9b84149e41633c45c50c5cdcbbd63dc0}{T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+L\+O\+C\+K\+UP}}~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+C\+LL
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_i_m___break___system_ga353dd579e2ee67ce514f2bc218f64279}\label{group___t_i_m___break___system_ga353dd579e2ee67ce514f2bc218f64279}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_ECC@{TIM\_BREAK\_SYSTEM\_ECC}}
\index{TIM\_BREAK\_SYSTEM\_ECC@{TIM\_BREAK\_SYSTEM\_ECC}!TIM Break System@{TIM Break System}}
\subsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_ECC}{TIM\_BREAK\_SYSTEM\_ECC}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+E\+CC~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+E\+C\+CL}

Enables and locks the E\+CC error signal with Break Input of T\+I\+M1/8/15/16/17 \mbox{\Hypertarget{group___t_i_m___break___system_ga9b84149e41633c45c50c5cdcbbd63dc0}\label{group___t_i_m___break___system_ga9b84149e41633c45c50c5cdcbbd63dc0}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_LOCKUP@{TIM\_BREAK\_SYSTEM\_LOCKUP}}
\index{TIM\_BREAK\_SYSTEM\_LOCKUP@{TIM\_BREAK\_SYSTEM\_LOCKUP}!TIM Break System@{TIM Break System}}
\subsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_LOCKUP}{TIM\_BREAK\_SYSTEM\_LOCKUP}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+L\+O\+C\+K\+UP~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+C\+LL}

Enables and locks the L\+O\+C\+K\+UP output of Cortex\+M4 with Break Input of T\+I\+M1/8/15/16/17 \mbox{\Hypertarget{group___t_i_m___break___system_ga389af93f9a1789e7de509991ef23cfec}\label{group___t_i_m___break___system_ga389af93f9a1789e7de509991ef23cfec}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_PVD@{TIM\_BREAK\_SYSTEM\_PVD}}
\index{TIM\_BREAK\_SYSTEM\_PVD@{TIM\_BREAK\_SYSTEM\_PVD}!TIM Break System@{TIM Break System}}
\subsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_PVD}{TIM\_BREAK\_SYSTEM\_PVD}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+P\+VD~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+P\+V\+DL}

Enables and locks the P\+VD connection with T\+I\+M1/8/15/16/17 Break Input and also the P\+V\+DE and P\+LS bits of the Power Control Interface \mbox{\Hypertarget{group___t_i_m___break___system_gaf359a8c2dde8fda9cb026926b8402dee}\label{group___t_i_m___break___system_gaf359a8c2dde8fda9cb026926b8402dee}} 
\index{TIM Break System@{TIM Break System}!TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR@{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}}
\index{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR@{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}!TIM Break System@{TIM Break System}}
\subsubsection{\texorpdfstring{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}{TIM\_BREAK\_SYSTEM\_SRAM\_PARITY\_ERROR}}
{\footnotesize\ttfamily \#define T\+I\+M\+\_\+\+B\+R\+E\+A\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+R\+R\+OR~S\+Y\+S\+C\+F\+G\+\_\+\+C\+F\+G\+R2\+\_\+\+S\+PL}

Enables and locks the S\+R\+A\+M\+\_\+\+P\+A\+R\+I\+TY error signal with Break Input of T\+I\+M1/8/15/16/17 