{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@75:85@HdlIdDef", "\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\n\nsync_data #(\n  .NUM_OF_BITS(2+NUM_LANES*(2))\n) i_cdc_status (\n  .in_clk(core_clk),\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@73:83", "  output reg [7:0] up_cfg_buffer_delay\n);\n\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\n\nsync_data #(\n  .NUM_OF_BITS(2+NUM_LANES*(2))\n"], ["hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@74:84", ");\n\nlocalparam ELASTIC_BUFFER_SIZE = 256;\n\nwire [1:0] up_status_ctrl_state;\nwire [2*NUM_LANES-1:0] up_status_lane_cgs_state;\nwire [31:0] up_lane_rdata[0:NUM_LANES-1];\n\nsync_data #(\n  .NUM_OF_BITS(2+NUM_LANES*(2))\n) i_cdc_status (\n"]], "Diff Content": {"Delete": [], "Add": [[80, "wire [32*NUM_LANES-1:0] up_status_err_statistics_cnt;\n"], [80, "reg up_ctrl_err_statistics_reset = 0;\n"], [80, "reg [2:0] up_ctrl_err_statistics_mask = 3'h0;\n"]]}}