// Seed: 3079621913
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input wor id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd86,
    parameter id_8  = 32'd29
) (
    inout tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri id_5,
    output tri id_6,
    input supply0 id_7,
    input wor _id_8
);
  logic [1 'b0 : id_8] _id_10;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_11;
  ;
  wire id_12;
  wire [-1 : id_10] id_13;
endmodule
