{
    "FLASH_CONSTANTS": {
        "FLASH_MEM_START_ADDR": 134217728,
        "FLASH_MEM_SIZE": 131072,
        "FLASH_MEM_END_ADDR": 134348799,
        "FLASH_BOOT_START_ADDR": 134217728,
        "FLASH_BOOT_SIZE": 12288,
        "FLASH_BOOT_END_ADDR": 134230015,
        "FLASH_OTD_START_ADDR": 134230016,
        "FLASH_OTD_SIZE": 256,
        "FLASH_OTD_END_ADDR": 134230271,
        "FLASH_LTD_START_ADDR": 134230272,
        "FLASH_LTD_SIZE": 1792,
        "FLASH_LTD_END_ADDR": 134232063,
        "FLASH_CFG_START_ADDR": 134232064,
        "FLASH_CFG_SIZE": 2048,
        "FLASH_CFG_END_ADDR": 134234111,
        "FLASH_APP_START_ADDR": 134234112,
        "FLASH_APP_SIZE": 114688,
        "FLASH_APP_END_ADDR": 134348799,
        "FLASH_WRITE_PAGE_SIZE": 2048,
        "FLASH_WRITE_MIN_SIZE": 256
    },
    "RAM_CONSTANTS": {
        "RAM_MEM_START_ADDR": 536870912,
        "RAM_MEM_SIZE": 36864,
        "RAM_MEM_END_ADDR": 536907775,
        "RAM_BOOT_START_ADDR": 536870912,
        "RAM_BOOT_SIZE": 7936,
        "RAM_BOOT_END_ADDR": 536878847,
        "RAM_RAMFUNC_START_ADDR": 536878848,
        "RAM_RAMFUNC_SIZE": 240,
        "RAM_RAMFUNC_END_ADDR": 536879087,
        "RAM_SHARED_START_ADDR": 536879088,
        "RAM_SHARED_SIZE": 2064,
        "RAM_SHARED_END_ADDR": 536881151,
        "RAM_APP_START_ADDR": 536881152,
        "RAM_APP_SIZE": 26624,
        "RAM_APP_END_ADDR": 536907775
    },
    "REGISTER": {
        "REG_FIRMWARE_VERSION": 0,
        "REG_FIRMWARE_VERSION_HI": 1,
        "REG_HARDWARE_VERSION": 2,
        "REG_HARDWARE_VERSION_HI": 3,
        "REG_FIRMWARE_BUILD_NUMBER": 4,
        "REG_FIRMWARE_BUILD_NUMBER_HI": 5,
        "REG_FLASH_COPY_ADDR": 6,
        "REG_FLASH_COPY_ADDR_HI": 7,
        "REG_PRODUCT_NAME_ADDR": 8,
        "REG_PRODUCT_NAME_ADDR_HI": 9,
        "REG_REGISTER_ADDR": 10,
        "REG_REGISTER_ADDR_HI": 11,
        "REG_READ_ONLY_LAST": 19,
        "REG_SYSTEM_CONTROL": 20,
        "REG_SYSTEM_STATUS": 21,
        "REG_SYSTEM_MODE": 22,
        "REG_SYSTEM_MODE_NEXT": 23,
        "REG_CLOCK_CALIBRATION": 24,
        "REG_BOOST_ENABLE": 25,
        "REG_TILE_ENABLE": 26,
        "REG_FRAME_NUMBER": 27,
        "REG_TIMESTAMP": 28,
        "REG_TIMESTAMP_HI": 29,
        "REG_TRACK_STATUS": 30,
        "REG_FREQ_STEP_SIZE": 31,
        "REG_TRACK_ENABLE": 32,
        "REG_SYSTEM_CONFIG": 100,
        "REG_START_OPTION": 101,
        "REG_BOOST_CONFIG": 102,
        "REG_TILE_CONFIG": 103,
        "REG_EVENT_TRAIL_CONTROL": 104,
        "REG_EVENT_TRAIL_ENABLE": 105,
        "REG_EVENT_TRAIL_SIZE": 106,
        "REG_BOOST_STEP_SIZE": 107,
        "REG_BOOST_STEP_DELAY": 108,
        "REG_BOOST_DELAY": 109,
        "REG_BOOST_DEFAULT": 110,
        "REG_FREQ_DEFAULT": 111,
        "REG_DUTY_DEFAULT": 112,
        "REG_PWM_DELAY": 113,
        "REG_START_TEMPERATURE": 114,
        "REG_STOP_TEMPERATURE": 115,
        "REG_IDLE_TASK_TIMER": 116,
        "REG_ACTIVE_TASK_TIMER": 117,
        "REG_SLEEP_TASK_TIMER": 118,
        "REG_TEST_TASK_TIMER": 119,
        "REG_ADC_MEASURE_MASK": 120,
        "REG_FRAME_LOG_CADENCE": 121,
        "REG_TRACK_INIT_OPTION": 122,
        "REG_SYS_OP_LEVEL": 123,
        "REG_VBSTS_1": 200,
        "REG_VBSTS_2": 201,
        "REG_VBSTS_3": 202,
        "REG_VBSTS_4": 203,
        "REG_VBSTS_5": 204,
        "REG_VBSTS_AVG_1": 205,
        "REG_VBSTS_AVG_2": 206,
        "REG_VBSTS_AVG_3": 207,
        "REG_VBSTS_AVG_4": 208,
        "REG_VBSTS_AVG_5": 209,
        "REG_VBSTR_1": 210,
        "REG_VBSTR_2": 211,
        "REG_VBSTR_3": 212,
        "REG_VBSTR_4": 213,
        "REG_VBSTR_5": 214,
        "REG_VBSTR_AVG_1": 215,
        "REG_VBSTR_AVG_2": 216,
        "REG_VBSTR_AVG_3": 217,
        "REG_VBSTR_AVG_4": 218,
        "REG_VBSTR_AVG_5": 219,
        "REG_BOOST_POWER_1": 220,
        "REG_BOOST_POWER_2": 221,
        "REG_BOOST_POWER_3": 222,
        "REG_BOOST_POWER_4": 223,
        "REG_BOOST_POWER_5": 224,
        "REG_BOOST_POWER_AVG_1": 225,
        "REG_BOOST_POWER_AVG_2": 226,
        "REG_BOOST_POWER_AVG_3": 227,
        "REG_BOOST_POWER_AVG_4": 228,
        "REG_BOOST_POWER_AVG_5": 229,
        "REG_HCSA_1": 230,
        "REG_HCSA_2": 231,
        "REG_HCSA_3": 232,
        "REG_HCSA_4": 233,
        "REG_HCSA_5": 234,
        "REG_HCSA_AVG_1": 235,
        "REG_HCSA_AVG_2": 236,
        "REG_HCSA_AVG_3": 237,
        "REG_HCSA_AVG_4": 238,
        "REG_HCSA_AVG_5": 239,
        "REG_BOOST_THERM_1": 240,
        "REG_BOOST_THERM_2": 241,
        "REG_BOOST_THERM_3": 242,
        "REG_BOOST_THERM_4": 243,
        "REG_BOOST_THERM_5": 244,
        "REG_BOOST_THERM_AVG_1": 245,
        "REG_BOOST_THERM_AVG_2": 246,
        "REG_BOOST_THERM_AVG_3": 247,
        "REG_BOOST_THERM_AVG_4": 248,
        "REG_BOOST_THERM_AVG_5": 249,
        "REG_HCSA_BIAS_1": 250,
        "REG_HCSA_BIAS_2": 251,
        "REG_HCSA_BIAS_3": 252,
        "REG_HCSA_BIAS_4": 253,
        "REG_HCSA_BIAS_5": 254,
        "REG_FREQ_1": 300,
        "REG_FREQ_2": 301,
        "REG_FREQ_3": 302,
        "REG_FREQ_4": 303,
        "REG_FREQ_5": 304,
        "REG_FREQ_AVG_1": 305,
        "REG_FREQ_AVG_2": 306,
        "REG_FREQ_AVG_3": 307,
        "REG_FREQ_AVG_4": 308,
        "REG_FREQ_AVG_5": 309,
        "REG_DUTY_1": 310,
        "REG_DUTY_2": 311,
        "REG_DUTY_3": 312,
        "REG_DUTY_4": 313,
        "REG_DUTY_5": 314,
        "REG_DUTY_AVG_1": 315,
        "REG_DUTY_AVG_2": 316,
        "REG_DUTY_AVG_3": 317,
        "REG_DUTY_AVG_4": 318,
        "REG_DUTY_AVG_5": 319,
        "REG_VPZT_1": 320,
        "REG_VPZT_2": 321,
        "REG_VPZT_3": 322,
        "REG_VPZT_4": 323,
        "REG_VPZT_5": 324,
        "REG_VPZT_AVG_1": 325,
        "REG_VPZT_AVG_2": 326,
        "REG_VPZT_AVG_3": 327,
        "REG_VPZT_AVG_4": 328,
        "REG_VPZT_AVG_5": 329,
        "REG_LCSA_1": 330,
        "REG_LCSA_2": 331,
        "REG_LCSA_3": 332,
        "REG_LCSA_4": 333,
        "REG_LCSA_5": 334,
        "REG_LCSA_AVG_1": 335,
        "REG_LCSA_AVG_2": 336,
        "REG_LCSA_AVG_3": 337,
        "REG_LCSA_AVG_4": 338,
        "REG_LCSA_AVG_5": 339,
        "REG_THERM_1": 340,
        "REG_THERM_2": 341,
        "REG_THERM_3": 342,
        "REG_THERM_4": 343,
        "REG_THERM_5": 344,
        "REG_THERM_AVG_1": 345,
        "REG_THERM_AVG_2": 346,
        "REG_THERM_AVG_3": 347,
        "REG_THERM_AVG_4": 348,
        "REG_THERM_AVG_5": 349,
        "REG_POWER_1": 350,
        "REG_POWER_2": 351,
        "REG_POWER_3": 352,
        "REG_POWER_4": 353,
        "REG_POWER_5": 354,
        "REG_POWER_AVG_1": 355,
        "REG_POWER_AVG_2": 356,
        "REG_POWER_AVG_3": 357,
        "REG_POWER_AVG_4": 358,
        "REG_POWER_AVG_5": 359,
        "REG_LCSA_BIAS_1": 360,
        "REG_LCSA_BIAS_2": 361,
        "REG_LCSA_BIAS_3": 362,
        "REG_LCSA_BIAS_4": 363,
        "REG_LCSA_BIAS_5": 364,
        "REG_TEST_DIAG_STATUS_1": 365,
        "REG_TEST_DIAG_STATUS_2": 366,
        "REG_TEST_DIAG_STATUS_3": 367,
        "REG_TEST_DIAG_STATUS_4": 368,
        "REG_TEST_DIAG_STATUS_5": 369,
        "REG_VPZT_TARGET_1": 370,
        "REG_VPZT_TARGET_2": 371,
        "REG_VPZT_TARGET_3": 372,
        "REG_VPZT_TARGET_4": 373,
        "REG_VPZT_TARGET_5": 374,
        "REG_POWER_TARGET_1": 375,
        "REG_POWER_TARGET_2": 376,
        "REG_POWER_TARGET_3": 377,
        "REG_POWER_TARGET_4": 378,
        "REG_POWER_TARGET_5": 379,
        "REG_TRACK_STATUS_1": 380,
        "REG_TRACK_STATUS_2": 381,
        "REG_TRACK_STATUS_3": 382,
        "REG_TRACK_STATUS_4": 383,
        "REG_TRACK_STATUS_5": 384,
        "REG_INIT_FREQ_1": 385,
        "REG_INIT_FREQ_2": 386,
        "REG_INIT_FREQ_3": 387,
        "REG_INIT_FREQ_4": 388,
        "REG_INIT_FREQ_5": 389,
        "REG_INIT_VPZT_1": 390,
        "REG_INIT_VPZT_2": 391,
        "REG_INIT_VPZT_3": 392,
        "REG_INIT_VPZT_4": 393,
        "REG_INIT_VPZT_5": 394,
        "REG_INIT_POWER_1": 395,
        "REG_INIT_POWER_2": 396,
        "REG_INIT_POWER_3": 397,
        "REG_INIT_POWER_4": 398,
        "REG_INIT_POWER_5": 399,
        "REG_INIT_METRIC_1": 400,
        "REG_INIT_METRIC_1_HI": 401,
        "REG_INIT_METRIC_2": 402,
        "REG_INIT_METRIC_2_HI": 403,
        "REG_INIT_METRIC_3": 404,
        "REG_INIT_METRIC_3_HI": 405,
        "REG_INIT_METRIC_4": 406,
        "REG_INIT_METRIC_4_HI": 407,
        "REG_INIT_METRIC_5": 408,
        "REG_INIT_METRIC_5_HI": 409,
        "REG_BOOST_CHANNEL_1": 410,
        "REG_BOOST_CHANNEL_2": 411,
        "REG_BOOST_CHANNEL_3": 412,
        "REG_BOOST_CHANNEL_4": 413,
        "REG_BOOST_CHANNEL_5": 414,
        "REG_TEST_TYPE": 450,
        "REG_TEST_INPUT_ADDR": 452,
        "REG_TEST_INPUT_ADDR_H": 453,
        "REG_TEST_OUTPUT_ADDR": 454,
        "REG_TEST_OUTPUT_ADDR_H": 455,
        "REG_TEST_BOOST": 460,
        "REG_TEST_BOOST_START": 461,
        "REG_TEST_BOOST_STOP": 462,
        "REG_TEST_BOOST_STEP": 463,
        "REG_TEST_FREQ": 464,
        "REG_TEST_FREQ_START": 465,
        "REG_TEST_FREQ_STOP": 466,
        "REG_TEST_FREQ_STEP": 467,
        "REG_TEST_DUTY": 468,
        "REG_TEST_DUTY_START": 469,
        "REG_TEST_DUTY_STOP": 470,
        "REG_TEST_DUTY_STEP": 471,
        "REG_TEST_VPZT_TARGET": 472,
        "REG_TEST_BOARD_ENABLE": 473,
        "REG_TEST_DIAG_ENABLE": 474,
        "REG_DEBUG_LOG_BCH_MASK": 480,
        "REG_DEBUG_LOG_TCH_MASK": 481,
        "REG_DEBUG_LOG_ADC_MASK": 482,
        "REG_DEBUG_LOG_FRAME_MOD": 483,
        "REG_POWER_TOTAL": 490,
        "REG_POWER_TOTAL_AVG": 491,
        "REG_THERM_TILE": 492,
        "REG_THERM_TILE_AVG": 493,
        "REG_THERM_HOST": 494,
        "REG_TEST_BOARD_STATUS": 495,
        "REG_RESERVED_1": 500,
        "REG_RESERVED_2": 501,
        "REG_RESERVED_3": 502,
        "REG_RESERVED_4": 503,
        "REG_RESERVED_5": 504,
        "REG_RESERVED_6": 505,
        "REG_RESERVED_7": 506,
        "REG_RESERVED_8": 507,
        "REG_LAST": 509
    },
    "REGISTER_CONSTANTS": {
        "REGDEF_CONTROL_RESET_TRAIL": 1,
        "REGDEF_STATUS_APP_MASK": 1,
        "REGDEF_MODE_IDLE": 0,
        "REGDEF_MODE_ACTIVE": 1,
        "REGDEF_MODE_SLEEP": 2,
        "REGDEF_MODE_TEST": 3,
        "REGDEF_MODE_UNKNOWN": -1,
        "REGDEF_CONFIG_AUTO_APP_MASK": 1,
        "REGDEF_CONFIG_SKIP_DIAG": 2,
        "REGDEF_CONFIG_SKIP_DIAG_CHECK": 4,
        "REGDEF_CONFIG_DISABLE_TRACK": 8,
        "REGDEF_START_MANUAL": 0,
        "REGDEF_START_AUTO": 1,
        "REGDEF_START_TILE_TEMP": 2,
        "REGDEF_START_HOST_TEMP": 3,
        "REGDEF_TRACK_STATUS_INIT": 1,
        "REGDEF_TRACK_STATUS_VPZT": 2,
        "REGDEF_TRACK_STATUS_FREQ": 4,
        "REGDEF_TRACK_STATUS_POWER": 8,
        "REGDEF_TRACK_INIT_MAXPOWER": 0,
        "REGDEF_TRACK_INIT_MINIMPED": 1,
        "REGDEF_TRACK_INIT_MINVPZT": 2,
        "REGDEF_TEST_IDLE": 0,
        "REGDEF_TEST_BOARD": 1,
        "REGDEF_TEST_DIAG": 2,
        "REGDEF_TEST_BOOST": 3,
        "REGDEF_TEST_SWEEP": 4,
        "REGDEF_TEST_DUTY": 5,
        "REGDEF_TEST_CLOCK": 6,
        "REGDEF_TEST_BENCH": 7,
        "REGDEF_TEST_BOARD_GPIO": 1,
        "REGDEF_TEST_BOARD_BOOST": 2,
        "REGDEF_TEST_DIAG_HCSA": 1,
        "REGDEF_TEST_DIAG_BOOST": 2,
        "REGDEF_TEST_DIAG_OPEN": 4,
        "REGDEF_TEST_DIAG_SHORT": 8,
        "REGDEF_TEST_DIAG_VPZT": 16,
        "REGDEF_TEST_DIAG_LCSA": 32,
        "REGDEF_TEST_DIAG_THERM": 64
    },
    "SYS_CONSTANTS": {
        "SYS_SUCCESS": 0,
        "SYS_FAILURE": 1,
        "SYS_CHAR_BIT": 8,
        "SYS_PRODUCT_NAME_LEN": 20,
        "SYS_MCU_CLOCK_FREQ": 64000000,
        "SYS_MAX_NUM_BOOSTS": 5,
        "SYS_MAX_NUM_TILES": 5,
        "SYS_CLOCK_CAL_PARAM": 32768,
        "SYS_STAY_IN_BOOT_MARK": 1095386195,
        "SYS_PAST_FRAME_SIZE": 8,
        "SYS_PAST_TRACK_SIZE": 8,
        "SYS_PKG_DESCRIPTOR_SIZE": 32,
        "SYS_PKG_TYPE_OFFSET": 0,
        "SYS_PKG_TYPE_LENGTH": 1,
        "SYS_PKG_DEFAULT": 0,
        "SYS_PKG_BINTYPE_MASK": 255,
        "SYS_PKG_BINTYPE_RAW": 1,
        "SYS_PKG_BINTYPE_ENC1": 2,
        "SYS_PKG_BINTYPE_ENC2": 3,
        "SYS_PKG_VERIF_MASK": 65280,
        "SYS_PKG_VERIF_BYPASS": 0,
        "SYS_PKG_VERIF_FLETCHER32": 256,
        "SYS_PKG_ADDR_OFFSET": 1,
        "SYS_PKG_ADDR_LENGTH": 1,
        "SYS_PKG_SIZE_OFFSET": 2,
        "SYS_PKG_SIZE_LENGTH": 1,
        "SYS_PKG_RAWSIZE_OFFSET": 3,
        "SYS_PKG_RAWSIZE_LENGTH": 1,
        "SYS_PKG_CHECKSUM_OFFSET": 4,
        "SYS_PKG_CHECKSUM_LENGTH": 1,
        "SYS_PKG_RESERVED_OFFSET": 5,
        "SYS_PKG_RESERVED_LENGTH": 27
    },
    "I2C_CONSTANTS": {
        "I2C_ADDRESS": 85,
        "I2C_MAX_RETRIES": 10,
        "I2C_MAX_TXDONE_CHECK": 100
    },
    "COMM_CONSTANTS": {
        "COMM_MAX_TX_PAYLOAD_SIZE": 512,
        "COMM_MAX_RX_PAYLOAD_SIZE": 512,
        "COMM_CMD_SIZE_DEFAULT": 16,
        "COMM_CMD_SIZE_PAYLOAD": 10,
        "COMM_CMD_SIZE_LEGACY": 9,
        "COMM_RESP_SIZE_DEFAULT": 6,
        "COMM_MSG_BUFFER_SIZE": 528,
        "COMM_STAT_EMPTY": 0,
        "COMM_STAT_BUSY": 1,
        "COMM_STAT_READY": 2,
        "COMM_OP_NULL": 0,
        "COMM_OP_ACK": 1,
        "COMM_OP_NACK": 2,
        "COMM_OP_REG16_READ": 16,
        "COMM_OP_REG16_WRITE": 17,
        "COMM_OP_REG32_READ": 18,
        "COMM_OP_REG32_WRITE": 19,
        "COMM_OP_RAM_READ": 20,
        "COMM_OP_RAM_WRITE": 21,
        "COMM_OP_FLASH_DREAD": 22,
        "COMM_OP_FLASH_DWRITE": 23,
        "COMM_OP_FLASH_PWRITE": 24,
        "COMM_OP_TRAIL_READ": 25,
        "COMM_OP_SOFT_RESET": 32,
        "COMM_OP_ENTER_BOOT": 33,
        "COMM_OP_ENTER_APP": 34,
        "COMM_OP_ENTER_RAM_WRITE": 35,
        "COMM_OP_READ": 114,
        "COMM_OP_WRITE": 119,
        "COMM_BOM": 165,
        "COMM_EOM": 90,
        "COMM_EQ": 61,
        "COMM_LF": 10
    },
    "ADC_CONSTANTS": {
        "ADC_CHANNEL_INVALID": 4294967295,
        "ADC_SAMPLE_FREQ": 1000000,
        "ADC_SIZE_MAX": 256,
        "ADC_SIZE_BOOST": 128,
        "ADC_SIZE_HCSA": 256,
        "ADC_SIZE_VPZT": 256,
        "ADC_SIZE_LCSA": 256,
        "ADC_SIZE_THERM": 128,
        "ADC_FRAC_SIZE": 4,
        "ADC_MAX_WAIT_COUNTS": 20,
        "ADC_MASK_BOOST": 1,
        "ADC_MASK_HCSA": 2,
        "ADC_MASK_VPZT": 4,
        "ADC_MASK_LCSA": 8,
        "ADC_MASK_THERM": 16
    },
    "TRAIL_CONSTANTS": {
        "TRAIL_RESERVED": 61440,
        "TRAIL_VERSION_MASK": 3840,
        "TRAIL_LOST_MASK": 255,
        "TRAIL_VERSION": 1,
        "TRAIL_BUFFER_SIZE": 3072,
        "TRAIL_ADC_LOG_SIZE": 256,
        "TRAIL_MAX_DEBUG_SIZE": 32
    },
    "ETP_CONSTANTS": {
        "ETP_RESERVED": 0,
        "ETP_EVENT": 1,
        "ETP_ERROR": 2,
        "ETP_FRAME": 16
    },
    "EVC_CONSTANTS": {
        "EVC_RESERVED": 0,
        "EVC_BOOT_DONE": 1,
        "EVC_DIAG_DONE": 2,
        "EVC_IDLE_START": 101,
        "EVC_ACTIVE_START": 201,
        "EVC_SLEEP_START": 301,
        "EVC_TEST_START": 401
    },
    "ERC_CONSTANTS": {
        "ERC_NO_ERROR": 0,
        "ERC_ADC_INIT": 100,
        "ERC_ADC_DEINIT": 101,
        "ERC_ADC_MSP_INIT": 102,
        "ERC_ADC_MSP_DEINIT": 103,
        "ERC_ADC_CALIBRATE": 104,
        "ERC_ADC_SET_CHANNEL": 105,
        "ERC_ADC_CONVERT_START": 106,
        "ERC_ADC_CONVERT_DONE": 107,
        "ERC_DAC_INIT": 110,
        "ERC_DAC_DEINIT": 111,
        "ERC_DAC_MSP_INIT": 112,
        "ERC_DAC_MSP_DEINIT": 113,
        "ERC_I2C_INIT": 120,
        "ERC_I2C_DEINIT": 121,
        "ERC_I2C_MSP_INIT": 122,
        "ERC_I2C_MSP_DEINIT": 123,
        "ERC_I2C_TRANSMIT": 124,
        "ERC_I2C_RECEIVE": 125,
        "ERC_TIM_INIT": 130,
        "ERC_TIM_DEINIT": 131,
        "ERC_TIM_MSP_INIT": 132,
        "ERC_TIM_MSP_DEINIT": 133,
        "ERC_RTC_INIT": 140,
        "ERC_RTC_DEINIT": 141,
        "ERC_RTC_MSP_INIT": 142,
        "ERC_SYS_INIT": 150,
        "ERC_FLASH_ERASE": 160,
        "ERC_FLASH_WRITE": 161,
        "ERC_FLASH_WRITE_SIZE": 162,
        "ERC_CHECKSUM": 163,
        "ERC_TEST_BOARD": 170,
        "ERC_TEST_DIAG": 171,
        "ERC_BOOST_ADJUST": 200,
        "ERC_INIT_SWEEP": 201
    },
    "STATIC_CONFIG": {
        "SystemConfig": 0,
        "StartOption": 1,
        "BoostConfig": 2,
        "TileConfig": 3,
        "EventTrailEnable": 4,
        "BoostStepSize": 5,
        "BoostStepDelay": 6,
        "BoostDelay": 7,
        "BoostDefault": 8,
        "BoostMinimum": 9,
        "BoostMaximum": 10,
        "BoostCoarseStepSize": 11,
        "BoostFineStepSize": 12,
        "FreqDefault": 13,
        "FreqMinimum": 14,
        "FreqMaximum": 15,
        "FreqCoarseStepSize": 16,
        "FreqFineStepSize": 17,
        "DutyDefault": 18,
        "DutyMinimum": 19,
        "DutyMaximum": 20,
        "DutyCoarseStepSize": 21,
        "DutyFineStepSize": 22,
        "PwmDelay": 23,
        "StartTemperature": 24,
        "StopTemperature": 25,
        "IdleTaskTimer": 26,
        "ActiveTaskTimer": 27,
        "SleepTaskTimer": 28,
        "TestTaskTimer": 29,
        "AdcMeasureMask": 30,
        "TrackNumAverage": 31,
        "VpztTarget": 32,
        "VpztMinimum": 33,
        "VpztMaximum": 34,
        "VpztErrorThreshold": 35,
        "PowerTarget": 36,
        "PowerErrorThreshold": 37,
        "FreqErrorThreshold": 38,
        "FrameLogCadence": 39,
        "TrackInitOption": 40,
        "TestBoardEnable": 41,
        "TestBoardBoostStart": 42,
        "TestBoardBoostStop": 43,
        "TestBoardBoostStep": 44,
        "TestBoardBoostThreshold": 45,
        "TestDiagEnable": 46,
        "TestDiagCsaBiasVoltage": 47,
        "TestDiagCsaThreshold": 48,
        "TestDiagBoostOffThreshold": 49,
        "TestDiagBoostOnThreshold": 50,
        "TestDiagOpenFrequency": 51,
        "TestDiagOpenThreshold": 52,
        "TestDiagShortFrequency": 53,
        "TestDiagShortBoost": 54,
        "TestDiagShortThreshold": 55,
        "TestDiagVpztFreqStart": 56,
        "TestDiagVpztFreqStop": 57,
        "TestDiagVpztFreqStep": 58,
        "TestDiagVpztThreshold": 59,
        "TestDiagThermLowThreshold": 60,
        "TestDiagThermHighThreshold": 61,
        "RegisterMaskArray[0]": 62,
        "RegisterMaskArray[1]": 63,
        "RegisterMaskArray[2]": 64,
        "RegisterMaskArray[3]": 65,
        "RegisterMaskArray[4]": 66,
        "RegisterMaskArray[5]": 67,
        "RegisterMaskArray[6]": 68,
        "RegisterMaskArray[7]": 69,
        "RegisterMaskArray[8]": 70,
        "RegisterMaskArray[9]": 71,
        "RegisterMaskArray[10]": 72,
        "RegisterMaskArray[11]": 73,
        "RegisterMaskArray[12]": 74,
        "RegisterMaskArray[13]": 75,
        "RegisterMaskArray[14]": 76,
        "RegisterMaskArray[15]": 77,
        "RegisterMaskArray[16]": 78,
        "RegisterMaskArray[17]": 79,
        "RegisterMaskArray[18]": 80,
        "RegisterMaskArray[19]": 81,
        "RegisterMaskArray[20]": 82,
        "RegisterMaskArray[21]": 83,
        "RegisterMaskArray[22]": 84,
        "RegisterMaskArray[23]": 85,
        "RegisterMaskArray[24]": 86,
        "RegisterMaskArray[25]": 87,
        "RegisterMaskArray[26]": 88,
        "RegisterMaskArray[27]": 89,
        "RegisterMaskArray[28]": 90,
        "RegisterMaskArray[29]": 91,
        "RegisterMaskArray[30]": 92,
        "RegisterMaskArray[31]": 93
    }
}
