# compile vhdl design source files
vhdl xil_defaultlib  \
"clk_div_tb_func_synth.vhd" \
"../../../../../clk_divider.srcs/sim_1/new/clk_div_tb.vhd" \

# Do not sort compile order
nosort
