Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 23 21:18:12 2025
| Host         : DESKTOP-34C1KEP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div1/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  141          inf        0.000                      0                  141           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 del/REG_Res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.659ns  (logic 3.646ns (47.606%)  route 4.013ns (52.394%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[8]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  del/REG_Res_reg[8]/Q
                         net (fo=2, routed)           1.397     1.915    seg/SEG_OBUF[5]_inst_i_1_0[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.039 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.749     2.788    seg/digit_counter_reg[0]_1
    SLICE_X0Y59          LUT4 (Prop_lut4_I1_O)        0.153     2.941 r  seg/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.867     4.808    SEG_OBUF[6]
    U16                  OBUF (Prop_obuf_I_O)         2.851     7.659 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.659    SEG[6]
    U16                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.623ns  (logic 3.658ns (47.983%)  route 3.965ns (52.017%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[8]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  del/REG_Res_reg[8]/Q
                         net (fo=2, routed)           1.397     1.915    seg/SEG_OBUF[5]_inst_i_1_0[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.039 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     2.783    seg/digit_counter_reg[0]_1
    SLICE_X0Y59          LUT4 (Prop_lut4_I2_O)        0.150     2.933 r  seg/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.824     4.757    SEG_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.866     7.623 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.623    SEG[3]
    U11                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.507ns  (logic 3.633ns (48.398%)  route 3.874ns (51.602%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[8]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  del/REG_Res_reg[8]/Q
                         net (fo=2, routed)           1.397     1.915    seg/SEG_OBUF[5]_inst_i_1_0[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.039 f  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.777     2.816    seg/digit_counter_reg[0]_1
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.118     2.934 r  seg/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.700     4.634    SEG_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.873     7.507 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.507    SEG[2]
    U12                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 3.420ns (46.926%)  route 3.868ns (53.074%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[8]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  del/REG_Res_reg[8]/Q
                         net (fo=2, routed)           1.397     1.915    seg/SEG_OBUF[5]_inst_i_1_0[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.039 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.749     2.788    seg/digit_counter_reg[0]_1
    SLICE_X0Y59          LUT4 (Prop_lut4_I2_O)        0.124     2.912 r  seg/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.722     4.634    SEG_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         2.654     7.287 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.287    SEG[4]
    T11                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.438ns (47.216%)  route 3.843ns (52.784%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[8]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  del/REG_Res_reg[8]/Q
                         net (fo=2, routed)           1.397     1.915    seg/SEG_OBUF[5]_inst_i_1_0[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.039 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.777     2.816    seg/digit_counter_reg[0]_1
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.124     2.940 r  seg/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.609    SEG_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     7.281 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.281    SEG[0]
    V10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 3.429ns (47.254%)  route 3.828ns (52.746%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[8]/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  del/REG_Res_reg[8]/Q
                         net (fo=2, routed)           1.397     1.915    seg/SEG_OBUF[5]_inst_i_1_0[0]
    SLICE_X1Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.039 r  seg/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     2.783    seg/digit_counter_reg[0]_1
    SLICE_X0Y59          LUT4 (Prop_lut4_I2_O)        0.124     2.907 r  seg/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.686     4.594    SEG_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.663     7.257 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.257    SEG[1]
    V12                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 3.349ns (47.012%)  route 3.775ns (52.988%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg/digit_counter_reg[2]/Q
                         net (fo=10, routed)          1.066     1.522    seg/Q[2]
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.124     1.646 r  seg/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.997     2.643    del/SEG[5]_0
    SLICE_X0Y59          LUT4 (Prop_lut4_I3_O)        0.124     2.767 r  del/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.479    SEG_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         2.645     7.123 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.123    SEG[5]
    V17                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.421ns  (logic 3.602ns (56.104%)  route 2.819ns (43.896%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  seg/digit_counter_reg[1]/Q
                         net (fo=11, routed)          0.934     1.353    seg/Q[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I0_O)        0.327     1.680 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.884     3.565    AN_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.856     6.421 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.421    AN[0]
    R10                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.461ns (55.297%)  route 2.798ns (44.703%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  seg/digit_counter_reg[2]/Q
                         net (fo=10, routed)          1.104     1.560    seg/Q[2]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.150     1.710 r  seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.694     3.404    AN_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.855     6.259 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.259    AN[5]
    V14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 3.388ns (54.508%)  route 2.828ns (45.492%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  seg/digit_counter_reg[1]/Q
                         net (fo=11, routed)          0.941     1.360    seg/Q[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.299     1.659 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.886     3.546    AN_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     6.216 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.216    AN[1]
    T10                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 del/REG_Res_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Res_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.545%)  route 0.127ns (47.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[9]/C
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_Res_reg[9]/Q
                         net (fo=2, routed)           0.127     0.268    del/Res[0]
    SLICE_X2Y57          FDRE                                         r  del/REG_Res_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.470%)  route 0.094ns (33.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/Q
                         net (fo=5, routed)           0.094     0.235    cpu_reset_filter/p_0_in
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  cpu_reset_filter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.280    cpu_reset_filter/counter[2]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  cpu_reset_filter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[0]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    cpu_reset_filter/IN_SIGNAL_SYNC[0]
    SLICE_X1Y61          FDRE                                         r  cpu_reset_filter/IN_SIGNAL_SYNC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_partial_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Remains_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE                         0.000     0.000 r  del/REG_partial_reg[9]/C
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_partial_reg[9]/Q
                         net (fo=7, routed)           0.127     0.268    del/in21[1]
    SLICE_X2Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.313 r  del/REG_Remains[9]_i_1/O
                         net (fo=1, routed)           0.000     0.313    del/REG_Remains0_in[9]
    SLICE_X2Y56          FDRE                                         r  del/REG_Remains_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Res_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.616%)  route 0.182ns (56.384%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE                         0.000     0.000 r  del/REG_Res_reg[6]/C
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_Res_reg[6]/Q
                         net (fo=2, routed)           0.182     0.323    del/REG_Res_reg[6]_0[1]
    SLICE_X2Y59          FDRE                                         r  del/REG_Res_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_partial_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_partial_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE                         0.000     0.000 r  del/REG_partial_reg[2]/C
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_partial_reg[2]/Q
                         net (fo=5, routed)           0.150     0.291    del/in21[8]
    SLICE_X5Y58          LUT5 (Prop_lut5_I2_O)        0.045     0.336 r  del/REG_partial[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    del/REG_partial[1]_i_1_n_0
    SLICE_X5Y58          FDRE                                         r  del/REG_partial_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_ENABLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/OUT_SIGNAL_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.490%)  route 0.155ns (45.510%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  CLOCK_ENABLE_reg/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_ENABLE_reg/Q
                         net (fo=6, routed)           0.155     0.296    cpu_reset_filter/CLOCK_ENABLE
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  cpu_reset_filter/OUT_SIGNAL_i_1/O
                         net (fo=1, routed)           0.000     0.341    cpu_reset_filter/OUT_SIGNAL_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  cpu_reset_filter/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_ENABLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_reset_filter/OUT_SIGNAL_ENABLE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.331%)  route 0.156ns (45.669%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  CLOCK_ENABLE_reg/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_ENABLE_reg/Q
                         net (fo=6, routed)           0.156     0.297    cpu_reset_filter/CLOCK_ENABLE
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.045     0.342 r  cpu_reset_filter/OUT_SIGNAL_ENABLE_i_1/O
                         net (fo=1, routed)           0.000     0.342    cpu_reset_filter/OUT_SIGNAL_ENABLE0
    SLICE_X0Y61          FDRE                                         r  cpu_reset_filter/OUT_SIGNAL_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Res_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.141ns (40.511%)  route 0.207ns (59.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  del/REG_Res_reg[1]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  del/REG_Res_reg[1]/Q
                         net (fo=2, routed)           0.207     0.348    del/Res[8]
    SLICE_X3Y59          FDRE                                         r  del/REG_Res_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 del/REG_Res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            del/REG_Res_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (47.024%)  route 0.185ns (52.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE                         0.000     0.000 r  del/REG_Res_reg[4]/C
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  del/REG_Res_reg[4]/Q
                         net (fo=2, routed)           0.185     0.349    del/Res[5]
    SLICE_X2Y59          FDRE                                         r  del/REG_Res_reg[3]/D
  -------------------------------------------------------------------    -------------------





