Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 20:35:13 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SeriesALU_control_sets_placed.rpt
| Design       : SeriesALU
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              36 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+------------------+------------------+----------------+
|           Clock Signal          | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+------------------+------------------+----------------+
|  SimpleALU1/Cout_reg_i_2__1_n_0 |               |                  |                1 |              1 |
|  SimpleALU1/FF_op_reg[2]_6      |               |                  |                1 |              1 |
|  SimpleALU2/FF_op_reg[2]        |               |                  |                1 |              1 |
|  clk_IBUF_BUFG                  | p_0_in        |                  |                8 |              8 |
|  clk_IBUF_BUFG                  |               | rst_IBUF         |               18 |             36 |
+---------------------------------+---------------+------------------+------------------+----------------+


