err_main	,	V_6
IRQF_TRIGGER_NONE	,	V_165
"Request I2C IRQ %d fail\n"	,	L_18
parent	,	V_154
of_match_node	,	F_40
DIV_ROUND_UP	,	F_10
dma_addr_t	,	T_3
timing_sample_cnt	,	V_41
I2C_ST_START_CON	,	V_82
I2C_DEFAULT_SPEED	,	V_140
I2C_DELAY_LEN	,	V_32
dev	,	V_55
len	,	V_94
restart_flag	,	V_70
i2c_set_adapdata	,	F_48
i2c_get_adapdata	,	F_25
addr_reg	,	V_68
DMA_FROM_DEVICE	,	V_105
clk_src	,	V_38
err_pmic	,	V_9
target_speed	,	V_39
"pmic"	,	L_13
"Unsupported speed (%uhz)\n"	,	L_1
start_reg	,	V_69
wait_for_completion_timeout	,	F_22
retries	,	V_161
i2c_adapter	,	V_127
mtk_i2c_init_hw	,	F_5
I2C_DMA_CON_RX	,	V_102
of_node	,	V_150
GFP_KERNEL	,	V_149
"mediatek,use-push-pull"	,	L_8
device	,	V_166
mtk_i2c_probe	,	F_32
mtk_i2c_clock_enable	,	F_1
have_pmic	,	V_7
OFFSET_PATH_DIR	,	V_27
I2C_RS_TRANSFER	,	V_76
dma_set_mask	,	F_45
device_node	,	V_138
of_property_read_u32	,	F_30
MAX_HS_STEP_CNT_DIV	,	V_53
I2C_MASTER_RD	,	V_99
step_cnt	,	V_42
I2C_FIFO_ADDR_CLR	,	V_90
devm_ioremap_resource	,	F_35
irq	,	V_148
"cannot get main clock\n"	,	L_10
buf	,	V_104
I2C_DMA_CON_TX	,	V_112
of_property_read_bool	,	F_31
i2c_add_adapter	,	F_49
platform_device	,	V_141
aux_len_reg	,	V_93
algo	,	V_157
opt_div	,	V_48
I2C_WRRD_TRANAC_VALUE	,	V_97
I2C_IO_CONFIG_PUSH_PULL	,	V_15
dev_dbg	,	F_11
reinit_completion	,	F_16
MAX_FS_MODE_SPEED	,	V_52
OFFSET_TX_MEM_ADDR	,	V_115
"Failed to set the speed.\n"	,	L_15
I2C_CONTROL_RS	,	V_79
OFFSET_RX_4G_MODE	,	V_108
"main"	,	L_9
MAX_HS_MODE_SPEED	,	V_51
mtk_i2c_irq	,	F_26
I2C_DMA_CLR_FLAG	,	V_37
i2c	,	V_2
platform_get_irq	,	F_38
ret	,	V_3
timing_step_cnt	,	V_40
msg_complete	,	V_77
res	,	V_147
cnt_mul	,	V_50
I2C_DMA_INT_FLAG_NONE	,	V_100
OFFSET_RST	,	V_36
high_speed_reg	,	V_24
strlcpy	,	F_43
pdmabase	,	V_35
clk_get_rate	,	F_44
ETIMEDOUT	,	V_125
name	,	V_163
platform_get_resource	,	F_34
auto_restart	,	V_75
OFFSET_EXT_CONF	,	V_83
I2C_CONTROL_DIR_CHANGE	,	V_78
mtk_i2c_do_transfer	,	F_15
I2C_RS_MUL_CNFG	,	V_121
dma_map_single	,	F_19
OFFSET_SLAVE_ADDR	,	V_85
timeout	,	V_124
of_id	,	V_144
dev_err	,	F_42
dma_mapping_error	,	F_20
mtk_i2c_resume	,	F_54
mtk_i2c_calculate_speed	,	F_9
MAX_STEP_CNT_DIV	,	V_54
"cannot get dma clock\n"	,	L_12
of_device_id	,	V_143
I2C_SOFT_RST	,	V_11
owner	,	V_155
mtk_i2c_clock_disable	,	F_4
I2C_FS_START_CON	,	V_84
devm_clk_get	,	F_41
"clock enable failed!\n"	,	L_17
OFFSET_DELAY_LEN	,	V_33
clk_disable_unprepare	,	F_3
DMA_BIT_MASK	,	F_46
I2C_DMA_HARD_RST	,	V_34
I2C_TIME_DEFAULT_VALUE	,	V_60
OFFSET_EN	,	V_118
"mediatek,have-pmic"	,	L_7
OFFSET_INT_FLAG	,	V_101
speed_hz	,	V_59
I2C_FUNC_SMBUS_EMUL	,	V_137
BIT_ULL	,	F_14
OFFSET_DCM_EN	,	V_21
mtk_i2c_set_4g_mode	,	F_13
base	,	V_12
ignore_restart_irq	,	V_130
quirks	,	V_159
ENOMEM	,	V_106
dev_get_drvdata	,	F_55
I2C_TRANSAC_COMP	,	V_88
OFFSET_HS	,	V_25
"dma_set_mask return error.\n"	,	L_16
HZ	,	V_160
OFFSET_TRANSAC_LEN	,	V_98
DMA_TO_DEVICE	,	V_113
OFFSET_FIFO_ADDR_CLR	,	V_91
msgs	,	V_65
wpaddr	,	V_73
"clock-div"	,	L_6
clk	,	V_145
OFFSET_START	,	V_122
I2C_DMA_4G_MODE	,	V_63
timing_reg	,	V_22
mtk_i2c_transfer	,	F_24
dma_unmap_single	,	F_21
IRQ_HANDLED	,	V_135
I2C_TRANSAC_START	,	V_119
best_mul	,	V_49
i2c_msg	,	V_64
left_num	,	V_67
clk_dma	,	V_4
"dma"	,	L_11
flags	,	V_128
completion_done	,	F_23
OFFSET_INTR_STAT	,	V_89
I2C_FUNC_I2C	,	V_136
init_completion	,	F_39
I2C_DMA_START_EN	,	V_117
u16	,	T_1
OFFSET_IO_CONFIG	,	V_16
clk_prepare_enable	,	F_2
I2C_MASTER_WRRD	,	V_81
I2C_TIME_CLR_VALUE	,	V_61
parent_clk	,	V_57
OFFSET_TRANSFER_LEN_AUX	,	V_96
pmic_i2c	,	V_162
I2C_CONTROL_ACKERR_DET_EN	,	V_28
OFFSET_TX_4G_MODE	,	V_114
dev_comp	,	V_18
I2C_CONTROL_DMA_EN	,	V_30
EINVAL	,	V_56
I2C_DCM_DISABLE	,	V_20
mtk_i2c_set_speed	,	F_12
OFFSET_SOFTRESET	,	V_13
mtk_i2c	,	V_1
udelay	,	F_8
control_reg	,	V_10
complete	,	F_27
mtk_i2c_remove	,	F_51
I2C_RS_MUL_TRIG	,	V_120
i2c_8bit_addr_from_msg	,	F_18
data	,	V_153
"cannot get pmic clock\n"	,	L_14
num	,	V_66
"data buffer is NULL.\n"	,	L_4
clk_main	,	V_5
pdev	,	V_142
OFFSET_CON	,	V_103
u32	,	T_2
base_step_cnt	,	V_47
OFFSET_TX_LEN	,	V_116
I2C_HS_NACKERR	,	V_86
resource	,	V_146
mtk_i2c_parse_dt	,	F_29
I2C_ACKERR	,	V_87
mtk_i2c_functionality	,	F_28
THIS_MODULE	,	V_156
I2C_CONTROL_CLK_EXT_EN	,	V_29
PTR_ERR	,	F_37
mtk_i2c_algorithm	,	V_158
intr_stat	,	V_134
I2C_IO_CONFIG_OPEN_DRAIN	,	V_17
clk_src_div	,	V_58
max_step_cnt	,	V_44
I2C_DRV_NAME	,	V_164
OFFSET_RX_LEN	,	V_110
adap	,	V_123
platform_set_drvdata	,	F_50
devm_kzalloc	,	F_33
OFFSET_CONTROL	,	V_31
support_33bits	,	V_107
"addr: %x, transfer ACK error\n"	,	L_3
np	,	V_139
platform_get_drvdata	,	F_52
ENXIO	,	V_126
I2C_M_RD	,	V_129
use_push_pull	,	V_14
mtk_i2c_of_match	,	V_152
dcm	,	V_19
rpaddr	,	V_72
readw	,	F_17
irqno	,	V_132
sample_cnt	,	V_43
reg_4g_mode	,	V_71
OFFSET_INTR_MASK	,	V_92
MAX_SAMPLE_CNT_DIV	,	V_46
addr	,	V_62
IORESOURCE_MEM	,	V_151
OFFSET_TRANSFER_LEN	,	V_95
op	,	V_80
I2C_CONTROL_WRAPPER	,	V_26
i2c_del_adapter	,	F_53
writel	,	F_7
base_sample_cnt	,	V_45
irqreturn_t	,	T_4
"clock-frequency"	,	L_5
OFFSET_TIMING	,	V_23
irq_stat	,	V_74
clk_pmic	,	V_8
I2C_MASTER_WR	,	V_111
dev_id	,	V_133
writew	,	F_6
"addr: %x, transfer timeout\n"	,	L_2
OFFSET_RX_MEM_ADDR	,	V_109
err_exit	,	V_131
IS_ERR	,	F_36
devm_request_irq	,	F_47
