

================================================================
== Vivado HLS Report for 'VMRouterDispatcher'
================================================================
* Date:           Thu Jul 20 08:07:35 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        VMRouter_prj2
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.16|      3.50|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|   54|    6|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: nStubs_read [1/1] 0.00ns
:58  %nStubs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nStubs)

ST_1: nPH1Z1_V_read [1/1] 0.00ns
:59  %nPH1Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH1Z1_V)

ST_1: nPH2Z1_V_read [1/1] 0.00ns
:60  %nPH2Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH2Z1_V)

ST_1: nPH3Z1_V_read [1/1] 0.00ns
:61  %nPH3Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH3Z1_V)

ST_1: nPH4Z1_V_read [1/1] 0.00ns
:62  %nPH4Z1_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH4Z1_V)

ST_1: nPH1Z2_V_read [1/1] 0.00ns
:63  %nPH1Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH1Z2_V)

ST_1: nPH2Z2_V_read [1/1] 0.00ns
:64  %nPH2Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH2Z2_V)

ST_1: nPH3Z2_V_read [1/1] 0.00ns
:65  %nPH3Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH3Z2_V)

ST_1: nPH4Z2_V_read [1/1] 0.00ns
:66  %nPH4Z2_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %nPH4Z2_V)

ST_1: call_ret [2/2] 0.89ns
:67  %call_ret = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6 } @VMRouterDispatcher_VMRouter([50 x i12]* %stubsInLayer_z_V, [50 x i14]* %stubsInLayer_phi_V, [50 x i7]* %stubsInLayer_r_V, [50 x i3]* %stubsInLayer_pt_V, [50 x i12]* %allStubs_z_V, [50 x i14]* %allStubs_phi_V, [50 x i7]* %allStubs_r_V, [50 x i3]* %allStubs_pt_V, [50 x i4]* %vmStubsPH1Z1_z_V, [50 x i3]* %vmStubsPH1Z1_phi_V, [50 x i2]* %vmStubsPH1Z1_r_V, [50 x i3]* %vmStubsPH1Z1_pt_V, [50 x i6]* %vmStubsPH1Z1_index_V, [50 x i4]* %vmStubsPH2Z1_z_V, [50 x i3]* %vmStubsPH2Z1_phi_V, [50 x i2]* %vmStubsPH2Z1_r_V, [50 x i3]* %vmStubsPH2Z1_pt_V, [50 x i6]* %vmStubsPH2Z1_index_V, [50 x i4]* %vmStubsPH3Z1_z_V, [50 x i3]* %vmStubsPH3Z1_phi_V, [50 x i2]* %vmStubsPH3Z1_r_V, [50 x i3]* %vmStubsPH3Z1_pt_V, [50 x i6]* %vmStubsPH3Z1_index_V, [50 x i4]* %vmStubsPH4Z1_z_V, [50 x i3]* %vmStubsPH4Z1_phi_V, [50 x i2]* %vmStubsPH4Z1_r_V, [50 x i3]* %vmStubsPH4Z1_pt_V, [50 x i6]* %vmStubsPH4Z1_index_V, [50 x i4]* %vmStubsPH1Z2_z_V, [50 x i3]* %vmStubsPH1Z2_phi_V, [50 x i2]* %vmStubsPH1Z2_r_V, [50 x i3]* %vmStubsPH1Z2_pt_V, [50 x i6]* %vmStubsPH1Z2_index_V, [50 x i4]* %vmStubsPH2Z2_z_V, [50 x i3]* %vmStubsPH2Z2_phi_V, [50 x i2]* %vmStubsPH2Z2_r_V, [50 x i3]* %vmStubsPH2Z2_pt_V, [50 x i6]* %vmStubsPH2Z2_index_V, [50 x i4]* %vmStubsPH3Z2_z_V, [50 x i3]* %vmStubsPH3Z2_phi_V, [50 x i2]* %vmStubsPH3Z2_r_V, [50 x i3]* %vmStubsPH3Z2_pt_V, [50 x i6]* %vmStubsPH3Z2_index_V, [50 x i4]* %vmStubsPH4Z2_z_V, [50 x i3]* %vmStubsPH4Z2_phi_V, [50 x i2]* %vmStubsPH4Z2_r_V, [50 x i3]* %vmStubsPH4Z2_pt_V, [50 x i6]* %vmStubsPH4Z2_index_V, i32 %nStubs_read, i6 %nPH1Z1_V_read, i6 %nPH2Z1_V_read, i6 %nPH3Z1_V_read, i6 %nPH4Z1_V_read, i6 %nPH1Z2_V_read, i6 %nPH2Z2_V_read, i6 %nPH3Z2_V_read, i6 %nPH4Z2_V_read)


 <State 2>: 0.00ns
ST_2: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([50 x i12]* %stubsInLayer_z_V), !map !79

ST_2: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([50 x i14]* %stubsInLayer_phi_V), !map !85

ST_2: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([50 x i7]* %stubsInLayer_r_V), !map !89

ST_2: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %stubsInLayer_pt_V), !map !93

ST_2: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([50 x i12]* %allStubs_z_V), !map !97

ST_2: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([50 x i14]* %allStubs_phi_V), !map !101

ST_2: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([50 x i7]* %allStubs_r_V), !map !105

ST_2: stg_20 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %allStubs_pt_V), !map !109

ST_2: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH1Z1_z_V), !map !113

ST_2: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z1_phi_V), !map !117

ST_2: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH1Z1_r_V), !map !121

ST_2: stg_24 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z1_pt_V), !map !125

ST_2: stg_25 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH1Z1_index_V), !map !129

ST_2: stg_26 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH2Z1_z_V), !map !133

ST_2: stg_27 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z1_phi_V), !map !137

ST_2: stg_28 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH2Z1_r_V), !map !141

ST_2: stg_29 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z1_pt_V), !map !145

ST_2: stg_30 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH2Z1_index_V), !map !149

ST_2: stg_31 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH3Z1_z_V), !map !153

ST_2: stg_32 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z1_phi_V), !map !157

ST_2: stg_33 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH3Z1_r_V), !map !161

ST_2: stg_34 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z1_pt_V), !map !165

ST_2: stg_35 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH3Z1_index_V), !map !169

ST_2: stg_36 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH4Z1_z_V), !map !173

ST_2: stg_37 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z1_phi_V), !map !177

ST_2: stg_38 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH4Z1_r_V), !map !181

ST_2: stg_39 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z1_pt_V), !map !185

ST_2: stg_40 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH4Z1_index_V), !map !189

ST_2: stg_41 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH1Z2_z_V), !map !193

ST_2: stg_42 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z2_phi_V), !map !197

ST_2: stg_43 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH1Z2_r_V), !map !201

ST_2: stg_44 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH1Z2_pt_V), !map !205

ST_2: stg_45 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH1Z2_index_V), !map !209

ST_2: stg_46 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH2Z2_z_V), !map !213

ST_2: stg_47 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z2_phi_V), !map !217

ST_2: stg_48 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH2Z2_r_V), !map !221

ST_2: stg_49 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH2Z2_pt_V), !map !225

ST_2: stg_50 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH2Z2_index_V), !map !229

ST_2: stg_51 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH3Z2_z_V), !map !233

ST_2: stg_52 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z2_phi_V), !map !237

ST_2: stg_53 [1/1] 0.00ns
:40  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH3Z2_r_V), !map !241

ST_2: stg_54 [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH3Z2_pt_V), !map !245

ST_2: stg_55 [1/1] 0.00ns
:42  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH3Z2_index_V), !map !249

ST_2: stg_56 [1/1] 0.00ns
:43  call void (...)* @_ssdm_op_SpecBitsMap([50 x i4]* %vmStubsPH4Z2_z_V), !map !253

ST_2: stg_57 [1/1] 0.00ns
:44  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z2_phi_V), !map !257

ST_2: stg_58 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecBitsMap([50 x i2]* %vmStubsPH4Z2_r_V), !map !261

ST_2: stg_59 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecBitsMap([50 x i3]* %vmStubsPH4Z2_pt_V), !map !265

ST_2: stg_60 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecBitsMap([50 x i6]* %vmStubsPH4Z2_index_V), !map !269

ST_2: stg_61 [1/1] 0.00ns
:48  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nStubs), !map !273

ST_2: stg_62 [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH1Z1_V), !map !279

ST_2: stg_63 [1/1] 0.00ns
:50  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH2Z1_V), !map !285

ST_2: stg_64 [1/1] 0.00ns
:51  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH3Z1_V), !map !289

ST_2: stg_65 [1/1] 0.00ns
:52  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH4Z1_V), !map !293

ST_2: stg_66 [1/1] 0.00ns
:53  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH1Z2_V), !map !297

ST_2: stg_67 [1/1] 0.00ns
:54  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH2Z2_V), !map !301

ST_2: stg_68 [1/1] 0.00ns
:55  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH3Z2_V), !map !305

ST_2: stg_69 [1/1] 0.00ns
:56  call void (...)* @_ssdm_op_SpecBitsMap(i6* %nPH4Z2_V), !map !309

ST_2: stg_70 [1/1] 0.00ns
:57  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @VMRouterDispatcher_str) nounwind

ST_2: call_ret [1/2] 0.00ns
:67  %call_ret = call fastcc { i6, i6, i6, i6, i6, i6, i6, i6 } @VMRouterDispatcher_VMRouter([50 x i12]* %stubsInLayer_z_V, [50 x i14]* %stubsInLayer_phi_V, [50 x i7]* %stubsInLayer_r_V, [50 x i3]* %stubsInLayer_pt_V, [50 x i12]* %allStubs_z_V, [50 x i14]* %allStubs_phi_V, [50 x i7]* %allStubs_r_V, [50 x i3]* %allStubs_pt_V, [50 x i4]* %vmStubsPH1Z1_z_V, [50 x i3]* %vmStubsPH1Z1_phi_V, [50 x i2]* %vmStubsPH1Z1_r_V, [50 x i3]* %vmStubsPH1Z1_pt_V, [50 x i6]* %vmStubsPH1Z1_index_V, [50 x i4]* %vmStubsPH2Z1_z_V, [50 x i3]* %vmStubsPH2Z1_phi_V, [50 x i2]* %vmStubsPH2Z1_r_V, [50 x i3]* %vmStubsPH2Z1_pt_V, [50 x i6]* %vmStubsPH2Z1_index_V, [50 x i4]* %vmStubsPH3Z1_z_V, [50 x i3]* %vmStubsPH3Z1_phi_V, [50 x i2]* %vmStubsPH3Z1_r_V, [50 x i3]* %vmStubsPH3Z1_pt_V, [50 x i6]* %vmStubsPH3Z1_index_V, [50 x i4]* %vmStubsPH4Z1_z_V, [50 x i3]* %vmStubsPH4Z1_phi_V, [50 x i2]* %vmStubsPH4Z1_r_V, [50 x i3]* %vmStubsPH4Z1_pt_V, [50 x i6]* %vmStubsPH4Z1_index_V, [50 x i4]* %vmStubsPH1Z2_z_V, [50 x i3]* %vmStubsPH1Z2_phi_V, [50 x i2]* %vmStubsPH1Z2_r_V, [50 x i3]* %vmStubsPH1Z2_pt_V, [50 x i6]* %vmStubsPH1Z2_index_V, [50 x i4]* %vmStubsPH2Z2_z_V, [50 x i3]* %vmStubsPH2Z2_phi_V, [50 x i2]* %vmStubsPH2Z2_r_V, [50 x i3]* %vmStubsPH2Z2_pt_V, [50 x i6]* %vmStubsPH2Z2_index_V, [50 x i4]* %vmStubsPH3Z2_z_V, [50 x i3]* %vmStubsPH3Z2_phi_V, [50 x i2]* %vmStubsPH3Z2_r_V, [50 x i3]* %vmStubsPH3Z2_pt_V, [50 x i6]* %vmStubsPH3Z2_index_V, [50 x i4]* %vmStubsPH4Z2_z_V, [50 x i3]* %vmStubsPH4Z2_phi_V, [50 x i2]* %vmStubsPH4Z2_r_V, [50 x i3]* %vmStubsPH4Z2_pt_V, [50 x i6]* %vmStubsPH4Z2_index_V, i32 %nStubs_read, i6 %nPH1Z1_V_read, i6 %nPH2Z1_V_read, i6 %nPH3Z1_V_read, i6 %nPH4Z1_V_read, i6 %nPH1Z2_V_read, i6 %nPH2Z2_V_read, i6 %nPH3Z2_V_read, i6 %nPH4Z2_V_read)

ST_2: nPH1Z1_V_ret [1/1] 0.00ns
:68  %nPH1Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 0

ST_2: stg_73 [1/1] 0.00ns
:69  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH1Z1_V, i6 %nPH1Z1_V_ret)

ST_2: nPH2Z1_V_ret [1/1] 0.00ns
:70  %nPH2Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 1

ST_2: stg_75 [1/1] 0.00ns
:71  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH2Z1_V, i6 %nPH2Z1_V_ret)

ST_2: nPH3Z1_V_ret [1/1] 0.00ns
:72  %nPH3Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 2

ST_2: stg_77 [1/1] 0.00ns
:73  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH3Z1_V, i6 %nPH3Z1_V_ret)

ST_2: nPH4Z1_V_ret [1/1] 0.00ns
:74  %nPH4Z1_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 3

ST_2: stg_79 [1/1] 0.00ns
:75  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH4Z1_V, i6 %nPH4Z1_V_ret)

ST_2: nPH1Z2_V_ret [1/1] 0.00ns
:76  %nPH1Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 4

ST_2: stg_81 [1/1] 0.00ns
:77  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH1Z2_V, i6 %nPH1Z2_V_ret)

ST_2: nPH2Z2_V_ret [1/1] 0.00ns
:78  %nPH2Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 5

ST_2: stg_83 [1/1] 0.00ns
:79  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH2Z2_V, i6 %nPH2Z2_V_ret)

ST_2: nPH3Z2_V_ret [1/1] 0.00ns
:80  %nPH3Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 6

ST_2: stg_85 [1/1] 0.00ns
:81  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH3Z2_V, i6 %nPH3Z2_V_ret)

ST_2: nPH4Z2_V_ret [1/1] 0.00ns
:82  %nPH4Z2_V_ret = extractvalue { i6, i6, i6, i6, i6, i6, i6, i6 } %call_ret, 7

ST_2: stg_87 [1/1] 0.00ns
:83  call void @_ssdm_op_Write.ap_auto.i6P(i6* %nPH4Z2_V, i6 %nPH4Z2_V_ret)

ST_2: stg_88 [1/1] 0.00ns
:84  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.16ns, clock uncertainty: 0.52ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
