{E:/CSC_342/Assignments/Lab 4/Emdad_03_14_2022_d_latch/Emdad_03_14_2022_d_latch.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/CSC_342/Assignments/Lab 4/Emdad_03_14_2022_d_latch/Emdad_03_14_2022_d_latch.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Emdad_03_14_2022_d_latch_VHDL
-- Compiling architecture bdf_type of Emdad_03_14_2022_d_latch_VHDL

} {} {}}
