Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 28 21:09:13 2020
| Host         : Battlestation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk20/slowclk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk20k/slowclk_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: clk361/slowclk_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk4/slowclk_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: clk625m/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ledDriver/clk600/slowclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mic/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 690 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.147        0.000                      0                  480        0.098        0.000                      0                  480        4.500        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.147        0.000                      0                  480        0.098        0.000                      0                  480        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 clk361/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.420ns (35.722%)  route 2.555ns (64.278%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  clk361/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clk361/count_reg[16]/Q
                         net (fo=3, routed)           1.409     7.015    clk361/count_reg[16]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.139 r  clk361/count[0]_i_11__1/O
                         net (fo=1, routed)           0.000     7.139    clk361/count[0]_i_11__1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.689 r  clk361/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    clk361/count_reg[0]_i_3__1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  clk361/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.147     9.063    clk361/clear
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.438    14.779    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.713    14.210    clk361/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 clk361/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.420ns (35.722%)  route 2.555ns (64.278%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  clk361/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clk361/count_reg[16]/Q
                         net (fo=3, routed)           1.409     7.015    clk361/count_reg[16]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.139 r  clk361/count[0]_i_11__1/O
                         net (fo=1, routed)           0.000     7.139    clk361/count[0]_i_11__1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.689 r  clk361/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    clk361/count_reg[0]_i_3__1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  clk361/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.147     9.063    clk361/clear
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.438    14.779    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.713    14.210    clk361/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 clk361/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.420ns (35.722%)  route 2.555ns (64.278%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  clk361/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clk361/count_reg[16]/Q
                         net (fo=3, routed)           1.409     7.015    clk361/count_reg[16]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.139 r  clk361/count[0]_i_11__1/O
                         net (fo=1, routed)           0.000     7.139    clk361/count[0]_i_11__1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.689 r  clk361/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    clk361/count_reg[0]_i_3__1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  clk361/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.147     9.063    clk361/clear
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.438    14.779    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.713    14.210    clk361/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 clk361/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.420ns (35.722%)  route 2.555ns (64.278%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  clk361/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clk361/count_reg[16]/Q
                         net (fo=3, routed)           1.409     7.015    clk361/count_reg[16]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.139 r  clk361/count[0]_i_11__1/O
                         net (fo=1, routed)           0.000     7.139    clk361/count[0]_i_11__1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.689 r  clk361/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    clk361/count_reg[0]_i_3__1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  clk361/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.147     9.063    clk361/clear
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.438    14.779    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.713    14.210    clk361/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 clk20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.534ns (37.888%)  route 2.515ns (62.112%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  clk20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk20k/count_reg[3]/Q
                         net (fo=3, routed)           1.152     6.755    clk20k/count_reg[3]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.879 r  clk20k/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.879    clk20k/count[0]_i_15__0_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  clk20k/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk20k/count_reg[0]_i_8__0_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk20k/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk20k/count_reg[0]_i_3__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.771 r  clk20k/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.363     9.134    clk20k/clear
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.446    14.787    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.713    14.314    clk20k/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 clk20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.534ns (37.888%)  route 2.515ns (62.112%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  clk20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk20k/count_reg[3]/Q
                         net (fo=3, routed)           1.152     6.755    clk20k/count_reg[3]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.879 r  clk20k/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.879    clk20k/count[0]_i_15__0_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  clk20k/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk20k/count_reg[0]_i_8__0_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk20k/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk20k/count_reg[0]_i_3__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.771 r  clk20k/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.363     9.134    clk20k/clear
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.446    14.787    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.713    14.314    clk20k/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 clk20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.534ns (37.888%)  route 2.515ns (62.112%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  clk20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk20k/count_reg[3]/Q
                         net (fo=3, routed)           1.152     6.755    clk20k/count_reg[3]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.879 r  clk20k/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.879    clk20k/count[0]_i_15__0_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  clk20k/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk20k/count_reg[0]_i_8__0_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk20k/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk20k/count_reg[0]_i_3__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.771 r  clk20k/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.363     9.134    clk20k/clear
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.446    14.787    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.713    14.314    clk20k/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 clk20k/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.534ns (37.888%)  route 2.515ns (62.112%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.564     5.085    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y41         FDRE                                         r  clk20k/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  clk20k/count_reg[3]/Q
                         net (fo=3, routed)           1.152     6.755    clk20k/count_reg[3]
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.879 r  clk20k/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.879    clk20k/count[0]_i_15__0_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  clk20k/count_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     7.429    clk20k/count_reg[0]_i_8__0_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  clk20k/count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.543    clk20k/count_reg[0]_i_3__0_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.771 r  clk20k/count_reg[0]_i_1__0/CO[2]
                         net (fo=32, routed)          1.363     9.134    clk20k/clear
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.446    14.787    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  clk20k/count_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y47         FDRE (Setup_fdre_C_R)       -0.713    14.314    clk20k/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 clk361/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.420ns (35.734%)  route 2.554ns (64.266%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  clk361/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clk361/count_reg[16]/Q
                         net (fo=3, routed)           1.409     7.015    clk361/count_reg[16]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.139 r  clk361/count[0]_i_11__1/O
                         net (fo=1, routed)           0.000     7.139    clk361/count[0]_i_11__1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.689 r  clk361/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    clk361/count_reg[0]_i_3__1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  clk361/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.145     9.062    clk361/clear
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[24]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.713    14.315    clk361/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 clk361/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.420ns (35.734%)  route 2.554ns (64.266%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.567     5.088    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  clk361/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clk361/count_reg[16]/Q
                         net (fo=3, routed)           1.409     7.015    clk361/count_reg[16]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.139 r  clk361/count[0]_i_11__1/O
                         net (fo=1, routed)           0.000     7.139    clk361/count[0]_i_11__1_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.689 r  clk361/count_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    clk361/count_reg[0]_i_3__1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.917 r  clk361/count_reg[0]_i_1__1/CO[2]
                         net (fo=32, routed)          1.145     9.062    clk361/clear
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.448    14.789    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y49         FDRE (Setup_fdre_C_R)       -0.713    14.315    clk361/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 clk361/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk361/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk361/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk361/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk361/count_reg[24]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  clk361/count_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.947    clk361/count_reg[28]_i_1__1_n_7
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk361/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 clk361/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk361/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk361/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk361/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk361/count_reg[24]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  clk361/count_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.960    clk361/count_reg[28]_i_1__1_n_5
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk361/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 clk361/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk361/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk361/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk361/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk361/count_reg[24]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  clk361/count_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.983    clk361/count_reg[28]_i_1__1_n_6
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk361/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk361/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk361/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  clk361/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  clk361/count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.738    clk361/count_reg[26]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  clk361/count_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.894    clk361/count_reg[24]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.985 r  clk361/count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.985    clk361/count_reg[28]_i_1__1_n_4
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    clk361/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  clk361/count_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    clk361/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/slowclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.557     1.440    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y31         FDRE                                         r  clk1/slowclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk1/slowclk_reg/Q
                         net (fo=15, routed)          0.168     1.749    clk1/clk1sig
    SLICE_X45Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.794 r  clk1/slowclk_i_1__4/O
                         net (fo=1, routed)           0.000     1.794    clk1/slowclk_i_1__4_n_0
    SLICE_X45Y31         FDRE                                         r  clk1/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.825     1.952    clk1/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y31         FDRE                                         r  clk1/slowclk_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y31         FDRE (Hold_fdre_C_D)         0.091     1.531    clk1/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk20k/slowclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20k/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  clk20k/slowclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk20k/slowclk_reg/Q
                         net (fo=2, routed)           0.168     1.756    clk20k/J_MIC3_Pin1_OBUF
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  clk20k/slowclk_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    clk20k/slowclk_i_1__0_n_0
    SLICE_X39Y47         FDRE                                         r  clk20k/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.833     1.960    clk20k/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  clk20k/slowclk_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091     1.538    clk20k/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk4/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.562     1.445    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  clk4/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk4/count_reg[3]/Q
                         net (fo=3, routed)           0.120     1.706    clk4/count_reg[3]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk4/count_reg[0]_i_2__3/O[3]
                         net (fo=1, routed)           0.000     1.814    clk4/count_reg[0]_i_2__3_n_4
    SLICE_X41Y40         FDRE                                         r  clk4/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.832     1.959    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  clk4/count_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clk4/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk4/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.563     1.446    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  clk4/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk4/count_reg[23]/Q
                         net (fo=3, routed)           0.120     1.707    clk4/count_reg[23]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk4/count_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.815    clk4/count_reg[20]_i_1__3_n_4
    SLICE_X41Y45         FDRE                                         r  clk4/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.833     1.960    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  clk4/count_reg[23]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk4/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk4/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.563     1.446    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  clk4/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk4/count_reg[27]/Q
                         net (fo=3, routed)           0.120     1.707    clk4/count_reg[27]
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk4/count_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.815    clk4/count_reg[24]_i_1__3_n_4
    SLICE_X41Y46         FDRE                                         r  clk4/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.833     1.960    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  clk4/count_reg[27]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk4/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk4/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk4/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.564     1.447    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  clk4/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk4/count_reg[31]/Q
                         net (fo=3, routed)           0.120     1.708    clk4/count_reg[31]
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk4/count_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.816    clk4/count_reg[28]_i_1__3_n_4
    SLICE_X41Y47         FDRE                                         r  clk4/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.834     1.961    clk4/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  clk4/count_reg[31]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk4/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y25   clk1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   clk20/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y43   clk20/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   clk20/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   clk20/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   clk20/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y44   clk20/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   clk20k/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   clk20k/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   clk20k/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   clk20k/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clk20k/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clk20k/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clk20k/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   clk20k/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk20k/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk20k/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk20k/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y45   clk20k/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   clk1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   clk361/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   clk361/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   clk361/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   clk361/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   clk361/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   clk361/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   clk361/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   clk361/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   clk361/count_reg[25]/C



