TRACE::2021-12-15.13:01:41::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:41::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:41::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:41::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:41::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:41::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-12-15.13:01:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-12-15.13:01:47::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2"
		}]
}
TRACE::2021-12-15.13:01:47::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-12-15.13:01:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-12-15.13:01:47::SCWDomain:: Using the QEMU Data from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-12-15.13:01:47::SCWDomain:: Using the QEMU args  from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-12-15.13:01:47::SCWDomain:: Using the PMUQEMU args from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:47::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:47::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:47::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:47::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-12-15.13:01:47::SCWPlatform::Generating the sources  .
TRACE::2021-12-15.13:01:47::SCWBDomain::Generating boot domain sources.
TRACE::2021-12-15.13:01:47::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:47::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:47::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:47::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:47::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-12-15.13:01:47::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:47::SCWMssOS::mss does not exists at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:47::SCWMssOS::Creating sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:47::SCWMssOS::Adding the swdes entry, created swdb C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:47::SCWMssOS::updating the scw layer changes to swdes at   C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:47::SCWMssOS::Writing mss at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:47::SCWMssOS::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-12-15.13:01:47::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-12-15.13:01:47::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-12-15.13:01:47::SCWBDomain::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-12-15.13:01:52::SCWPlatform::Generating sources Done.
TRACE::2021-12-15.13:01:52::SCWDomain::checking for install qemu data   : 
TRACE::2021-12-15.13:01:52::SCWDomain:: Using the QEMU Data from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-12-15.13:01:52::SCWDomain:: Using the QEMU args  from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-12-15.13:01:52::SCWDomain:: Using the PMUQEMU args from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-12-15.13:01:52::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:52::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:52::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-12-15.13:01:52::SCWPlatform::Generating the sources  .
TRACE::2021-12-15.13:01:52::SCWBDomain::Generating boot domain sources.
TRACE::2021-12-15.13:01:52::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-12-15.13:01:52::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:52::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:52::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:52::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:52::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-12-15.13:01:52::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:52::SCWMssOS::mss does not exists at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:52::SCWMssOS::Creating sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:53::SCWMssOS::Adding the swdes entry, created swdb C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:53::SCWMssOS::updating the scw layer changes to swdes at   C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:53::SCWMssOS::Writing mss at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:53::SCWMssOS::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-12-15.13:01:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-12-15.13:01:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-12-15.13:01:53::SCWBDomain::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-12-15.13:01:56::SCWPlatform::Generating sources Done.
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-12-15.13:01:56::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::mss exists loading the mss file  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Opened the sw design from mss  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Adding the swdes entry C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_5
TRACE::2021-12-15.13:01:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-12-15.13:01:56::SCWMssOS::Opened the sw design.  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:01:56::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::mss exists loading the mss file  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Opened the sw design from mss  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Adding the swdes entry C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_6
TRACE::2021-12-15.13:01:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-12-15.13:01:56::SCWMssOS::Opened the sw design.  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:56::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:56::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:56::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:56::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:56::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:56::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:56::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:56::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:56::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"142968e2937571248601c45421f2f5ca",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilsecure:4.5", "xilpm:3.4"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ec33215b5a55336c70dbaa838b105ab0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.0", "xilsecure:4.5", "xilskey:7.1"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-12-15.13:01:56::SCWDomain:: Using the QEMU Data from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-12-15.13:01:56::SCWDomain:: Using the QEMU args  from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-12-15.13:01:56::SCWDomain:: Using the PMUQEMU args from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:56::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:56::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:56::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:56::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::mss does not exists at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Creating sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Adding the swdes entry, created swdb C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::updating the scw layer changes to swdes at   C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Writing mss at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:56::SCWMssOS::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-12-15.13:01:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-12-15.13:01:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-12-15.13:01:56::SCWMssOS::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-12-15.13:01:56::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_7
TRACE::2021-12-15.13:01:59::SCWMssOS::Writing the mss file completed C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"142968e2937571248601c45421f2f5ca",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilsecure:4.5", "xilpm:3.4"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ec33215b5a55336c70dbaa838b105ab0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.0", "xilsecure:4.5", "xilskey:7.1"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ba084fcdb76be08f92cae2a0aa9c24e5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-12-15.13:01:59::SCWPlatform::Started generating the artifacts platform MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:01:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-12-15.13:01:59::SCWPlatform::Started generating the artifacts for system configuration MEC_HSL_impl_V1_2
LOG::2021-12-15.13:01:59::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-12-15.13:01:59::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-12-15.13:01:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-12-15.13:01:59::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-12-15.13:01:59::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-12-15.13:01:59::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-12-15.13:01:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-12-15.13:01:59::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-12-15.13:01:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-12-15.13:01:59::SCWSystem::Not a boot domain 
LOG::2021-12-15.13:01:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-12-15.13:01:59::SCWDomain::Generating domain artifcats
TRACE::2021-12-15.13:01:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-12-15.13:01:59::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/qemu/
TRACE::2021-12-15.13:01:59::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/qemu/
TRACE::2021-12-15.13:01:59::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/standalone_domain/qemu/
TRACE::2021-12-15.13:01:59::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/standalone_domain/qemu/
TRACE::2021-12-15.13:01:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-12-15.13:01:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-12-15.13:01:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-12-15.13:01:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-12-15.13:01:59::SCWMssOS::skipping the bsp build ... 
TRACE::2021-12-15.13:01:59::SCWMssOS::Copying to export directory.
TRACE::2021-12-15.13:01:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-12-15.13:01:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-12-15.13:01:59::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-12-15.13:01:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-12-15.13:01:59::SCWSystem::Completed Processing the sysconfig MEC_HSL_impl_V1_2
LOG::2021-12-15.13:01:59::SCWPlatform::Completed generating the artifacts for system configuration MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:01:59::SCWPlatform::Started preparing the platform 
TRACE::2021-12-15.13:01:59::SCWSystem::Writing the bif file for system config MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:01:59::SCWSystem::dir created 
TRACE::2021-12-15.13:01:59::SCWSystem::Writing the bif 
TRACE::2021-12-15.13:01:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-12-15.13:01:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-12-15.13:01:59::SCWPlatform::Completed generating the platform
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"142968e2937571248601c45421f2f5ca",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilsecure:4.5", "xilpm:3.4"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ec33215b5a55336c70dbaa838b105ab0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.0", "xilsecure:4.5", "xilskey:7.1"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ba084fcdb76be08f92cae2a0aa9c24e5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-12-15.13:01:59::SCWPlatform::updated the xpfm file.
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"142968e2937571248601c45421f2f5ca",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilsecure:4.5", "xilpm:3.4"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ec33215b5a55336c70dbaa838b105ab0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.0", "xilsecure:4.5", "xilskey:7.1"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ba084fcdb76be08f92cae2a0aa9c24e5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"142968e2937571248601c45421f2f5ca",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilsecure:4.5", "xilpm:3.4"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ec33215b5a55336c70dbaa838b105ab0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.0", "xilsecure:4.5", "xilskey:7.1"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ba084fcdb76be08f92cae2a0aa9c24e5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:01:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:01:59::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:01:59::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:01:59::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-12-15.13:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:01:59::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:01:59::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:01:59::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"142968e2937571248601c45421f2f5ca",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilsecure:4.5", "xilpm:3.4"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ec33215b5a55336c70dbaa838b105ab0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.0", "xilsecure:4.5", "xilskey:7.1"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ba084fcdb76be08f92cae2a0aa9c24e5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-12-15.13:02:00::SCWPlatform::Clearing the existing platform
TRACE::2021-12-15.13:02:00::SCWSystem::Clearing the existing sysconfig
TRACE::2021-12-15.13:02:00::SCWBDomain::clearing the fsbl build
TRACE::2021-12-15.13:02:00::SCWMssOS::Removing the swdes entry for  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:00::SCWBDomain::clearing the pmufw build
TRACE::2021-12-15.13:02:00::SCWMssOS::Removing the swdes entry for  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:00::SCWMssOS::Removing the swdes entry for  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:00::SCWSystem::Clearing the domains completed.
TRACE::2021-12-15.13:02:00::SCWPlatform::Clearing the opened hw db.
TRACE::2021-12-15.13:02:00::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform:: Platform location is C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:00::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:00::SCWPlatform::Removing the HwDB with name C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:00::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:00::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWReader::Active system found as  MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:02:06::SCWReader::Handling sysconfig MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:02:06::SCWDomain::checking for install qemu data   : 
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the QEMU Data from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the QEMU args  from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the PMUQEMU args from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-12-15.13:02:06::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::mss exists loading the mss file  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Opened the sw design from mss  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Adding the swdes entry C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_5
TRACE::2021-12-15.13:02:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-12-15.13:02:06::SCWMssOS::Opened the sw design.  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS:: library already available in sw design:  xilffs:4.5
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS:: library already available in sw design:  xilsecure:4.5
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS:: library already available in sw design:  xilpm:3.4
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:02:06::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:02:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-12-15.13:02:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWReader::No isolation master present  
TRACE::2021-12-15.13:02:06::SCWDomain::checking for install qemu data   : 
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the QEMU Data from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the QEMU args  from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the PMUQEMU args from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||

TRACE::2021-12-15.13:02:06::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::mss exists loading the mss file  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Opened the sw design from mss  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Adding the swdes entry C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_6
TRACE::2021-12-15.13:02:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-12-15.13:02:06::SCWMssOS::Opened the sw design.  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS:: library already available in sw design:  xilfpga:6.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS:: library already available in sw design:  xilsecure:4.5
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS:: library already available in sw design:  xilskey:7.1
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:02:06::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:02:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-12-15.13:02:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWReader::No isolation master present  
TRACE::2021-12-15.13:02:06::SCWDomain::checking for install qemu data   : 
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the QEMU Data from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the QEMU args  from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-12-15.13:02:06::SCWDomain:: Using the PMUQEMU args from install at  : G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::No sw design opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::mss exists loading the mss file  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Opened the sw design from mss  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Adding the swdes entry C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_7
TRACE::2021-12-15.13:02:06::SCWMssOS::updating the scw layer about changes
TRACE::2021-12-15.13:02:06::SCWMssOS::Opened the sw design.  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:02:06::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:02:06::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:02:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-12-15.13:02:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:02:06::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:02:06::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:02:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:02:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:02:06::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:02:06::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:02:06::SCWReader::No isolation master present  
LOG::2021-12-15.13:03:20::SCWPlatform::Started generating the artifacts platform MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:03:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-12-15.13:03:20::SCWPlatform::Started generating the artifacts for system configuration MEC_HSL_impl_V1_2
LOG::2021-12-15.13:03:20::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-12-15.13:03:20::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-12-15.13:03:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-12-15.13:03:20::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-12-15.13:03:20::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:20::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:20::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:20::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:03:20::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:20::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:03:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:03:20::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:03:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:03:20::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:03:20::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:03:20::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:03:20::SCWBDomain::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-12-15.13:03:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-12-15.13:03:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-12-15.13:03:20::SCWBDomain::System Command Ran  C:&  cd  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl& make -C  zynqmp_fsbl_bsp & make 
TRACE::2021-12-15.13:03:20::SCWBDomain::make: Entering directory 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fs
TRACE::2021-12-15.13:03:20::SCWBDomain::bl/zynqmp_fsbl_bsp'

TRACE::2021-12-15.13:03:20::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:20::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:20::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:20::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:20::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-12-15.13:03:20::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2021-12-15.13:03:20::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:20::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:20::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-12-15.13:03:20::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loo
TRACE::2021-12-15.13:03:20::SCWBDomain::p-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:20::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:20::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:20::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:20::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:20::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:20::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:03:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:20::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:20::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/extend_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:21::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:21::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/mul_v2_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-12-15.13:03:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2021-12-15.13:03:21::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_5/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:21::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:03:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:03:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:03:21::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-12-15.13:03:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2021-12-15.13:03:22::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:22::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:22::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:22::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:22::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:22::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:22::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:22::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:22::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:22::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:22::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_5/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:22::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:22::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_4/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:22::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:22::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Include files for this library have already been copied."

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_5/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-12-15.13:03:22::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2021-12-15.13:03:22::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:22::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:22::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:22::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:03:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:22::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:22::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:23::SCWBDomain::"Compiling avbuf"

TRACE::2021-12-15.13:03:23::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:03:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:23::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:23::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:24::SCWBDomain::"Building creat_mec_matrix"

TRACE::2021-12-15.13:03:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:03:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:24::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:24::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:24::SCWBDomain::"Compiling dpdma"

TRACE::2021-12-15.13:03:24::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:03:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:24::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:24::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:24::SCWBDomain::"Compiling dppsu"

TRACE::2021-12-15.13:03:25::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:03:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/extend_matrix_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:03:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:03:25::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:26::SCWBDomain::"Building extend_matrix"

TRACE::2021-12-15.13:03:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:03:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/mul_v2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:26::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:26::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:26::SCWBDomain::"Building mul_v2"

TRACE::2021-12-15.13:03:26::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_4/src"

TRACE::2021-12-15.13:03:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:26::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:26::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:26::SCWBDomain::"Compiling xilpm library"

TRACE::2021-12-15.13:03:27::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_5/src"

TRACE::2021-12-15.13:03:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:27::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:27::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-12-15.13:03:28::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-12-15.13:03:28::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:28::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:28::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-12-15.13:03:28::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2021-12-15.13:03:28::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:28::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-12-15.13:03:28::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loo
TRACE::2021-12-15.13:03:28::SCWBDomain::p-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:28::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:28::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/extend_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:28::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/mul_v2_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-12-15.13:03:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2021-12-15.13:03:28::SCWBDomain::bute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:28::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:28::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_5/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:03:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:03:28::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-12-15.13:03:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2021-12-15.13:03:28::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:28::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:28::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_5/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:28::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_4/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_5/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-12-15.13:03:28::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2021-12-15.13:03:28::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:28::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:28::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Include files for this library have already been copied."

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:03:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:03:28::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:28::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:28::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:03:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:03:28::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-12-15.13:03:28::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2021-12-15.13:03:28::SCWBDomain::stribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:03:28::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:03:28::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:28::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:28::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:03:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:03:28::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:03:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:03:28::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:03:28::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:29::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:29::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:29::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:29::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:03:29::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:03:29::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:03:29::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:03:29::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_5/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:29::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:03:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:29::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:29::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:03:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:30::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:03:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:30::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:30::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:03:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:30::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:03:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:03:30::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:03:30::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:03:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:30::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:30::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:03:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:03:30::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:03:30::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:30::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:03:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:30::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:30::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_5/src"

TRACE::2021-12-15.13:03:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:03:31::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:03:31::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:31::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:03:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:03:31::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:03:31::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:32::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-12-15.13:03:32::SCWBDomain::make --no-print-directory archive

TRACE::2021-12-15.13:03:32::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xplatform_info.o ps
TRACE::2021-12-15.13:03:32::SCWBDomain::u_cortexa53_0/lib/time.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xcreat_mec_mat
TRACE::2021-12-15.13:03:32::SCWBDomain::rix_linux.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/
TRACE::2021-12-15.13:03:32::SCWBDomain::lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xemacps_hw
TRACE::2021-12-15.13:03:32::SCWBDomain::.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpio
TRACE::2021-12-15.13:03:32::SCWBDomain::ps_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o
TRACE::2021-12-15.13:03:32::SCWBDomain:: psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_
TRACE::2021-12-15.13:03:32::SCWBDomain::0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xii
TRACE::2021-12-15.13:03:32::SCWBDomain::cps_intr.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xuartps_sinit.o psu_co
TRACE::2021-12-15.13:03:32::SCWBDomain::rtexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xmul_v2_linux.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_s
TRACE::2021-12-15.13:03:32::SCWBDomain::lave.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xcloc
TRACE::2021-12-15.13:03:32::SCWBDomain::kps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xcanps_selftest.o psu_cortexa53_0/lib/xiicps_options.o psu_cort
TRACE::2021-12-15.13:03:32::SCWBDomain::exa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cor
TRACE::2021-12-15.13:03:32::SCWBDomain::texa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/lseek.o psu_c
TRACE::2021-12-15.13:03:32::SCWBDomain::ortexa53_0/lib/xextend_matrix_g.o psu_cortexa53_0/lib/xusbpsu.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xe
TRACE::2021-12-15.13:03:32::SCWBDomain::xtend_matrix_sinit.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/abort.o psu_cortexa5
TRACE::2021-12-15.13:03:32::SCWBDomain::3_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o ps
TRACE::2021-12-15.13:03:32::SCWBDomain::u_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcp
TRACE::2021-12-15.13:03:32::SCWBDomain::s.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xiicps_mas
TRACE::2021-12-15.13:03:32::SCWBDomain::ter.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvi
TRACE::2021-12-15.13:03:32::SCWBDomain::dc_edid_ext.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/l
TRACE::2021-12-15.13:03:32::SCWBDomain::ib/xil_exception.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o 
TRACE::2021-12-15.13:03:32::SCWBDomain::psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xcreat_
TRACE::2021-12-15.13:03:32::SCWBDomain::mec_matrix_sinit.o psu_cortexa53_0/lib/xil_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xcanps.o psu_cor
TRACE::2021-12-15.13:03:32::SCWBDomain::texa53_0/lib/xzdma.o psu_cortexa53_0/lib/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_
TRACE::2021-12-15.13:03:32::SCWBDomain::cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_corte
TRACE::2021-12-15.13:03:32::SCWBDomain::xa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xttcps_options.
TRACE::2021-12-15.13:03:32::SCWBDomain::o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/xclockp
TRACE::2021-12-15.13:03:32::SCWBDomain::s_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0
TRACE::2021-12-15.13:03:32::SCWBDomain::/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xmul_v2.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o 
TRACE::2021-12-15.13:03:32::SCWBDomain::psu_cortexa53_0/lib/xmul_v2_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/li
TRACE::2021-12-15.13:03:32::SCWBDomain::b/xqspipsu_sinit.o psu_cortexa53_0/lib/xmul_v2_sinit.o psu_cortexa53_0/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortex
TRACE::2021-12-15.13:03:32::SCWBDomain::a53_0/lib/xil_testio.o psu_cortexa53_0/lib/xcreat_mec_matrix.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/unlink.o ps
TRACE::2021-12-15.13:03:32::SCWBDomain::u_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/li
TRACE::2021-12-15.13:03:32::SCWBDomain::b/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/
TRACE::2021-12-15.13:03:32::SCWBDomain::write.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xcsudma
TRACE::2021-12-15.13:03:32::SCWBDomain::_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0
TRACE::2021-12-15.13:03:32::SCWBDomain::/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xgpiops_intr.o 
TRACE::2021-12-15.13:03:32::SCWBDomain::psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/xuartps
TRACE::2021-12-15.13:03:32::SCWBDomain::_hw.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcanps_intr.o
TRACE::2021-12-15.13:03:32::SCWBDomain:: psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib
TRACE::2021-12-15.13:03:32::SCWBDomain::/xil_util.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/
TRACE::2021-12-15.13:03:32::SCWBDomain::lib/xcanps_hw.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_
TRACE::2021-12-15.13:03:32::SCWBDomain::0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xuartps_options.o psu_cort
TRACE::2021-12-15.13:03:32::SCWBDomain::exa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xrese
TRACE::2021-12-15.13:03:32::SCWBDomain::tps_g.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xextend_matrix_linux.o psu_cortexa53_0/lib/xresetps_sinit.o psu_
TRACE::2021-12-15.13:03:32::SCWBDomain::cortexa53_0/lib/xextend_matrix.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xusbpsu_hib
TRACE::2021-12-15.13:03:32::SCWBDomain::ernation.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/tr
TRACE::2021-12-15.13:03:32::SCWBDomain::anslation_table.o psu_cortexa53_0/lib/xcreat_mec_matrix_g.o

TRACE::2021-12-15.13:03:32::SCWBDomain::'Finished building libraries'

TRACE::2021-12-15.13:03:32::SCWBDomain::make: Leaving directory 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsb
TRACE::2021-12-15.13:03:32::SCWBDomain::l/zynqmp_fsbl_bsp'

TRACE::2021-12-15.13:03:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-12-15.13:03:32::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:32::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-12-15.13:03:32::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-12-15.13:03:33::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-12-15.13:03:33::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-12-15.13:03:33::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-12-15.13:03:33::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-12-15.13:03:33::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-12-15.13:03:33::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-12-15.13:03:33::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_tpm.c -o
TRACE::2021-12-15.13:03:33::SCWBDomain:: xfsbl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-12-15.13:03:33::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:33::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-12-15.13:03:33::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-12-15.13:03:34::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:34::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-12-15.13:03:34::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-12-15.13:03:35::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-12-15.13:03:35::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-12-15.13:03:35::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_tpm_util
TRACE::2021-12-15.13:03:35::SCWBDomain::.c -o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-12-15.13:03:35::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-12-15.13:03:35::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-12-15.13:03:35::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:35::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-12-15.13:03:35::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-12-15.13:03:36::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-12-15.13:03:36::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:36::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-12-15.13:03:36::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-12-15.13:03:36::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xfsb
TRACE::2021-12-15.13:03:36::SCWBDomain::l_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_tpm.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu
TRACE::2021-12-15.13:03:36::SCWBDomain::_init.o  xfsbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_tpm_util.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_i
TRACE::2021-12-15.13:03:36::SCWBDomain::mage_header.o  xfsbl_misc.o  xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-leng
TRACE::2021-12-15.13:03:36::SCWBDomain::th=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,
TRACE::2021-12-15.13:03:36::SCWBDomain::-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end
TRACE::2021-12-15.13:03:36::SCWBDomain::-group                                                                                                             -n  -Wl,--gc
TRACE::2021-12-15.13:03:36::SCWBDomain::-sections -Lzynqmp_fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2021-12-15.13:03:39::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-12-15.13:03:39::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-12-15.13:03:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-12-15.13:03:39::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-12-15.13:03:39::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:39::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:39::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:39::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:03:39::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:39::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:03:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:03:39::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:03:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:03:39::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:03:39::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:03:39::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:03:39::SCWBDomain::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-12-15.13:03:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-12-15.13:03:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-12-15.13:03:39::SCWBDomain::System Command Ran  C:&  cd  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw& make -C  zynqmp_pmufw_bsp & make 
TRACE::2021-12-15.13:03:39::SCWBDomain::make: Entering directory 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pm
TRACE::2021-12-15.13:03:39::SCWBDomain::ufw/zynqmp_pmufw_bsp'

TRACE::2021-12-15.13:03:39::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_13/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:39::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:39::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/creat_mec_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2021-12-15.13:03:39::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2021-12-15.13:03:39::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:39::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:39::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:39::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:39::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/extend_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-12-15.13:03:39::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-12-15.13:03:39::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:39::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:03:39::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:39::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:39::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/mul_v2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-12-15.13:03:40::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-12-15.13:03:40::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:40::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:40::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-12-15.13:03:40::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-12-15.13:03:40::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-12-15.13:03:40::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-12-15.13:03:40::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:40::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:40::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:40::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:03:40::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:40::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:40::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:41::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:41::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-12-15.13:03:41::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-12-15.13:03:41::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:41::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:41::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_0/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:41::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:41::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_5/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-12-15.13:03:41::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-12-15.13:03:41::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_1/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:41::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:41::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:41::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:41::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:03:41::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-12-15.13:03:41::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-12-15.13:03:41::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:41::SCWBDomain::"Compiling avbuf"

TRACE::2021-12-15.13:03:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:03:42::SCWBDomain::make -C psu_pmu_0/libsrc/creat_mec_matrix_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-12-15.13:03:42::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-12-15.13:03:42::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:42::SCWBDomain::"Building creat_mec_matrix"

TRACE::2021-12-15.13:03:42::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:03:42::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-12-15.13:03:42::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-12-15.13:03:42::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:42::SCWBDomain::"Compiling dpdma"

TRACE::2021-12-15.13:03:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:03:43::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-12-15.13:03:43::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-12-15.13:03:43::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:43::SCWBDomain::"Compiling dppsu"

TRACE::2021-12-15.13:03:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:03:43::SCWBDomain::make -C psu_pmu_0/libsrc/extend_matrix_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-12-15.13:03:43::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-12-15.13:03:43::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:44::SCWBDomain::"Building extend_matrix"

TRACE::2021-12-15.13:03:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:03:44::SCWBDomain::make -C psu_pmu_0/libsrc/mul_v2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-12-15.13:03:44::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-12-15.13:03:44::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:44::SCWBDomain::"Building mul_v2"

TRACE::2021-12-15.13:03:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_5/src"

TRACE::2021-12-15.13:03:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:44::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:44::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:44::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-12-15.13:03:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v7_1/src"

TRACE::2021-12-15.13:03:45::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:45::SCWBDomain::"Compiling Xilskey Library"

TRACE::2021-12-15.13:03:46::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2021-12-15.13:03:46::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_13/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:46::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:46::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/creat_mec_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2021-12-15.13:03:46::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2021-12-15.13:03:46::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/extend_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-12-15.13:03:46::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-12-15.13:03:46::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/mul_v2_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-12-15.13:03:46::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-12-15.13:03:46::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-12-15.13:03:46::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-12-15.13:03:46::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-12-15.13:03:46::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-12-15.13:03:46::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-12-15.13:03:46::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-12-15.13:03:46::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v6_0/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_5/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-12-15.13:03:46::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-12-15.13:03:46::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v7_1/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:46::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:46::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-12-15.13:03:46::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-12-15.13:03:46::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:46::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:46::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_13/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-12-15.13:03:46::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-12-15.13:03:46::SCWBDomain::-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-12-15.13:03:46::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-12-15.13:03:46::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:46::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:46::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:46::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:46::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:46::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:03:46::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-12-15.13:03:46::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-12-15.13:03:46::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:03:47::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-12-15.13:03:47::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-12-15.13:03:47::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:03:47::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-12-15.13:03:47::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-12-15.13:03:47::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:03:47::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-12-15.13:03:47::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-12-15.13:03:47::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:03:47::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:47::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:47::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:03:47::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:47::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:47::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:03:47::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-12-15.13:03:47::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-12-15.13:03:47::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:03:47::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-12-15.13:03:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-12-15.13:03:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-12-15.13:03:48::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-12-15.13:03:48::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-12-15.13:03:48::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-12-15.13:03:48::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:48::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:48::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-12-15.13:03:48::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-12-15.13:03:48::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-12-15.13:03:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-12-15.13:03:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-12-15.13:03:48::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-12-15.13:03:48::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_0/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-12-15.13:03:48::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-12-15.13:03:48::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:48::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:03:48::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-12-15.13:03:48::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-12-15.13:03:48::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2021-12-15.13:03:49::SCWBDomain::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2021-12-15.13:03:49::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2021-12-15.13:03:49::SCWBDomain::make --no-print-directory archive

TRACE::2021-12-15.13:03:49::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/xrtcpsu_intr.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/microblaze_disable_e
TRACE::2021-12-15.13:03:49::SCWBDomain::xceptions.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xcreat_mec_matrix_linux.o psu_pmu_0/lib/microblaze_ena
TRACE::2021-12-15.13:03:49::SCWBDomain::ble_icache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xsdps_op
TRACE::2021-12-15.13:03:49::SCWBDomain::tions.o psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/xil_misc_psreset_api.o psu
TRACE::2021-12-15.13:03:49::SCWBDomain::_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xemacps_hw.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xttcps_sini
TRACE::2021-12-15.13:03:49::SCWBDomain::t.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon_
TRACE::2021-12-15.13:03:49::SCWBDomain::g.o psu_pmu_0/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/xgpiops_sinit.o ps
TRACE::2021-12-15.13:03:49::SCWBDomain::u_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/li
TRACE::2021-12-15.13:03:49::SCWBDomain::b/xusbpsu_controltransfers.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/lib/xclockps_fixedfactor.o psu_pm
TRACE::2021-12-15.13:03:49::SCWBDomain::u_0/lib/xcanps_g.o psu_pmu_0/lib/microblaze_flush_cache_ext_range.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xzdma_g.o ps
TRACE::2021-12-15.13:03:49::SCWBDomain::u_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xcanps_sinit.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/
TRACE::2021-12-15.13:03:49::SCWBDomain::xcanps_selftest.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/fcntl.o ps
TRACE::2021-12-15.13:03:49::SCWBDomain::u_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/xqspipsu_options.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0
TRACE::2021-12-15.13:03:49::SCWBDomain::/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0
TRACE::2021-12-15.13:03:49::SCWBDomain::/lib/microblaze_sleep.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/hw_exception_handler.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_p
TRACE::2021-12-15.13:03:49::SCWBDomain::mu_0/lib/xipipsu_g.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/xqspipsu_hw.o psu_pmu_0/lib/xextend_matrix_g.o psu_
TRACE::2021-12-15.13:03:49::SCWBDomain::pmu_0/lib/xil_testcache.o psu_pmu_0/lib/microblaze_selftest.o psu_pmu_0/lib/microblaze_interrupts_g.o psu_pmu_0/lib/xipipsu_sin
TRACE::2021-12-15.13:03:49::SCWBDomain::it.o psu_pmu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/xemacps_g.o
TRACE::2021-12-15.13:03:49::SCWBDomain:: psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xemacps_sinit.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/microblaze_invalidate_icache_
TRACE::2021-12-15.13:03:49::SCWBDomain::range.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/x
TRACE::2021-12-15.13:03:49::SCWBDomain::sdps_sinit.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xil_exception.o psu_
TRACE::2021-12-15.13:03:49::SCWBDomain::pmu_0/lib/xcreat_mec_matrix_g.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/xsysmon
TRACE::2021-12-15.13:03:49::SCWBDomain::psu_g.o psu_pmu_0/lib/xemacps_control.o psu_pmu_0/lib/xcreat_mec_matrix_sinit.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/xrtcps
TRACE::2021-12-15.13:03:49::SCWBDomain::u_selftest.o psu_pmu_0/lib/microblaze_enable_interrupts.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xiicps
TRACE::2021-12-15.13:03:49::SCWBDomain::_xfer.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xemacps_intr.o psu_pmu_0/lib/microblaze_init_icac
TRACE::2021-12-15.13:03:49::SCWBDomain::he_range.o psu_pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/print.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/micro
TRACE::2021-12-15.13:03:49::SCWBDomain::blaze_disable_dcache.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xqspipsu_g.o psu_pmu_0/lib/xmul_v2
TRACE::2021-12-15.13:03:49::SCWBDomain::_g.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xqspipsu_sinit.o psu_pmu_0/lib/xmul_v2_sinit.o psu_pmu_0/lib/xemacps.o psu_
TRACE::2021-12-15.13:03:49::SCWBDomain::pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xcreat_mec_matrix.o psu_pmu_0/lib/xvidc
TRACE::2021-12-15.13:03:49::SCWBDomain::_edid.o psu_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/
TRACE::2021-12-15.13:03:49::SCWBDomain::lib/xqspipsu_control.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/microblaze_
TRACE::2021-12-15.13:03:49::SCWBDomain::disable_icache.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xcsudma_sinit.o psu_p
TRACE::2021-12-15.13:03:49::SCWBDomain::mu_0/lib/xextend_matrix_sinit.o psu_pmu_0/lib/xemacps_bdring.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xzdma_selftest.o 
TRACE::2021-12-15.13:03:49::SCWBDomain::psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xusbpsu_intr.o psu_
TRACE::2021-12-15.13:03:49::SCWBDomain::pmu_0/lib/outbyte.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xmul_v2.o psu_pmu_0/lib/xcanps.o psu_pmu_0/lib/xclockps.o psu_pmu_
TRACE::2021-12-15.13:03:49::SCWBDomain::0/lib/xcanps_intr.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xwdtps_sinit.o psu_pmu_0/lib/xmul_v2
TRACE::2021-12-15.13:03:49::SCWBDomain::_linux.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xqspipsu.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/microblaze_enable_dcache.o 
TRACE::2021-12-15.13:03:49::SCWBDomain::psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xzdma_sinit.o psu_pmu_0/lib/xgpiops_hw.o psu_pmu_0/lib/microblaze_init_dcache_range.
TRACE::2021-12-15.13:03:49::SCWBDomain::o psu_pmu_0/lib/microblaze_invalidate_icache.o psu_pmu_0/lib/xextend_matrix_linux.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/xsysmon
TRACE::2021-12-15.13:03:49::SCWBDomain::psu_sinit.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xsysmonpsu_selftest
TRACE::2021-12-15.13:03:49::SCWBDomain::.o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/microblaze_flush_d
TRACE::2021-12-15.13:03:49::SCWBDomain::cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xcanps_hw.o psu_pmu_0/lib/xextend_matrix.o psu_pmu_0/lib/xusbpsu_event.o psu
TRACE::2021-12-15.13:03:49::SCWBDomain::_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xclockps_pll.o psu_
TRACE::2021-12-15.13:03:49::SCWBDomain::pmu_0/lib/xwdtps_selftest.o

TRACE::2021-12-15.13:03:49::SCWBDomain::'Finished building libraries'

TRACE::2021-12-15.13:03:49::SCWBDomain::make: Leaving directory 'C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmu
TRACE::2021-12-15.13:03:49::SCWBDomain::fw/zynqmp_pmufw_bsp'

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-12-15.13:03:50::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-12-15.13:03:50::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-12-15.13:03:50::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:50::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-12-15.13:03:50::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-12-15.13:03:50::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-12-15.13:03:50::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:50::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:50::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-12-15.13:03:50::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-12-15.13:03:51::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-12-15.13:03:51::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:51::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-12-15.13:03:51::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-12-15.13:03:51::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:51::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-12-15.13:03:51::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:51::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2021-12-15.13:03:51::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-12-15.13:03:51::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-12-15.13:03:51::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:51::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:51::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-12-15.13:03:51::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-12-15.13:03:52::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-12-15.13:03:52::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-12-15.13:03:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-12-15.13:03:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-12-15.13:03:52::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-12-15.13:03:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:52::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-12-15.13:03:52::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-12-15.13:03:52::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-12-15.13:03:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-12-15.13:03:52::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:52::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-12-15.13:03:52::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-12-15.13:03:53::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-12-15.13:03:53::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-12-15.13:03:53::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-12-15.13:03:53::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-12-15.13:03:53::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-12-15.13:03:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-12-15.13:03:53::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-12-15.13:03:53::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-12-15.13:03:53::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:53::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-12-15.13:03:53::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-12-15.13:03:54::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2021-12-15.13:03:54::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-12-15.13:03:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-12-15.13:03:54::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-12-15.13:03:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:54::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:54::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-12-15.13:03:54::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-12-15.13:03:54::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-12-15.13:03:55::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-12-15.13:03:55::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-12-15.13:03:56::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-12-15.13:03:56::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-12-15.13:03:56::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-12-15.13:03:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-12-15.13:03:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-12-15.13:03:56::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-12-15.13:03:56::SCWBDomain::mb-gcc -o pmufw.elf  pm_clock.o  pm_proc.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o  pm_hooks.o  pm_pl
TRACE::2021-12-15.13:03:56::SCWBDomain::l.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_extern.o  xpfw_mod_extwdt.o  xpfw_
TRACE::2021-12-15.13:03:56::SCWBDomain::mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_user_startup.o  xpfw_mod_stl.o  pm_callbacks.o  pm_r
TRACE::2021-12-15.13:03:56::SCWBDomain::eset.o  xpfw_mod_wdt.o  pm_csudma.o  xpfw_rom_interface.o  pm_usb.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm_qspi.o  pm
TRACE::2021-12-15.13:03:56::SCWBDomain::_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpfw_aib.o  pm
TRACE::2021-12-15.13:03:56::SCWBDomain::_notifier.o  xpfw_mod_overtemp.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_re
TRACE::2021-12-15.13:03:56::SCWBDomain::set.o  pm_requirement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_util.o  xpfw_mod_legacy.o  pm_master.o  xpfw
TRACE::2021-12-15.13:03:56::SCWBDomain::_start.o -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-obje
TRACE::2021-12-15.13:03:56::SCWBDomain::cts    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,
TRACE::2021-12-15.13:03:56::SCWBDomain::-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                
TRACE::2021-12-15.13:03:56::SCWBDomain::                                                                                -nostartfiles -Wl,--no-relax -Wl,--gc-sections 
TRACE::2021-12-15.13:03:56::SCWBDomain::-Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2021-12-15.13:03:58::SCWSystem::Checking the domain standalone_domain
LOG::2021-12-15.13:03:58::SCWSystem::Not a boot domain 
LOG::2021-12-15.13:03:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-12-15.13:03:58::SCWDomain::Generating domain artifcats
TRACE::2021-12-15.13:03:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-12-15.13:03:58::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/qemu/
TRACE::2021-12-15.13:03:58::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/qemu/
TRACE::2021-12-15.13:03:58::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/standalone_domain/qemu/
TRACE::2021-12-15.13:03:58::SCWMssOS::Copying the qemu file from  G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/export/MEC_HSL_impl_V1_2/sw/MEC_HSL_impl_V1_2/standalone_domain/qemu/
TRACE::2021-12-15.13:03:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-12-15.13:03:58::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:58::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:58::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:58::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:03:58::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:03:58::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:03:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:03:58::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:03:58::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:03:58::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:03:58::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:03:58::SCWMssOS::Completed writing the mss file at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-12-15.13:03:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:03:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-12-15.13:03:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-12-15.13:03:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-12-15.13:03:58::SCWMssOS::doing bsp build ... 
TRACE::2021-12-15.13:03:58::SCWMssOS::System Command Ran  C: & cd  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2021-12-15.13:03:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-12-15.13:03:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:03:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:58::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:03:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:03:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:58::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:03:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:03:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:58::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:58::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:03:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:03:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:58::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:03:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-12-15.13:03:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-12-15.13:03:58::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2021-12-15.13:03:58::SCWMssOS::-distribute-patterns"

TRACE::2021-12-15.13:03:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src"

TRACE::2021-12-15.13:03:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:58::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:58::SCWMssOS::istribute-patterns"

TRACE::2021-12-15.13:03:58::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:03:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-12-15.13:03:58::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loo
TRACE::2021-12-15.13:03:58::SCWMssOS::p-distribute-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:59::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:59::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:59::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:59::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:59::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:59::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:59::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/extend_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:03:59::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:03:59::SCWMssOS::istribute-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:59::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:59::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:59::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/mul_v2_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:59::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-12-15.13:03:59::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2021-12-15.13:03:59::SCWMssOS::bute-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:59::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:03:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:03:59::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_5/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:03:59::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:03:59::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:03:59::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:03:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:03:59::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:03:59::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:04:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:04:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:04:00::SCWMssOS::ribute-patterns"

TRACE::2021-12-15.13:04:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:04:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-12-15.13:04:00::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2021-12-15.13:04:00::SCWMssOS::ibute-patterns"

TRACE::2021-12-15.13:04:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:04:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:00::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:04:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:00::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:04:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:00::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:04:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:04:00::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:04:00::SCWMssOS::istribute-patterns"

TRACE::2021-12-15.13:04:00::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:04:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:00::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:00::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:01::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:04:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:01::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:04:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:04:01::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:04:01::SCWMssOS::atterns"

TRACE::2021-12-15.13:04:01::SCWMssOS::"Compiling avbuf"

TRACE::2021-12-15.13:04:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:04:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:04:01::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:04:01::SCWMssOS::istribute-patterns"

TRACE::2021-12-15.13:04:02::SCWMssOS::"Building creat_mec_matrix"

TRACE::2021-12-15.13:04:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:04:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:04:02::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:04:02::SCWMssOS::atterns"

TRACE::2021-12-15.13:04:02::SCWMssOS::"Compiling dpdma"

TRACE::2021-12-15.13:04:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:04:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:04:02::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:04:02::SCWMssOS::atterns"

TRACE::2021-12-15.13:04:02::SCWMssOS::"Compiling dppsu"

TRACE::2021-12-15.13:04:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:04:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/extend_matrix_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:04:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:04:03::SCWMssOS::ribute-patterns"

TRACE::2021-12-15.13:04:03::SCWMssOS::"Building extend_matrix"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/mul_v2_v1_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:04::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:04::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Building mul_v2"

TRACE::2021-12-15.13:04:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2021-12-15.13:04:04::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:04::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:04::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:04::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:04::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-12-15.13:04:04::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2021-12-15.13:04:04::SCWMssOS::-distribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:04:04::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:04:04::SCWMssOS::istribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/creat_mec_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-12-15.13:04:04::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loo
TRACE::2021-12-15.13:04:04::SCWMssOS::p-distribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:04::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:04::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_4/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:04::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:04::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/extend_matrix_v1_0/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/extend_matrix_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:04:04::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:04:04::SCWMssOS::istribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/mul_v2_v1_0/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/mul_v2_v1_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_13/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-12-15.13:04:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2021-12-15.13:04:04::SCWMssOS::bute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:04::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:04::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_5/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:04::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:04:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:04:04::SCWMssOS::ribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-12-15.13:04:04::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2021-12-15.13:04:04::SCWMssOS::ibute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:04::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:04::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-12-15.13:04:04::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2021-12-15.13:04:04::SCWMssOS::istribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:04::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_12/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:04::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:04:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:04:04::SCWMssOS::-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_6/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:04:04::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:04:04::SCWMssOS::atterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:04:04::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:04:04::SCWMssOS::-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-12-15.13:04:04::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2021-12-15.13:04:04::SCWMssOS::stribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:04:04::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:04:04::SCWMssOS::ribute-patterns"

TRACE::2021-12-15.13:04:04::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_9/src"

TRACE::2021-12-15.13:04:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:04::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:04::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src"

TRACE::2021-12-15.13:04:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:04:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:04:05::SCWMssOS::-patterns"

TRACE::2021-12-15.13:04:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_14/src"

TRACE::2021-12-15.13:04:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:04:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:04:05::SCWMssOS::-patterns"

TRACE::2021-12-15.13:04:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src"

TRACE::2021-12-15.13:04:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:05::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:05::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_13/src"

TRACE::2021-12-15.13:04:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:05::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:05::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_9/src"

TRACE::2021-12-15.13:04:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:05::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:05::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_13/src"

TRACE::2021-12-15.13:04:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_13/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-12-15.13:04:05::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2021-12-15.13:04:05::SCWMssOS::e-patterns"

TRACE::2021-12-15.13:04:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src"

TRACE::2021-12-15.13:04:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:04:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:04:05::SCWMssOS::-patterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:04:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:04:06::SCWMssOS::-patterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_5/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:06::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:06::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_12/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:04:06::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:04:06::SCWMssOS::atterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_5/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-12-15.13:04:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2021-12-15.13:04:06::SCWMssOS::ute-patterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-12-15.13:04:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2021-12-15.13:04:06::SCWMssOS::te-patterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_14/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:06::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:06::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-12-15.13:04:06::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2021-12-15.13:04:06::SCWMssOS::-patterns"

TRACE::2021-12-15.13:04:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_9/src"

TRACE::2021-12-15.13:04:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-12-15.13:04:06::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2021-12-15.13:04:06::SCWMssOS::patterns"

TRACE::2021-12-15.13:04:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_11/src"

TRACE::2021-12-15.13:04:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-12-15.13:04:07::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2021-12-15.13:04:07::SCWMssOS::ribute-patterns"

TRACE::2021-12-15.13:04:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src"

TRACE::2021-12-15.13:04:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:04:07::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:04:07::SCWMssOS::atterns"

TRACE::2021-12-15.13:04:07::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_12/src"

TRACE::2021-12-15.13:04:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_12/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-12-15.13:04:07::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2021-12-15.13:04:07::SCWMssOS::atterns"

TRACE::2021-12-15.13:04:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2021-12-15.13:04:08::SCWMssOS::make --no-print-directory archive

TRACE::2021-12-15.13:04:08::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xplatform_info.o ps
TRACE::2021-12-15.13:04:08::SCWMssOS::u_cortexa53_0/lib/time.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xcreat_mec_mat
TRACE::2021-12-15.13:04:08::SCWMssOS::rix_linux.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/
TRACE::2021-12-15.13:04:08::SCWMssOS::lib/xsdps_options.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xemacps_hw
TRACE::2021-12-15.13:04:08::SCWMssOS::.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/putnum.o
TRACE::2021-12-15.13:04:08::SCWMssOS:: psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/close.o 
TRACE::2021-12-15.13:04:08::SCWMssOS::psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xemacps_g.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xaxipm
TRACE::2021-12-15.13:04:08::SCWMssOS::on_sinit.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xusbpsu_controltr
TRACE::2021-12-15.13:04:08::SCWMssOS::ansfers.o psu_cortexa53_0/lib/xresetps.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_corte
TRACE::2021-12-15.13:04:08::SCWMssOS::xa53_0/lib/xcanps_g.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xmul_v2_li
TRACE::2021-12-15.13:04:08::SCWMssOS::nux.o psu_cortexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xcanps_sinit.o psu_cortexa53_0/lib/x
TRACE::2021-12-15.13:04:08::SCWMssOS::il_printf.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib
TRACE::2021-12-15.13:04:08::SCWMssOS::/xcanps_selftest.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/_exit.o psu_co
TRACE::2021-12-15.13:04:08::SCWMssOS::rtexa53_0/lib/fcntl.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xqspipsu_options.o psu_cortexa53_0/lib/xuartps_g.o
TRACE::2021-12-15.13:04:08::SCWMssOS:: psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/xextend_matrix_g.o psu_cortexa53_0/lib/xusbpsu.o
TRACE::2021-12-15.13:04:08::SCWMssOS:: psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xextend_matrix_sinit.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortex
TRACE::2021-12-15.13:04:08::SCWMssOS::a53_0/lib/read.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0
TRACE::2021-12-15.13:04:08::SCWMssOS::/lib/xqspipsu_hw.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_co
TRACE::2021-12-15.13:04:08::SCWMssOS::rtexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xiicps.o psu_cor
TRACE::2021-12-15.13:04:08::SCWMssOS::texa53_0/lib/_sbrk.o psu_cortexa53_0/lib/xemacps_sinit.o psu_cortexa53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xsdps_g.o psu_
TRACE::2021-12-15.13:04:08::SCWMssOS::cortexa53_0/lib/xemacps_bdring.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xsdps_
TRACE::2021-12-15.13:04:08::SCWMssOS::sinit.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xil_exception.o psu_cortexa53_0/lib/x
TRACE::2021-12-15.13:04:08::SCWMssOS::il_testmem.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_c
TRACE::2021-12-15.13:04:08::SCWMssOS::ortexa53_0/lib/xemacps_control.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/xcreat_mec_matrix_sinit.o psu_cortexa53_0/lib/x
TRACE::2021-12-15.13:04:08::SCWMssOS::il_assert.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xcanps.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib
TRACE::2021-12-15.13:04:08::SCWMssOS::/xemacps_intr.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa
TRACE::2021-12-15.13:04:08::SCWMssOS::53_0/lib/xuartps.o psu_cortexa53_0/lib/sleep.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53
TRACE::2021-12-15.13:04:08::SCWMssOS::_0/lib/xil_spinlock.o psu_cortexa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/print.o psu_
TRACE::2021-12-15.13:04:08::SCWMssOS::cortexa53_0/lib/xzdma_sinit.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xttcps
TRACE::2021-12-15.13:04:08::SCWMssOS::_g.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/xmul_v2.o psu_co
TRACE::2021-12-15.13:04:08::SCWMssOS::rtexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xqspipsu_g.o psu_cortexa53_0/lib/xmul_v2_g.o psu_cortexa53_0/lib/xusbpsu_endpoint.o
TRACE::2021-12-15.13:04:08::SCWMssOS:: psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xqspipsu_sinit.o psu_cortexa53_0/lib/xmul_v2_sinit.o psu_cortexa53_0
TRACE::2021-12-15.13:04:08::SCWMssOS::/lib/xemacps.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xcreat_mec_matrix.o psu_cor
TRACE::2021-12-15.13:04:08::SCWMssOS::texa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/xqspipsu_control.o psu_cortexa53_0/lib/xusbpsu_ephan
TRACE::2021-12-15.13:04:08::SCWMssOS::dler.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xcsudma
TRACE::2021-12-15.13:04:08::SCWMssOS::_sinit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xil_mmu
TRACE::2021-12-15.13:04:08::SCWMssOS::.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xwdtps_g
TRACE::2021-12-15.13:04:08::SCWMssOS::.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_cortex
TRACE::2021-12-15.13:04:08::SCWMssOS::a53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xscugic_sel
TRACE::2021-12-15.13:04:08::SCWMssOS::ftest.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xcanp
TRACE::2021-12-15.13:04:08::SCWMssOS::s_intr.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib
TRACE::2021-12-15.13:04:08::SCWMssOS::/xuartps_intr.o psu_cortexa53_0/lib/xqspipsu.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xcanps_hw.o psu_cortexa53_0
TRACE::2021-12-15.13:04:08::SCWMssOS::/lib/getpid.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/xsys
TRACE::2021-12-15.13:04:08::SCWMssOS::monpsu_sinit.o psu_cortexa53_0/lib/xuartps_options.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o ps
TRACE::2021-12-15.13:04:08::SCWMssOS::u_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xil_
TRACE::2021-12-15.13:04:08::SCWMssOS::clocking.o psu_cortexa53_0/lib/xextend_matrix_linux.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xextend_matrix.o
TRACE::2021-12-15.13:04:08::SCWMssOS:: psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/x
TRACE::2021-12-15.13:04:08::SCWMssOS::scugic_g.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/tr
TRACE::2021-12-15.13:04:08::SCWMssOS::anslation_table.o psu_cortexa53_0/lib/xcreat_mec_matrix_g.o

TRACE::2021-12-15.13:04:08::SCWMssOS::'Finished building libraries'

TRACE::2021-12-15.13:04:09::SCWMssOS::Copying to export directory.
TRACE::2021-12-15.13:04:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-12-15.13:04:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-12-15.13:04:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-12-15.13:04:10::SCWSystem::Completed Processing the sysconfig MEC_HSL_impl_V1_2
LOG::2021-12-15.13:04:10::SCWPlatform::Completed generating the artifacts for system configuration MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:04:10::SCWPlatform::Started preparing the platform 
TRACE::2021-12-15.13:04:10::SCWSystem::Writing the bif file for system config MEC_HSL_impl_V1_2
TRACE::2021-12-15.13:04:10::SCWSystem::dir created 
TRACE::2021-12-15.13:04:10::SCWSystem::Writing the bif 
TRACE::2021-12-15.13:04:10::SCWPlatform::Started writing the spfm file 
TRACE::2021-12-15.13:04:10::SCWPlatform::Started writing the xpfm file 
TRACE::2021-12-15.13:04:10::SCWPlatform::Completed generating the platform
TRACE::2021-12-15.13:04:10::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:04:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:04:10::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:04:10::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:04:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:04:10::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:04:10::SCWMssOS::Saving the mss changes C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-12-15.13:04:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-12-15.13:04:10::SCWMssOS::Commit changes completed.
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:04:10::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:04:10::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:04:10::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:04:10::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:04:10::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:04:10::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:04:10::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:04:10::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:04:10::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWWriter::formatted JSON is {
	"platformName":	"MEC_HSL_impl_V1_2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"MEC_HSL_impl_V1_2",
	"platHandOff":	"C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vivado_projects/MEC_HLS_implementation/MEC_HSL_impl_V1.2.xsa",
	"platIntHandOff":	"<platformDir>/hw/MEC_HSL_impl_V1.2.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"MEC_HSL_impl_V1_2",
	"systems":	[{
			"systemName":	"MEC_HSL_impl_V1_2",
			"systemDesc":	"MEC_HSL_impl_V1_2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"MEC_HSL_impl_V1_2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"142968e2937571248601c45421f2f5ca",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilsecure:4.5", "xilpm:3.4"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ec33215b5a55336c70dbaa838b105ab0",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.0", "xilsecure:4.5", "xilskey:7.1"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"G:/dev_tools/xilinx/Vitis/2021.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"ba084fcdb76be08f92cae2a0aa9c24e5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-12-15.13:04:10::SCWPlatform::updated the xpfm file.
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to open the hw design at C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA given C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA absoulate path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform::DSA directory C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw
TRACE::2021-12-15.13:04:10::SCWPlatform:: Platform Path C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/hw/MEC_HSL_impl_V1.2.xsa
TRACE::2021-12-15.13:04:10::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2021-12-15.13:04:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-12-15.13:04:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-12-15.13:04:10::SCWMssOS::Checking the sw design at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-12-15.13:04:10::SCWMssOS::DEBUG:  swdes dump  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_4||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_2||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_Extend_v1_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_3||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_1/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_7||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_5||
C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_6||

TRACE::2021-12-15.13:04:10::SCWMssOS::Sw design exists and opened at  C:/University/Masters/Year_1/SYSC5906/SYSC5906_Project/Vitis_sdk_projects/MEC_HSL_impl_V1_2/psu_cortexa53_0/standalone_domain/bsp/system.mss
