

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_VITIS_LOOP_570_1'
================================================================
* Date:           Tue May 20 14:34:50 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_570_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_258 = alloca i32 1" [src/sha3/fips202.c:559->src/sike.c:60]   --->   Operation 6 'alloca' 'i_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_72, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ss_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ss"   --->   Operation 8 'read' 'ss_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln559 = store i5 0, i5 %i_258" [src/sha3/fips202.c:559->src/sike.c:60]   --->   Operation 9 'store' 'store_ln559' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i12"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i5 %i_258" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%icmp_ln570 = icmp_eq  i5 %i, i5 16" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 12 'icmp' 'icmp_ln570' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln570 = add i5 %i, i5 1" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 14 'add' 'add_ln570' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln570 = br i1 %icmp_ln570, void %for.inc.i12.split, void %cshake256_simple.exit.exitStub" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 15 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln570 = trunc i5 %i" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 16 'trunc' 'trunc_ln570' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 2, i32 3" [src/sha3/fips202.c:559->src/sike.c:60]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i2 %lshr_ln" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 18 'zext' 'zext_ln571' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 19 'getelementptr' 't_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_78_addr = getelementptr i8 %t_78, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 20 'getelementptr' 't_78_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_79_addr = getelementptr i8 %t_79, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 21 'getelementptr' 't_79_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_80_addr = getelementptr i8 %t_80, i32 0, i32 %zext_ln571" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 22 'getelementptr' 't_80_addr' <Predicate = (!icmp_ln570)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%t_load = load i6 %t_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 23 'load' 't_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%t_78_load = load i6 %t_78_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 24 'load' 't_78_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%t_79_load = load i6 %t_79_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 25 'load' 't_79_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%t_80_load = load i6 %t_80_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 26 'load' 't_80_load' <Predicate = (!icmp_ln570)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln559 = store i5 %add_ln570, i5 %i_258" [src/sha3/fips202.c:559->src/sike.c:60]   --->   Operation 27 'store' 'store_ln559' <Predicate = (!icmp_ln570)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_load = load i6 %t_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 28 'load' 't_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_78_load = load i6 %t_78_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 29 'load' 't_78_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_79_load = load i6 %t_79_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 30 'load' 't_79_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%t_80_load = load i6 %t_80_addr" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 31 'load' 't_80_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 34> <RAM>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %t_load, i2 1, i8 %t_78_load, i2 2, i8 %t_79_load, i2 3, i8 %t_80_load, i8 0, i2 %trunc_ln570" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 32 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln570)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i32 %ss_read" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 33 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln559 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sha3/fips202.c:559->src/sike.c:60]   --->   Operation 34 'specpipeline' 'specpipeline_ln559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 35 'specloopname' 'specloopname_ln570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (7.30ns)   --->   "%write_ln571 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem1_addr, i8 %tmp_s, i1 1" [src/sha3/fips202.c:571->src/sike.c:60]   --->   Operation 36 'write' 'write_ln571' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln570 = br void %for.inc.i12" [src/sha3/fips202.c:570->src/sike.c:60]   --->   Operation 37 'br' 'br_ln570' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln559', src/sha3/fips202.c:559->src/sike.c:60) of constant 0 on local variable 'i', src/sha3/fips202.c:559->src/sike.c:60 [10]  (1.588 ns)
	'load' operation 5 bit ('i', src/sha3/fips202.c:570->src/sike.c:60) on local variable 'i', src/sha3/fips202.c:559->src/sike.c:60 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln570', src/sha3/fips202.c:570->src/sike.c:60) [14]  (1.780 ns)
	'store' operation 0 bit ('store_ln559', src/sha3/fips202.c:559->src/sike.c:60) of variable 'add_ln570', src/sha3/fips202.c:570->src/sike.c:60 on local variable 'i', src/sha3/fips202.c:559->src/sike.c:60 [35]  (1.588 ns)

 <State 2>: 4.149ns
The critical path consists of the following:
	'load' operation 8 bit ('t_load', src/sha3/fips202.c:571->src/sike.c:60) on array 't' [29]  (2.322 ns)
	'sparsemux' operation 8 bit ('tmp_s', src/sha3/fips202.c:571->src/sike.c:60) [33]  (1.827 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem1_addr', src/sha3/fips202.c:570->src/sike.c:60) [19]  (0.000 ns)
	bus write operation ('write_ln571', src/sha3/fips202.c:571->src/sike.c:60) on port 'gmem1' (src/sha3/fips202.c:571->src/sike.c:60) [34]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
