Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 17:20:47 2020
| Host         : ThinkPadX1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    90 |
| Unused register locations in slices containing registers |   405 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           29 |
|      2 |            1 |
|      3 |           18 |
|      4 |            6 |
|      5 |           19 |
|      6 |            2 |
|      8 |           11 |
|     10 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           17 |
| No           | No                    | Yes                    |              28 |           21 |
| No           | Yes                   | No                     |               9 |            9 |
| Yes          | No                    | No                     |              28 |            6 |
| Yes          | No                    | Yes                    |             269 |           86 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                     Enable Signal                     |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  ww/design_1_i/pic16c56_1/inst/A2/mclr_2  |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_1                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_1  |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_0                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_3  |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_2                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_7  |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_6                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_2                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_1                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_0                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_12                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_2                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_8                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_4                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_6                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_14                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_10                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_7                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_3                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_1                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_11                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_13                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_9                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_15                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/rrf_reg_0            | ww/design_1_i/pic16c56_1/inst/A1/mclr_5                 |                1 |              1 |
|  osc1_IBUF                                |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              1 |
|  osc1_IBUF                                |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_5  |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_4                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_15 |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_14                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_9  |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_8                 |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_13 |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_12                |                1 |              1 |
|  ww/design_1_i/pic16c56_1/inst/A1/mclr_11 |                                                       | ww/design_1_i/pic16c56_1/inst/A1/mclr_10                |                1 |              1 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_8[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              2 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_6[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_6[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
|  ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                2 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_12[0]    | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_9[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_3[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_13[0]    | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_10[0]    | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_14[0]    | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_15[0]    | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_1[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_4[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_11[0]    | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_5[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_2[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[2]_2[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[2]_1[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[2]_0[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              3 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_5[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                1 |              4 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/mclr_16[0]           |                                                         |                1 |              4 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_7[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              4 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/tris_reg_1[0]        | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              4 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_5[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              4 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_7[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                1 |              4 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_15[0]    | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                2 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_5[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_6[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                2 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_10[0]    | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_11[0]    | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_12[0]    | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                2 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_1[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_6[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_9[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_4[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_3[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_13[0]    | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                2 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[3]_2[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                3 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[2]_2[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/status0              | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                2 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[2]_1[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_14[0]    | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[2]_0[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                2 |              5 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_8[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                1 |              6 |
|  osc1_IBUF                                | ww/design_1_i/pic16c56_1/inst/A5/state                | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                2 |              6 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/mclr_17[0]           |                                                         |                1 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/mclr_19[0]           |                                                         |                2 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/CLK     |                                                       | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                4 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_3[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                2 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_4[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                1 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_0[0]     | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                2 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_1[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                2 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/mclr_18[0]           |                                                         |                2 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/tris_reg_0[0]        | ww/design_1_i/pic16c56_1/inst/A2/mclr_3                 |                2 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/movlw_reg_0[0]       | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                3 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/fsel_reg[4]_2[0]     | ww/design_1_i/pic16c56_1/inst/A2/regfile[31][7]_i_2_n_0 |                2 |              8 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/stacklevel_reg[0][0] | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                3 |             10 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/E[0]                 | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                3 |             10 |
| ~ww/design_1_i/pic16c56_1/inst/A5/c2      | ww/design_1_i/pic16c56_1/inst/A1/stacklevel_reg[0]_0  | ww/design_1_i/pic16c56_1/inst/A2/mclr_0                 |                8 |             10 |
|  ww/design_1_i/pic16c56_1/inst/A5/CLK     |                                                       |                                                         |               17 |             45 |
+-------------------------------------------+-------------------------------------------------------+---------------------------------------------------------+------------------+----------------+


