{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 02:54:53 2019 " "Info: Processing started: Wed May 01 02:54:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c float_add " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c float_add" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "X:/ece152a/lab3/adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Info: Found entity 1: adder_tb" {  } { { "adder_tb.v" "" { Text "X:/ece152a/lab3/adder_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_number_first.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file big_number_first.v" { { "Info" "ISGN_ENTITY_NAME" "1 big_number_first " "Info: Found entity 1: big_number_first" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_number_first_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file big_number_first_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 big_number_first_tb " "Info: Found entity 1: big_number_first_tb" {  } { { "big_number_first_tb.v" "" { Text "X:/ece152a/lab3/big_number_first_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file float_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_add " "Info: Found entity 1: float_add" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_add_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file float_add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 float_add_tb " "Info: Found entity 1: float_add_tb" {  } { { "float_add_tb.v" "" { Text "X:/ece152a/lab3/float_add_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Info: Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.v" "" { Text "X:/ece152a/lab3/shifter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_tb " "Info: Found entity 1: shifter_tb" {  } { { "shifter_tb.v" "" { Text "X:/ece152a/lab3/shifter_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "float_add " "Info: Elaborating entity \"float_add\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numToShift1 float_add.v(120) " "Warning (10240): Verilog HDL Always Construct warning at float_add.v(120): inferring latch(es) for variable \"numToShift1\", which holds its previous value in one or more paths through the always construct" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "distance3 float_add.v(120) " "Warning (10240): Verilog HDL Always Construct warning at float_add.v(120): inferring latch(es) for variable \"distance3\", which holds its previous value in one or more paths through the always construct" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance3\[0\] float_add.v(91) " "Info (10041): Inferred latch for \"distance3\[0\]\" at float_add.v(91)" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance3\[1\] float_add.v(91) " "Info (10041): Inferred latch for \"distance3\[1\]\" at float_add.v(91)" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance3\[2\] float_add.v(91) " "Info (10041): Inferred latch for \"distance3\[2\]\" at float_add.v(91)" {  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_number_first big_number_first:step1 " "Info: Elaborating entity \"big_number_first\" for hierarchy \"big_number_first:step1\"" {  } { { "float_add.v" "step1" { Text "X:/ece152a/lab3/float_add.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:step2 " "Info: Elaborating entity \"shifter\" for hierarchy \"shifter:step2\"" {  } { { "float_add.v" "step2" { Text "X:/ece152a/lab3/float_add.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:step3 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:step3\"" {  } { { "float_add.v" "step3" { Text "X:/ece152a/lab3/float_add.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder:step3\|fullAdder:a0 " "Info: Elaborating entity \"fullAdder\" for hierarchy \"adder:step3\|fullAdder:a0\"" {  } { { "adder.v" "a0" { Text "X:/ece152a/lab3/adder.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "distance3\[2\] " "Warning: Latch distance3\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA big_number_first:step1\|bOut\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal big_number_first:step1\|bOut\[7\]" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "distance3\[0\] " "Warning: Latch distance3\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA adder:step3\|fullAdder:a4\|Cout " "Warning: Ports D and ENA on the latch are fed by the same signal adder:step3\|fullAdder:a4\|Cout" {  } { { "fullAdder.v" "" { Text "X:/ece152a/lab3/fullAdder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "distance3\[1\] " "Warning: Latch distance3\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA big_number_first:step1\|bOut\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal big_number_first:step1\|bOut\[6\]" {  } { { "big_number_first.v" "" { Text "X:/ece152a/lab3/big_number_first.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "float_add.v" "" { Text "X:/ece152a/lab3/float_add.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Info: Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Info: Implemented 99 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 02:54:55 2019 " "Info: Processing ended: Wed May 01 02:54:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
