{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 21:31:06 2021 " "Info: Processing started: Thu Apr 01 21:31:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU-16 -c ALU-16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU-16 -c ALU-16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU-16_for_Test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU-16_for_Test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU-16_for_Test " "Info: Found entity 1: ALU-16_for_Test" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU-16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU-16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU-16 " "Info: Found entity 1: ALU-16" {  } { { "ALU-16.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR-16/IR-16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR-16/IR-16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR-16 " "Info: Found entity 1: IR-16" {  } { { "../IR-16/IR-16.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR-16/IR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR-16/IR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR-8 " "Info: Found entity 1: IR-8" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../GaoYue/selector/selector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../GaoYue/selector/selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "../../GaoYue/selector/selector.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/GaoYue/selector/selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU-16_for_Test " "Info: Elaborating entity \"ALU-16_for_Test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU-16 ALU-16:inst " "Info: Elaborating entity \"ALU-16\" for hierarchy \"ALU-16:inst\"" {  } { { "ALU-16_for_Test.bdf" "inst" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -8 1416 1528 664 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU-16:inst\|74182:inst1 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU-16:inst\|74182:inst1\"" {  } { { "ALU-16.bdf" "inst1" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 584 1360 1464 760 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-16:inst\|74182:inst1 " "Info: Elaborated megafunction instantiation \"ALU-16:inst\|74182:inst1\"" {  } { { "ALU-16.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 584 1360 1464 760 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU-16:inst\|74181:inst3 " "Info: Elaborating entity \"74181\" for hierarchy \"ALU-16:inst\|74181:inst3\"" {  } { { "ALU-16.bdf" "inst3" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 840 944 1064 1096 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU-16:inst\|74181:inst3 " "Info: Elaborated megafunction instantiation \"ALU-16:inst\|74181:inst3\"" {  } { { "ALU-16.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16.bdf" { { 840 944 1064 1096 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR-16 IR-16:inst1 " "Info: Elaborating entity \"IR-16\" for hierarchy \"IR-16:inst1\"" {  } { { "ALU-16_for_Test.bdf" "inst1" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -32 720 816 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR-8 IR-16:inst1\|IR-8:inst " "Info: Elaborating entity \"IR-8\" for hierarchy \"IR-16:inst1\|IR-8:inst\"" {  } { { "../IR-16/IR-16.bdf" "inst" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/IR-16/IR-16.bdf" { { 192 520 616 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst3 " "Info: Elaborating entity \"selector\" for hierarchy \"selector:inst3\"" {  } { { "ALU-16_for_Test.bdf" "inst3" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { -144 472 568 208 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "60 " "Info: Ignored 60 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "60 " "Info: Ignored 60 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S2 " "Warning (15610): No output dependent on input pin \"S2\"" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 576 1216 1384 592 "S2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S0 " "Warning (15610): No output dependent on input pin \"S0\"" {  } { { "ALU-16_for_Test.bdf" "" { Schematic "E:/Project/计组实验/sdu-computer-organization-project/HeRui/ALU-16/ALU-16_for_Test.bdf" { { 544 1216 1384 560 "S0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Info: Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Info: Implemented 88 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 21:31:08 2021 " "Info: Processing ended: Thu Apr 01 21:31:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
