vhdl xil_defaultlib  \
"../../../../final_project-v2018.srcs/sources_1/ip/ila_0/sim/ila_0.vhd" \

nosort
