0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/tasks/Micro_Circuits_Design/Task2/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/tasks/Micro_Circuits_Design/Task2/project_2/project_2.srcs/sim_1/new/tb_task2.sv,1732618853,systemVerilog,,,,tb_task2,,,,,,,,
/home/it/Desktop/tasks/Micro_Circuits_Design/Task2/project_2/project_2.srcs/sources_1/new/task2.sv,1732618813,systemVerilog,,/home/it/Desktop/tasks/Micro_Circuits_Design/Task2/project_2/project_2.srcs/sim_1/new/tb_task2.sv,,task2,,,,,,,,
