// Seed: 947008046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_4), .id_1(1'h0), .id_2({1'b0{id_3}})
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  assign id_1[1] = 1;
  assign id_3 = 1;
  always disable id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
  always @(posedge 1'h0 or posedge id_3) begin
    $display(id_3 < id_4, 1);
    id_3 <= 1;
  end
endmodule
