

================================================================
== Vivado HLS Report for 'Loop_1_proc424'
================================================================
* Date:           Mon Nov 22 19:37:50 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.188 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3137|     3137| 12.548 us | 12.548 us |  3137|  3137|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3136|     3136|         4|          -|          -|   784|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.60ns)   --->   "br label %0"   --->   Operation 8 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%is_last_0_i_out_0 = phi i1 [ false, %newFuncRoot ], [ %or_ln28, %_ifconv ]" [firmware/myproject_axi.cpp:28]   --->   Operation 9 'phi' 'is_last_0_i_out_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0_i = phi i10 [ 0, %newFuncRoot ], [ %i, %_ifconv ]"   --->   Operation 10 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.60ns)   --->   "%icmp_ln23 = icmp eq i10 %i_0_i, -240" [firmware/myproject_axi.cpp:23]   --->   Operation 11 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.72ns)   --->   "%i = add i10 %i_0_i, 1" [firmware/myproject_axi.cpp:23]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %myproject_axi_.exit.exitStub, label %_ifconv" [firmware/myproject_axi.cpp:23]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_1606 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:28]   --->   Operation 15 'read' 'empty_1606' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln28)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_1606, 0" [firmware/myproject_axi.cpp:28]   --->   Operation 16 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_1606, 1" [firmware/myproject_axi.cpp:28]   --->   Operation 17 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.54ns)   --->   "%d_assign_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27]   --->   Operation 18 'fpext' 'd_assign_i' <Predicate = (!icmp_ln23)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln28 = or i1 %in_last_V_tmp, %is_last_0_i_out_0" [firmware/myproject_axi.cpp:28]   --->   Operation 19 'or' 'or_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret i1 %is_last_0_i_out_0" [firmware/myproject_axi.cpp:28]   --->   Operation 20 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 21 [1/2] (1.54ns)   --->   "%d_assign_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27]   --->   Operation 21 'fpext' 'd_assign_i' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln696 = bitcast double %d_assign_i to i64" [firmware/myproject_axi.cpp:27]   --->   Operation 22 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696 to i63" [firmware/myproject_axi.cpp:27]   --->   Operation 23 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2011 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [firmware/myproject_axi.cpp:27]   --->   Operation 24 'bitselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)" [firmware/myproject_axi.cpp:27]   --->   Operation 25 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %p_Result_i to i12" [firmware/myproject_axi.cpp:27]   --->   Operation 26 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln696 to i52" [firmware/myproject_axi.cpp:27]   --->   Operation 27 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.05ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln557, 0" [firmware/myproject_axi.cpp:27]   --->   Operation 28 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.74ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:27]   --->   Operation 29 'sub' 'sub_ln575' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:27]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp to i54" [firmware/myproject_axi.cpp:27]   --->   Operation 31 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.99ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [firmware/myproject_axi.cpp:27]   --->   Operation 32 'sub' 'sub_ln461' <Predicate = (tmp_2011)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.26ns)   --->   "%select_ln570 = select i1 %tmp_2011, i54 %sub_ln461, i54 %zext_ln569" [firmware/myproject_axi.cpp:27]   --->   Operation 33 'select' 'select_ln570' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.62ns)   --->   "%icmp_ln581 = icmp sgt i12 %sub_ln575, 5" [firmware/myproject_axi.cpp:27]   --->   Operation 34 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.74ns)   --->   "%add_ln581 = add i12 -5, %sub_ln575" [firmware/myproject_axi.cpp:27]   --->   Operation 35 'add' 'add_ln581' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.74ns)   --->   "%sub_ln581 = sub i12 5, %sub_ln575" [firmware/myproject_axi.cpp:27]   --->   Operation 36 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.29ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 37 'select' 'select_ln581' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %select_ln581 to i32" [firmware/myproject_axi.cpp:27]   --->   Operation 38 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln581 = trunc i12 %select_ln581 to i8" [firmware/myproject_axi.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln581' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.62ns)   --->   "%icmp_ln582 = icmp eq i12 %sub_ln575, 5" [firmware/myproject_axi.cpp:27]   --->   Operation 40 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570 to i8" [firmware/myproject_axi.cpp:27]   --->   Operation 41 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.62ns)   --->   "%icmp_ln585 = icmp ult i12 %select_ln581, 54" [firmware/myproject_axi.cpp:27]   --->   Operation 42 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2012 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581, i32 3, i32 11)" [firmware/myproject_axi.cpp:27]   --->   Operation 43 'partselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.59ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp_2012, 0" [firmware/myproject_axi.cpp:27]   --->   Operation 44 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:27]   --->   Operation 45 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:27]   --->   Operation 46 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [firmware/myproject_axi.cpp:27]   --->   Operation 47 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696_1 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:27]   --->   Operation 48 'bitcast' 'bitcast_ln696_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_2013 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [firmware/myproject_axi.cpp:27]   --->   Operation 49 'bitselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_2013, i8 -1, i8 0" [firmware/myproject_axi.cpp:27]   --->   Operation 50 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 51 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:27]   --->   Operation 52 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:27]   --->   Operation 53 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.12ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 54 'or' 'or_ln582' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:27]   --->   Operation 55 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 56 'and' 'and_ln581' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:27]   --->   Operation 57 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:27]   --->   Operation 58 'and' 'and_ln585' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:27]   --->   Operation 59 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 60 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:27]   --->   Operation 61 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 62 'and' 'and_ln603' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i8 %shl_ln604, i8 %trunc_ln586" [firmware/myproject_axi.cpp:27]   --->   Operation 63 'select' 'select_ln603' <Predicate = true> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:27]   --->   Operation 64 'or' 'or_ln603' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i8 %select_ln588, i8 %trunc_ln583" [firmware/myproject_axi.cpp:27]   --->   Operation 65 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 66 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i8 %select_ln603, i8 %select_ln603_1" [firmware/myproject_axi.cpp:27]   --->   Operation 67 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:27]   --->   Operation 68 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_0_V = select i1 %or_ln603_2, i8 %select_ln603_2, i8 0" [firmware/myproject_axi.cpp:27]   --->   Operation 69 'select' 'tmp_data_0_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 70 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %in_local_V_data_0_V, i8 %tmp_data_0_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 70 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:23]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln0            (br               ) [ 011111]
is_last_0_i_out_0 (phi              ) [ 001000]
i_0_i             (phi              ) [ 001000]
icmp_ln23         (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011111]
br_ln23           (br               ) [ 000000]
empty_1606        (read             ) [ 000000]
in_last_V_tmp     (extractvalue     ) [ 000000]
in_data_tmp       (extractvalue     ) [ 000110]
or_ln28           (or               ) [ 011111]
ret_ln28          (ret              ) [ 000000]
d_assign_i        (fpext            ) [ 000000]
bitcast_ln696     (bitcast          ) [ 000000]
trunc_ln557       (trunc            ) [ 000000]
tmp_2011          (bitselect        ) [ 000010]
p_Result_i        (partselect       ) [ 000000]
zext_ln461        (zext             ) [ 000000]
trunc_ln565       (trunc            ) [ 000010]
icmp_ln571        (icmp             ) [ 000010]
sub_ln575         (sub              ) [ 000010]
tmp               (bitconcatenate   ) [ 000000]
zext_ln569        (zext             ) [ 000000]
sub_ln461         (sub              ) [ 000000]
select_ln570      (select           ) [ 000000]
icmp_ln581        (icmp             ) [ 000000]
add_ln581         (add              ) [ 000000]
sub_ln581         (sub              ) [ 000000]
select_ln581      (select           ) [ 000000]
sext_ln581        (sext             ) [ 000000]
trunc_ln581       (trunc            ) [ 000000]
icmp_ln582        (icmp             ) [ 000000]
trunc_ln583       (trunc            ) [ 000000]
icmp_ln585        (icmp             ) [ 000000]
tmp_2012          (partselect       ) [ 000000]
icmp_ln603        (icmp             ) [ 000000]
zext_ln586        (zext             ) [ 000000]
ashr_ln586        (ashr             ) [ 000000]
trunc_ln586       (trunc            ) [ 000000]
bitcast_ln696_1   (bitcast          ) [ 000000]
tmp_2013          (bitselect        ) [ 000000]
select_ln588      (select           ) [ 000000]
shl_ln604         (shl              ) [ 000000]
xor_ln571         (xor              ) [ 000000]
and_ln582         (and              ) [ 000000]
or_ln582          (or               ) [ 000000]
xor_ln582         (xor              ) [ 000000]
and_ln581         (and              ) [ 000000]
xor_ln585         (xor              ) [ 000000]
and_ln585         (and              ) [ 000000]
and_ln585_1       (and              ) [ 000000]
or_ln581          (or               ) [ 000000]
xor_ln581         (xor              ) [ 000000]
and_ln603         (and              ) [ 000000]
select_ln603      (select           ) [ 000000]
or_ln603          (or               ) [ 000000]
select_ln603_1    (select           ) [ 000000]
or_ln603_1        (or               ) [ 000000]
select_ln603_2    (select           ) [ 000000]
or_ln603_2        (or               ) [ 000000]
tmp_data_0_V      (select           ) [ 000001]
write_ln30        (write            ) [ 000000]
br_ln23           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_last_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="empty_1606_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="33" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_1606/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln30_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="1"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/5 "/>
</bind>
</comp>

<comp id="99" class="1005" name="is_last_0_i_out_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_i_out_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="is_last_0_i_out_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_last_0_i_out_0/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_0_i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="1"/>
<pin id="112" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_0_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln23_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_last_V_tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="33" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_data_tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="33" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="or_ln28_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="bitcast_ln696_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln557_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln557/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_2011_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2011/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Result_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="0" index="3" bw="7" slack="0"/>
<pin id="172" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln461_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln565_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln571_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="63" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sub_ln575_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="0" index="1" bw="11" slack="0"/>
<pin id="194" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln575/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="53" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="52" slack="1"/>
<pin id="201" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln569_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="53" slack="0"/>
<pin id="206" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln569/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln461_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="53" slack="0"/>
<pin id="211" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln570_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="54" slack="0"/>
<pin id="217" dir="0" index="2" bw="53" slack="0"/>
<pin id="218" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln570/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln581_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="1"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln581_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="12" slack="1"/>
<pin id="229" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="sub_ln581_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="12" slack="1"/>
<pin id="234" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln581_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="0" index="2" bw="12" slack="0"/>
<pin id="240" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln581/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln581_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln581_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln582_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="1"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln583_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="54" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln585_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_2012_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="5" slack="0"/>
<pin id="272" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2012/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln603_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln586_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ashr_ln586_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="54" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln586_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="54" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="bitcast_ln696_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696_1/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_2013_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2013/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln588_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shl_ln604_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln571_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="and_ln582_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln582_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln582_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln581_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln585_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln585_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln585_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln581_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln581_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="and_ln603_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln603_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln603_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln603_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="8" slack="0"/>
<pin id="404" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln603_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln603_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln603_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_data_0_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="444" class="1005" name="in_data_tmp_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="450" class="1005" name="or_ln28_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln28 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_2011_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2011 "/>
</bind>
</comp>

<comp id="460" class="1005" name="trunc_ln565_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="52" slack="1"/>
<pin id="462" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="465" class="1005" name="icmp_ln571_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="471" class="1005" name="sub_ln575_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="1"/>
<pin id="473" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln575 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_data_0_V_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="82" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="128"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="114" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="84" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="84" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="103" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="121" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="151" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="151" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="180"><net_src comp="167" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="151" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="155" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="177" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="221" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="226" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="236" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="214" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="236" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="236" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="68" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="281"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="244" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="214" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="74" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="76" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="78" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="80" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="257" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="248" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="252" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="252" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="221" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="261" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="344" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="344" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="261" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="333" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="221" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="277" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="316" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="293" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="380" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="362" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="356" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="308" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="257" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="356" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="327" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="394" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="386" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="400" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="394" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="408" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="414" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="442"><net_src comp="130" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="447"><net_src comp="140" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="453"><net_src comp="145" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="458"><net_src comp="159" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="463"><net_src comp="181" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="468"><net_src comp="185" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="474"><net_src comp="191" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="482"><net_src comp="428" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_local_V_data_0_V | {5 }
 - Input state : 
	Port: Loop_1_proc424 : in_last_V | {2 }
	Port: Loop_1_proc424 : in_data | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		d_assign_i : 1
		or_ln28 : 1
		ret_ln28 : 1
	State 3
		bitcast_ln696 : 1
		trunc_ln557 : 2
		tmp_2011 : 2
		p_Result_i : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		icmp_ln571 : 3
		sub_ln575 : 4
	State 4
		zext_ln569 : 1
		sub_ln461 : 2
		select_ln570 : 3
		select_ln581 : 1
		sext_ln581 : 2
		trunc_ln581 : 2
		trunc_ln583 : 4
		icmp_ln585 : 2
		tmp_2012 : 2
		icmp_ln603 : 3
		zext_ln586 : 3
		ashr_ln586 : 4
		trunc_ln586 : 5
		tmp_2013 : 1
		select_ln588 : 2
		shl_ln604 : 5
		or_ln582 : 1
		xor_ln582 : 1
		and_ln581 : 1
		xor_ln585 : 3
		and_ln585 : 1
		and_ln585_1 : 1
		or_ln581 : 1
		xor_ln581 : 1
		and_ln603 : 1
		select_ln603 : 6
		or_ln603 : 1
		select_ln603_1 : 1
		or_ln603_1 : 1
		select_ln603_2 : 7
		or_ln603_2 : 1
		tmp_data_0_V : 8
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_287   |    0    |    0    |   162   |
|----------|------------------------|---------|---------|---------|
|   fpext  |       grp_fu_121       |    0    |   100   |    18   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln570_fu_214  |    0    |    0    |    54   |
|          |   select_ln581_fu_236  |    0    |    0    |    12   |
|          |   select_ln588_fu_308  |    0    |    0    |    2    |
|  select  |   select_ln603_fu_386  |    0    |    0    |    8    |
|          |  select_ln603_1_fu_400 |    0    |    0    |    8    |
|          |  select_ln603_2_fu_414 |    0    |    0    |    8    |
|          |   tmp_data_0_V_fu_428  |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln575_fu_191    |    0    |    0    |    19   |
|    sub   |    sub_ln461_fu_208    |    0    |    0    |    60   |
|          |    sub_ln581_fu_231    |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln23_fu_124    |    0    |    0    |    13   |
|          |    icmp_ln571_fu_185   |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_221   |    0    |    0    |    13   |
|          |    icmp_ln582_fu_252   |    0    |    0    |    13   |
|          |    icmp_ln585_fu_261   |    0    |    0    |    13   |
|          |    icmp_ln603_fu_277   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_130        |    0    |    0    |    17   |
|          |    add_ln581_fu_226    |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln604_fu_316    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |     or_ln28_fu_145     |    0    |    0    |    2    |
|          |     or_ln582_fu_333    |    0    |    0    |    2    |
|    or    |     or_ln581_fu_368    |    0    |    0    |    2    |
|          |     or_ln603_fu_394    |    0    |    0    |    2    |
|          |    or_ln603_1_fu_408   |    0    |    0    |    2    |
|          |    or_ln603_2_fu_422   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    and_ln582_fu_327    |    0    |    0    |    2    |
|          |    and_ln581_fu_344    |    0    |    0    |    2    |
|    and   |    and_ln585_fu_356    |    0    |    0    |    2    |
|          |   and_ln585_1_fu_362   |    0    |    0    |    2    |
|          |    and_ln603_fu_380    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln571_fu_322    |    0    |    0    |    2    |
|    xor   |    xor_ln582_fu_338    |    0    |    0    |    2    |
|          |    xor_ln585_fu_350    |    0    |    0    |    2    |
|          |    xor_ln581_fu_374    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |  empty_1606_read_fu_84 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln30_write_fu_92 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|extractvalue|  in_last_V_tmp_fu_136  |    0    |    0    |    0    |
|          |   in_data_tmp_fu_140   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln557_fu_155   |    0    |    0    |    0    |
|          |   trunc_ln565_fu_181   |    0    |    0    |    0    |
|   trunc  |   trunc_ln581_fu_248   |    0    |    0    |    0    |
|          |   trunc_ln583_fu_257   |    0    |    0    |    0    |
|          |   trunc_ln586_fu_293   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|     tmp_2011_fu_159    |    0    |    0    |    0    |
|          |     tmp_2013_fu_300    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    p_Result_i_fu_167   |    0    |    0    |    0    |
|          |     tmp_2012_fu_267    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln461_fu_177   |    0    |    0    |    0    |
|   zext   |    zext_ln569_fu_204   |    0    |    0    |    0    |
|          |    zext_ln586_fu_283   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_197       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_244   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   100   |   554   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i_0_i_reg_110     |   10   |
|        i_reg_439       |   10   |
|   icmp_ln571_reg_465   |    1   |
|   in_data_tmp_reg_444  |   32   |
|is_last_0_i_out_0_reg_99|    1   |
|     or_ln28_reg_450    |    1   |
|    sub_ln575_reg_471   |   12   |
|    tmp_2011_reg_455    |    1   |
|  tmp_data_0_V_reg_479  |    8   |
|   trunc_ln565_reg_460  |   52   |
+------------------------+--------+
|          Total         |   128  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_121 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.603  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   100  |   554  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   228  |   563  |
+-----------+--------+--------+--------+--------+
