( ( nil
  version "2.1"
  mapType "incremental"
  blockName "FULL_ADDER_32_STATIC_CMOS"
  repList "hspiceS spice cmos_sch cmos.sch schematic"
  stopList "hspiceS spice"
  globalList "gnd! vdd!"
  hierDelim "^"
  netlistDir "/home/ecegrid/a/559mg3/cadence/simulation/FULL_ADDER_32_STATIC_CMOS/hspiceS/schematic/netlist"
 )
( instViewTable
 )
( net
 )
( inst
 )
( model
( "Proj_lib/XOR21_StaticCMOS/schematic" "XOR21_StaticCMOS" )
( "Proj_lib/HALF_ADDER_22_STATIC_CMOS/schematic" "sub1" )
( "Proj_lib/OR21_StaticCMOS/schematic" "OR21_StaticCMOS" )
( "Proj_lib/Inverter_180nm/schematic" "Inverter_180nm" )
( "Proj_lib/FULL_ADDER_32_STATIC_CMOS/schematic" "sub2" )
( "gnd!" "0" )
( "Proj_lib/AND21_StaticCMOS/schematic" "AND21_StaticCMOS" )
 )
( term
 )
( param
 )
( "Inverter_180nm" "ihnl/cds0/map" )
( "OR21_StaticCMOS" "ihnl/cds1/map" )
( "XOR21_StaticCMOS" "ihnl/cds3/map" )
( "sub1" "ihnl/cds4/map" )
( "AND21_StaticCMOS" "ihnl/cds2/map" )
( "sub2" "ihnl/cds5/map" )
 )
