{"frozen":{"name":"yosys","shortDescription":"Framework for RTL synthesis tools","longDescription":"Yosys is a framework for RTL synthesis tools. It currently has\nextensive Verilog-2005 support and provides a basic set of\nsynthesis algorithms for various application domains.\nYosys can be adapted to perform any synthesis job by combining\nthe existing passes (algorithms) using synthesis scripts and\nadding additional passes as needed by extending the yosys C++\ncode base.\n","versionString":"2019.02.22","homepage":"http://www.clifford.at/yosys/","license":{"fullName":"ISC License","shortName":"isc","spdxId":"ISC","url":"http://spdx.org/licenses/ISC.html"},"versionNumberList":[2019,2,22]},"flexible":{"sources":[{"git":"https://github.com/NixOS/nixpkgs.git","commit":"22091c912a38f2f9f8cb8efd612915a9346e57cb","attributePath":["yosys"],"position":"/nix/store/z9pm444cj6kmm2m01vf28xa94bakm7cm-22091c912a38f2f9f8cb8efd612915a9346e57cb.tar.gz/pkgs/development/compilers/yosys/default.nix:62","date":"2019-03-01"}],"platforms":[{"kernel":{"families":{"bsd":{"_type":"exec-format","name":"bsd"}}}},{"kernel":{"families":{"darwin":{"_type":"exec-format","name":"darwin"}}}},{"kernel":{"_type":"kernel","execFormat":{"_type":"exec-format","name":"elf"},"families":{},"name":"linux"}},{"kernel":{"_type":"kernel","execFormat":{"_type":"exec-format","name":"elf"},"families":{},"name":"solaris"}},{"abi":{"_type":"abi","name":"cygnus"},"kernel":{"_type":"kernel","execFormat":{"_type":"exec-format","name":"pe"},"families":{},"name":"windows"}}]}}