# Verilog and System Verilog

<figure>
<img src="../../img/HDL.png" width="300px">
<figcaption>Hardware Definition Language (NEEDS UPDATING)</figcaption>
</figure>

## Introduction
This is a level 5 course in Verilog and System-Verilog. These notes form part of a taught module at the [University of Plymouth (UK)](https://www.plymouth.ac.uk/schools/school-of-engineering-computing-and-mathematics/electronics-robotics).

It is assumed the student is knowledgable in digital electronics, including the fundamentals of combinational and sequential logic.

[Dr. Nicholas J Outram](https://www.plymouth.ac.uk/staff/nicholas-outram)

## Table of Contents

1. [Getting Started](./getting_started/README.md)
1. [Combinational Logic](./comb_logic/README.md)
1. [Combinational Logic components](./comb_logic_components/README.md)
1. [Sequential Logic](./seq_logic/README.md)
1. [Sequential Logic Components](./seq_logic_components/README.md)
1. [Finite State Machines](./fsm/README.md)
1. [Complex Systems](./complex_sys/README.md)
1. [Glossary](./glossary/README.md)

<hr>

(c) 2021 [Dr. Nicholas J Outram](https://www.plymouth.ac.uk/staff/nicholas-outram), [University of Plymouth (UK)](https://www.plymouth.ac.uk/schools/school-of-engineering-computing-and-mathematics/electronics-robotics). Licensed under Creative Commons

