WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2549058 heartbeat IPC: 3.923 cumulative IPC: 3.923 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2549059 cumulative IPC: 3.923 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2549059 cumulative IPC: 3.923 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 175507387 heartbeat IPC: 0.05782 cumulative IPC: 0.05782 (Simulation time: 00 hr 14 min 19 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 172958374 cumulative IPC: 0.05782 (Simulation time: 00 hr 14 min 19 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 172958374 cumulative IPC: 0.05782 (Simulation time: 00 hr 14 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.05782 instructions: 10000001 cycles: 172958374
CPU 0 Branch Prediction Accuracy: 58.5% MPKI: 112.8 Average ROB Occupancy at Mispredict: 3.881
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.851
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 112
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1239799 HIT:     462222 MISS:     777577
LLC LOAD         ACCESS:     903791 HIT:     212865 MISS:     690926
LLC RFO          ACCESS:      15983 HIT:       4946 MISS:      11037
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     227646 HIT:     227592 MISS:         54
LLC TRANSLATION  ACCESS:      92379 HIT:      16819 MISS:      75560
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 277.7 cycles
cpu0_DTLB TOTAL        ACCESS:    3263785 HIT:    1875575 MISS:    1388210
cpu0_DTLB LOAD         ACCESS:    3263785 HIT:    1875575 MISS:    1388210
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.59 cycles
cpu0_ITLB TOTAL        ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB LOAD         ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3810519 HIT:    1854103 MISS:    1956416
cpu0_L1D LOAD         ACCESS:    3074809 HIT:    1299529 MISS:    1775280
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     597612 HIT:     540834 MISS:      56778
cpu0_L1D TRANSLATION  ACCESS:     138098 HIT:      13740 MISS:     124358
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 128 cycles
cpu0_L1I TOTAL        ACCESS:          6 HIT:          6 MISS:          0
cpu0_L1I LOAD         ACCESS:          6 HIT:          6 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1637264 HIT:     625096 MISS:    1012168
cpu0_L2C LOAD         ACCESS:    1183806 HIT:     280018 MISS:     903788
cpu0_L2C RFO          ACCESS:      30999 HIT:      15016 MISS:      15983
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     298183 HIT:     298164 MISS:         19
cpu0_L2C TRANSLATION  ACCESS:     124276 HIT:      31898 MISS:      92378
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 234.1 cycles
cpu0_STLB TOTAL        ACCESS:     917359 HIT:     812029 MISS:     105330
cpu0_STLB LOAD         ACCESS:     917359 HIT:     812029 MISS:     105330
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 288.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10508
  ROW_BUFFER_MISS:     766875
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8210
  FULL:     194399
