
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _342_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _340_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00    0.12 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13    0.26 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.04    0.00    0.26 ^ _342_/CLK (sky130_fd_sc_hd__dfrtp_4)
     5    0.02    0.08    0.50    0.76 v _342_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         one_second_counter[12] (net)
                  0.08    0.00    0.76 v _180_/C (sky130_fd_sc_hd__and4_1)
     2    0.01    0.07    0.24    1.00 v _180_/X (sky130_fd_sc_hd__and4_1)
                                         _078_ (net)
                  0.07    0.00    1.00 v _181_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.41    1.41 v _181_/X (sky130_fd_sc_hd__or4_1)
                                         _079_ (net)
                  0.09    0.00    1.41 v _184_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.01    0.09    0.30    1.70 v _184_/X (sky130_fd_sc_hd__o31a_1)
                                         _082_ (net)
                  0.09    0.00    1.70 v _186_/A2 (sky130_fd_sc_hd__o211ai_2)
     2    0.01    0.19    0.20    1.90 ^ _186_/Y (sky130_fd_sc_hd__o211ai_2)
                                         _084_ (net)
                  0.19    0.00    1.90 ^ _187_/A2 (sky130_fd_sc_hd__a21bo_2)
     9    0.03    0.17    0.26    2.16 ^ _187_/X (sky130_fd_sc_hd__a21bo_2)
                                         _085_ (net)
                  0.17    0.00    2.16 ^ _202_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.23    2.39 ^ _202_/X (sky130_fd_sc_hd__buf_2)
                                         _095_ (net)
                  0.16    0.00    2.39 ^ _225_/A (sky130_fd_sc_hd__and3_1)
     1    0.01    0.12    0.23    2.62 ^ _225_/X (sky130_fd_sc_hd__and3_1)
                                         _112_ (net)
                  0.12    0.00    2.62 ^ _226_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.01    0.09    0.13    2.75 ^ _226_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _001_ (net)
                  0.09    0.00    2.75 ^ _340_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12   10.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.06    0.00   10.12 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.02    0.04    0.13   10.26 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3__leaf_clk (net)
                  0.04    0.00   10.26 ^ _340_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.07   10.18   library setup time
                                 10.18   data required time
-----------------------------------------------------------------------------
                                 10.18   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  7.43   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 11 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 project3_10/LO
 project3_11/LO
 project3_12/LO
 project3_13/LO
 project3_14/LO
 project3_15/LO
 project3_16/LO
 project3_9/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  rst
Warning: There are 15 unconstrained endpoints.
  an0
  an1
  an2
  an3
  an4
  an5
  an6
  an7
  seg0
  seg1
  seg2
  seg3
  seg4
  seg5
  seg6
