otjournal 
retargetable pipeline hazard detection partially bypassed processors 
retargetable
pipeline
hazard
detection
partially
bypassed
processors
aviral
shrivastava
nikil
dutt
alex
nicolau
eugene
earlie
ieee
tvlsi
ieee
transactions
large
scale
integrated
circuits
abstract
register
bypassing
widely
used
feature
modern
processors
eliminate
certain
data
hazards
although
complete
bypassing
ideal
performance
significant
impact
cycle
time
area
power
consumption
processor
owing
strict
design
constraints
performance
cost
power
consumption
embedded
processor
systems
architects
seek
compromise
design
parameters
implementing
partial
bypassing
processors
however
partial
bypassing
processors
presents
challenges
compilation
traditional
data
hazard
detection
avoidance
techniques
used
retargetable
compilers
assume
constant
value
operation
latency
break
presence
partial
bypassing
article
present
concept
operation
tables
can
used
accurately
detect
data
hazards
even
presence
incomplete
bypassing
operation
tables
integrate
detection
kinds
pipeline
hazards
unified
framework
can
therefore
easily
deployed
compiler
generate
better
schedules
experimental
results
popular
intel
xscale
embedded
processor
running
embedded
applications
mibench
suite
demonstrate
accurate
pipeline
hazard
detection
operation
tables
can
result
20
performance
improvement
best
performing
gcc
generated
code
finally
demonstrate
usefulness
operation
tables
various
bypass
configurations
intel
xscale
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
