#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a2bf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a2c0d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a1e2d0 .functor NOT 1, L_0x1a7eb80, C4<0>, C4<0>, C4<0>;
L_0x1a7e960 .functor XOR 2, L_0x1a7e800, L_0x1a7e8c0, C4<00>, C4<00>;
L_0x1a7ea70 .functor XOR 2, L_0x1a7e960, L_0x1a7e9d0, C4<00>, C4<00>;
v0x1a79310_0 .net *"_ivl_10", 1 0, L_0x1a7e9d0;  1 drivers
v0x1a79410_0 .net *"_ivl_12", 1 0, L_0x1a7ea70;  1 drivers
v0x1a794f0_0 .net *"_ivl_2", 1 0, L_0x1a7c630;  1 drivers
v0x1a795b0_0 .net *"_ivl_4", 1 0, L_0x1a7e800;  1 drivers
v0x1a79690_0 .net *"_ivl_6", 1 0, L_0x1a7e8c0;  1 drivers
v0x1a797c0_0 .net *"_ivl_8", 1 0, L_0x1a7e960;  1 drivers
v0x1a798a0_0 .net "a", 0 0, v0x1a758e0_0;  1 drivers
v0x1a79940_0 .net "b", 0 0, v0x1a75980_0;  1 drivers
v0x1a799e0_0 .net "c", 0 0, v0x1a75a20_0;  1 drivers
v0x1a79a80_0 .var "clk", 0 0;
v0x1a79b20_0 .net "d", 0 0, v0x1a75b60_0;  1 drivers
v0x1a79bc0_0 .net "out_pos_dut", 0 0, L_0x1a7e530;  1 drivers
v0x1a79c60_0 .net "out_pos_ref", 0 0, L_0x1a7b190;  1 drivers
v0x1a79d00_0 .net "out_sop_dut", 0 0, L_0x1a7cde0;  1 drivers
v0x1a79da0_0 .net "out_sop_ref", 0 0, L_0x1a50090;  1 drivers
v0x1a79e40_0 .var/2u "stats1", 223 0;
v0x1a79ee0_0 .var/2u "strobe", 0 0;
v0x1a79f80_0 .net "tb_match", 0 0, L_0x1a7eb80;  1 drivers
v0x1a7a050_0 .net "tb_mismatch", 0 0, L_0x1a1e2d0;  1 drivers
v0x1a7a0f0_0 .net "wavedrom_enable", 0 0, v0x1a75e30_0;  1 drivers
v0x1a7a1c0_0 .net "wavedrom_title", 511 0, v0x1a75ed0_0;  1 drivers
L_0x1a7c630 .concat [ 1 1 0 0], L_0x1a7b190, L_0x1a50090;
L_0x1a7e800 .concat [ 1 1 0 0], L_0x1a7b190, L_0x1a50090;
L_0x1a7e8c0 .concat [ 1 1 0 0], L_0x1a7e530, L_0x1a7cde0;
L_0x1a7e9d0 .concat [ 1 1 0 0], L_0x1a7b190, L_0x1a50090;
L_0x1a7eb80 .cmp/eeq 2, L_0x1a7c630, L_0x1a7ea70;
S_0x1a2c260 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a2c0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a1e6b0 .functor AND 1, v0x1a75a20_0, v0x1a75b60_0, C4<1>, C4<1>;
L_0x1a1ea90 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1ee70 .functor NOT 1, v0x1a75980_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f0f0 .functor AND 1, L_0x1a1ea90, L_0x1a1ee70, C4<1>, C4<1>;
L_0x1a36be0 .functor AND 1, L_0x1a1f0f0, v0x1a75a20_0, C4<1>, C4<1>;
L_0x1a50090 .functor OR 1, L_0x1a1e6b0, L_0x1a36be0, C4<0>, C4<0>;
L_0x1a7a610 .functor NOT 1, v0x1a75980_0, C4<0>, C4<0>, C4<0>;
L_0x1a7a680 .functor OR 1, L_0x1a7a610, v0x1a75b60_0, C4<0>, C4<0>;
L_0x1a7a790 .functor AND 1, v0x1a75a20_0, L_0x1a7a680, C4<1>, C4<1>;
L_0x1a7a850 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7a920 .functor OR 1, L_0x1a7a850, v0x1a75980_0, C4<0>, C4<0>;
L_0x1a7a990 .functor AND 1, L_0x1a7a790, L_0x1a7a920, C4<1>, C4<1>;
L_0x1a7ab10 .functor NOT 1, v0x1a75980_0, C4<0>, C4<0>, C4<0>;
L_0x1a7ab80 .functor OR 1, L_0x1a7ab10, v0x1a75b60_0, C4<0>, C4<0>;
L_0x1a7aaa0 .functor AND 1, v0x1a75a20_0, L_0x1a7ab80, C4<1>, C4<1>;
L_0x1a7ad10 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7ae10 .functor OR 1, L_0x1a7ad10, v0x1a75b60_0, C4<0>, C4<0>;
L_0x1a7aed0 .functor AND 1, L_0x1a7aaa0, L_0x1a7ae10, C4<1>, C4<1>;
L_0x1a7b080 .functor XNOR 1, L_0x1a7a990, L_0x1a7aed0, C4<0>, C4<0>;
v0x1a1dc00_0 .net *"_ivl_0", 0 0, L_0x1a1e6b0;  1 drivers
v0x1a1e000_0 .net *"_ivl_12", 0 0, L_0x1a7a610;  1 drivers
v0x1a1e3e0_0 .net *"_ivl_14", 0 0, L_0x1a7a680;  1 drivers
v0x1a1e7c0_0 .net *"_ivl_16", 0 0, L_0x1a7a790;  1 drivers
v0x1a1eba0_0 .net *"_ivl_18", 0 0, L_0x1a7a850;  1 drivers
v0x1a1ef80_0 .net *"_ivl_2", 0 0, L_0x1a1ea90;  1 drivers
v0x1a1f200_0 .net *"_ivl_20", 0 0, L_0x1a7a920;  1 drivers
v0x1a73e50_0 .net *"_ivl_24", 0 0, L_0x1a7ab10;  1 drivers
v0x1a73f30_0 .net *"_ivl_26", 0 0, L_0x1a7ab80;  1 drivers
v0x1a74010_0 .net *"_ivl_28", 0 0, L_0x1a7aaa0;  1 drivers
v0x1a740f0_0 .net *"_ivl_30", 0 0, L_0x1a7ad10;  1 drivers
v0x1a741d0_0 .net *"_ivl_32", 0 0, L_0x1a7ae10;  1 drivers
v0x1a742b0_0 .net *"_ivl_36", 0 0, L_0x1a7b080;  1 drivers
L_0x7fc949271018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a74370_0 .net *"_ivl_38", 0 0, L_0x7fc949271018;  1 drivers
v0x1a74450_0 .net *"_ivl_4", 0 0, L_0x1a1ee70;  1 drivers
v0x1a74530_0 .net *"_ivl_6", 0 0, L_0x1a1f0f0;  1 drivers
v0x1a74610_0 .net *"_ivl_8", 0 0, L_0x1a36be0;  1 drivers
v0x1a746f0_0 .net "a", 0 0, v0x1a758e0_0;  alias, 1 drivers
v0x1a747b0_0 .net "b", 0 0, v0x1a75980_0;  alias, 1 drivers
v0x1a74870_0 .net "c", 0 0, v0x1a75a20_0;  alias, 1 drivers
v0x1a74930_0 .net "d", 0 0, v0x1a75b60_0;  alias, 1 drivers
v0x1a749f0_0 .net "out_pos", 0 0, L_0x1a7b190;  alias, 1 drivers
v0x1a74ab0_0 .net "out_sop", 0 0, L_0x1a50090;  alias, 1 drivers
v0x1a74b70_0 .net "pos0", 0 0, L_0x1a7a990;  1 drivers
v0x1a74c30_0 .net "pos1", 0 0, L_0x1a7aed0;  1 drivers
L_0x1a7b190 .functor MUXZ 1, L_0x7fc949271018, L_0x1a7a990, L_0x1a7b080, C4<>;
S_0x1a74db0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a2c0d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a758e0_0 .var "a", 0 0;
v0x1a75980_0 .var "b", 0 0;
v0x1a75a20_0 .var "c", 0 0;
v0x1a75ac0_0 .net "clk", 0 0, v0x1a79a80_0;  1 drivers
v0x1a75b60_0 .var "d", 0 0;
v0x1a75c50_0 .var/2u "fail", 0 0;
v0x1a75cf0_0 .var/2u "fail1", 0 0;
v0x1a75d90_0 .net "tb_match", 0 0, L_0x1a7eb80;  alias, 1 drivers
v0x1a75e30_0 .var "wavedrom_enable", 0 0;
v0x1a75ed0_0 .var "wavedrom_title", 511 0;
E_0x1a2a8b0/0 .event negedge, v0x1a75ac0_0;
E_0x1a2a8b0/1 .event posedge, v0x1a75ac0_0;
E_0x1a2a8b0 .event/or E_0x1a2a8b0/0, E_0x1a2a8b0/1;
S_0x1a750e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a74db0;
 .timescale -12 -12;
v0x1a75320_0 .var/2s "i", 31 0;
E_0x1a2a750 .event posedge, v0x1a75ac0_0;
S_0x1a75420 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a74db0;
 .timescale -12 -12;
v0x1a75620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a75700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a74db0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a760b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a2c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a7b340 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b3d0 .functor NOT 1, v0x1a75980_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b570 .functor AND 1, L_0x1a7b340, L_0x1a7b3d0, C4<1>, C4<1>;
L_0x1a7b680 .functor NOT 1, v0x1a75a20_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b830 .functor AND 1, L_0x1a7b570, L_0x1a7b680, C4<1>, C4<1>;
L_0x1a7b940 .functor AND 1, L_0x1a7b830, v0x1a75b60_0, C4<1>, C4<1>;
L_0x1a7bb50 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7bcd0 .functor NOT 1, v0x1a75980_0, C4<0>, C4<0>, C4<0>;
L_0x1a7bd90 .functor AND 1, L_0x1a7bb50, L_0x1a7bcd0, C4<1>, C4<1>;
L_0x1a7bea0 .functor AND 1, L_0x1a7bd90, v0x1a75a20_0, C4<1>, C4<1>;
L_0x1a7bfc0 .functor NOT 1, v0x1a75b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c030 .functor AND 1, L_0x1a7bea0, L_0x1a7bfc0, C4<1>, C4<1>;
L_0x1a7c160 .functor OR 1, L_0x1a7b940, L_0x1a7c030, C4<0>, C4<0>;
L_0x1a7c270 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c0f0 .functor AND 1, L_0x1a7c270, v0x1a75980_0, C4<1>, C4<1>;
L_0x1a7c3b0 .functor NOT 1, v0x1a75a20_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c4b0 .functor AND 1, L_0x1a7c0f0, L_0x1a7c3b0, C4<1>, C4<1>;
L_0x1a7c5c0 .functor NOT 1, v0x1a75b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a7c6d0 .functor AND 1, L_0x1a7c4b0, L_0x1a7c5c0, C4<1>, C4<1>;
L_0x1a7c7e0 .functor OR 1, L_0x1a7c160, L_0x1a7c6d0, C4<0>, C4<0>;
L_0x1a7c9a0 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7ca10 .functor AND 1, L_0x1a7c9a0, v0x1a75980_0, C4<1>, C4<1>;
L_0x1a7cb90 .functor AND 1, L_0x1a7ca10, v0x1a75a20_0, C4<1>, C4<1>;
L_0x1a7cc50 .functor AND 1, L_0x1a7cb90, v0x1a75b60_0, C4<1>, C4<1>;
L_0x1a7cde0 .functor OR 1, L_0x1a7c7e0, L_0x1a7cc50, C4<0>, C4<0>;
L_0x1a7cf40 .functor OR 1, v0x1a758e0_0, v0x1a75980_0, C4<0>, C4<0>;
L_0x1a7d090 .functor OR 1, L_0x1a7cf40, v0x1a75a20_0, C4<0>, C4<0>;
L_0x1a7d150 .functor NOT 1, v0x1a75b60_0, C4<0>, C4<0>, C4<0>;
L_0x1a7d2b0 .functor OR 1, L_0x1a7d090, L_0x1a7d150, C4<0>, C4<0>;
L_0x1a7d3c0 .functor OR 1, v0x1a758e0_0, v0x1a75980_0, C4<0>, C4<0>;
L_0x1a7d530 .functor NOT 1, v0x1a75a20_0, C4<0>, C4<0>, C4<0>;
L_0x1a7d5a0 .functor OR 1, L_0x1a7d3c0, L_0x1a7d530, C4<0>, C4<0>;
L_0x1a7d7c0 .functor OR 1, L_0x1a7d5a0, v0x1a75b60_0, C4<0>, C4<0>;
L_0x1a7d880 .functor AND 1, L_0x1a7d2b0, L_0x1a7d7c0, C4<1>, C4<1>;
L_0x1a7dab0 .functor NOT 1, v0x1a75980_0, C4<0>, C4<0>, C4<0>;
L_0x1a7db20 .functor OR 1, v0x1a758e0_0, L_0x1a7dab0, C4<0>, C4<0>;
L_0x1a7dd10 .functor OR 1, L_0x1a7db20, v0x1a75a20_0, C4<0>, C4<0>;
L_0x1a7ddd0 .functor OR 1, L_0x1a7dd10, v0x1a75b60_0, C4<0>, C4<0>;
L_0x1a7dbe0 .functor AND 1, L_0x1a7d880, L_0x1a7ddd0, C4<1>, C4<1>;
L_0x1a7dfd0 .functor NOT 1, v0x1a758e0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7e190 .functor OR 1, L_0x1a7dfd0, v0x1a75980_0, C4<0>, C4<0>;
L_0x1a7e250 .functor OR 1, L_0x1a7e190, v0x1a75a20_0, C4<0>, C4<0>;
L_0x1a7e470 .functor OR 1, L_0x1a7e250, v0x1a75b60_0, C4<0>, C4<0>;
L_0x1a7e530 .functor AND 1, L_0x1a7dbe0, L_0x1a7e470, C4<1>, C4<1>;
v0x1a76270_0 .net *"_ivl_0", 0 0, L_0x1a7b340;  1 drivers
v0x1a76350_0 .net *"_ivl_10", 0 0, L_0x1a7b940;  1 drivers
v0x1a76430_0 .net *"_ivl_12", 0 0, L_0x1a7bb50;  1 drivers
v0x1a76520_0 .net *"_ivl_14", 0 0, L_0x1a7bcd0;  1 drivers
v0x1a76600_0 .net *"_ivl_16", 0 0, L_0x1a7bd90;  1 drivers
v0x1a76730_0 .net *"_ivl_18", 0 0, L_0x1a7bea0;  1 drivers
v0x1a76810_0 .net *"_ivl_2", 0 0, L_0x1a7b3d0;  1 drivers
v0x1a768f0_0 .net *"_ivl_20", 0 0, L_0x1a7bfc0;  1 drivers
v0x1a769d0_0 .net *"_ivl_22", 0 0, L_0x1a7c030;  1 drivers
v0x1a76b40_0 .net *"_ivl_24", 0 0, L_0x1a7c160;  1 drivers
v0x1a76c20_0 .net *"_ivl_26", 0 0, L_0x1a7c270;  1 drivers
v0x1a76d00_0 .net *"_ivl_28", 0 0, L_0x1a7c0f0;  1 drivers
v0x1a76de0_0 .net *"_ivl_30", 0 0, L_0x1a7c3b0;  1 drivers
v0x1a76ec0_0 .net *"_ivl_32", 0 0, L_0x1a7c4b0;  1 drivers
v0x1a76fa0_0 .net *"_ivl_34", 0 0, L_0x1a7c5c0;  1 drivers
v0x1a77080_0 .net *"_ivl_36", 0 0, L_0x1a7c6d0;  1 drivers
v0x1a77160_0 .net *"_ivl_38", 0 0, L_0x1a7c7e0;  1 drivers
v0x1a77350_0 .net *"_ivl_4", 0 0, L_0x1a7b570;  1 drivers
v0x1a77430_0 .net *"_ivl_40", 0 0, L_0x1a7c9a0;  1 drivers
v0x1a77510_0 .net *"_ivl_42", 0 0, L_0x1a7ca10;  1 drivers
v0x1a775f0_0 .net *"_ivl_44", 0 0, L_0x1a7cb90;  1 drivers
v0x1a776d0_0 .net *"_ivl_46", 0 0, L_0x1a7cc50;  1 drivers
v0x1a777b0_0 .net *"_ivl_50", 0 0, L_0x1a7cf40;  1 drivers
v0x1a77890_0 .net *"_ivl_52", 0 0, L_0x1a7d090;  1 drivers
v0x1a77970_0 .net *"_ivl_54", 0 0, L_0x1a7d150;  1 drivers
v0x1a77a50_0 .net *"_ivl_56", 0 0, L_0x1a7d2b0;  1 drivers
v0x1a77b30_0 .net *"_ivl_58", 0 0, L_0x1a7d3c0;  1 drivers
v0x1a77c10_0 .net *"_ivl_6", 0 0, L_0x1a7b680;  1 drivers
v0x1a77cf0_0 .net *"_ivl_60", 0 0, L_0x1a7d530;  1 drivers
v0x1a77dd0_0 .net *"_ivl_62", 0 0, L_0x1a7d5a0;  1 drivers
v0x1a77eb0_0 .net *"_ivl_64", 0 0, L_0x1a7d7c0;  1 drivers
v0x1a77f90_0 .net *"_ivl_66", 0 0, L_0x1a7d880;  1 drivers
v0x1a78070_0 .net *"_ivl_68", 0 0, L_0x1a7dab0;  1 drivers
v0x1a78360_0 .net *"_ivl_70", 0 0, L_0x1a7db20;  1 drivers
v0x1a78440_0 .net *"_ivl_72", 0 0, L_0x1a7dd10;  1 drivers
v0x1a78520_0 .net *"_ivl_74", 0 0, L_0x1a7ddd0;  1 drivers
v0x1a78600_0 .net *"_ivl_76", 0 0, L_0x1a7dbe0;  1 drivers
v0x1a786e0_0 .net *"_ivl_78", 0 0, L_0x1a7dfd0;  1 drivers
v0x1a787c0_0 .net *"_ivl_8", 0 0, L_0x1a7b830;  1 drivers
v0x1a788a0_0 .net *"_ivl_80", 0 0, L_0x1a7e190;  1 drivers
v0x1a78980_0 .net *"_ivl_82", 0 0, L_0x1a7e250;  1 drivers
v0x1a78a60_0 .net *"_ivl_84", 0 0, L_0x1a7e470;  1 drivers
v0x1a78b40_0 .net "a", 0 0, v0x1a758e0_0;  alias, 1 drivers
v0x1a78be0_0 .net "b", 0 0, v0x1a75980_0;  alias, 1 drivers
v0x1a78cd0_0 .net "c", 0 0, v0x1a75a20_0;  alias, 1 drivers
v0x1a78dc0_0 .net "d", 0 0, v0x1a75b60_0;  alias, 1 drivers
v0x1a78eb0_0 .net "out_pos", 0 0, L_0x1a7e530;  alias, 1 drivers
v0x1a78f70_0 .net "out_sop", 0 0, L_0x1a7cde0;  alias, 1 drivers
S_0x1a790f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a2c0d0;
 .timescale -12 -12;
E_0x1a139f0 .event anyedge, v0x1a79ee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a79ee0_0;
    %nor/r;
    %assign/vec4 v0x1a79ee0_0, 0;
    %wait E_0x1a139f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a74db0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a75c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a75cf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a74db0;
T_4 ;
    %wait E_0x1a2a8b0;
    %load/vec4 v0x1a75d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a75c50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a74db0;
T_5 ;
    %wait E_0x1a2a750;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %wait E_0x1a2a750;
    %load/vec4 v0x1a75c50_0;
    %store/vec4 v0x1a75cf0_0, 0, 1;
    %fork t_1, S_0x1a750e0;
    %jmp t_0;
    .scope S_0x1a750e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a75320_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a75320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a2a750;
    %load/vec4 v0x1a75320_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a75320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a75320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a74db0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a2a8b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a75b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a75980_0, 0;
    %assign/vec4 v0x1a758e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a75c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a75cf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a2c0d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a79a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a79ee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a2c0d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a79a80_0;
    %inv;
    %store/vec4 v0x1a79a80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a2c0d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a75ac0_0, v0x1a7a050_0, v0x1a798a0_0, v0x1a79940_0, v0x1a799e0_0, v0x1a79b20_0, v0x1a79da0_0, v0x1a79d00_0, v0x1a79c60_0, v0x1a79bc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a2c0d0;
T_9 ;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a2c0d0;
T_10 ;
    %wait E_0x1a2a8b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a79e40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79e40_0, 4, 32;
    %load/vec4 v0x1a79f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79e40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a79e40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79e40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a79da0_0;
    %load/vec4 v0x1a79da0_0;
    %load/vec4 v0x1a79d00_0;
    %xor;
    %load/vec4 v0x1a79da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79e40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79e40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a79c60_0;
    %load/vec4 v0x1a79c60_0;
    %load/vec4 v0x1a79bc0_0;
    %xor;
    %load/vec4 v0x1a79c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79e40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a79e40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a79e40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/ece241_2013_q2/iter0/response2/top_module.sv";
