Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 26 10:56:44 2019
| Host         : vlad-putin running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 160 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.159        0.000                      0                  339        0.071        0.000                      0                  339        3.000        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.159        0.000                      0                  339        0.154        0.000                      0                  339        9.500        0.000                       0                   162  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.161        0.000                      0                  339        0.154        0.000                      0                  339        9.500        0.000                       0                   162  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.159        0.000                      0                  339        0.071        0.000                      0                  339  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.159        0.000                      0                  339        0.071        0.000                      0                  339  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.710ns  (logic 3.975ns (69.616%)  route 1.735ns (30.384%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  bip/datapath/alu/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.458    14.504    Program_memory/ACC_reg[14][3]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.306    14.810 r  Program_memory/ACC[15]_i_2/O
                         net (fo=1, routed)           0.000    14.810    bip/datapath/D[15]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.032    18.969    bip/datapath/ACC_reg[15]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.617ns  (logic 3.877ns (69.021%)  route 1.740ns (30.979%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.955 r  bip/datapath/alu/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.463    14.418    Program_memory/ACC_reg[14][0]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.299    14.717 r  Program_memory/ACC[12]_i_1/O
                         net (fo=1, routed)           0.000    14.717    bip/datapath/D[12]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.029    18.966    bip/datapath/ACC_reg[12]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.570ns  (logic 3.993ns (71.688%)  route 1.577ns (28.312%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.067 r  bip/datapath/alu/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.300    14.367    Program_memory/ACC_reg[14][1]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.303    14.670 r  Program_memory/ACC[13]_i_1/O
                         net (fo=1, routed)           0.000    14.670    bip/datapath/D[13]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.968    bip/datapath/ACC_reg[13]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.595ns  (logic 3.861ns (69.011%)  route 1.734ns (30.989%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.932 r  bip/datapath/alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.457    14.389    Program_memory/ACC_reg[11]_0[3]
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.306    14.695 r  Program_memory/ACC[11]_i_1/O
                         net (fo=1, routed)           0.000    14.695    bip/datapath/D[11]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[11]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.475ns  (logic 3.897ns (71.172%)  route 1.578ns (28.828%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.972 r  bip/datapath/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.301    14.273    Program_memory/ACC_reg[14][2]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.302    14.575 r  Program_memory/ACC[14]_i_1/O
                         net (fo=1, routed)           0.000    14.575    bip/datapath/D[14]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.968    bip/datapath/ACC_reg[14]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.509ns  (logic 3.763ns (68.307%)  route 1.746ns (31.693%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.841 r  bip/datapath/alu/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.469    14.310    Program_memory/ACC_reg[11]_0[0]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.299    14.609 r  Program_memory/ACC[8]_i_1/O
                         net (fo=1, routed)           0.000    14.609    bip/datapath/D[8]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.081    19.017    bip/datapath/ACC_reg[8]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.493ns  (logic 3.747ns (68.218%)  route 1.746ns (31.782%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.818 r  bip/datapath/alu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.469    14.287    Program_memory/ACC_reg[7]_0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.306    14.593 r  Program_memory/ACC[7]_i_1/O
                         net (fo=1, routed)           0.000    14.593    bip/datapath/D[7]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[7]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.466ns  (logic 3.879ns (70.967%)  route 1.587ns (29.033%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.953 r  bip/datapath/alu/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.310    14.263    Program_memory/ACC_reg[11]_0[1]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.303    14.566 r  Program_memory/ACC[9]_i_1/O
                         net (fo=1, routed)           0.000    14.566    bip/datapath/D[9]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[9]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.398ns  (logic 3.649ns (67.600%)  route 1.749ns (32.400%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.727 r  bip/datapath/alu/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.472    14.199    Program_memory/ACC_reg[7]_0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.299    14.498 r  Program_memory/ACC[4]_i_1/O
                         net (fo=1, routed)           0.000    14.498    bip/datapath/D[4]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.077    19.013    bip/datapath/ACC_reg[4]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.377ns  (logic 3.783ns (70.349%)  route 1.594ns (29.651%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.858 r  bip/datapath/alu/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.317    14.175    Program_memory/ACC_reg[11]_0[2]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.302    14.477 r  Program_memory/ACC[10]_i_1/O
                         net (fo=1, routed)           0.000    14.477    bip/datapath/D[10]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.077    19.013    bip/datapath/ACC_reg[10]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.430%)  route 0.232ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[4]/Q
                         net (fo=4, routed)           0.232    -0.220    Program_memory/Q[4]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.374    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.187%)  route 0.234ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.234    -0.217    Program_memory/Q[7]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.374    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/is_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.021%)  route 0.124ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.124    -0.323    uart/rx_mod/state_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.045    -0.278 r  uart/rx_mod/is_s_i_1/O
                         net (fo=1, routed)           0.000    -0.278    uart/int_rx/b_reg_reg[0]
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.121    -0.451    uart/int_rx/is_s_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/aux_BIP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.636%)  route 0.126ns (40.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.126    -0.321    uart/int_rx/state_reg
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  uart/int_rx/aux_BIP_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart/int_rx/aux_BIP_i_1_n_1
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.120    -0.452    uart/int_rx/aux_BIP_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/tx_mod/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_mod/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.013%)  route 0.129ns (40.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.594    -0.587    uart/tx_mod/clk
    SLICE_X1Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  uart/tx_mod/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.129    -0.317    uart/tx_mod/sel0__0[0]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.272 r  uart/tx_mod/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    uart/tx_mod/n_reg[2]_i_1_n_1
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.825    uart/tx_mod/clk
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.121    -0.450    uart/tx_mod/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.650%)  route 0.250ns (60.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.202    Data_memory/Q[11]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.381    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.616%)  route 0.250ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[5]/Q
                         net (fo=4, routed)           0.250    -0.201    Data_memory/Q[5]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.381    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.554%)  route 0.251ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[9]/Q
                         net (fo=4, routed)           0.251    -0.201    Data_memory/Q[9]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.381    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_tx/aux_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.567    -0.614    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  bip/datapath/ACC_reg[13]/Q
                         net (fo=4, routed)           0.134    -0.339    uart/int_tx/In_Data[13]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.294 r  uart/int_tx/aux[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    uart/int_tx/aux[13]_i_1_n_1
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.837    -0.853    uart/int_tx/clk
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.121    -0.477    uart/int_tx/aux_reg[13]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/br_g/ciclos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.206%)  route 0.104ns (35.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/br_g/clk
    SLICE_X1Y53          FDRE                                         r  uart/br_g/ciclos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  uart/br_g/ciclos_reg[0]/Q
                         net (fo=8, routed)           0.104    -0.344    uart/br_g/ciclos[0]
    SLICE_X0Y53          LUT6 (Prop_lut6_I4_O)        0.045    -0.299 r  uart/br_g/ciclos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    uart/br_g/ciclos[5]_i_1_n_1
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.863    -0.826    uart/br_g/clk
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.092    -0.483    uart/br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      Data_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      Data_memory/ram_name_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      Program_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      bip/control/aux_PC_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y46      uart/int_tx/first_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y45      uart/int_tx/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y44      uart/int_tx/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y44      uart/int_tx/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y44      uart/int_tx/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y44      uart/int_tx/i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y44      uart/int_tx/i_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y43      uart/int_tx/i_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y43      uart/int_tx/i_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y47      uart/int_tx/out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      bip/control/aux_PC_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y43      bip/control/aux_PC_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y43      bip/control/aux_PC_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     uart/int_tx/aux_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y48      uart/int_tx/aux_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     uart/int_tx/aux_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.710ns  (logic 3.975ns (69.616%)  route 1.735ns (30.384%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  bip/datapath/alu/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.458    14.504    Program_memory/ACC_reg[14][3]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.306    14.810 r  Program_memory/ACC[15]_i_2/O
                         net (fo=1, routed)           0.000    14.810    bip/datapath/D[15]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.082    18.939    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.032    18.971    bip/datapath/ACC_reg[15]
  -------------------------------------------------------------------
                         required time                         18.971    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.617ns  (logic 3.877ns (69.021%)  route 1.740ns (30.979%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.955 r  bip/datapath/alu/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.463    14.418    Program_memory/ACC_reg[14][0]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.299    14.717 r  Program_memory/ACC[12]_i_1/O
                         net (fo=1, routed)           0.000    14.717    bip/datapath/D[12]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.082    18.939    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.029    18.968    bip/datapath/ACC_reg[12]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.570ns  (logic 3.993ns (71.688%)  route 1.577ns (28.312%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.067 r  bip/datapath/alu/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.300    14.367    Program_memory/ACC_reg[14][1]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.303    14.670 r  Program_memory/ACC[13]_i_1/O
                         net (fo=1, routed)           0.000    14.670    bip/datapath/D[13]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.082    18.939    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.970    bip/datapath/ACC_reg[13]
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.595ns  (logic 3.861ns (69.011%)  route 1.734ns (30.989%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.932 r  bip/datapath/alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.457    14.389    Program_memory/ACC_reg[11]_0[3]
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.306    14.695 r  Program_memory/ACC[11]_i_1/O
                         net (fo=1, routed)           0.000    14.695    bip/datapath/D[11]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.017    bip/datapath/ACC_reg[11]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.475ns  (logic 3.897ns (71.172%)  route 1.578ns (28.828%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.972 r  bip/datapath/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.301    14.273    Program_memory/ACC_reg[14][2]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.302    14.575 r  Program_memory/ACC[14]_i_1/O
                         net (fo=1, routed)           0.000    14.575    bip/datapath/D[14]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.082    18.939    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.970    bip/datapath/ACC_reg[14]
  -------------------------------------------------------------------
                         required time                         18.970    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.509ns  (logic 3.763ns (68.307%)  route 1.746ns (31.693%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.841 r  bip/datapath/alu/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.469    14.310    Program_memory/ACC_reg[11]_0[0]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.299    14.609 r  Program_memory/ACC[8]_i_1/O
                         net (fo=1, routed)           0.000    14.609    bip/datapath/D[8]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.081    19.019    bip/datapath/ACC_reg[8]
  -------------------------------------------------------------------
                         required time                         19.019    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.493ns  (logic 3.747ns (68.218%)  route 1.746ns (31.782%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.818 r  bip/datapath/alu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.469    14.287    Program_memory/ACC_reg[7]_0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.306    14.593 r  Program_memory/ACC[7]_i_1/O
                         net (fo=1, routed)           0.000    14.593    bip/datapath/D[7]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.079    19.017    bip/datapath/ACC_reg[7]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.466ns  (logic 3.879ns (70.967%)  route 1.587ns (29.033%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.953 r  bip/datapath/alu/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.310    14.263    Program_memory/ACC_reg[11]_0[1]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.303    14.566 r  Program_memory/ACC[9]_i_1/O
                         net (fo=1, routed)           0.000    14.566    bip/datapath/D[9]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.017    bip/datapath/ACC_reg[9]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.398ns  (logic 3.649ns (67.600%)  route 1.749ns (32.400%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.727 r  bip/datapath/alu/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.472    14.199    Program_memory/ACC_reg[7]_0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.299    14.498 r  Program_memory/ACC[4]_i_1/O
                         net (fo=1, routed)           0.000    14.498    bip/datapath/D[4]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.077    19.015    bip/datapath/ACC_reg[4]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.377ns  (logic 3.783ns (70.349%)  route 1.594ns (29.651%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.858 r  bip/datapath/alu/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.317    14.175    Program_memory/ACC_reg[11]_0[2]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.302    14.477 r  Program_memory/ACC[10]_i_1/O
                         net (fo=1, routed)           0.000    14.477    bip/datapath/D[10]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.082    18.938    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.077    19.015    bip/datapath/ACC_reg[10]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.430%)  route 0.232ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[4]/Q
                         net (fo=4, routed)           0.232    -0.220    Program_memory/Q[4]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.374    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.187%)  route 0.234ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.234    -0.217    Program_memory/Q[7]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.374    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/is_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.021%)  route 0.124ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.124    -0.323    uart/rx_mod/state_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.045    -0.278 r  uart/rx_mod/is_s_i_1/O
                         net (fo=1, routed)           0.000    -0.278    uart/int_rx/b_reg_reg[0]
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.121    -0.451    uart/int_rx/is_s_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/aux_BIP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.636%)  route 0.126ns (40.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.126    -0.321    uart/int_rx/state_reg
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  uart/int_rx/aux_BIP_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart/int_rx/aux_BIP_i_1_n_1
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.120    -0.452    uart/int_rx/aux_BIP_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart/tx_mod/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_mod/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.013%)  route 0.129ns (40.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.594    -0.587    uart/tx_mod/clk
    SLICE_X1Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  uart/tx_mod/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.129    -0.317    uart/tx_mod/sel0__0[0]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.272 r  uart/tx_mod/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    uart/tx_mod/n_reg[2]_i_1_n_1
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.825    uart/tx_mod/clk
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.121    -0.450    uart/tx_mod/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.650%)  route 0.250ns (60.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.202    Data_memory/Q[11]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.381    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.616%)  route 0.250ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[5]/Q
                         net (fo=4, routed)           0.250    -0.201    Data_memory/Q[5]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.381    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.554%)  route 0.251ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[9]/Q
                         net (fo=4, routed)           0.251    -0.201    Data_memory/Q[9]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.381    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_tx/aux_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.567    -0.614    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  bip/datapath/ACC_reg[13]/Q
                         net (fo=4, routed)           0.134    -0.339    uart/int_tx/In_Data[13]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.294 r  uart/int_tx/aux[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    uart/int_tx/aux[13]_i_1_n_1
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.837    -0.853    uart/int_tx/clk
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.121    -0.477    uart/int_tx/aux_reg[13]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/br_g/ciclos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.206%)  route 0.104ns (35.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/br_g/clk
    SLICE_X1Y53          FDRE                                         r  uart/br_g/ciclos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  uart/br_g/ciclos_reg[0]/Q
                         net (fo=8, routed)           0.104    -0.344    uart/br_g/ciclos[0]
    SLICE_X0Y53          LUT6 (Prop_lut6_I4_O)        0.045    -0.299 r  uart/br_g/ciclos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    uart/br_g/ciclos[5]_i_1_n_1
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.863    -0.826    uart/br_g/clk
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.092    -0.483    uart/br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      Data_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      Data_memory/ram_name_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      Program_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y44      bip/control/aux_PC_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y42      bip/control/aux_PC_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X4Y46      uart/int_tx/first_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y45      uart/int_tx/i_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y44      uart/int_tx/i_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y44      uart/int_tx/i_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y44      uart/int_tx/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y44      uart/int_tx/i_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y44      uart/int_tx/i_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y43      uart/int_tx/i_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y43      uart/int_tx/i_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y47      uart/int_tx/out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y44      bip/control/aux_PC_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y42      bip/control/aux_PC_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y43      bip/control/aux_PC_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y43      bip/control/aux_PC_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y46     uart/int_tx/aux_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y48      uart/int_tx/aux_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y47     uart/int_tx/aux_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.710ns  (logic 3.975ns (69.616%)  route 1.735ns (30.384%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  bip/datapath/alu/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.458    14.504    Program_memory/ACC_reg[14][3]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.306    14.810 r  Program_memory/ACC[15]_i_2/O
                         net (fo=1, routed)           0.000    14.810    bip/datapath/D[15]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.032    18.969    bip/datapath/ACC_reg[15]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.617ns  (logic 3.877ns (69.021%)  route 1.740ns (30.979%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.955 r  bip/datapath/alu/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.463    14.418    Program_memory/ACC_reg[14][0]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.299    14.717 r  Program_memory/ACC[12]_i_1/O
                         net (fo=1, routed)           0.000    14.717    bip/datapath/D[12]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.029    18.966    bip/datapath/ACC_reg[12]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.570ns  (logic 3.993ns (71.688%)  route 1.577ns (28.312%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.067 r  bip/datapath/alu/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.300    14.367    Program_memory/ACC_reg[14][1]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.303    14.670 r  Program_memory/ACC[13]_i_1/O
                         net (fo=1, routed)           0.000    14.670    bip/datapath/D[13]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.968    bip/datapath/ACC_reg[13]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.595ns  (logic 3.861ns (69.011%)  route 1.734ns (30.989%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.932 r  bip/datapath/alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.457    14.389    Program_memory/ACC_reg[11]_0[3]
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.306    14.695 r  Program_memory/ACC[11]_i_1/O
                         net (fo=1, routed)           0.000    14.695    bip/datapath/D[11]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[11]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.475ns  (logic 3.897ns (71.172%)  route 1.578ns (28.828%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.972 r  bip/datapath/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.301    14.273    Program_memory/ACC_reg[14][2]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.302    14.575 r  Program_memory/ACC[14]_i_1/O
                         net (fo=1, routed)           0.000    14.575    bip/datapath/D[14]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.968    bip/datapath/ACC_reg[14]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.509ns  (logic 3.763ns (68.307%)  route 1.746ns (31.693%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.841 r  bip/datapath/alu/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.469    14.310    Program_memory/ACC_reg[11]_0[0]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.299    14.609 r  Program_memory/ACC[8]_i_1/O
                         net (fo=1, routed)           0.000    14.609    bip/datapath/D[8]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.081    19.017    bip/datapath/ACC_reg[8]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.493ns  (logic 3.747ns (68.218%)  route 1.746ns (31.782%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.818 r  bip/datapath/alu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.469    14.287    Program_memory/ACC_reg[7]_0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.306    14.593 r  Program_memory/ACC[7]_i_1/O
                         net (fo=1, routed)           0.000    14.593    bip/datapath/D[7]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[7]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.466ns  (logic 3.879ns (70.967%)  route 1.587ns (29.033%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.953 r  bip/datapath/alu/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.310    14.263    Program_memory/ACC_reg[11]_0[1]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.303    14.566 r  Program_memory/ACC[9]_i_1/O
                         net (fo=1, routed)           0.000    14.566    bip/datapath/D[9]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[9]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.398ns  (logic 3.649ns (67.600%)  route 1.749ns (32.400%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.727 r  bip/datapath/alu/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.472    14.199    Program_memory/ACC_reg[7]_0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.299    14.498 r  Program_memory/ACC[4]_i_1/O
                         net (fo=1, routed)           0.000    14.498    bip/datapath/D[4]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.077    19.013    bip/datapath/ACC_reg[4]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        5.377ns  (logic 3.783ns (70.349%)  route 1.594ns (29.651%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.858 r  bip/datapath/alu/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.317    14.175    Program_memory/ACC_reg[11]_0[2]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.302    14.477 r  Program_memory/ACC[10]_i_1/O
                         net (fo=1, routed)           0.000    14.477    bip/datapath/D[10]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.077    19.013    bip/datapath/ACC_reg[10]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.430%)  route 0.232ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[4]/Q
                         net (fo=4, routed)           0.232    -0.220    Program_memory/Q[4]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.084    -0.473    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.290    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.187%)  route 0.234ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.234    -0.217    Program_memory/Q[7]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.084    -0.473    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.290    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/is_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.021%)  route 0.124ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.124    -0.323    uart/rx_mod/state_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.045    -0.278 r  uart/rx_mod/is_s_i_1/O
                         net (fo=1, routed)           0.000    -0.278    uart/int_rx/b_reg_reg[0]
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.121    -0.368    uart/int_rx/is_s_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/aux_BIP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.636%)  route 0.126ns (40.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.126    -0.321    uart/int_rx/state_reg
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  uart/int_rx/aux_BIP_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart/int_rx/aux_BIP_i_1_n_1
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.120    -0.369    uart/int_rx/aux_BIP_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart/tx_mod/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_mod/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.013%)  route 0.129ns (40.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.594    -0.587    uart/tx_mod/clk
    SLICE_X1Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  uart/tx_mod/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.129    -0.317    uart/tx_mod/sel0__0[0]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.272 r  uart/tx_mod/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    uart/tx_mod/n_reg[2]_i_1_n_1
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.825    uart/tx_mod/clk
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/C
                         clock pessimism              0.254    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.121    -0.367    uart/tx_mod/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.650%)  route 0.250ns (60.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.202    Data_memory/Q[11]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.297    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.616%)  route 0.250ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[5]/Q
                         net (fo=4, routed)           0.250    -0.201    Data_memory/Q[5]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.297    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.554%)  route 0.251ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[9]/Q
                         net (fo=4, routed)           0.251    -0.201    Data_memory/Q[9]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.297    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_tx/aux_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.567    -0.614    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  bip/datapath/ACC_reg[13]/Q
                         net (fo=4, routed)           0.134    -0.339    uart/int_tx/In_Data[13]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.294 r  uart/int_tx/aux[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    uart/int_tx/aux[13]_i_1_n_1
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.837    -0.853    uart/int_tx/clk
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.121    -0.394    uart/int_tx/aux_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/br_g/ciclos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.206%)  route 0.104ns (35.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/br_g/clk
    SLICE_X1Y53          FDRE                                         r  uart/br_g/ciclos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  uart/br_g/ciclos_reg[0]/Q
                         net (fo=8, routed)           0.104    -0.344    uart/br_g/ciclos[0]
    SLICE_X0Y53          LUT6 (Prop_lut6_I4_O)        0.045    -0.299 r  uart/br_g/ciclos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    uart/br_g/ciclos[5]_i_1_n_1
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.863    -0.826    uart/br_g/clk
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.092    -0.400    uart/br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.710ns  (logic 3.975ns (69.616%)  route 1.735ns (30.384%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.046 r  bip/datapath/alu/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.458    14.504    Program_memory/ACC_reg[14][3]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.306    14.810 r  Program_memory/ACC[15]_i_2/O
                         net (fo=1, routed)           0.000    14.810    bip/datapath/D[15]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[15]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.032    18.969    bip/datapath/ACC_reg[15]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.617ns  (logic 3.877ns (69.021%)  route 1.740ns (30.979%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.955 r  bip/datapath/alu/_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.463    14.418    Program_memory/ACC_reg[14][0]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.299    14.717 r  Program_memory/ACC[12]_i_1/O
                         net (fo=1, routed)           0.000    14.717    bip/datapath/D[12]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[12]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.029    18.966    bip/datapath/ACC_reg[12]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -14.717    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.570ns  (logic 3.993ns (71.688%)  route 1.577ns (28.312%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.067 r  bip/datapath/alu/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.300    14.367    Program_memory/ACC_reg[14][1]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.303    14.670 r  Program_memory/ACC[13]_i_1/O
                         net (fo=1, routed)           0.000    14.670    bip/datapath/D[13]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.968    bip/datapath/ACC_reg[13]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.595ns  (logic 3.861ns (69.011%)  route 1.734ns (30.989%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.932 r  bip/datapath/alu/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.457    14.389    Program_memory/ACC_reg[11]_0[3]
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.306    14.695 r  Program_memory/ACC[11]_i_1/O
                         net (fo=1, routed)           0.000    14.695    bip/datapath/D[11]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[11]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.475ns  (logic 3.897ns (71.172%)  route 1.578ns (28.828%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.733 r  bip/datapath/alu/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.733    bip/datapath/alu/_inferred__0/i__carry__1_n_1
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.972 r  bip/datapath/alu/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.301    14.273    Program_memory/ACC_reg[14][2]
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.302    14.575 r  Program_memory/ACC[14]_i_1/O
                         net (fo=1, routed)           0.000    14.575    bip/datapath/D[14]
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.452    18.457    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[14]/C
                         clock pessimism              0.564    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X11Y47         FDCE (Setup_fdce_C_D)        0.031    18.968    bip/datapath/ACC_reg[14]
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.509ns  (logic 3.763ns (68.307%)  route 1.746ns (31.693%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.841 r  bip/datapath/alu/_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.469    14.310    Program_memory/ACC_reg[11]_0[0]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.299    14.609 r  Program_memory/ACC[8]_i_1/O
                         net (fo=1, routed)           0.000    14.609    bip/datapath/D[8]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[8]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.081    19.017    bip/datapath/ACC_reg[8]
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -14.609    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.493ns  (logic 3.747ns (68.218%)  route 1.746ns (31.782%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.818 r  bip/datapath/alu/_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.469    14.287    Program_memory/ACC_reg[7]_0[3]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.306    14.593 r  Program_memory/ACC[7]_i_1/O
                         net (fo=1, routed)           0.000    14.593    bip/datapath/D[7]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[7]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[7]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.466ns  (logic 3.879ns (70.967%)  route 1.587ns (29.033%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.953 r  bip/datapath/alu/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.310    14.263    Program_memory/ACC_reg[11]_0[1]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.303    14.566 r  Program_memory/ACC[9]_i_1/O
                         net (fo=1, routed)           0.000    14.566    bip/datapath/D[9]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.079    19.015    bip/datapath/ACC_reg[9]
  -------------------------------------------------------------------
                         required time                         19.015    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.398ns  (logic 3.649ns (67.600%)  route 1.749ns (32.400%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.727 r  bip/datapath/alu/_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.472    14.199    Program_memory/ACC_reg[7]_0[0]
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.299    14.498 r  Program_memory/ACC[4]_i_1/O
                         net (fo=1, routed)           0.000    14.498    bip/datapath/D[4]
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[4]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y45         FDCE (Setup_fdce_C_D)        0.077    19.013    bip/datapath/ACC_reg[4]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 Data_memory/ram_name_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bip/datapath/ACC_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.377ns  (logic 3.783ns (70.349%)  route 1.594ns (29.651%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 9.100 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.488 f  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.612     9.100    Data_memory/bbstub_clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    11.554 r  Data_memory/ram_name_reg/DOBDO[1]
                         net (fo=2, routed)           1.277    12.831    Program_memory/ram_data[1]
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.955 r  Program_memory/i__carry_i_4/O
                         net (fo=1, routed)           0.000    12.955    bip/datapath/alu/ram_name_reg[1]
    SLICE_X9Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.505 r  bip/datapath/alu/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.505    bip/datapath/alu/_inferred__0/i__carry_n_1
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.619 r  bip/datapath/alu/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.619    bip/datapath/alu/_inferred__0/i__carry__0_n_1
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.858 r  bip/datapath/alu/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.317    14.175    Program_memory/ACC_reg[11]_0[2]
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.302    14.477 r  Program_memory/ACC[10]_i_1/O
                         net (fo=1, routed)           0.000    14.477    bip/datapath/D[10]
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         1.451    18.456    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[10]/C
                         clock pessimism              0.564    19.019    
                         clock uncertainty           -0.084    18.936    
    SLICE_X10Y46         FDCE (Setup_fdce_C_D)        0.077    19.013    bip/datapath/ACC_reg[10]
  -------------------------------------------------------------------
                         required time                         19.013    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  4.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.430%)  route 0.232ns (58.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[4]/Q
                         net (fo=4, routed)           0.232    -0.220    Program_memory/Q[4]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.084    -0.473    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.290    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.187%)  route 0.234ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/control/clk
    SLICE_X8Y43          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.234    -0.217    Program_memory/Q[7]
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.878    -0.811    Program_memory/clk
    RAMB36_X0Y8          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.084    -0.473    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.290    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/is_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.021%)  route 0.124ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.124    -0.323    uart/rx_mod/state_reg
    SLICE_X6Y44          LUT6 (Prop_lut6_I4_O)        0.045    -0.278 r  uart/rx_mod/is_s_i_1/O
                         net (fo=1, routed)           0.000    -0.278    uart/int_rx/b_reg_reg[0]
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/is_s_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.121    -0.368    uart/int_rx/is_s_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart/int_rx/state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_rx/aux_BIP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.636%)  route 0.126ns (40.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/int_rx/clk
    SLICE_X4Y44          FDCE                                         r  uart/int_rx/state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  uart/int_rx/state_reg_reg/Q
                         net (fo=3, routed)           0.126    -0.321    uart/int_rx/state_reg
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  uart/int_rx/aux_BIP_i_1/O
                         net (fo=1, routed)           0.000    -0.276    uart/int_rx/aux_BIP_i_1_n_1
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.826    uart/int_rx/clk
    SLICE_X6Y44          FDCE                                         r  uart/int_rx/aux_BIP_reg/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X6Y44          FDCE (Hold_fdce_C_D)         0.120    -0.369    uart/int_rx/aux_BIP_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart/tx_mod/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_mod/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.013%)  route 0.129ns (40.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.594    -0.587    uart/tx_mod/clk
    SLICE_X1Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  uart/tx_mod/n_reg_reg[0]/Q
                         net (fo=5, routed)           0.129    -0.317    uart/tx_mod/sel0__0[0]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.045    -0.272 r  uart/tx_mod/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    uart/tx_mod/n_reg[2]_i_1_n_1
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.864    -0.825    uart/tx_mod/clk
    SLICE_X2Y51          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/C
                         clock pessimism              0.254    -0.571    
                         clock uncertainty            0.084    -0.488    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.121    -0.367    uart/tx_mod/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.650%)  route 0.250ns (60.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[11]/Q
                         net (fo=4, routed)           0.250    -0.202    Data_memory/Q[11]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155    -0.297    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.616%)  route 0.250ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y45         FDCE                                         r  bip/datapath/ACC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[5]/Q
                         net (fo=4, routed)           0.250    -0.201    Data_memory/Q[5]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.297    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Data_memory/ram_name_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.554%)  route 0.251ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.566    -0.615    bip/datapath/clk
    SLICE_X10Y46         FDCE                                         r  bip/datapath/ACC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  bip/datapath/ACC_reg[9]/Q
                         net (fo=4, routed)           0.251    -0.201    Data_memory/Q[9]
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.879    -0.810    Data_memory/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  Data_memory/ram_name_reg/CLKARDCLK
                         clock pessimism              0.274    -0.536    
                         clock uncertainty            0.084    -0.452    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.297    Data_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bip/datapath/ACC_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/int_tx/aux_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.567    -0.614    bip/datapath/clk
    SLICE_X11Y47         FDCE                                         r  bip/datapath/ACC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  bip/datapath/ACC_reg[13]/Q
                         net (fo=4, routed)           0.134    -0.339    uart/int_tx/In_Data[13]
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.045    -0.294 r  uart/int_tx/aux[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    uart/int_tx/aux[13]_i_1_n_1
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.837    -0.853    uart/int_tx/clk
    SLICE_X10Y48         FDCE                                         r  uart/int_tx/aux_reg[13]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.084    -0.515    
    SLICE_X10Y48         FDCE (Hold_fdce_C_D)         0.121    -0.394    uart/int_tx/aux_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/br_g/ciclos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.206%)  route 0.104ns (35.794%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.593    -0.588    uart/br_g/clk
    SLICE_X1Y53          FDRE                                         r  uart/br_g/ciclos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  uart/br_g/ciclos_reg[0]/Q
                         net (fo=8, routed)           0.104    -0.344    uart/br_g/ciclos[0]
    SLICE_X0Y53          LUT6 (Prop_lut6_I4_O)        0.045    -0.299 r  uart/br_g/ciclos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    uart/br_g/ciclos[5]_i_1_n_1
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  inst/inst/clkout1_buf/O
                         net (fo=160, routed)         0.863    -0.826    uart/br_g/clk
    SLICE_X0Y53          FDRE                                         r  uart/br_g/ciclos_reg[5]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.084    -0.492    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.092    -0.400    uart/br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.101    





