<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
time_elapsed: 0.008s
ram usage: 9688 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):0-459,
                        lifetime: Static,
                        name: parallel_if(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):7-18,
                        params: [],
                        ports: [],
                        items: [
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):23-41,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):23-32,
                                        data: RegType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):28-29,
                                                    data: LiteralExpr(
                                                        Number(
                                                            3(5),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):30-31,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(7),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):33-40,
                                            name: counter(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):33-40,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):42-80,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):42-47,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):47-50,
                                            name: clk(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):47-50,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):51-56,
                                            name: reset(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):51-56,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):57-63,
                                            name: enable(15),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):57-63,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):65-70,
                                            name: up_en(17),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):65-70,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):72-79,
                                            name: down_en(19),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):72-79,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):82-459,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):89-459,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):89-104,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):92-103,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):100-103,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):100-103,
                                                                        name: clk(11),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):129-459,
                                                label: None,
                                                data: IfStmt {
                                                    up: None,
                                                    cond: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):133-146,
                                                        data: BinaryExpr {
                                                            op: LogicEq,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):133-138,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):133-138,
                                                                        name: reset(13),
                                                                    },
                                                                ),
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):142-146,
                                                                data: LiteralExpr(
                                                                    BasedInteger(
                                                                        Some(
                                                                            1(21),
                                                                        ),
                                                                        false,
                                                                        &#39;b&#39;,
                                                                        0(7),
                                                                    ),
                                                                ),
                                                            },
                                                        },
                                                    },
                                                    main_stmt: Stmt {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):148-181,
                                                        label: None,
                                                        data: SequentialBlock(
                                                            [
                                                                Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):157-176,
                                                                    label: None,
                                                                    data: NonblockingAssignStmt {
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):157-164,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):157-164,
                                                                                    name: counter(9),
                                                                                },
                                                                            ),
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):168-175,
                                                                            data: LiteralExpr(
                                                                                BasedInteger(
                                                                                    Some(
                                                                                        4(23),
                                                                                    ),
                                                                                    false,
                                                                                    &#39;b&#39;,
                                                                                    0000(25),
                                                                                ),
                                                                            ),
                                                                        },
                                                                        delay: None,
                                                                        event: None,
                                                                    },
                                                                },
                                                            ],
                                                        ),
                                                    },
                                                    else_stmt: Some(
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):187-459,
                                                            label: None,
                                                            data: SequentialBlock(
                                                                [
                                                                    Stmt {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):242-321,
                                                                        label: None,
                                                                        data: IfStmt {
                                                                            up: None,
                                                                            cond: Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):246-277,
                                                                                data: BinaryExpr {
                                                                                    op: LogicAnd,
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):246-260,
                                                                                        data: BinaryExpr {
                                                                                            op: LogicEq,
                                                                                            lhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):246-252,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):246-252,
                                                                                                        name: enable(15),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            rhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):256-260,
                                                                                                data: LiteralExpr(
                                                                                                    BasedInteger(
                                                                                                        Some(
                                                                                                            1(21),
                                                                                                        ),
                                                                                                        false,
                                                                                                        &#39;b&#39;,
                                                                                                        1(21),
                                                                                                    ),
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):264-277,
                                                                                        data: BinaryExpr {
                                                                                            op: LogicEq,
                                                                                            lhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):264-269,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):264-269,
                                                                                                        name: up_en(17),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            rhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):273-277,
                                                                                                data: LiteralExpr(
                                                                                                    BasedInteger(
                                                                                                        Some(
                                                                                                            1(21),
                                                                                                        ),
                                                                                                        false,
                                                                                                        &#39;b&#39;,
                                                                                                        1(21),
                                                                                                    ),
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                },
                                                                            },
                                                                            main_stmt: Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):279-321,
                                                                                label: None,
                                                                                data: SequentialBlock(
                                                                                    [
                                                                                        Stmt {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):289-315,
                                                                                            label: None,
                                                                                            data: NonblockingAssignStmt {
                                                                                                lhs: Expr {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):289-296,
                                                                                                    data: IdentExpr(
                                                                                                        Identifier {
                                                                                                            id: NodeId(
                                                                                                                0,
                                                                                                            ),
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):289-296,
                                                                                                            name: counter(9),
                                                                                                        },
                                                                                                    ),
                                                                                                },
                                                                                                rhs: Expr {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):300-314,
                                                                                                    data: BinaryExpr {
                                                                                                        op: Add,
                                                                                                        lhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):300-307,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):300-307,
                                                                                                                    name: counter(9),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        rhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):310-314,
                                                                                                            data: LiteralExpr(
                                                                                                                BasedInteger(
                                                                                                                    Some(
                                                                                                                        1(21),
                                                                                                                    ),
                                                                                                                    false,
                                                                                                                    &#39;b&#39;,
                                                                                                                    1(21),
                                                                                                                ),
                                                                                                            ),
                                                                                                        },
                                                                                                    },
                                                                                                },
                                                                                                delay: None,
                                                                                                event: None,
                                                                                            },
                                                                                        },
                                                                                    ],
                                                                                ),
                                                                            },
                                                                            else_stmt: None,
                                                                        },
                                                                    },
                                                                    Stmt {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):373-454,
                                                                        label: None,
                                                                        data: IfStmt {
                                                                            up: None,
                                                                            cond: Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):377-410,
                                                                                data: BinaryExpr {
                                                                                    op: LogicAnd,
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):377-391,
                                                                                        data: BinaryExpr {
                                                                                            op: LogicEq,
                                                                                            lhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):377-383,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):377-383,
                                                                                                        name: enable(15),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            rhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):387-391,
                                                                                                data: LiteralExpr(
                                                                                                    BasedInteger(
                                                                                                        Some(
                                                                                                            1(21),
                                                                                                        ),
                                                                                                        false,
                                                                                                        &#39;b&#39;,
                                                                                                        1(21),
                                                                                                    ),
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):395-410,
                                                                                        data: BinaryExpr {
                                                                                            op: LogicEq,
                                                                                            lhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):395-402,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):395-402,
                                                                                                        name: down_en(19),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            rhs: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):406-410,
                                                                                                data: LiteralExpr(
                                                                                                    BasedInteger(
                                                                                                        Some(
                                                                                                            1(21),
                                                                                                        ),
                                                                                                        false,
                                                                                                        &#39;b&#39;,
                                                                                                        1(21),
                                                                                                    ),
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                },
                                                                            },
                                                                            main_stmt: Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):412-454,
                                                                                label: None,
                                                                                data: SequentialBlock(
                                                                                    [
                                                                                        Stmt {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):422-448,
                                                                                            label: None,
                                                                                            data: NonblockingAssignStmt {
                                                                                                lhs: Expr {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):422-429,
                                                                                                    data: IdentExpr(
                                                                                                        Identifier {
                                                                                                            id: NodeId(
                                                                                                                0,
                                                                                                            ),
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):422-429,
                                                                                                            name: counter(9),
                                                                                                        },
                                                                                                    ),
                                                                                                },
                                                                                                rhs: Expr {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):433-447,
                                                                                                    data: BinaryExpr {
                                                                                                        op: Sub,
                                                                                                        lhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):433-440,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):433-440,
                                                                                                                    name: counter(9),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        rhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>&#34;):443-447,
                                                                                                            data: LiteralExpr(
                                                                                                                BasedInteger(
                                                                                                                    Some(
                                                                                                                        1(21),
                                                                                                                    ),
                                                                                                                    false,
                                                                                                                    &#39;b&#39;,
                                                                                                                    1(21),
                                                                                                                ),
                                                                                                            ),
                                                                                                        },
                                                                                                    },
                                                                                                },
                                                                                                delay: None,
                                                                                                event: None,
                                                                                            },
                                                                                        },
                                                                                    ],
                                                                                ),
                                                                            },
                                                                            else_stmt: None,
                                                                        },
                                                                    },
                                                                ],
                                                            ),
                                                        },
                                                    ),
                                                },
                                            },
                                        ),
                                    },
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>