##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
		4.3::Critical Path Report for emFile_1_Clock_1
		4.4::Critical Path Report for uart_IntClock
		4.5::Critical Path Report for uart_solinst_IntClock
		4.6::Critical Path Report for uart_ultrasonic_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.2::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
		5.3::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
		5.4::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
		5.5::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. uart_solinst_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                     | Frequency: 28.88 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: NEOMOTE_1_UART_MOTE_IntClock  | Frequency: 32.25 MHz  | Target: 0.92 MHz   | 
Clock: emFile_1_Clock_1              | Frequency: 45.22 MHz  | Target: 24.00 MHz  | 
Clock: uart_IntClock                 | Frequency: 28.88 MHz  | Target: 0.92 MHz   | 
Clock: uart_solinst_IntClock         | Frequency: 36.42 MHz  | Target: 0.08 MHz   | 
Clock: uart_ultrasonic_IntClock      | Frequency: 28.95 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                     uart_IntClock                 41666.7          7037        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     uart_solinst_IntClock         41666.7          24346       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                     uart_ultrasonic_IntClock      41666.7          7123        N/A              N/A         N/A              N/A         N/A              N/A         
NEOMOTE_1_UART_MOTE_IntClock  NEOMOTE_1_UART_MOTE_IntClock  1.08333e+006     1052328     N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1              emFile_1_Clock_1              41666.7          19551       N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock                 uart_IntClock                 1.08333e+006     1060159     N/A              N/A         N/A              N/A         N/A              N/A         
uart_solinst_IntClock         uart_solinst_IntClock         1.30417e+007     13014212    N/A              N/A         N/A              N/A         N/A              N/A         
uart_ultrasonic_IntClock      uart_ultrasonic_IntClock      1.30417e+007     13017228    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase         
-----------------------  ------------  -----------------------  
\emFile_1:miso0(0)_PAD\  29007         emFile_1_Clock_1:R       
uart_solinst_rx(0)_PAD   46679         uart_solinst_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                         Clock to Out  Clock Name:Phase                
--------------------------------  ------------  ------------------------------  
\NEOMOTE_1:I2C_0_SCL(0)_PAD\:out  27996         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:I2C_0_SCL(0)_PAD\:out  27996         CyBUS_CLK(fixed-function):F     
\NEOMOTE_1:I2C_0_SDA(0)_PAD\:out  27747         CyBUS_CLK(fixed-function):R     
\NEOMOTE_1:I2C_0_SDA(0)_PAD\:out  27747         CyBUS_CLK(fixed-function):F     
\NEOMOTE_1:TX_Pin(0)_PAD\         35097         NEOMOTE_1_UART_MOTE_IntClock:R  
\emFile_1:mosi0(0)_PAD\           32511         emFile_1_Clock_1:R              
\emFile_1:sclk0(0)_PAD\           24772         emFile_1_Clock_1:R              
uart_solinst_tx(0)_PAD            35842         uart_solinst_IntClock:R         
uart_tx(0)_PAD                    37995         uart_IntClock:R                 


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7037p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29420
-------------------------------------   ----- 
End-of-path arrival time (ps)           29420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell25       18338  18338   7037  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell54     5423  23761   7037  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell54     3350  27111   7037  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29420   7037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for NEOMOTE_1_UART_MOTE_IntClock
**********************************************************
Clock: NEOMOTE_1_UART_MOTE_IntClock
Frequency: 32.25 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1052328p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19486
-------------------------------------   ----- 
End-of-path arrival time (ps)           19486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q                       macrocell22     1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_3           macrocell10     8610   9860  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell10     3350  13210  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   6275  19486  1052328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 45.22 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 19551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18606
-------------------------------------   ----- 
End-of-path arrival time (ps)           18606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell4   8300   8300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell40     4650  12950  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell40     3350  16300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell39     2306  18606  19551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell39         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 28.88 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7037p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29420
-------------------------------------   ----- 
End-of-path arrival time (ps)           29420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell25       18338  18338   7037  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell54     5423  23761   7037  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell54     3350  27111   7037  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29420   7037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for uart_solinst_IntClock
***************************************************
Clock: uart_solinst_IntClock
Frequency: 36.42 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13014212p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23945
-------------------------------------   ----- 
End-of-path arrival time (ps)           23945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_state_2_split\/main_5  macrocell87  10034  16934  13014212  RISE       1
\uart_solinst:BUART:rx_state_2_split\/q       macrocell87   3350  20284  13014212  RISE       1
\uart_solinst:BUART:rx_state_2\/main_6        macrocell86   3661  23945  13014212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for uart_ultrasonic_IntClock
******************************************************
Clock: uart_ultrasonic_IntClock
Frequency: 28.95 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29333
-------------------------------------   ----- 
End-of-path arrival time (ps)           29333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell29        17704  17704   7123  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell111     5989  23693   7123  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell111     3350  27043   7123  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2291  29333   7123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 19551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18606
-------------------------------------   ----- 
End-of-path arrival time (ps)           18606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell4   8300   8300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell40     4650  12950  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell40     3350  16300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell39     2306  18606  19551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell39         0      0  RISE       1


5.2::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                      macrocell65     1250   1250  1060159  RISE       1
\uart:BUART:counter_load_not\/main_0           macrocell48     4154   5404  1060159  RISE       1
\uart:BUART:counter_load_not\/q                macrocell48     3350   8754  1060159  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2900  11655  1060159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (NEOMOTE_1_UART_MOTE_IntClock:R vs. NEOMOTE_1_UART_MOTE_IntClock:R)
*************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1052328p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19486
-------------------------------------   ----- 
End-of-path arrival time (ps)           19486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q                       macrocell22     1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_3           macrocell10     8610   9860  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell10     3350  13210  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   6275  19486  1052328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (uart_ultrasonic_IntClock:R vs. uart_ultrasonic_IntClock:R)
*****************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13017228p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18148
-------------------------------------   ----- 
End-of-path arrival time (ps)           18148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell13   5680   5680  13017228  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/main_0      macrocell120     3640   9320  13017228  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/q           macrocell120     3350  12670  13017228  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell12   5478  18148  13017228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1


5.5::Critical Path Report for (uart_solinst_IntClock:R vs. uart_solinst_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13014212p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23945
-------------------------------------   ----- 
End-of-path arrival time (ps)           23945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_state_2_split\/main_5  macrocell87  10034  16934  13014212  RISE       1
\uart_solinst:BUART:rx_state_2_split\/q       macrocell87   3350  20284  13014212  RISE       1
\uart_solinst:BUART:rx_state_2\/main_6        macrocell86   3661  23945  13014212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7037p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29420
-------------------------------------   ----- 
End-of-path arrival time (ps)           29420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell25       18338  18338   7037  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell54     5423  23761   7037  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell54     3350  27111   7037  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29420   7037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. uart_ultrasonic_IntClock:R)
**************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29333
-------------------------------------   ----- 
End-of-path arrival time (ps)           29333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell29        17704  17704   7123  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell111     5989  23693   7123  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell111     3350  27043   7123  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2291  29333   7123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. uart_solinst_IntClock:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_state_2\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 24346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  24346  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/main_0       macrocell88    5596   8176  24346  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/q            macrocell88    3350  11526  24346  RISE       1
\uart_solinst:BUART:rx_state_2\/main_7               macrocell86    2284  13811  24346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7037p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29420
-------------------------------------   ----- 
End-of-path arrival time (ps)           29420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell25       18338  18338   7037  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell54     5423  23761   7037  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell54     3350  27111   7037  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  29420   7037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7123p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29333
-------------------------------------   ----- 
End-of-path arrival time (ps)           29333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell29        17704  17704   7123  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/main_0         macrocell111     5989  23693   7123  RISE       1
\uart_ultrasonic:BUART:rx_postpoll\/q              macrocell111     3350  27043   7123  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2291  29333   7123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 13482p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24675
-------------------------------------   ----- 
End-of-path arrival time (ps)           24675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                iocell25     18338  18338   7037  RISE       1
\uart:BUART:rx_last\/main_0  macrocell52   6337  24675  13482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24515
-------------------------------------   ----- 
End-of-path arrival time (ps)           24515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell25     18338  18338   7037  RISE       1
\uart:BUART:rx_state_0\/main_0  macrocell55   6177  24515  13642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13642p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24515
-------------------------------------   ----- 
End-of-path arrival time (ps)           24515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                    iocell25     18338  18338   7037  RISE       1
\uart:BUART:rx_status_3\/main_0  macrocell59   6177  24515  13642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13650p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24507
-------------------------------------   ----- 
End-of-path arrival time (ps)           24507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell25     18338  18338   7037  RISE       1
\uart:BUART:rx_state_2\/main_0  macrocell56   6169  24507  13650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 14396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23761
-------------------------------------   ----- 
End-of-path arrival time (ps)           23761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell25     18338  18338   7037  RISE       1
MODIN5_0/main_0  macrocell3    5423  23761  14396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 14396p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23761
-------------------------------------   ----- 
End-of-path arrival time (ps)           23761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell25            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell25     18338  18338   7037  RISE       1
MODIN5_1/main_0  macrocell4    5423  23761  14396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 14464p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23693
-------------------------------------   ----- 
End-of-path arrival time (ps)           23693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb  iocell29     17704  17704   7123  RISE       1
MODIN9_0/main_2           macrocell5    5989  23693  14464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 14464p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23693
-------------------------------------   ----- 
End-of-path arrival time (ps)           23693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb  iocell29     17704  17704   7123  RISE       1
MODIN9_1/main_2           macrocell6    5989  23693  14464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 15078p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23079
-------------------------------------   ----- 
End-of-path arrival time (ps)           23079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell29      17704  17704   7123  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_5  macrocell113   5375  23079  15078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_last\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_last\/clock_0
Path slack     : 15092p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23064
-------------------------------------   ----- 
End-of-path arrival time (ps)           23064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell29      17704  17704   7123  RISE       1
\uart_ultrasonic:BUART:rx_last\/main_0  macrocell109   5360  23064  15092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell109        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 15092p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23064
-------------------------------------   ----- 
End-of-path arrival time (ps)           23064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell29      17704  17704   7123  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_5  macrocell112   5360  23064  15092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 15092p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_ultrasonic_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23064
-------------------------------------   ----- 
End-of-path arrival time (ps)           23064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell29            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell29      17704  17704   7123  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_5  macrocell116   5360  23064  15092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 19551p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18606
-------------------------------------   ----- 
End-of-path arrival time (ps)           18606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell4   8300   8300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell40     4650  12950  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell40     3350  16300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell39     2306  18606  19551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 19569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18588
-------------------------------------   ----- 
End-of-path arrival time (ps)           18588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell4   8300   8300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell41     4641  12941  19569  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell41     3350  16291  19569  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell39     2297  18588  19569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 21517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16640
-------------------------------------   ----- 
End-of-path arrival time (ps)           16640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell4   8300   8300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell37     8340  16640  21517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell37         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 23571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14586
-------------------------------------   ----- 
End-of-path arrival time (ps)           14586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell4   8300   8300  19551  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell38     6286  14586  23571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_state_2\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 24346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13811
-------------------------------------   ----- 
End-of-path arrival time (ps)           13811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  24346  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/main_0       macrocell88    5596   8176  24346  RISE       1
\uart_solinst:BUART:rx_state_2_split_1\/q            macrocell88    3350  11526  24346  RISE       1
\uart_solinst:BUART:rx_state_2\/main_7               macrocell86    2284  13811  24346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 24441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15655
-------------------------------------   ----- 
End-of-path arrival time (ps)           15655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell4   5280   5280  24441  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_5          macrocell42     4708   9988  24441  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q               macrocell42     3350  13338  24441  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6           statusicell3    2318  15655  24441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 24464p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15632
-------------------------------------   ----- 
End-of-path arrival time (ps)           15632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell43    1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_2  macrocell46    5416   6666  24464  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell46    3350  10016  24464  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell4   5617  15632  24464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_state_3\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 24826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13331
-------------------------------------   ----- 
End-of-path arrival time (ps)           13331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_state_3_split\/main_2         macrocell90    5103   7683  24826  RISE       1
\uart_solinst:BUART:rx_state_3_split\/q              macrocell90    3350  11033  24826  RISE       1
\uart_solinst:BUART:rx_state_3\/main_7               macrocell89    2298  13331  24826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_11
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 25286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12871
-------------------------------------   ----- 
End-of-path arrival time (ps)           12871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/main_2       macrocell79    4015   6595  25286  RISE       1
\uart_solinst:BUART:rx_load_fifo_split\/q            macrocell79    3350   9945  25286  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_11            macrocell78    2926  12871  25286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_state_2\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 25444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12713
-------------------------------------   ----- 
End-of-path arrival time (ps)           12713
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_state_2_split\/main_0         macrocell87    3121   5701  25444  RISE       1
\uart_solinst:BUART:rx_state_2_split\/q              macrocell87    3350   9051  25444  RISE       1
\uart_solinst:BUART:rx_state_2\/main_6               macrocell86    3661  12713  25444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 25931p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12226
-------------------------------------   ----- 
End-of-path arrival time (ps)           12226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/main_2   macrocell81    3996   6576  25931  RISE       1
\uart_solinst:BUART:rx_markspace_pre_split\/q        macrocell81    3350   9926  25931  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_8         macrocell80    2300  12226  25931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 26498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13599
-------------------------------------   ----- 
End-of-path arrival time (ps)           13599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_status_0\/main_2              macrocell92    4015   6595  26498  RISE       1
\uart_solinst:BUART:rx_status_0\/q                   macrocell92    3350   9945  26498  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_0              statusicell7   3654  13599  26498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 26962p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   39817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12855
-------------------------------------   ----- 
End-of-path arrival time (ps)           12855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell      2110   2110  26962  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell36     4596   6706  26962  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell36     3350  10056  26962  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   2798  12855  26962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 27234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12863
-------------------------------------   ----- 
End-of-path arrival time (ps)           12863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell     2110   2110  26962  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell36    4596   6706  26962  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell36    3350  10056  26962  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell4   2807  12863  27234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell4        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 27266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  27266  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell43     5611  10891  27266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 27266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  27266  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell45     5611  10891  27266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_6
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 27910p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -1570
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  24346  RISE       1
\uart_solinst:BUART:rx_status_6\/main_0              macrocell96    3922   6502  27910  RISE       1
\uart_solinst:BUART:rx_status_6\/q                   macrocell96    3350   9852  27910  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_6              statusicell7   2335  12187  27910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28149p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell43     1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   5968   7218  28149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 28942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9215
-------------------------------------   ---- 
End-of-path arrival time (ps)           9215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  27266  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell44     3935   9215  28942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell45     1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   4980   6230  29137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_address_detected\/main_0
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 30330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  24346  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_0      macrocell74    5246   7826  30330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_address_detected\/main_1
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 30353p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7804
-------------------------------------   ---- 
End-of-path arrival time (ps)           7804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell3   2580   2580  25456  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_1      macrocell74    5224   7804  30353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 30762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell44   1250   1250  26814  RISE       1
\emFile_1:Net_22\/main_1         macrocell32   6144   7394  30762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell44   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell38   6144   7394  30762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_address_detected\/main_2
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 30786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7371
-------------------------------------   ---- 
End-of-path arrival time (ps)           7371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_2      macrocell74    4791   7371  30786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30893p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26962  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell44   5154   7264  30893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30897p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell37   1250   1250  30897  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell38   6009   7259  30897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26992  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell44   5123   7233  30924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 31049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6300
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell44     1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   3068   4318  31049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7033
-------------------------------------   ---- 
End-of-path arrival time (ps)           7033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell34   1250   1250  26378  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell44   5783   7033  31123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6706
-------------------------------------   ---- 
End-of-path arrival time (ps)           6706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26962  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell35   4596   6706  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31480p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26992  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell35   4567   6677  31480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell43   1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell33   5416   6666  31491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31491p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell43   1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell44   5416   6666  31491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 31562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_2      macrocell82    4015   6595  31562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell44   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell34   5253   6503  31653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell43   5253   6503  31653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6503
-------------------------------------   ---- 
End-of-path arrival time (ps)           6503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell45   5253   6503  31653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 31655p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  24346  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_0     macrocell73    3922   6502  31655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_2
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 31664p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_2     macrocell73    3912   6492  31664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31669p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell44   1250   1250  26814  RISE       1
\emFile_1:Net_1\/main_1          macrocell31   5238   6488  31669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell45   1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell33   4968   6218  31938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 31938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell45   1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell44   4968   6218  31938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell45   1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell35   4918   6168  31989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell43   1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell35   4718   5968  32188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32191p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27568  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell44   3856   5966  32191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32192p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell3   2580   2580  25456  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_1      macrocell82    3385   5965  32192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32204p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27568  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell35   3842   5952  32204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26962  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell34   3756   5866  32291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26962  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell43   3756   5866  32291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32291p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    2110   2110  26962  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell45   3756   5866  32291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_1
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 32307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_6  controlcell3   2580   2580  25456  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_1     macrocell73    3269   5849  32307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27568  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell34   3733   5843  32314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27568  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell43   3733   5843  32314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    2110   2110  27568  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell45   3733   5843  32314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26992  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell34   3720   5830  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26992  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell43   3720   5830  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    2110   2110  26992  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell45   3720   5830  32327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 32364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  24346  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_0         macrocell80    3213   5793  32364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_0
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 32364p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_7  controlcell3   2580   2580  24346  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_0      macrocell82    3213   5793  32364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  27772  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell44   3649   5759  32398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32411p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  27772  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell35   3636   5746  32411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 32452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_solinst_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/busclk            controlcell3        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\uart_solinst:BUART:sCR:AsyncCtl:CtrlReg\/control_5  controlcell3   2580   2580  24826  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_0             macrocell78    3125   5705  32452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  27759  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell34   3557   5667  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  27759  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell43   3557   5667  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  27759  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell45   3557   5667  32490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  27772  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell34   3544   5654  32503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  27772  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell43   3544   5654  32503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    2110   2110  27772  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell45   3544   5654  32503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32536p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  27759  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell44   3511   5621  32536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32693p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    2110   2110  27759  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell35   3354   5464  32693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 32900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell45   1250   1250  24911  RISE       1
\emFile_1:Net_22\/main_0         macrocell32   4006   5256  32900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 32900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell45   1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell38   4006   5256  32900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell43   1250   1250  24464  RISE       1
\emFile_1:Net_22\/main_2         macrocell32   3805   5055  33102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 33102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell43   1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell38   3805   5055  33102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell32   1250   1250  33168  RISE       1
\emFile_1:Net_22\/main_3  macrocell32   3739   4989  33168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell45   1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell34   3116   4366  33790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell45   1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell43   3116   4366  33790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell45   1250   1250  24911  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell45   3116   4366  33790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 33794p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell45   1250   1250  24911  RISE       1
\emFile_1:Net_1\/main_0          macrocell31   3113   4363  33794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 33841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell44   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell33   3066   4316  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33841p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell44   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell44   3066   4316  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3340
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38327

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell33   1250   1250  33879  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    3197   4447  33879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell44   1250   1250  26814  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell35   2944   4194  33963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 33990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell43   1250   1250  24464  RISE       1
\emFile_1:Net_1\/main_2          macrocell31   2917   4167  33990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell43   1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell34   2914   4164  33993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell43   1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell43   2914   4164  33993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell43   1250   1250  24464  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell45   2914   4164  33993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell34   1250   1250  26378  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell34   2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell34   1250   1250  26378  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell43   2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell34   1250   1250  26378  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell45   2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell33   1250   1250  33879  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell33   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell31   1250   1250  34615  RISE       1
\emFile_1:Net_1\/main_3  macrocell31   2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell35   1250   1250  34618  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell35   2289   3539  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell38   1250   1250  34666  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell38   2240   3490  34666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1052328p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                              -11520
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19486
-------------------------------------   ----- 
End-of-path arrival time (ps)           19486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q                       macrocell22     1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/main_3           macrocell10     8610   9860  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:counter_load_not\/q                macrocell10     3350  13210  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   6275  19486  1052328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1056886p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20158
-------------------------------------   ----- 
End-of-path arrival time (ps)           20158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1056886  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/main_0      macrocell23     2891   8571  1056886  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk_enable_pre\/q           macrocell23     3350  11921  1056886  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   8237  20158  1056886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11655
-------------------------------------   ----- 
End-of-path arrival time (ps)           11655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                      macrocell65     1250   1250  1060159  RISE       1
\uart:BUART:counter_load_not\/main_0           macrocell48     4154   5404  1060159  RISE       1
\uart:BUART:counter_load_not\/q                macrocell48     3350   8754  1060159  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2900  11655  1060159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062798p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062798  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell63     2288   7968  1062798  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/q           macrocell63     3350  11318  1062798  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2928  14246  1062798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1063591p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18173
-------------------------------------   ----- 
End-of-path arrival time (ps)           18173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  1063591  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell60     2896   8176  1063591  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell60     3350  11526  1063591  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell5    6647  18173  1063591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064190p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -4220
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14923
-------------------------------------   ----- 
End-of-path arrival time (ps)           14923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q   macrocell11   1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/main_0  macrocell13   7461   8711  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_counter_load\/q       macrocell13   3350  12061  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/load   count7cell    2862  14923  1064190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock
Path slack     : 1064851p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q         macrocell22    1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/main_4  macrocell27   10047  11297  1064851  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_status_0\/q       macrocell27    3350  14647  1064851  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/status_0  statusicell2   2265  16912  1064851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxSts\/clock                statusicell2        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 1067013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14750
-------------------------------------   ----- 
End-of-path arrival time (ps)           14750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1067013  RISE       1
\uart:BUART:tx_status_0\/main_2                 macrocell67     3808   9088  1067013  RISE       1
\uart:BUART:tx_status_0\/q                      macrocell67     3350  12438  1067013  RISE       1
\uart:BUART:sTX:TxSts\/status_0                 statusicell6    2312  14750  1067013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067104p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12009
-------------------------------------   ----- 
End-of-path arrival time (ps)           12009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q   macrocell49   1250   1250  1067104  RISE       1
\uart:BUART:rx_counter_load\/main_0  macrocell51   5160   6410  1067104  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell51   3350   9760  1067104  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2250  12009  1067104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1067360p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14403
-------------------------------------   ----- 
End-of-path arrival time (ps)           14403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1067360  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/main_1                 macrocell20     2882   8162  1067360  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_4\/q                      macrocell20     3350  11512  1067360  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_4                 statusicell1    2891  14403  1067360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068059p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q                macrocell25     1250   1250  1057316  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   7734   8984  1068059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1068526p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11297
-------------------------------------   ----- 
End-of-path arrival time (ps)           11297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell22   1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_4  macrocell24  10047  11297  1068526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1068526p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11297
-------------------------------------   ----- 
End-of-path arrival time (ps)           11297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell22   1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_3  macrocell26  10047  11297  1068526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068607p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q       macrocell11     1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   7177   8427  1068607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1069415p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q        macrocell22   1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_3  macrocell25   9159  10409  1069415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1069415p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10409
-------------------------------------   ----- 
End-of-path arrival time (ps)           10409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/q  macrocell22   1250   1250  1052328  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_5   macrocell29   9159  10409  1069415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1069710p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10113
-------------------------------------   ----- 
End-of-path arrival time (ps)           10113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1069710  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_3                macrocell29     2833  10113  1069710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7239
-------------------------------------   ---- 
End-of-path arrival time (ps)           7239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell50     1250   1250  1069795  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   5989   7239  1069795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1069817p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_0    macrocell14   8757  10007  1069817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1069817p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_0      macrocell15   8757  10007  1069817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1069817p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_0      macrocell16   8757  10007  1069817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1069817p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_0      macrocell17   8757  10007  1069817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1070240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  1070240  RISE       1
\uart:BUART:txn\/main_3                macrocell69     2303   9583  1070240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell69         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1070735p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1067013  RISE       1
\uart:BUART:tx_state_0\/main_2                  macrocell64     3808   9088  1070735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070828p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q          macrocell12     1250   1250  1070828  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   4956   6206  1070828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1070981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell50   1250   1250  1069795  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell53   7592   8842  1070981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1070981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell50   1250   1250  1069795  RISE       1
\uart:BUART:rx_state_0\/main_3   macrocell55   7592   8842  1070981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1070981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell50   1250   1250  1069795  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell57   7592   8842  1070981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1070981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8842
-------------------------------------   ---- 
End-of-path arrival time (ps)           8842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell50   1250   1250  1069795  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell59   7592   8842  1070981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071087p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell65     1250   1250  1060159  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   4706   5956  1071087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell64     1250   1250  1060174  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   4685   5935  1071109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071113p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q      macrocell11   1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_0  macrocell18   7461   8711  1071113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell18         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1071113p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8711
-------------------------------------   ---- 
End-of-path arrival time (ps)           8711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/clock_0    macrocell11         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_address_detected\/q  macrocell11   1250   1250  1064190  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_0     macrocell19   7461   8711  1071113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell19         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1071175p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8649
-------------------------------------   ---- 
End-of-path arrival time (ps)           8649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1067500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_2                  macrocell24     3369   8649  1071175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0
Path slack     : 1071252p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1056886  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/main_0                 macrocell22     2891   8571  1071252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_bitclk\/clock_0              macrocell22         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q       macrocell49     1250   1250  1067104  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   4382   5632  1071401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 1071856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062798  RISE       1
\uart:BUART:tx_bitclk\/main_0                 macrocell62     2288   7968  1071856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072167p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell55     1250   1250  1069584  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3616   4866  1072167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1072275p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell25   1250   1250  1057316  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_0  macrocell24   6298   7548  1072275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1072275p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7548
-------------------------------------   ---- 
End-of-path arrival time (ps)           7548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell25   1250   1250  1057316  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_0  macrocell26   6298   7548  1072275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072329p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -5210
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1078123

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
MODIN1_1/q                                             macrocell2      1250   1250  1072329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   4545   5795  1072329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1072381p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                      macrocell3    1250   1250  1067136  RISE       1
\uart:BUART:rx_state_0\/main_7  macrocell55   6192   7442  1072381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1072381p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell3    1250   1250  1067136  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell59   6192   7442  1072381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072463p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6300
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q                macrocell15     1250   1250  1068336  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3321   4571  1072463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1072870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell49   1250   1250  1067104  RISE       1
\uart:BUART:rx_load_fifo\/main_0    macrocell53   5704   6954  1072870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1072870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell49   1250   1250  1067104  RISE       1
\uart:BUART:rx_state_0\/main_1      macrocell55   5704   6954  1072870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1072870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell49   1250   1250  1067104  RISE       1
\uart:BUART:rx_state_3\/main_0      macrocell57   5704   6954  1072870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1072870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell49   1250   1250  1067104  RISE       1
\uart:BUART:rx_status_3\/main_1     macrocell59   5704   6954  1072870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1073068p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1070828  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_2  macrocell19   5505   6755  1073068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell19         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q         macrocell16   1250   1250  1066629  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_4  macrocell14   5462   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell16   1250   1250  1066629  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_4  macrocell15   5462   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell16   1250   1250  1066629  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_4  macrocell16   5462   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q       macrocell16   1250   1250  1066629  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_4  macrocell17   5462   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073265p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -6290
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q                macrocell24     1250   1250  1056570  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2528   3778  1073265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sTX:TxShifter:u0\/clock         datapathcell2       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1073414p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell49   1250   1250  1067104  RISE       1
\uart:BUART:rx_state_2\/main_1      macrocell56   5160   6410  1073414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073414p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q      macrocell49   1250   1250  1067104  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell58   5160   6410  1073414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1073465p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                      macrocell2    1250   1250  1072329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_5  macrocell19   5109   6359  1073465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell19         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1073551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell50   1250   1250  1069795  RISE       1
\uart:BUART:rx_state_2\/main_3   macrocell56   5023   6273  1073551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073552p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q               macrocell16   1250   1250  1066629  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_3  macrocell18   5022   6272  1073552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell18         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1073552p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/q        macrocell16   1250   1250  1066629  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_4  macrocell19   5022   6272  1073552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell19         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1073620p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell24   1250   1250  1056570  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_1  macrocell25   4953   6203  1073620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1073620p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q  macrocell24   1250   1250  1056570  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_2    macrocell29   4953   6203  1073620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1074399p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q       macrocell25   1250   1250  1057316  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_0  macrocell25   4174   5424  1074399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1074399p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/q  macrocell25   1250   1250  1057316  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_1    macrocell29   4174   5424  1074399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1074419p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell65   1250   1250  1060159  RISE       1
\uart:BUART:txn\/main_1    macrocell69   4154   5404  1074419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell69         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1074434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell64   1250   1250  1060174  RISE       1
\uart:BUART:txn\/main_2    macrocell69   4139   5389  1074434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell69         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  1067136  RISE       1
MODIN5_0/main_3  macrocell3    4078   5328  1074495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell3    1250   1250  1067136  RISE       1
MODIN5_1/main_4  macrocell4    4078   5328  1074495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1074574p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q   macrocell12   1250   1250  1070828  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_2  macrocell14   4000   5250  1074574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1074574p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1070828  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_2   macrocell15   4000   5250  1074574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1074574p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1070828  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_2   macrocell16   4000   5250  1074574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1074574p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/q  macrocell12   1250   1250  1070828  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_2   macrocell17   4000   5250  1074574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell57   1250   1250  1068812  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell53   3979   5229  1074594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell57   1250   1250  1068812  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell55   3979   5229  1074594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell57   1250   1250  1068812  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell57   3979   5229  1074594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell57   1250   1250  1068812  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell59   3979   5229  1074594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell62   1250   1250  1061403  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell64   3812   5062  1074762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1074762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell62   1250   1250  1061403  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell65   3812   5062  1074762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1074762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell62   1250   1250  1061403  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell66   3812   5062  1074762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074875  RISE       1
MODIN5_0/main_1                        macrocell3    2838   4948  1074875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074875  RISE       1
MODIN5_1/main_1                        macrocell4    2838   4948  1074875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074875  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell50   2838   4948  1074875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074877  RISE       1
MODIN5_0/main_2                        macrocell3    2837   4947  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074877  RISE       1
MODIN5_1/main_2                        macrocell4    2837   4947  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074877  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell50   2837   4947  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074892  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell50   2822   4932  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_last\/q          macrocell52   1250   1250  1074956  RISE       1
\uart:BUART:rx_state_2\/main_6  macrocell56   3617   4867  1074956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075009  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell53   2704   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075009  RISE       1
\uart:BUART:rx_state_0\/main_9         macrocell55   2704   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075009  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell57   2704   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075009  RISE       1
\uart:BUART:rx_state_2\/main_8         macrocell56   2701   4811  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075122p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell57   1250   1250  1068812  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell56   3452   4702  1075122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075122p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell57   1250   1250  1068812  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell58   3452   4702  1075122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075128  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell53   2585   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075128  RISE       1
\uart:BUART:rx_state_0\/main_10        macrocell55   2585   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075128  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell57   2585   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0
Path slack     : 1075130p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell26   1250   1250  1057612  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/main_2  macrocell25   3443   4693  1075130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_1\/clock_0             macrocell25         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_4
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1075130p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q  macrocell26   1250   1250  1057612  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_4    macrocell29   3443   4693  1075130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075128  RISE       1
\uart:BUART:rx_state_2\/main_9         macrocell56   2578   4688  1075136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:txn\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:txn\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0
Path slack     : 1075138p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:txn\/q       macrocell29   1250   1250  1075138  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/main_0  macrocell29   3435   4685  1075138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:txn\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075157  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell53   2556   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075157  RISE       1
\uart:BUART:rx_state_0\/main_8         macrocell55   2556   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075157  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell57   2556   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075165p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075157  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell56   2549   4659  1075165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell66   1250   1250  1060915  RISE       1
\uart:BUART:txn\/main_4    macrocell69   3398   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell69         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075193p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                      macrocell4    1250   1250  1068591  RISE       1
\uart:BUART:rx_state_0\/main_6  macrocell55   3380   4630  1075193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075193p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell4    1250   1250  1068591  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell59   3380   4630  1075193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075258p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q               macrocell15   1250   1250  1068336  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_1  macrocell18   3315   4565  1075258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell18         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075258p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q        macrocell15   1250   1250  1068336  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_1  macrocell19   3315   4565  1075258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell19         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1075402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell59    1250   1250  1075402  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell5   5112   6362  1075402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                               model name   delay     AT    slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q               macrocell17   1250   1250  1068500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/main_2  macrocell18   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_stop1_reg\/clock_0     macrocell18         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0
Path slack     : 1075422p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q        macrocell17   1250   1250  1068500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/main_3  macrocell19   3151   4401  1075422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell19         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075452  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_6       macrocell14   2262   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075452  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_7         macrocell15   2262   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075452  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_6         macrocell16   2262   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1075452  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_6         macrocell17   2262   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075454p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075454  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_5       macrocell14   2259   4369  1075454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075454p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075454  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_6         macrocell15   2259   4369  1075454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075454p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075454  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_5         macrocell16   2259   4369  1075454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075454p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075454  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_5         macrocell17   2259   4369  1075454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075460  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_7       macrocell14   2253   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075460  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_8         macrocell15   2253   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075460  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_7         macrocell16   2253   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1075460p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075460  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_7         macrocell17   2253   4363  1075460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075463p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075463  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_2   macrocell12   2250   4360  1075463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075465p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075465  RISE       1
MODIN1_0/main_1                                       macrocell1    2248   4358  1075465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075465p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075465  RISE       1
MODIN1_1/main_1                                       macrocell2    2248   4358  1075465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075465p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075465  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_1   macrocell12   2248   4358  1075465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075466p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075466  RISE       1
MODIN1_0/main_0                                       macrocell1    2247   4357  1075466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075466p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075466  RISE       1
MODIN1_1/main_0                                       macrocell2    2247   4357  1075466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075466p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/clock         count7cell          0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075466  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/main_0   macrocell12   2247   4357  1075466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_bitclk_enable\/clock_0       macrocell12         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell62   1250   1250  1061403  RISE       1
\uart:BUART:txn\/main_5   macrocell69   2910   4160  1075664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell69         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075820p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell53     1250   1250  1066228  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   4333   5583  1075820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1075871p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                                     macrocell2    1250   1250  1072329  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_5  macrocell15   2702   3952  1075871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075878p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1072329  RISE       1
MODIN1_1/main_2  macrocell2    2695   3945  1075878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell55   1250   1250  1069584  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell53   2692   3942  1075881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell55   1250   1250  1069584  RISE       1
\uart:BUART:rx_state_0\/main_2  macrocell55   2692   3942  1075881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell55   1250   1250  1069584  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell57   2692   3942  1075881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell55   1250   1250  1069584  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell59   2692   3942  1075881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell56   1250   1250  1069578  RISE       1
\uart:BUART:rx_state_2\/main_5  macrocell56   2686   3936  1075888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075888p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell56   1250   1250  1069578  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell58   2686   3936  1075888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell55   1250   1250  1069584  RISE       1
\uart:BUART:rx_state_2\/main_2  macrocell56   2679   3929  1075894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell55   1250   1250  1069584  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell58   2679   3929  1075894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell56   1250   1250  1069578  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell53   2677   3927  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell56   1250   1250  1069578  RISE       1
\uart:BUART:rx_state_0\/main_5  macrocell55   2677   3927  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell56   1250   1250  1069578  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell57   2677   3927  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell56   1250   1250  1069578  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell59   2677   3927  1075896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell66   1250   1250  1060915  RISE       1
\uart:BUART:tx_state_0\/main_3  macrocell64   2634   3884  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell66   1250   1250  1060915  RISE       1
\uart:BUART:tx_state_1\/main_2  macrocell65   2634   3884  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell66   1250   1250  1060915  RISE       1
\uart:BUART:tx_state_2\/main_2  macrocell66   2634   3884  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell4    1250   1250  1068591  RISE       1
MODIN5_1/main_3  macrocell4    2624   3874  1075950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell69         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:txn\/q       macrocell69   1250   1250  1075984  RISE       1
\uart:BUART:txn\/main_0  macrocell69   2590   3840  1075984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell69         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell26   1250   1250  1057612  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_3  macrocell24   2542   3792  1076031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1076031p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/q       macrocell26   1250   1250  1057612  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_2  macrocell26   2542   3792  1076031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0
Path slack     : 1076054p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell24   1250   1250  1056570  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/main_1  macrocell24   2519   3769  1076054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0
Path slack     : 1076054p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/clock_0             macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:tx_state_0\/q       macrocell24   1250   1250  1056570  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/main_1  macrocell26   2519   3769  1076054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:tx_state_2\/clock_0             macrocell26         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell65   1250   1250  1060159  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell64   2304   3554  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell65   1250   1250  1060159  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell65   2304   3554  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell65   1250   1250  1060159  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell66   2304   3554  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell64   1250   1250  1060174  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell64   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell64   1250   1250  1060174  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell65   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell64   1250   1250  1060174  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell66   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1076336  RISE       1
MODIN1_0/main_2  macrocell1    2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q         macrocell17   1250   1250  1068500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_3  macrocell14   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell17   1250   1250  1068500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_3  macrocell15   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell17   1250   1250  1068500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_3  macrocell16   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1076338p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/q       macrocell17   1250   1250  1068500  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_3  macrocell17   2235   3485  1076338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0
Path slack     : 1076343p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q         macrocell15   1250   1250  1068336  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/main_1  macrocell14   2230   3480  1076343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0
Path slack     : 1076343p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell15   1250   1250  1068336  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/main_1  macrocell15   2230   3480  1076343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0
Path slack     : 1076343p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell15   1250   1250  1068336  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/main_1  macrocell16   2230   3480  1076343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_2\/clock_0             macrocell16         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0
Path slack     : 1076343p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/clock_0             macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_state_0\/q       macrocell15   1250   1250  1068336  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/main_1  macrocell17   2230   3480  1076343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_state_3\/clock_0             macrocell17         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076996p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1930
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_load_fifo\/q            macrocell14     1250   1250  1070389  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   3158   4408  1076996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxShifter:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q
Path End       : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3
Capture Clock  : \NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock
Path slack     : 1078207p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (NEOMOTE_1_UART_MOTE_IntClock:R#1 vs. NEOMOTE_1_UART_MOTE_IntClock:R#2)   1083333
- Setup time                                                                               -1570
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/clock_0            macrocell19         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\NEOMOTE_1:UART_MOTE:BUART:rx_status_3\/q       macrocell19    1250   1250  1078207  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/status_3  statusicell1   2306   3556  1078207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\NEOMOTE_1:UART_MOTE:BUART:sRX:RxSts\/clock                statusicell1        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13017228p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18148
-------------------------------------   ----- 
End-of-path arrival time (ps)           18148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell13   5680   5680  13017228  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/main_0      macrocell120     3640   9320  13017228  RISE       1
\uart_ultrasonic:BUART:tx_bitclk_enable_pre\/q           macrocell120     3350  12670  13017228  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell12   5478  18148  13017228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13018386p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -5210
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13036457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18070
-------------------------------------   ----- 
End-of-path arrival time (ps)           18070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q              macrocell72     1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0         macrocell84     2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q              macrocell84     3350   6899  13014212  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/route_si  datapathcell8  11171  18070  13018386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_8
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13018755p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19401
-------------------------------------   ----- 
End-of-path arrival time (ps)           19401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q               macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0          macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q               macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_8  macrocell74  12502  19401  13018755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018987p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11160
-------------------------------------   ----- 
End-of-path arrival time (ps)           11160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q                       macrocell119     1250   1250  13018987  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/main_3           macrocell105     4268   5518  13018987  RISE       1
\uart_ultrasonic:BUART:counter_load_not\/q                macrocell105     3350   8868  13018987  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2292  11160  13018987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019029p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                 -11520
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q                      macrocell99      1250   1250  13019029  RISE       1
\uart_solinst:BUART:counter_load_not\/main_1           macrocell70      4212   5462  13019029  RISE       1
\uart_solinst:BUART:counter_load_not\/q                macrocell70      3350   8812  13019029  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2305  11117  13019029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell10      0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13020665p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17491
-------------------------------------   ----- 
End-of-path arrival time (ps)           17491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q        macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0   macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q        macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_5  macrocell78  10592  17491  13020665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13021139p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14238
-------------------------------------   ----- 
End-of-path arrival time (ps)           14238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13021139  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/main_0      macrocell98      2898   8578  13021139  RISE       1
\uart_solinst:BUART:tx_bitclk_enable_pre\/q           macrocell98      3350  11928  13021139  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell9    2310  14238  13021139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13021223p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16934
-------------------------------------   ----- 
End-of-path arrival time (ps)           16934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_status_3\/main_3  macrocell93  10034  16934  13021223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13021537p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16620
-------------------------------------   ----- 
End-of-path arrival time (ps)           16620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_state_2\/main_3   macrocell86   9720  16620  13021537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13022000p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13367
-------------------------------------   ----- 
End-of-path arrival time (ps)           13367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell83     1250   1250  13020050  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8  12117  13367  13022000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_solinst:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -4220
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15341
-------------------------------------   ----- 
End-of-path arrival time (ps)           15341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q         macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_counter_load\/main_0  macrocell76   8430   9680  13022105  RISE       1
\uart_solinst:BUART:rx_counter_load\/q       macrocell76   3350  13030  13022105  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/load   count7cell    2312  15341  13022105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13023522p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14634
-------------------------------------   ----- 
End-of-path arrival time (ps)           14634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0  macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q       macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_state_0\/main_3   macrocell85   7735  14634  13023522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13023628p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16469
-------------------------------------   ----- 
End-of-path arrival time (ps)           16469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   5280   5280  13023628  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/main_1                 macrocell117     2294   7574  13023628  RISE       1
\uart_ultrasonic:BUART:rx_status_4\/q                      macrocell117     3350  10924  13023628  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_4                 statusicell9     5544  16469  13023628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell9        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13023825p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q            macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/main_0       macrocell84   2299   3549  13014212  RISE       1
\uart_solinst:BUART:rx_postpoll\/q            macrocell84   3350   6899  13014212  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_4  macrocell80   7433  14332  13023825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13024224p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13933
-------------------------------------   ----- 
End-of-path arrival time (ps)           13933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q              macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_5  macrocell73  12683  13933  13024224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_5
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13024286p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_5  macrocell74  12621  13871  13024286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxSts\/clock
Path slack     : 13024418p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15679
-------------------------------------   ----- 
End-of-path arrival time (ps)           15679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   5280   5280  13024418  RISE       1
\uart_ultrasonic:BUART:tx_status_0\/main_2                 macrocell124     4186   9466  13024418  RISE       1
\uart_ultrasonic:BUART:tx_status_0\/q                      macrocell124     3350  12816  13024418  RISE       1
\uart_ultrasonic:BUART:sTX:TxSts\/status_0                 statusicell10    2863  15679  13024418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxSts\/clock                    statusicell10       0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024513p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12934
-------------------------------------   ----- 
End-of-path arrival time (ps)           12934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q            macrocell113   1250   1250  13024513  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/main_3  macrocell108   6013   7263  13024513  RISE       1
\uart_ultrasonic:BUART:rx_counter_load\/q       macrocell108   3350  10613  13024513  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/load   count7cell     2321  12934  13024513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13024935p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell85     1250   1250  13023005  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   9182  10432  13024935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart_solinst:BUART:sTX:TxSts\/clock
Path slack     : 13025633p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14464
-------------------------------------   ----- 
End-of-path arrival time (ps)           14464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13025633  RISE       1
\uart_solinst:BUART:tx_status_0\/main_2                 macrocell102    3503   8783  13025633  RISE       1
\uart_solinst:BUART:tx_status_0\/q                      macrocell102    3350  12133  13025633  RISE       1
\uart_solinst:BUART:sTX:TxSts\/status_0                 statusicell8    2330  14464  13025633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxSts\/clock                       statusicell8        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_6
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13026394p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11762
-------------------------------------   ----- 
End-of-path arrival time (ps)           11762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_6  macrocell74  10512  11762  13026394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13026497p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11659
-------------------------------------   ----- 
End-of-path arrival time (ps)           11659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q      macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_2  macrocell78  10409  11659  13026497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13026497p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11659
-------------------------------------   ----- 
End-of-path arrival time (ps)           11659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q            macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_0  macrocell91  10409  11659  13026497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell91         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13026843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13253
-------------------------------------   ----- 
End-of-path arrival time (ps)           13253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  13026843  RISE       1
\uart_solinst:BUART:rx_status_4\/main_1                 macrocell94     2304   7584  13026843  RISE       1
\uart_solinst:BUART:rx_status_4\/q                      macrocell94     3350  10934  13026843  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_4                 statusicell7    2319  13253  13026843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13026956p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_state_2\/main_0  macrocell86   9951  11201  13026956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13027062p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11095
-------------------------------------   ----- 
End-of-path arrival time (ps)           11095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q     macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_status_3\/main_0  macrocell93   9845  11095  13027062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_4
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13027190p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10966
-------------------------------------   ----- 
End-of-path arrival time (ps)           10966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb   datapathcell8   5030   5030  13021240  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_4  macrocell74     5936  10966  13027190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_solinst:BUART:txn\/main_3
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13027192p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   7280   7280  13027192  RISE       1
\uart_solinst:BUART:txn\/main_3                macrocell104    3685  10965  13027192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart_ultrasonic:BUART:txn\/main_3
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13027294p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10862
-------------------------------------   ----- 
End-of-path arrival time (ps)           10862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/so_comb  datapathcell12   7280   7280  13027294  RISE       1
\uart_ultrasonic:BUART:txn\/main_3                macrocell126     3582  10862  13027294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6300
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell75     1250   1250  13025101  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   6445   7695  13027672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_9
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13027779p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10377
-------------------------------------   ----- 
End-of-path arrival time (ps)           10377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_9  macrocell74   9127  10377  13027779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13027998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                 macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_6  macrocell73   8909  10159  13027998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_address_detected\/main_3
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13028070p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           10087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb   datapathcell8   5060   5060  13021326  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_3  macrocell74     5027  10087  13028070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13028477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_state_0\/main_0  macrocell85   8430   9680  13028477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_0
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13028477p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9680
-------------------------------------   ---- 
End-of-path arrival time (ps)           9680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q    macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_state_3\/main_0  macrocell89   8430   9680  13028477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13028691p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   5280   5280  13024418  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_2                  macrocell121     4186   9466  13028691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13028699p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                 macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_8  macrocell73   8207   9457  13028699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_10
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13028743p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9414
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_10  macrocell74   8164   9414  13028743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13028807p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9349
-------------------------------------   ---- 
End-of-path arrival time (ps)           9349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb  datapathcell8   5060   5060  13021326  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_1        macrocell78     4289   9349  13028807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_ultrasonic:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_bitclk\/clock_0
Path slack     : 13028837p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9320
-------------------------------------   ---- 
End-of-path arrival time (ps)           9320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell13   5680   5680  13017228  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/main_0                 macrocell119     3640   9320  13028837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029341p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6035
-------------------------------------   ---- 
End-of-path arrival time (ps)           6035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q                macrocell122     1250   1250  13019121  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell12   4785   6035  13029341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart_solinst:BUART:tx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13029373p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13025633  RISE       1
\uart_solinst:BUART:tx_state_0\/main_2                  macrocell99     3503   8783  13029373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_1
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13029391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q          macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_1  macrocell80   7515   8765  13029391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_parity_bit\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13029391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_parity_bit\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_parity_bit\/q             macrocell83   1250   1250  13020050  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_3  macrocell82   7515   8765  13029391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029424p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q                macrocell100    1250   1250  13020931  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   4702   5952  13029424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13029436p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8721
-------------------------------------   ---- 
End-of-path arrival time (ps)           8721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q         macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_3  macrocell78   7471   8721  13029436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029436p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8721
-------------------------------------   ---- 
End-of-path arrival time (ps)           8721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q               macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_1  macrocell91   7471   8721  13029436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell91         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_7
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13029528p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_7  macrocell74   7379   8629  13029528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart_solinst:BUART:tx_bitclk\/main_0
Capture Clock  : \uart_solinst:BUART:tx_bitclk\/clock_0
Path slack     : 13029579p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13021139  RISE       1
\uart_solinst:BUART:tx_bitclk\/main_0                 macrocell97      2898   8578  13029579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell97         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13029619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q         macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_7  macrocell78   7287   8537  13029619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q               macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_3  macrocell91   7287   8537  13029619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell91         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_9
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13029655p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8502
-------------------------------------   ---- 
End-of-path arrival time (ps)           8502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                 macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_9  macrocell73   7252   8502  13029655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_8
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13029897p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8260
-------------------------------------   ---- 
End-of-path arrival time (ps)           8260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13023447  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_8       macrocell78   6150   8260  13029897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_3
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13029980p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce0_comb    datapathcell8   5060   5060  13021326  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_3  macrocell73     3116   8176  13029980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13030017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q        macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_status_3\/main_1  macrocell93   6890   8140  13030017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13030050p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q        macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_status_3\/main_4  macrocell93   6856   8106  13030050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13030182p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q        macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_status_3\/main_5  macrocell93   6724   7974  13030182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13030311p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q         macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_6  macrocell78   6596   7846  13030311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030311p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q               macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/main_2  macrocell91   6596   7846  13030311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_stop1_reg\/clock_0            macrocell91         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030428p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q                macrocell112     1250   1250  13027738  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   3688   4938  13030428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030440p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q                macrocell121     1250   1250  13019546  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell12   3687   4937  13030440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sTX:TxShifter:u0\/clock             datapathcell12      0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030447p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7709
-------------------------------------   ---- 
End-of-path arrival time (ps)           7709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q           macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_7  macrocell73   6459   7709  13030447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb
Path End       : \uart_solinst:BUART:rx_addr_match_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_addr_match_status\/clock_0
Path slack     : 13030472p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxShifter:u0\/ce1_comb    datapathcell8   5030   5030  13021240  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/main_4  macrocell73     2654   7684  13030472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_addr_match_status\/clock_0          macrocell73         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13030490p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q             macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_6  macrocell80   6417   7667  13030490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13030490p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q                macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_7  macrocell82   6417   7667  13030490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13030555p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell74   1250   1250  13024907  RISE       1
\uart_solinst:BUART:rx_state_2\/main_5      macrocell86   6352   7602  13030555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13030894p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q         macrocell113   1250   1250  13024513  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_4  macrocell110   6013   7263  13030894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13030894p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell113   1250   1250  13024513  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_4  macrocell113   6013   7263  13030894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030894p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7263
-------------------------------------   ---- 
End-of-path arrival time (ps)           7263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q               macrocell113   1250   1250  13024513  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_3  macrocell115   6013   7263  13030894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell115        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:txn\/main_2
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13031088p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q  macrocell99    1250   1250  13019029  RISE       1
\uart_solinst:BUART:txn\/main_2    macrocell104   5818   7068  13031088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart_solinst:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031333p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -6290
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q                macrocell99     1250   1250  13019029  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   2793   4043  13031333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sTX:TxShifter:u0\/clock                datapathcell9       0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_10
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031389p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q  macrocell74   1250   1250  13024907  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_10   macrocell78   5517   6767  13031389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031492p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell106        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q       macrocell106     1250   1250  13026959  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   2625   3875  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031541p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6616
-------------------------------------   ---- 
End-of-path arrival time (ps)           6616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q   macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_4  macrocell78   5366   6616  13031541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_load_fifo\/main_9
Capture Clock  : \uart_solinst:BUART:rx_load_fifo\/clock_0
Path slack     : 13031720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13027758  RISE       1
\uart_solinst:BUART:rx_load_fifo\/main_9       macrocell78   4326   6436  13031720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031792p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q          macrocell107     1250   1250  13031792  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   2325   3575  13031792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_2
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q             macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_2  macrocell80   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_4
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q                macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_4  macrocell82   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_status_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_status_3\/clock_0
Path slack     : 13032113p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_status_3\/main_2  macrocell93   4794   6044  13032113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell93         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13032435p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_state_2\/main_2   macrocell86   4472   5722  13032435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13032476p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q  macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_state_0\/main_2   macrocell85   4431   5681  13032476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13032567p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell119   1250   1250  13018987  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_4  macrocell121   4340   5590  13032567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13032567p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell119   1250   1250  13018987  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_3  macrocell122   4340   5590  13032567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13032567p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q        macrocell119   1250   1250  13018987  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_3  macrocell123   4340   5590  13032567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_bitclk\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_5
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13032639p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_bitclk\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_bitclk\/q  macrocell119   1250   1250  13018987  RISE       1
\uart_ultrasonic:BUART:txn\/main_5   macrocell126   4268   5518  13032639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell114   1250   1250  13026864  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_3  macrocell112   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell114   1250   1250  13026864  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_3  macrocell114   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13032694p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q        macrocell114   1250   1250  13026864  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_3  macrocell116   4212   5462  13032694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13032695p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell99    1250   1250  13019029  RISE       1
\uart_solinst:BUART:tx_state_1\/main_1  macrocell100   4212   5462  13032695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13032695p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell99    1250   1250  13019029  RISE       1
\uart_solinst:BUART:tx_state_2\/main_1  macrocell101   4212   5462  13032695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13032756p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell100   1250   1250  13020931  RISE       1
\uart_solinst:BUART:tx_state_0\/main_0  macrocell99    4150   5400  13032756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_1
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13032773p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q  macrocell122   1250   1250  13019121  RISE       1
\uart_ultrasonic:BUART:txn\/main_1    macrocell126   4134   5384  13032773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:txn\/main_5
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13032790p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5367
-------------------------------------   ---- 
End-of-path arrival time (ps)           5367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q  macrocell97    1250   1250  13020043  RISE       1
\uart_solinst:BUART:txn\/main_5   macrocell104   4117   5367  13032790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q             macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_5  macrocell80   3881   5131  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_6
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13033026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q                macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_6  macrocell82   3881   5131  13033026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033093p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033093  RISE       1
MODIN9_0/main_0                                   macrocell5    2954   5064  13033093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033093p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033093  RISE       1
MODIN9_1/main_0                                   macrocell6    2954   5064  13033093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033093p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_2  count7cell     2110   2110  13033093  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_0   macrocell107   2954   5064  13033093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033100p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_0  count7cell     2110   2110  13033100  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_2   macrocell107   2947   5057  13033100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033112p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033112  RISE       1
MODIN9_0/main_1                                   macrocell5    2935   5045  13033112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033112p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033112  RISE       1
MODIN9_1/main_1                                   macrocell6    2935   5045  13033112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_ultrasonic:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033112p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_1  count7cell     2110   2110  13033112  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/main_1   macrocell107   2935   5045  13033112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033120p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033120  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_2   macrocell75   2927   5037  13033120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_0\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033123  RISE       1
\uart_solinst:BUART:pollcount_0\/main_1        macrocell71   2924   5034  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:pollcount_1\/main_1
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033123  RISE       1
\uart_solinst:BUART:pollcount_1\/main_1        macrocell72   2924   5034  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033123  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_1   macrocell75   2924   5034  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_0\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13033124p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033124  RISE       1
\uart_solinst:BUART:pollcount_0\/main_0        macrocell71   2922   5032  13033124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:pollcount_1\/main_0
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13033124p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033124  RISE       1
\uart_solinst:BUART:pollcount_1\/main_0        macrocell72   2922   5032  13033124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart_solinst:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart_solinst:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033124p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033124  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/main_0   macrocell75   2922   5032  13033124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033155p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell113   1250   1250  13024513  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_4  macrocell112   3751   5001  13033155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033155p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q       macrocell113   1250   1250  13024513  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_4  macrocell114   3751   5001  13033155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_2\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_4
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033155p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_2\/q        macrocell113   1250   1250  13024513  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_4  macrocell116   3751   5001  13033155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_2
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13033198p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q  macrocell121   1250   1250  13019546  RISE       1
\uart_ultrasonic:BUART:txn\/main_2    macrocell126   3709   4959  13033198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_0\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13023447  RISE       1
\uart_solinst:BUART:rx_state_0\/main_6         macrocell85   2828   4938  13033218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_solinst:BUART:rx_state_3\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033218p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4938
-------------------------------------   ---- 
End-of-path arrival time (ps)           4938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13023447  RISE       1
\uart_solinst:BUART:rx_state_3\/main_4         macrocell89   2828   4938  13033218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_8         macrocell112   2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033224p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_5         macrocell114   2822   4932  13033224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033225  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_9         macrocell112   2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033225p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033225  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_6         macrocell114   2821   4931  13033225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q         macrocell114   1250   1250  13026864  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_3  macrocell110   3662   4912  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_3
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q       macrocell114   1250   1250  13026864  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_3  macrocell113   3662   4912  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_3\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033245p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_3\/q               macrocell114   1250   1250  13026864  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_2  macrocell115   3662   4912  13033245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell115        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033225  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_6       macrocell110   2786   4896  13033261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_8
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033261p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_5  count7cell     2110   2110  13033225  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_8         macrocell113   2786   4896  13033261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033264p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_5       macrocell110   2782   4892  13033264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033264p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_6  count7cell     2110   2110  13033224  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_7         macrocell113   2782   4892  13033264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033340p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell106   1250   1250  13026959  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_0    macrocell110   3566   4816  13033340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033340p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell106   1250   1250  13026959  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_0      macrocell113   3566   4816  13033340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033340p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell106        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q      macrocell106   1250   1250  13026959  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_0  macrocell115   3566   4816  13033340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell115        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033356p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell106   1250   1250  13026959  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_0      macrocell112   3550   4800  13033356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033356p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell106   1250   1250  13026959  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_0      macrocell114   3550   4800  13033356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_address_detected\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_0
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033356p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_address_detected\/clock_0        macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_address_detected\/q  macrocell106   1250   1250  13026959  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_0     macrocell116   3550   4800  13033356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_0\/main_7
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033389p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13027758  RISE       1
\uart_solinst:BUART:rx_state_0\/main_7         macrocell85   2658   4768  13033389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart_solinst:BUART:rx_state_3\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033389p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13027758  RISE       1
\uart_solinst:BUART:rx_state_3\/main_5         macrocell89   2658   4768  13033389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_10
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033401  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_10        macrocell112   2645   4755  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033401p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033401  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_7         macrocell114   2645   4755  13033401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033401  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_7       macrocell110   2632   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_9
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033415p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:sRX:RxBitCounter\/count_4  count7cell     2110   2110  13033401  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_9         macrocell113   2632   4742  13033415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_state_0\/main_1  macrocell85   3411   4661  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_state_3\/main_1  macrocell89   3411   4661  13033495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_0\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_1
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_0\/q       macrocell85   1250   1250  13023005  RISE       1
\uart_solinst:BUART:rx_state_2\/main_1  macrocell86   3411   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13033508p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q   macrocell107   1250   1250  13031792  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_2  macrocell110   3398   4648  13033508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13033508p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell107   1250   1250  13031792  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_2   macrocell113   3398   4648  13033508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13033515p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell101   1250   1250  13020622  RISE       1
\uart_solinst:BUART:tx_state_0\/main_3  macrocell99    3392   4642  13033515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033516p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                                 macrocell5     1250   1250  13026955  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_7  macrocell112   3390   4640  13033516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_7
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033516p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_0/q                                  macrocell5     1250   1250  13026955  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_7  macrocell116   3390   4640  13033516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:txn\/main_4
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13033518p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q  macrocell101   1250   1250  13020622  RISE       1
\uart_solinst:BUART:txn\/main_4    macrocell104   3389   4639  13033518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033528p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell107   1250   1250  13031792  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_2   macrocell112   3378   4628  13033528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13033528p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell107   1250   1250  13031792  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_2   macrocell114   3378   4628  13033528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_bitclk_enable\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_2
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033528p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_bitclk_enable\/clock_0           macrocell107        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_bitclk_enable\/q  macrocell107   1250   1250  13031792  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_2  macrocell116   3378   4628  13033528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_5
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_state_0\/main_5  macrocell85   3242   4492  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_2\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_3
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_2\/q       macrocell86   1250   1250  13023171  RISE       1
\uart_solinst:BUART:rx_state_3\/main_3  macrocell89   3242   4492  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:txn\/main_1
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13033684p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q  macrocell100   1250   1250  13020931  RISE       1
\uart_solinst:BUART:txn\/main_1    macrocell104   3222   4472  13033684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_4
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13033687p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q  macrocell123   1250   1250  13020035  RISE       1
\uart_ultrasonic:BUART:txn\/main_4    macrocell126   3220   4470  13033687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13033703p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                                 macrocell6     1250   1250  13027263  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_6  macrocell112   3204   4454  13033703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13033703p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
MODIN9_1/q                                  macrocell6     1250   1250  13027263  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_6  macrocell116   3204   4454  13033703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell97    1250   1250  13020043  RISE       1
\uart_solinst:BUART:tx_state_1\/main_3  macrocell100   3198   4448  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_3
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13033709p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell97    1250   1250  13020043  RISE       1
\uart_solinst:BUART:tx_state_2\/main_3  macrocell101   3198   4448  13033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13033713p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell122   1250   1250  13019121  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_0  macrocell121   3194   4444  13033713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13033713p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell122   1250   1250  13019121  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_0  macrocell122   3194   4444  13033713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_1\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_0
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13033713p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_1\/q       macrocell122   1250   1250  13019121  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_0  macrocell123   3194   4444  13033713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_0\/main_8
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13024871  RISE       1
\uart_solinst:BUART:rx_state_0\/main_8         macrocell85   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart_solinst:BUART:rx_state_3\/main_6
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13024871  RISE       1
\uart_solinst:BUART:rx_state_3\/main_6         macrocell89   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_2\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_2\/clock_0
Path slack     : 13033796p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_state_2\/main_4  macrocell86   3111   4361  13033796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_2\/clock_0                    macrocell86         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_load_fifo\/q
Path End       : \uart_solinst:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_solinst:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033889p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1930
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_load_fifo\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_load_fifo\/q            macrocell78     1250   1250  13029542  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   4598   5848  13033889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxShifter:u0\/clock                datapathcell8       0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:rx_state_0\/clock_0
Path slack     : 13033952p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_state_0\/main_4  macrocell85   2955   4205  13033952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_0\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_state_3\/q
Path End       : \uart_solinst:BUART:rx_state_3\/main_2
Capture Clock  : \uart_solinst:BUART:rx_state_3\/clock_0
Path slack     : 13033952p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_state_3\/q       macrocell89   1250   1250  13023039  RISE       1
\uart_solinst:BUART:rx_state_3\/main_2  macrocell89   2955   4205  13033952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_state_3\/clock_0                    macrocell89         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_3
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13033960p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q       macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_3  macrocell80   2946   4196  13033960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_bitclk_enable\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_5
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13033960p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_bitclk_enable\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_bitclk_enable\/q          macrocell75   1250   1250  13025101  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_5  macrocell82   2946   4196  13033960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell121   1250   1250  13019546  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_1  macrocell121   2942   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell121   1250   1250  13019546  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_1  macrocell122   2942   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_0\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_0\/q       macrocell121   1250   1250  13019546  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_1  macrocell123   2942   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_0\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_0\/clock_0
Path slack     : 13034102p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell112   1250   1250  13027738  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/main_1  macrocell112   2805   4055  13034102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_3\/clock_0
Path slack     : 13034102p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell112   1250   1250  13027738  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/main_1  macrocell114   2805   4055  13034102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_3\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_status_3\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_status_3\/clock_0
Path slack     : 13034102p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q        macrocell112   1250   1250  13027738  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/main_1  macrocell116   2805   4055  13034102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_0\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_1
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_0\/q       macrocell99   1250   1250  13019029  RISE       1
\uart_solinst:BUART:tx_state_0\/main_1  macrocell99   2796   4046  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_load_fifo\/clock_0
Path slack     : 13034119p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q         macrocell112   1250   1250  13027738  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/main_1  macrocell110   2788   4038  13034119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034119p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q       macrocell112   1250   1250  13027738  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_1  macrocell113   2788   4038  13034119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_state_0\/q
Path End       : \uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034119p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_0\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                           model name    delay     AT     slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_state_0\/q               macrocell112   1250   1250  13027738  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/main_1  macrocell115   2788   4038  13034119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_stop1_reg\/clock_0         macrocell115        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell101   1250   1250  13020622  RISE       1
\uart_solinst:BUART:tx_state_1\/main_2  macrocell100   2619   3869  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_2\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_2
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_2\/q       macrocell101   1250   1250  13020622  RISE       1
\uart_solinst:BUART:tx_state_2\/main_2  macrocell101   2619   3869  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell5    1250   1250  13026955  RISE       1
MODIN9_0/main_3  macrocell5    2611   3861  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell5    1250   1250  13026955  RISE       1
MODIN9_1/main_4  macrocell6    2611   3861  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_pre\/main_7
Capture Clock  : \uart_solinst:BUART:rx_markspace_pre\/clock_0
Path slack     : 13034307p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q       macrocell80   1250   1250  13028649  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/main_7  macrocell80   2600   3850  13034307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_markspace_pre\/q
Path End       : \uart_solinst:BUART:rx_markspace_status\/main_8
Capture Clock  : \uart_solinst:BUART:rx_markspace_status\/clock_0
Path slack     : 13034307p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_pre\/clock_0              macrocell80         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_markspace_pre\/q          macrocell80   1250   1250  13028649  RISE       1
\uart_solinst:BUART:rx_markspace_status\/main_8  macrocell82   2600   3850  13034307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_markspace_status\/clock_0           macrocell82         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_last\/q
Path End       : \uart_ultrasonic:BUART:rx_state_2\/main_6
Capture Clock  : \uart_ultrasonic:BUART:rx_state_2\/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_last\/clock_0                    macrocell109        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_last\/q          macrocell109   1250   1250  13034592  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/main_6  macrocell113   2314   3564  13034592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_state_2\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_1\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_1\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell100   1250   1250  13020931  RISE       1
\uart_solinst:BUART:tx_state_1\/main_0  macrocell100   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_state_1\/q
Path End       : \uart_solinst:BUART:tx_state_2\/main_0
Capture Clock  : \uart_solinst:BUART:tx_state_2\/clock_0
Path slack     : 13034597p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_1\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_state_1\/q       macrocell100   1250   1250  13020931  RISE       1
\uart_solinst:BUART:tx_state_2\/main_0  macrocell101   2310   3560  13034597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_2\/clock_0                    macrocell101        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034603p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell6    1250   1250  13027263  RISE       1
MODIN9_1/main_3  macrocell6    2303   3553  13034603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell6          0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:txn\/q
Path End       : \uart_solinst:BUART:txn\/main_0
Capture Clock  : \uart_solinst:BUART:txn\/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:txn\/q       macrocell104   1250   1250  13034604  RISE       1
\uart_solinst:BUART:txn\/main_0  macrocell104   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:txn\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_address_detected\/q
Path End       : \uart_solinst:BUART:rx_address_detected\/main_11
Capture Clock  : \uart_solinst:BUART:rx_address_detected\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_address_detected\/q        macrocell74   1250   1250  13024907  RISE       1
\uart_solinst:BUART:rx_address_detected\/main_11  macrocell74   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_address_detected\/clock_0           macrocell74         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_0\/main_3
Capture Clock  : \uart_ultrasonic:BUART:tx_state_0\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell123   1250   1250  13020035  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/main_3  macrocell121   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_0\/clock_0                 macrocell121        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_1\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_1\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell123   1250   1250  13020035  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/main_2  macrocell122   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_1\/clock_0                 macrocell122        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:tx_state_2\/q
Path End       : \uart_ultrasonic:BUART:tx_state_2\/main_2
Capture Clock  : \uart_ultrasonic:BUART:tx_state_2\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:tx_state_2\/q       macrocell123   1250   1250  13020035  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/main_2  macrocell123   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:tx_state_2\/clock_0                 macrocell123        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_1\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_2
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_1\/q       macrocell72   1250   1250  13014212  RISE       1
\uart_solinst:BUART:pollcount_1\/main_2  macrocell72   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_0\/main_3
Capture Clock  : \uart_solinst:BUART:pollcount_0\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell71   1250   1250  13014214  RISE       1
\uart_solinst:BUART:pollcount_0\/main_3  macrocell71   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell71         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:pollcount_0\/q
Path End       : \uart_solinst:BUART:pollcount_1\/main_4
Capture Clock  : \uart_solinst:BUART:pollcount_1\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_0\/clock_0                   macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:pollcount_0\/q       macrocell71   1250   1250  13014214  RISE       1
\uart_solinst:BUART:pollcount_1\/main_4  macrocell72   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:pollcount_1\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:tx_bitclk\/q
Path End       : \uart_solinst:BUART:tx_state_0\/main_4
Capture Clock  : \uart_solinst:BUART:tx_state_0\/clock_0
Path slack     : 13034611p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -3510
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_bitclk\/clock_0                     macrocell97         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart_solinst:BUART:tx_bitclk\/q        macrocell97   1250   1250  13020043  RISE       1
\uart_solinst:BUART:tx_state_0\/main_4  macrocell99   2296   3546  13034611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:tx_state_0\/clock_0                    macrocell99         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:txn\/q
Path End       : \uart_ultrasonic:BUART:txn\/main_0
Capture Clock  : \uart_ultrasonic:BUART:txn\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:txn\/q       macrocell126   1250   1250  13034612  RISE       1
\uart_ultrasonic:BUART:txn\/main_0  macrocell126   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:txn\/clock_0                        macrocell126        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_load_fifo\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035406p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1930
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_load_fifo\/clock_0               macrocell110        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_load_fifo\/q            macrocell110     1250   1250  13026865  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   3081   4331  13035406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxShifter:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_solinst:BUART:rx_status_3\/q
Path End       : \uart_solinst:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_solinst:BUART:sRX:RxSts\/clock
Path slack     : 13035950p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (uart_solinst_IntClock:R#1 vs. uart_solinst_IntClock:R#2)   13041667
- Setup time                                                                  -1570
------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:rx_status_3\/clock_0                   macrocell93         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_solinst:BUART:rx_status_3\/q       macrocell93    1250   1250  13035950  RISE       1
\uart_solinst:BUART:sRX:RxSts\/status_3  statusicell7   2896   4146  13035950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\uart_solinst:BUART:sRX:RxSts\/clock                       statusicell7        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart_ultrasonic:BUART:rx_status_3\/q
Path End       : \uart_ultrasonic:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart_ultrasonic:BUART:sRX:RxSts\/clock
Path slack     : 13035953p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (uart_ultrasonic_IntClock:R#1 vs. uart_ultrasonic_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:rx_status_3\/clock_0                macrocell116        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\uart_ultrasonic:BUART:rx_status_3\/q       macrocell116   1250   1250  13035953  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/status_3  statusicell9   2894   4144  13035953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart_ultrasonic:BUART:sRX:RxSts\/clock                    statusicell9        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

