<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/share/opto/matcher.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;gc/shared/barrierSet.hpp&quot;
  27 #include &quot;gc/shared/c2/barrierSetC2.hpp&quot;
  28 #include &quot;memory/allocation.inline.hpp&quot;
  29 #include &quot;memory/resourceArea.hpp&quot;
  30 #include &quot;oops/compressedOops.hpp&quot;
  31 #include &quot;opto/ad.hpp&quot;
  32 #include &quot;opto/addnode.hpp&quot;
  33 #include &quot;opto/callnode.hpp&quot;
  34 #include &quot;opto/idealGraphPrinter.hpp&quot;
  35 #include &quot;opto/matcher.hpp&quot;
  36 #include &quot;opto/memnode.hpp&quot;
  37 #include &quot;opto/movenode.hpp&quot;
  38 #include &quot;opto/opcodes.hpp&quot;
  39 #include &quot;opto/regmask.hpp&quot;
  40 #include &quot;opto/rootnode.hpp&quot;
  41 #include &quot;opto/runtime.hpp&quot;
  42 #include &quot;opto/type.hpp&quot;
  43 #include &quot;opto/vectornode.hpp&quot;
  44 #include &quot;runtime/os.hpp&quot;
  45 #include &quot;runtime/sharedRuntime.hpp&quot;
  46 #include &quot;utilities/align.hpp&quot;
  47 
  48 OptoReg::Name OptoReg::c_frame_pointer;
  49 
  50 const RegMask *Matcher::idealreg2regmask[_last_machine_leaf];
  51 RegMask Matcher::mreg2regmask[_last_Mach_Reg];
  52 RegMask Matcher::STACK_ONLY_mask;
  53 RegMask Matcher::c_frame_ptr_mask;
  54 const uint Matcher::_begin_rematerialize = _BEGIN_REMATERIALIZE;
  55 const uint Matcher::_end_rematerialize   = _END_REMATERIALIZE;
  56 
  57 //---------------------------Matcher-------------------------------------------
  58 Matcher::Matcher()
  59 : PhaseTransform( Phase::Ins_Select ),
  60   _states_arena(Chunk::medium_size, mtCompiler),
  61   _visited(&amp;_states_arena),
  62   _shared(&amp;_states_arena),
  63   _dontcare(&amp;_states_arena),
  64   _reduceOp(reduceOp), _leftOp(leftOp), _rightOp(rightOp),
  65   _swallowed(swallowed),
  66   _begin_inst_chain_rule(_BEGIN_INST_CHAIN_RULE),
  67   _end_inst_chain_rule(_END_INST_CHAIN_RULE),
  68   _must_clone(must_clone),
  69   _shared_nodes(C-&gt;comp_arena()),
  70 #ifdef ASSERT
  71   _old2new_map(C-&gt;comp_arena()),
  72   _new2old_map(C-&gt;comp_arena()),
  73 #endif
  74   _allocation_started(false),
  75   _ruleName(ruleName),
  76   _register_save_policy(register_save_policy),
  77   _c_reg_save_policy(c_reg_save_policy),
  78   _register_save_type(register_save_type) {
  79   C-&gt;set_matcher(this);
  80 
  81   idealreg2spillmask  [Op_RegI] = NULL;
  82   idealreg2spillmask  [Op_RegN] = NULL;
  83   idealreg2spillmask  [Op_RegL] = NULL;
  84   idealreg2spillmask  [Op_RegF] = NULL;
  85   idealreg2spillmask  [Op_RegD] = NULL;
  86   idealreg2spillmask  [Op_RegP] = NULL;
  87   idealreg2spillmask  [Op_VecS] = NULL;
  88   idealreg2spillmask  [Op_VecD] = NULL;
  89   idealreg2spillmask  [Op_VecX] = NULL;
  90   idealreg2spillmask  [Op_VecY] = NULL;
  91   idealreg2spillmask  [Op_VecZ] = NULL;
  92   idealreg2spillmask  [Op_RegFlags] = NULL;
  93 
  94   idealreg2debugmask  [Op_RegI] = NULL;
  95   idealreg2debugmask  [Op_RegN] = NULL;
  96   idealreg2debugmask  [Op_RegL] = NULL;
  97   idealreg2debugmask  [Op_RegF] = NULL;
  98   idealreg2debugmask  [Op_RegD] = NULL;
  99   idealreg2debugmask  [Op_RegP] = NULL;
 100   idealreg2debugmask  [Op_VecS] = NULL;
 101   idealreg2debugmask  [Op_VecD] = NULL;
 102   idealreg2debugmask  [Op_VecX] = NULL;
 103   idealreg2debugmask  [Op_VecY] = NULL;
 104   idealreg2debugmask  [Op_VecZ] = NULL;
 105   idealreg2debugmask  [Op_RegFlags] = NULL;
 106 
 107   idealreg2mhdebugmask[Op_RegI] = NULL;
 108   idealreg2mhdebugmask[Op_RegN] = NULL;
 109   idealreg2mhdebugmask[Op_RegL] = NULL;
 110   idealreg2mhdebugmask[Op_RegF] = NULL;
 111   idealreg2mhdebugmask[Op_RegD] = NULL;
 112   idealreg2mhdebugmask[Op_RegP] = NULL;
 113   idealreg2mhdebugmask[Op_VecS] = NULL;
 114   idealreg2mhdebugmask[Op_VecD] = NULL;
 115   idealreg2mhdebugmask[Op_VecX] = NULL;
 116   idealreg2mhdebugmask[Op_VecY] = NULL;
 117   idealreg2mhdebugmask[Op_VecZ] = NULL;
 118   idealreg2mhdebugmask[Op_RegFlags] = NULL;
 119 
 120   debug_only(_mem_node = NULL;)   // Ideal memory node consumed by mach node
 121 }
 122 
 123 //------------------------------warp_incoming_stk_arg------------------------
 124 // This warps a VMReg into an OptoReg::Name
 125 OptoReg::Name Matcher::warp_incoming_stk_arg( VMReg reg ) {
 126   OptoReg::Name warped;
 127   if( reg-&gt;is_stack() ) {  // Stack slot argument?
 128     warped = OptoReg::add(_old_SP, reg-&gt;reg2stack() );
 129     warped = OptoReg::add(warped, C-&gt;out_preserve_stack_slots());
 130     if( warped &gt;= _in_arg_limit )
 131       _in_arg_limit = OptoReg::add(warped, 1); // Bump max stack slot seen
 132     if (!RegMask::can_represent_arg(warped)) {
 133       // the compiler cannot represent this method&#39;s calling sequence
 134       C-&gt;record_method_not_compilable(&quot;unsupported incoming calling sequence&quot;);
 135       return OptoReg::Bad;
 136     }
 137     return warped;
 138   }
 139   return OptoReg::as_OptoReg(reg);
 140 }
 141 
 142 //---------------------------compute_old_SP------------------------------------
 143 OptoReg::Name Compile::compute_old_SP() {
 144   int fixed    = fixed_slots();
 145   int preserve = in_preserve_stack_slots();
 146   return OptoReg::stack2reg(align_up(fixed + preserve, (int)Matcher::stack_alignment_in_slots()));
 147 }
 148 
 149 
 150 
 151 #ifdef ASSERT
 152 void Matcher::verify_new_nodes_only(Node* xroot) {
 153   // Make sure that the new graph only references new nodes
 154   ResourceMark rm;
 155   Unique_Node_List worklist;
<a name="1" id="anc1"></a><span class="line-modified"> 156   VectorSet visited;</span>
 157   worklist.push(xroot);
 158   while (worklist.size() &gt; 0) {
 159     Node* n = worklist.pop();
 160     visited.set(n-&gt;_idx);
 161     assert(C-&gt;node_arena()-&gt;contains(n), &quot;dead node&quot;);
 162     for (uint j = 0; j &lt; n-&gt;req(); j++) {
 163       Node* in = n-&gt;in(j);
 164       if (in != NULL) {
 165         assert(C-&gt;node_arena()-&gt;contains(in), &quot;dead node&quot;);
 166         if (!visited.test(in-&gt;_idx)) {
 167           worklist.push(in);
 168         }
 169       }
 170     }
 171   }
 172 }
 173 #endif
 174 
 175 // Array of RegMask, one per returned values (inline type instances can
 176 // be returned as multiple return values, one per field)
 177 RegMask* Matcher::return_values_mask(const TypeTuple *range) {
 178   uint cnt = range-&gt;cnt() - TypeFunc::Parms;
 179   if (cnt == 0) {
 180     return NULL;
 181   }
 182   RegMask* mask = NEW_RESOURCE_ARRAY(RegMask, cnt);
 183 
 184   if (!InlineTypeReturnedAsFields) {
 185     // Get ideal-register return type
 186     uint ireg = range-&gt;field_at(TypeFunc::Parms)-&gt;ideal_reg();
 187     // Get machine return register
 188     OptoRegPair regs = return_value(ireg, false);
 189 
 190     // And mask for same
 191     mask[0].Clear();
 192     mask[0].Insert(regs.first());
 193     if (OptoReg::is_valid(regs.second())) {
 194       mask[0].Insert(regs.second());
 195     }
 196   } else {
 197     BasicType* sig_bt = NEW_RESOURCE_ARRAY(BasicType, cnt);
 198     VMRegPair* vm_parm_regs = NEW_RESOURCE_ARRAY(VMRegPair, cnt);
 199 
 200     for (uint i = 0; i &lt; cnt; i++) {
 201       sig_bt[i] = range-&gt;field_at(i+TypeFunc::Parms)-&gt;basic_type();
 202     }
 203 
 204     int regs = SharedRuntime::java_return_convention(sig_bt, vm_parm_regs, cnt);
 205     assert(regs &gt; 0, &quot;should have been tested during graph construction&quot;);
 206     for (uint i = 0; i &lt; cnt; i++) {
 207       mask[i].Clear();
 208 
 209       OptoReg::Name reg1 = OptoReg::as_OptoReg(vm_parm_regs[i].first());
 210       if (OptoReg::is_valid(reg1)) {
 211         mask[i].Insert(reg1);
 212       }
 213       OptoReg::Name reg2 = OptoReg::as_OptoReg(vm_parm_regs[i].second());
 214       if (OptoReg::is_valid(reg2)) {
 215         mask[i].Insert(reg2);
 216       }
 217     }
 218   }
 219   return mask;
 220 }
 221 
 222 //---------------------------match---------------------------------------------
 223 void Matcher::match( ) {
 224   if( MaxLabelRootDepth &lt; 100 ) { // Too small?
 225     assert(false, &quot;invalid MaxLabelRootDepth, increase it to 100 minimum&quot;);
 226     MaxLabelRootDepth = 100;
 227   }
 228   // One-time initialization of some register masks.
 229   init_spill_mask( C-&gt;root()-&gt;in(1) );
 230   _return_addr_mask = return_addr();
 231 #ifdef _LP64
 232   // Pointers take 2 slots in 64-bit land
 233   _return_addr_mask.Insert(OptoReg::add(return_addr(),1));
 234 #endif
 235 
 236   // Map Java-signature return types into return register-value
 237   // machine registers.
 238   const TypeTuple *range = C-&gt;tf()-&gt;range_cc();
 239   _return_values_mask = return_values_mask(range);
 240 
 241   // ---------------
 242   // Frame Layout
 243 
 244   // Need the method signature to determine the incoming argument types,
 245   // because the types determine which registers the incoming arguments are
 246   // in, and this affects the matched code.
 247   const TypeTuple *domain = C-&gt;tf()-&gt;domain_cc();
 248   uint             argcnt = domain-&gt;cnt() - TypeFunc::Parms;
 249   BasicType *sig_bt        = NEW_RESOURCE_ARRAY( BasicType, argcnt );
 250   VMRegPair *vm_parm_regs  = NEW_RESOURCE_ARRAY( VMRegPair, argcnt );
 251   _parm_regs               = NEW_RESOURCE_ARRAY( OptoRegPair, argcnt );
 252   _calling_convention_mask = NEW_RESOURCE_ARRAY( RegMask, argcnt );
 253   uint i;
 254   for( i = 0; i&lt;argcnt; i++ ) {
 255     sig_bt[i] = domain-&gt;field_at(i+TypeFunc::Parms)-&gt;basic_type();
 256   }
 257 
 258   // Pass array of ideal registers and length to USER code (from the AD file)
 259   // that will convert this to an array of register numbers.
 260   const StartNode *start = C-&gt;start();
 261   start-&gt;calling_convention( sig_bt, vm_parm_regs, argcnt );
 262 #ifdef ASSERT
 263   // Sanity check users&#39; calling convention.  Real handy while trying to
 264   // get the initial port correct.
 265   { for (uint i = 0; i&lt;argcnt; i++) {
 266       if( !vm_parm_regs[i].first()-&gt;is_valid() &amp;&amp; !vm_parm_regs[i].second()-&gt;is_valid() ) {
 267         assert(domain-&gt;field_at(i+TypeFunc::Parms)==Type::HALF, &quot;only allowed on halve&quot; );
 268         _parm_regs[i].set_bad();
 269         continue;
 270       }
 271       VMReg parm_reg = vm_parm_regs[i].first();
 272       assert(parm_reg-&gt;is_valid(), &quot;invalid arg?&quot;);
 273       if (parm_reg-&gt;is_reg()) {
 274         OptoReg::Name opto_parm_reg = OptoReg::as_OptoReg(parm_reg);
 275         assert(can_be_java_arg(opto_parm_reg) ||
 276                C-&gt;stub_function() == CAST_FROM_FN_PTR(address, OptoRuntime::rethrow_C) ||
 277                opto_parm_reg == inline_cache_reg(),
 278                &quot;parameters in register must be preserved by runtime stubs&quot;);
 279       }
 280       for (uint j = 0; j &lt; i; j++) {
 281         assert(parm_reg != vm_parm_regs[j].first(),
 282                &quot;calling conv. must produce distinct regs&quot;);
 283       }
 284     }
 285   }
 286 #endif
 287 
 288   // Do some initial frame layout.
 289 
 290   // Compute the old incoming SP (may be called FP) as
 291   //   OptoReg::stack0() + locks + in_preserve_stack_slots + pad2.
 292   _old_SP = C-&gt;compute_old_SP();
 293   assert( is_even(_old_SP), &quot;must be even&quot; );
 294 
 295   // Compute highest incoming stack argument as
 296   //   _old_SP + out_preserve_stack_slots + incoming argument size.
 297   _in_arg_limit = OptoReg::add(_old_SP, C-&gt;out_preserve_stack_slots());
 298   assert( is_even(_in_arg_limit), &quot;out_preserve must be even&quot; );
 299   for( i = 0; i &lt; argcnt; i++ ) {
 300     // Permit args to have no register
 301     _calling_convention_mask[i].Clear();
 302     if( !vm_parm_regs[i].first()-&gt;is_valid() &amp;&amp; !vm_parm_regs[i].second()-&gt;is_valid() ) {
 303       continue;
 304     }
 305     // calling_convention returns stack arguments as a count of
 306     // slots beyond OptoReg::stack0()/VMRegImpl::stack0.  We need to convert this to
 307     // the allocators point of view, taking into account all the
 308     // preserve area, locks &amp; pad2.
 309 
 310     OptoReg::Name reg1 = warp_incoming_stk_arg(vm_parm_regs[i].first());
 311     if( OptoReg::is_valid(reg1))
 312       _calling_convention_mask[i].Insert(reg1);
 313 
 314     OptoReg::Name reg2 = warp_incoming_stk_arg(vm_parm_regs[i].second());
 315     if( OptoReg::is_valid(reg2))
 316       _calling_convention_mask[i].Insert(reg2);
 317 
 318     // Saved biased stack-slot register number
 319     _parm_regs[i].set_pair(reg2, reg1);
 320   }
 321 
 322   // Finally, make sure the incoming arguments take up an even number of
 323   // words, in case the arguments or locals need to contain doubleword stack
 324   // slots.  The rest of the system assumes that stack slot pairs (in
 325   // particular, in the spill area) which look aligned will in fact be
 326   // aligned relative to the stack pointer in the target machine.  Double
 327   // stack slots will always be allocated aligned.
 328   _new_SP = OptoReg::Name(align_up(_in_arg_limit, (int)RegMask::SlotsPerLong));
 329 
 330   // Compute highest outgoing stack argument as
 331   //   _new_SP + out_preserve_stack_slots + max(outgoing argument size).
 332   _out_arg_limit = OptoReg::add(_new_SP, C-&gt;out_preserve_stack_slots());
 333   assert( is_even(_out_arg_limit), &quot;out_preserve must be even&quot; );
 334 
 335   if (!RegMask::can_represent_arg(OptoReg::add(_out_arg_limit,-1))) {
 336     // the compiler cannot represent this method&#39;s calling sequence
 337     C-&gt;record_method_not_compilable(&quot;must be able to represent all call arguments in reg mask&quot;);
 338   }
 339 
 340   if (C-&gt;failing())  return;  // bailed out on incoming arg failure
 341 
 342   // ---------------
 343   // Collect roots of matcher trees.  Every node for which
 344   // _shared[_idx] is cleared is guaranteed to not be shared, and thus
 345   // can be a valid interior of some tree.
 346   find_shared( C-&gt;root() );
 347   find_shared( C-&gt;top() );
 348 
 349   C-&gt;print_method(PHASE_BEFORE_MATCHING);
 350 
 351   // Create new ideal node ConP #NULL even if it does exist in old space
 352   // to avoid false sharing if the corresponding mach node is not used.
 353   // The corresponding mach node is only used in rare cases for derived
 354   // pointers.
 355   Node* new_ideal_null = ConNode::make(TypePtr::NULL_PTR);
 356 
 357   // Swap out to old-space; emptying new-space
 358   Arena *old = C-&gt;node_arena()-&gt;move_contents(C-&gt;old_arena());
 359 
 360   // Save debug and profile information for nodes in old space:
 361   _old_node_note_array = C-&gt;node_note_array();
 362   if (_old_node_note_array != NULL) {
 363     C-&gt;set_node_note_array(new(C-&gt;comp_arena()) GrowableArray&lt;Node_Notes*&gt;
 364                            (C-&gt;comp_arena(), _old_node_note_array-&gt;length(),
 365                             0, NULL));
 366   }
 367 
 368   // Pre-size the new_node table to avoid the need for range checks.
 369   grow_new_node_array(C-&gt;unique());
 370 
 371   // Reset node counter so MachNodes start with _idx at 0
 372   int live_nodes = C-&gt;live_nodes();
 373   C-&gt;set_unique(0);
 374   C-&gt;reset_dead_node_list();
 375 
 376   // Recursively match trees from old space into new space.
 377   // Correct leaves of new-space Nodes; they point to old-space.
 378   _visited.clear();
 379   C-&gt;set_cached_top_node(xform( C-&gt;top(), live_nodes ));
 380   if (!C-&gt;failing()) {
 381     Node* xroot =        xform( C-&gt;root(), 1 );
 382     if (xroot == NULL) {
 383       Matcher::soft_match_failure();  // recursive matching process failed
 384       C-&gt;record_method_not_compilable(&quot;instruction match failed&quot;);
 385     } else {
 386       // During matching shared constants were attached to C-&gt;root()
 387       // because xroot wasn&#39;t available yet, so transfer the uses to
 388       // the xroot.
 389       for( DUIterator_Fast jmax, j = C-&gt;root()-&gt;fast_outs(jmax); j &lt; jmax; j++ ) {
 390         Node* n = C-&gt;root()-&gt;fast_out(j);
 391         if (C-&gt;node_arena()-&gt;contains(n)) {
 392           assert(n-&gt;in(0) == C-&gt;root(), &quot;should be control user&quot;);
 393           n-&gt;set_req(0, xroot);
 394           --j;
 395           --jmax;
 396         }
 397       }
 398 
 399       // Generate new mach node for ConP #NULL
 400       assert(new_ideal_null != NULL, &quot;sanity&quot;);
 401       _mach_null = match_tree(new_ideal_null);
 402       // Don&#39;t set control, it will confuse GCM since there are no uses.
 403       // The control will be set when this node is used first time
 404       // in find_base_for_derived().
 405       assert(_mach_null != NULL, &quot;&quot;);
 406 
 407       C-&gt;set_root(xroot-&gt;is_Root() ? xroot-&gt;as_Root() : NULL);
 408 
 409 #ifdef ASSERT
 410       verify_new_nodes_only(xroot);
 411 #endif
 412     }
 413   }
 414   if (C-&gt;top() == NULL || C-&gt;root() == NULL) {
 415     C-&gt;record_method_not_compilable(&quot;graph lost&quot;); // %%% cannot happen?
 416   }
 417   if (C-&gt;failing()) {
 418     // delete old;
 419     old-&gt;destruct_contents();
 420     return;
 421   }
 422   assert( C-&gt;top(), &quot;&quot; );
 423   assert( C-&gt;root(), &quot;&quot; );
 424   validate_null_checks();
 425 
 426   // Now smoke old-space
 427   NOT_DEBUG( old-&gt;destruct_contents() );
 428 
 429   // ------------------------
 430   // Set up save-on-entry registers.
 431   Fixup_Save_On_Entry( );
 432 
 433   { // Cleanup mach IR after selection phase is over.
 434     Compile::TracePhase tp(&quot;postselect_cleanup&quot;, &amp;timers[_t_postselect_cleanup]);
 435     do_postselect_cleanup();
 436     if (C-&gt;failing())  return;
 437     assert(verify_after_postselect_cleanup(), &quot;&quot;);
 438   }
 439 }
 440 
 441 //------------------------------Fixup_Save_On_Entry----------------------------
 442 // The stated purpose of this routine is to take care of save-on-entry
 443 // registers.  However, the overall goal of the Match phase is to convert into
 444 // machine-specific instructions which have RegMasks to guide allocation.
 445 // So what this procedure really does is put a valid RegMask on each input
 446 // to the machine-specific variations of all Return, TailCall and Halt
 447 // instructions.  It also adds edgs to define the save-on-entry values (and of
 448 // course gives them a mask).
 449 
 450 static RegMask *init_input_masks( uint size, RegMask &amp;ret_adr, RegMask &amp;fp ) {
 451   RegMask *rms = NEW_RESOURCE_ARRAY( RegMask, size );
 452   // Do all the pre-defined register masks
 453   rms[TypeFunc::Control  ] = RegMask::Empty;
 454   rms[TypeFunc::I_O      ] = RegMask::Empty;
 455   rms[TypeFunc::Memory   ] = RegMask::Empty;
 456   rms[TypeFunc::ReturnAdr] = ret_adr;
 457   rms[TypeFunc::FramePtr ] = fp;
 458   return rms;
 459 }
 460 
 461 #define NOF_STACK_MASKS (3*6+5)
 462 
 463 // Create the initial stack mask used by values spilling to the stack.
 464 // Disallow any debug info in outgoing argument areas by setting the
 465 // initial mask accordingly.
 466 void Matcher::init_first_stack_mask() {
 467 
 468   // Allocate storage for spill masks as masks for the appropriate load type.
 469   RegMask *rms = (RegMask*)C-&gt;comp_arena()-&gt;Amalloc_D(sizeof(RegMask) * NOF_STACK_MASKS);
 470 
 471   // Initialize empty placeholder masks into the newly allocated arena
 472   for (int i = 0; i &lt; NOF_STACK_MASKS; i++) {
 473     new (rms + i) RegMask();
 474   }
 475 
 476   idealreg2spillmask  [Op_RegN] = &amp;rms[0];
 477   idealreg2spillmask  [Op_RegI] = &amp;rms[1];
 478   idealreg2spillmask  [Op_RegL] = &amp;rms[2];
 479   idealreg2spillmask  [Op_RegF] = &amp;rms[3];
 480   idealreg2spillmask  [Op_RegD] = &amp;rms[4];
 481   idealreg2spillmask  [Op_RegP] = &amp;rms[5];
 482 
 483   idealreg2debugmask  [Op_RegN] = &amp;rms[6];
 484   idealreg2debugmask  [Op_RegI] = &amp;rms[7];
 485   idealreg2debugmask  [Op_RegL] = &amp;rms[8];
 486   idealreg2debugmask  [Op_RegF] = &amp;rms[9];
 487   idealreg2debugmask  [Op_RegD] = &amp;rms[10];
 488   idealreg2debugmask  [Op_RegP] = &amp;rms[11];
 489 
 490   idealreg2mhdebugmask[Op_RegN] = &amp;rms[12];
 491   idealreg2mhdebugmask[Op_RegI] = &amp;rms[13];
 492   idealreg2mhdebugmask[Op_RegL] = &amp;rms[14];
 493   idealreg2mhdebugmask[Op_RegF] = &amp;rms[15];
 494   idealreg2mhdebugmask[Op_RegD] = &amp;rms[16];
 495   idealreg2mhdebugmask[Op_RegP] = &amp;rms[17];
 496 
 497   idealreg2spillmask  [Op_VecS] = &amp;rms[18];
 498   idealreg2spillmask  [Op_VecD] = &amp;rms[19];
 499   idealreg2spillmask  [Op_VecX] = &amp;rms[20];
 500   idealreg2spillmask  [Op_VecY] = &amp;rms[21];
 501   idealreg2spillmask  [Op_VecZ] = &amp;rms[22];
 502 
 503   OptoReg::Name i;
 504 
 505   // At first, start with the empty mask
 506   C-&gt;FIRST_STACK_mask().Clear();
 507 
 508   // Add in the incoming argument area
 509   OptoReg::Name init_in = OptoReg::add(_old_SP, C-&gt;out_preserve_stack_slots());
 510   for (i = init_in; i &lt; _in_arg_limit; i = OptoReg::add(i,1)) {
 511     C-&gt;FIRST_STACK_mask().Insert(i);
 512   }
 513 
 514   // Check if the method has a reserved entry in the argument stack area that
 515   // should not be used for spilling because it may hold the return address.
 516   if (!C-&gt;is_osr_compilation() &amp;&amp; C-&gt;method() != NULL &amp;&amp; C-&gt;method()-&gt;has_scalarized_args()) {
 517     ExtendedSignature sig_cc = ExtendedSignature(C-&gt;method()-&gt;get_sig_cc(), SigEntryFilter());
 518     for (int off = 0; !sig_cc.at_end(); ) {
 519       BasicType bt = (*sig_cc)._bt;
 520       off += type2size[bt];
 521       while (SigEntry::next_is_reserved(sig_cc, bt)) {
 522         // Remove reserved stack slot from mask to avoid spilling
 523         OptoRegPair reg = _parm_regs[off];
 524         assert(OptoReg::is_valid(reg.first()), &quot;invalid reserved register&quot;);
 525         C-&gt;FIRST_STACK_mask().Remove(reg.first());
 526         C-&gt;FIRST_STACK_mask().Remove(reg.first()+1); // Always occupies two stack slots
 527         off += type2size[bt];
 528       }
 529     }
 530   }
 531 
 532   // Add in all bits past the outgoing argument area
 533   guarantee(RegMask::can_represent_arg(OptoReg::add(_out_arg_limit,-1)),
 534             &quot;must be able to represent all call arguments in reg mask&quot;);
 535   OptoReg::Name init = _out_arg_limit;
 536   for (i = init; RegMask::can_represent(i); i = OptoReg::add(i,1)) {
 537     C-&gt;FIRST_STACK_mask().Insert(i);
 538   }
 539   // Finally, set the &quot;infinite stack&quot; bit.
 540   C-&gt;FIRST_STACK_mask().set_AllStack();
 541 
 542   // Make spill masks.  Registers for their class, plus FIRST_STACK_mask.
 543   RegMask aligned_stack_mask = C-&gt;FIRST_STACK_mask();
 544   // Keep spill masks aligned.
 545   aligned_stack_mask.clear_to_pairs();
 546   assert(aligned_stack_mask.is_AllStack(), &quot;should be infinite stack&quot;);
 547 
 548   *idealreg2spillmask[Op_RegP] = *idealreg2regmask[Op_RegP];
 549 #ifdef _LP64
 550   *idealreg2spillmask[Op_RegN] = *idealreg2regmask[Op_RegN];
 551    idealreg2spillmask[Op_RegN]-&gt;OR(C-&gt;FIRST_STACK_mask());
 552    idealreg2spillmask[Op_RegP]-&gt;OR(aligned_stack_mask);
 553 #else
 554    idealreg2spillmask[Op_RegP]-&gt;OR(C-&gt;FIRST_STACK_mask());
 555 #endif
 556   *idealreg2spillmask[Op_RegI] = *idealreg2regmask[Op_RegI];
 557    idealreg2spillmask[Op_RegI]-&gt;OR(C-&gt;FIRST_STACK_mask());
 558   *idealreg2spillmask[Op_RegL] = *idealreg2regmask[Op_RegL];
 559    idealreg2spillmask[Op_RegL]-&gt;OR(aligned_stack_mask);
 560   *idealreg2spillmask[Op_RegF] = *idealreg2regmask[Op_RegF];
 561    idealreg2spillmask[Op_RegF]-&gt;OR(C-&gt;FIRST_STACK_mask());
 562   *idealreg2spillmask[Op_RegD] = *idealreg2regmask[Op_RegD];
 563    idealreg2spillmask[Op_RegD]-&gt;OR(aligned_stack_mask);
 564 
 565   if (Matcher::vector_size_supported(T_BYTE,4)) {
 566     *idealreg2spillmask[Op_VecS] = *idealreg2regmask[Op_VecS];
 567      idealreg2spillmask[Op_VecS]-&gt;OR(C-&gt;FIRST_STACK_mask());
 568   }
 569   if (Matcher::vector_size_supported(T_FLOAT,2)) {
 570     // For VecD we need dual alignment and 8 bytes (2 slots) for spills.
 571     // RA guarantees such alignment since it is needed for Double and Long values.
 572     *idealreg2spillmask[Op_VecD] = *idealreg2regmask[Op_VecD];
 573      idealreg2spillmask[Op_VecD]-&gt;OR(aligned_stack_mask);
 574   }
 575   if (Matcher::vector_size_supported(T_FLOAT,4)) {
 576     // For VecX we need quadro alignment and 16 bytes (4 slots) for spills.
 577     //
 578     // RA can use input arguments stack slots for spills but until RA
 579     // we don&#39;t know frame size and offset of input arg stack slots.
 580     //
 581     // Exclude last input arg stack slots to avoid spilling vectors there
 582     // otherwise vector spills could stomp over stack slots in caller frame.
 583     OptoReg::Name in = OptoReg::add(_in_arg_limit, -1);
 584     for (int k = 1; (in &gt;= init_in) &amp;&amp; (k &lt; RegMask::SlotsPerVecX); k++) {
 585       aligned_stack_mask.Remove(in);
 586       in = OptoReg::add(in, -1);
 587     }
 588      aligned_stack_mask.clear_to_sets(RegMask::SlotsPerVecX);
 589      assert(aligned_stack_mask.is_AllStack(), &quot;should be infinite stack&quot;);
 590     *idealreg2spillmask[Op_VecX] = *idealreg2regmask[Op_VecX];
 591      idealreg2spillmask[Op_VecX]-&gt;OR(aligned_stack_mask);
 592   }
 593   if (Matcher::vector_size_supported(T_FLOAT,8)) {
 594     // For VecY we need octo alignment and 32 bytes (8 slots) for spills.
 595     OptoReg::Name in = OptoReg::add(_in_arg_limit, -1);
 596     for (int k = 1; (in &gt;= init_in) &amp;&amp; (k &lt; RegMask::SlotsPerVecY); k++) {
 597       aligned_stack_mask.Remove(in);
 598       in = OptoReg::add(in, -1);
 599     }
 600      aligned_stack_mask.clear_to_sets(RegMask::SlotsPerVecY);
 601      assert(aligned_stack_mask.is_AllStack(), &quot;should be infinite stack&quot;);
 602     *idealreg2spillmask[Op_VecY] = *idealreg2regmask[Op_VecY];
 603      idealreg2spillmask[Op_VecY]-&gt;OR(aligned_stack_mask);
 604   }
 605   if (Matcher::vector_size_supported(T_FLOAT,16)) {
 606     // For VecZ we need enough alignment and 64 bytes (16 slots) for spills.
 607     OptoReg::Name in = OptoReg::add(_in_arg_limit, -1);
 608     for (int k = 1; (in &gt;= init_in) &amp;&amp; (k &lt; RegMask::SlotsPerVecZ); k++) {
 609       aligned_stack_mask.Remove(in);
 610       in = OptoReg::add(in, -1);
 611     }
 612      aligned_stack_mask.clear_to_sets(RegMask::SlotsPerVecZ);
 613      assert(aligned_stack_mask.is_AllStack(), &quot;should be infinite stack&quot;);
 614     *idealreg2spillmask[Op_VecZ] = *idealreg2regmask[Op_VecZ];
 615      idealreg2spillmask[Op_VecZ]-&gt;OR(aligned_stack_mask);
 616   }
 617    if (UseFPUForSpilling) {
 618      // This mask logic assumes that the spill operations are
 619      // symmetric and that the registers involved are the same size.
 620      // On sparc for instance we may have to use 64 bit moves will
 621      // kill 2 registers when used with F0-F31.
 622      idealreg2spillmask[Op_RegI]-&gt;OR(*idealreg2regmask[Op_RegF]);
 623      idealreg2spillmask[Op_RegF]-&gt;OR(*idealreg2regmask[Op_RegI]);
 624 #ifdef _LP64
 625      idealreg2spillmask[Op_RegN]-&gt;OR(*idealreg2regmask[Op_RegF]);
 626      idealreg2spillmask[Op_RegL]-&gt;OR(*idealreg2regmask[Op_RegD]);
 627      idealreg2spillmask[Op_RegD]-&gt;OR(*idealreg2regmask[Op_RegL]);
 628      idealreg2spillmask[Op_RegP]-&gt;OR(*idealreg2regmask[Op_RegD]);
 629 #else
 630      idealreg2spillmask[Op_RegP]-&gt;OR(*idealreg2regmask[Op_RegF]);
 631 #ifdef ARM
 632      // ARM has support for moving 64bit values between a pair of
 633      // integer registers and a double register
 634      idealreg2spillmask[Op_RegL]-&gt;OR(*idealreg2regmask[Op_RegD]);
 635      idealreg2spillmask[Op_RegD]-&gt;OR(*idealreg2regmask[Op_RegL]);
 636 #endif
 637 #endif
 638    }
 639 
 640   // Make up debug masks.  Any spill slot plus callee-save registers.
 641   // Caller-save registers are assumed to be trashable by the various
 642   // inline-cache fixup routines.
 643   *idealreg2debugmask  [Op_RegN]= *idealreg2spillmask[Op_RegN];
 644   *idealreg2debugmask  [Op_RegI]= *idealreg2spillmask[Op_RegI];
 645   *idealreg2debugmask  [Op_RegL]= *idealreg2spillmask[Op_RegL];
 646   *idealreg2debugmask  [Op_RegF]= *idealreg2spillmask[Op_RegF];
 647   *idealreg2debugmask  [Op_RegD]= *idealreg2spillmask[Op_RegD];
 648   *idealreg2debugmask  [Op_RegP]= *idealreg2spillmask[Op_RegP];
 649 
 650   *idealreg2mhdebugmask[Op_RegN]= *idealreg2spillmask[Op_RegN];
 651   *idealreg2mhdebugmask[Op_RegI]= *idealreg2spillmask[Op_RegI];
 652   *idealreg2mhdebugmask[Op_RegL]= *idealreg2spillmask[Op_RegL];
 653   *idealreg2mhdebugmask[Op_RegF]= *idealreg2spillmask[Op_RegF];
 654   *idealreg2mhdebugmask[Op_RegD]= *idealreg2spillmask[Op_RegD];
 655   *idealreg2mhdebugmask[Op_RegP]= *idealreg2spillmask[Op_RegP];
 656 
 657   // Prevent stub compilations from attempting to reference
 658   // callee-saved registers from debug info
 659   bool exclude_soe = !Compile::current()-&gt;is_method_compilation();
 660 
 661   for( i=OptoReg::Name(0); i&lt;OptoReg::Name(_last_Mach_Reg); i = OptoReg::add(i,1) ) {
 662     // registers the caller has to save do not work
 663     if( _register_save_policy[i] == &#39;C&#39; ||
 664         _register_save_policy[i] == &#39;A&#39; ||
 665         (_register_save_policy[i] == &#39;E&#39; &amp;&amp; exclude_soe) ) {
 666       idealreg2debugmask  [Op_RegN]-&gt;Remove(i);
 667       idealreg2debugmask  [Op_RegI]-&gt;Remove(i); // Exclude save-on-call
 668       idealreg2debugmask  [Op_RegL]-&gt;Remove(i); // registers from debug
 669       idealreg2debugmask  [Op_RegF]-&gt;Remove(i); // masks
 670       idealreg2debugmask  [Op_RegD]-&gt;Remove(i);
 671       idealreg2debugmask  [Op_RegP]-&gt;Remove(i);
 672 
 673       idealreg2mhdebugmask[Op_RegN]-&gt;Remove(i);
 674       idealreg2mhdebugmask[Op_RegI]-&gt;Remove(i);
 675       idealreg2mhdebugmask[Op_RegL]-&gt;Remove(i);
 676       idealreg2mhdebugmask[Op_RegF]-&gt;Remove(i);
 677       idealreg2mhdebugmask[Op_RegD]-&gt;Remove(i);
 678       idealreg2mhdebugmask[Op_RegP]-&gt;Remove(i);
 679     }
 680   }
 681 
 682   // Subtract the register we use to save the SP for MethodHandle
 683   // invokes to from the debug mask.
 684   const RegMask save_mask = method_handle_invoke_SP_save_mask();
 685   idealreg2mhdebugmask[Op_RegN]-&gt;SUBTRACT(save_mask);
 686   idealreg2mhdebugmask[Op_RegI]-&gt;SUBTRACT(save_mask);
 687   idealreg2mhdebugmask[Op_RegL]-&gt;SUBTRACT(save_mask);
 688   idealreg2mhdebugmask[Op_RegF]-&gt;SUBTRACT(save_mask);
 689   idealreg2mhdebugmask[Op_RegD]-&gt;SUBTRACT(save_mask);
 690   idealreg2mhdebugmask[Op_RegP]-&gt;SUBTRACT(save_mask);
 691 }
 692 
 693 //---------------------------is_save_on_entry----------------------------------
 694 bool Matcher::is_save_on_entry( int reg ) {
 695   return
 696     _register_save_policy[reg] == &#39;E&#39; ||
 697     _register_save_policy[reg] == &#39;A&#39; || // Save-on-entry register?
 698     // Also save argument registers in the trampolining stubs
 699     (C-&gt;save_argument_registers() &amp;&amp; is_spillable_arg(reg));
 700 }
 701 
 702 //---------------------------Fixup_Save_On_Entry-------------------------------
 703 void Matcher::Fixup_Save_On_Entry( ) {
 704   init_first_stack_mask();
 705 
 706   Node *root = C-&gt;root();       // Short name for root
 707   // Count number of save-on-entry registers.
 708   uint soe_cnt = number_of_saved_registers();
 709   uint i;
 710 
 711   // Find the procedure Start Node
 712   StartNode *start = C-&gt;start();
 713   assert( start, &quot;Expect a start node&quot; );
 714 
 715   // Save argument registers in the trampolining stubs
 716   if( C-&gt;save_argument_registers() )
 717     for( i = 0; i &lt; _last_Mach_Reg; i++ )
 718       if( is_spillable_arg(i) )
 719         soe_cnt++;
 720 
 721   // Input RegMask array shared by all Returns.
 722   // The type for doubles and longs has a count of 2, but
 723   // there is only 1 returned value
 724   uint ret_edge_cnt = C-&gt;tf()-&gt;range_cc()-&gt;cnt();
 725   RegMask *ret_rms  = init_input_masks( ret_edge_cnt + soe_cnt, _return_addr_mask, c_frame_ptr_mask );
 726   for (i = TypeFunc::Parms; i &lt; ret_edge_cnt; i++) {
 727     ret_rms[i] = _return_values_mask[i-TypeFunc::Parms];
 728   }
 729 
 730   // Input RegMask array shared by all Rethrows.
 731   uint reth_edge_cnt = TypeFunc::Parms+1;
 732   RegMask *reth_rms  = init_input_masks( reth_edge_cnt + soe_cnt, _return_addr_mask, c_frame_ptr_mask );
 733   // Rethrow takes exception oop only, but in the argument 0 slot.
 734   OptoReg::Name reg = find_receiver(false);
 735   if (reg &gt;= 0) {
 736     reth_rms[TypeFunc::Parms] = mreg2regmask[reg];
 737 #ifdef _LP64
 738     // Need two slots for ptrs in 64-bit land
 739     reth_rms[TypeFunc::Parms].Insert(OptoReg::add(OptoReg::Name(reg), 1));
 740 #endif
 741   }
 742 
 743   // Input RegMask array shared by all TailCalls
 744   uint tail_call_edge_cnt = TypeFunc::Parms+2;
 745   RegMask *tail_call_rms = init_input_masks( tail_call_edge_cnt + soe_cnt, _return_addr_mask, c_frame_ptr_mask );
 746 
 747   // Input RegMask array shared by all TailJumps
 748   uint tail_jump_edge_cnt = TypeFunc::Parms+2;
 749   RegMask *tail_jump_rms = init_input_masks( tail_jump_edge_cnt + soe_cnt, _return_addr_mask, c_frame_ptr_mask );
 750 
 751   // TailCalls have 2 returned values (target &amp; moop), whose masks come
 752   // from the usual MachNode/MachOper mechanism.  Find a sample
 753   // TailCall to extract these masks and put the correct masks into
 754   // the tail_call_rms array.
 755   for( i=1; i &lt; root-&gt;req(); i++ ) {
 756     MachReturnNode *m = root-&gt;in(i)-&gt;as_MachReturn();
 757     if( m-&gt;ideal_Opcode() == Op_TailCall ) {
 758       tail_call_rms[TypeFunc::Parms+0] = m-&gt;MachNode::in_RegMask(TypeFunc::Parms+0);
 759       tail_call_rms[TypeFunc::Parms+1] = m-&gt;MachNode::in_RegMask(TypeFunc::Parms+1);
 760       break;
 761     }
 762   }
 763 
 764   // TailJumps have 2 returned values (target &amp; ex_oop), whose masks come
 765   // from the usual MachNode/MachOper mechanism.  Find a sample
 766   // TailJump to extract these masks and put the correct masks into
 767   // the tail_jump_rms array.
 768   for( i=1; i &lt; root-&gt;req(); i++ ) {
 769     MachReturnNode *m = root-&gt;in(i)-&gt;as_MachReturn();
 770     if( m-&gt;ideal_Opcode() == Op_TailJump ) {
 771       tail_jump_rms[TypeFunc::Parms+0] = m-&gt;MachNode::in_RegMask(TypeFunc::Parms+0);
 772       tail_jump_rms[TypeFunc::Parms+1] = m-&gt;MachNode::in_RegMask(TypeFunc::Parms+1);
 773       break;
 774     }
 775   }
 776 
 777   // Input RegMask array shared by all Halts
 778   uint halt_edge_cnt = TypeFunc::Parms;
 779   RegMask *halt_rms = init_input_masks( halt_edge_cnt + soe_cnt, _return_addr_mask, c_frame_ptr_mask );
 780 
 781   // Capture the return input masks into each exit flavor
 782   for( i=1; i &lt; root-&gt;req(); i++ ) {
 783     MachReturnNode *exit = root-&gt;in(i)-&gt;as_MachReturn();
 784     switch( exit-&gt;ideal_Opcode() ) {
 785       case Op_Return   : exit-&gt;_in_rms = ret_rms;  break;
 786       case Op_Rethrow  : exit-&gt;_in_rms = reth_rms; break;
 787       case Op_TailCall : exit-&gt;_in_rms = tail_call_rms; break;
 788       case Op_TailJump : exit-&gt;_in_rms = tail_jump_rms; break;
 789       case Op_Halt     : exit-&gt;_in_rms = halt_rms; break;
 790       default          : ShouldNotReachHere();
 791     }
 792   }
 793 
 794   // Next unused projection number from Start.
 795   int proj_cnt = C-&gt;tf()-&gt;domain_cc()-&gt;cnt();
 796 
 797   // Do all the save-on-entry registers.  Make projections from Start for
 798   // them, and give them a use at the exit points.  To the allocator, they
 799   // look like incoming register arguments.
 800   for( i = 0; i &lt; _last_Mach_Reg; i++ ) {
 801     if( is_save_on_entry(i) ) {
 802 
 803       // Add the save-on-entry to the mask array
 804       ret_rms      [      ret_edge_cnt] = mreg2regmask[i];
 805       reth_rms     [     reth_edge_cnt] = mreg2regmask[i];
 806       tail_call_rms[tail_call_edge_cnt] = mreg2regmask[i];
 807       tail_jump_rms[tail_jump_edge_cnt] = mreg2regmask[i];
 808       // Halts need the SOE registers, but only in the stack as debug info.
 809       // A just-prior uncommon-trap or deoptimization will use the SOE regs.
 810       halt_rms     [     halt_edge_cnt] = *idealreg2spillmask[_register_save_type[i]];
 811 
 812       Node *mproj;
 813 
 814       // Is this a RegF low half of a RegD?  Double up 2 adjacent RegF&#39;s
 815       // into a single RegD.
 816       if( (i&amp;1) == 0 &amp;&amp;
 817           _register_save_type[i  ] == Op_RegF &amp;&amp;
 818           _register_save_type[i+1] == Op_RegF &amp;&amp;
 819           is_save_on_entry(i+1) ) {
 820         // Add other bit for double
 821         ret_rms      [      ret_edge_cnt].Insert(OptoReg::Name(i+1));
 822         reth_rms     [     reth_edge_cnt].Insert(OptoReg::Name(i+1));
 823         tail_call_rms[tail_call_edge_cnt].Insert(OptoReg::Name(i+1));
 824         tail_jump_rms[tail_jump_edge_cnt].Insert(OptoReg::Name(i+1));
 825         halt_rms     [     halt_edge_cnt].Insert(OptoReg::Name(i+1));
 826         mproj = new MachProjNode( start, proj_cnt, ret_rms[ret_edge_cnt], Op_RegD );
 827         proj_cnt += 2;          // Skip 2 for doubles
 828       }
 829       else if( (i&amp;1) == 1 &amp;&amp;    // Else check for high half of double
 830                _register_save_type[i-1] == Op_RegF &amp;&amp;
 831                _register_save_type[i  ] == Op_RegF &amp;&amp;
 832                is_save_on_entry(i-1) ) {
 833         ret_rms      [      ret_edge_cnt] = RegMask::Empty;
 834         reth_rms     [     reth_edge_cnt] = RegMask::Empty;
 835         tail_call_rms[tail_call_edge_cnt] = RegMask::Empty;
 836         tail_jump_rms[tail_jump_edge_cnt] = RegMask::Empty;
 837         halt_rms     [     halt_edge_cnt] = RegMask::Empty;
 838         mproj = C-&gt;top();
 839       }
 840       // Is this a RegI low half of a RegL?  Double up 2 adjacent RegI&#39;s
 841       // into a single RegL.
 842       else if( (i&amp;1) == 0 &amp;&amp;
 843           _register_save_type[i  ] == Op_RegI &amp;&amp;
 844           _register_save_type[i+1] == Op_RegI &amp;&amp;
 845         is_save_on_entry(i+1) ) {
 846         // Add other bit for long
 847         ret_rms      [      ret_edge_cnt].Insert(OptoReg::Name(i+1));
 848         reth_rms     [     reth_edge_cnt].Insert(OptoReg::Name(i+1));
 849         tail_call_rms[tail_call_edge_cnt].Insert(OptoReg::Name(i+1));
 850         tail_jump_rms[tail_jump_edge_cnt].Insert(OptoReg::Name(i+1));
 851         halt_rms     [     halt_edge_cnt].Insert(OptoReg::Name(i+1));
 852         mproj = new MachProjNode( start, proj_cnt, ret_rms[ret_edge_cnt], Op_RegL );
 853         proj_cnt += 2;          // Skip 2 for longs
 854       }
 855       else if( (i&amp;1) == 1 &amp;&amp;    // Else check for high half of long
 856                _register_save_type[i-1] == Op_RegI &amp;&amp;
 857                _register_save_type[i  ] == Op_RegI &amp;&amp;
 858                is_save_on_entry(i-1) ) {
 859         ret_rms      [      ret_edge_cnt] = RegMask::Empty;
 860         reth_rms     [     reth_edge_cnt] = RegMask::Empty;
 861         tail_call_rms[tail_call_edge_cnt] = RegMask::Empty;
 862         tail_jump_rms[tail_jump_edge_cnt] = RegMask::Empty;
 863         halt_rms     [     halt_edge_cnt] = RegMask::Empty;
 864         mproj = C-&gt;top();
 865       } else {
 866         // Make a projection for it off the Start
 867         mproj = new MachProjNode( start, proj_cnt++, ret_rms[ret_edge_cnt], _register_save_type[i] );
 868       }
 869 
 870       ret_edge_cnt ++;
 871       reth_edge_cnt ++;
 872       tail_call_edge_cnt ++;
 873       tail_jump_edge_cnt ++;
 874       halt_edge_cnt ++;
 875 
 876       // Add a use of the SOE register to all exit paths
 877       for( uint j=1; j &lt; root-&gt;req(); j++ )
 878         root-&gt;in(j)-&gt;add_req(mproj);
 879     } // End of if a save-on-entry register
 880   } // End of for all machine registers
 881 }
 882 
 883 //------------------------------init_spill_mask--------------------------------
 884 void Matcher::init_spill_mask( Node *ret ) {
 885   if( idealreg2regmask[Op_RegI] ) return; // One time only init
 886 
 887   OptoReg::c_frame_pointer = c_frame_pointer();
 888   c_frame_ptr_mask = c_frame_pointer();
 889 #ifdef _LP64
 890   // pointers are twice as big
 891   c_frame_ptr_mask.Insert(OptoReg::add(c_frame_pointer(),1));
 892 #endif
 893 
 894   // Start at OptoReg::stack0()
 895   STACK_ONLY_mask.Clear();
 896   OptoReg::Name init = OptoReg::stack2reg(0);
 897   // STACK_ONLY_mask is all stack bits
 898   OptoReg::Name i;
 899   for (i = init; RegMask::can_represent(i); i = OptoReg::add(i,1))
 900     STACK_ONLY_mask.Insert(i);
 901   // Also set the &quot;infinite stack&quot; bit.
 902   STACK_ONLY_mask.set_AllStack();
 903 
 904   // Copy the register names over into the shared world
 905   for( i=OptoReg::Name(0); i&lt;OptoReg::Name(_last_Mach_Reg); i = OptoReg::add(i,1) ) {
 906     // SharedInfo::regName[i] = regName[i];
 907     // Handy RegMasks per machine register
 908     mreg2regmask[i].Insert(i);
 909   }
 910 
 911   // Grab the Frame Pointer
 912   Node *fp  = ret-&gt;in(TypeFunc::FramePtr);
 913   // Share frame pointer while making spill ops
 914   set_shared(fp);
 915 
 916 // Get the ADLC notion of the right regmask, for each basic type.
 917 #ifdef _LP64
 918   idealreg2regmask[Op_RegN] = regmask_for_ideal_register(Op_RegN, ret);
 919 #endif
 920   idealreg2regmask[Op_RegI] = regmask_for_ideal_register(Op_RegI, ret);
 921   idealreg2regmask[Op_RegP] = regmask_for_ideal_register(Op_RegP, ret);
 922   idealreg2regmask[Op_RegF] = regmask_for_ideal_register(Op_RegF, ret);
 923   idealreg2regmask[Op_RegD] = regmask_for_ideal_register(Op_RegD, ret);
 924   idealreg2regmask[Op_RegL] = regmask_for_ideal_register(Op_RegL, ret);
 925   idealreg2regmask[Op_VecS] = regmask_for_ideal_register(Op_VecS, ret);
 926   idealreg2regmask[Op_VecD] = regmask_for_ideal_register(Op_VecD, ret);
 927   idealreg2regmask[Op_VecX] = regmask_for_ideal_register(Op_VecX, ret);
 928   idealreg2regmask[Op_VecY] = regmask_for_ideal_register(Op_VecY, ret);
 929   idealreg2regmask[Op_VecZ] = regmask_for_ideal_register(Op_VecZ, ret);
 930 }
 931 
 932 #ifdef ASSERT
 933 static void match_alias_type(Compile* C, Node* n, Node* m) {
 934   if (!VerifyAliases)  return;  // do not go looking for trouble by default
 935   const TypePtr* nat = n-&gt;adr_type();
 936   const TypePtr* mat = m-&gt;adr_type();
 937   int nidx = C-&gt;get_alias_index(nat);
 938   int midx = C-&gt;get_alias_index(mat);
 939   // Detune the assert for cases like (AndI 0xFF (LoadB p)).
 940   if (nidx == Compile::AliasIdxTop &amp;&amp; midx &gt;= Compile::AliasIdxRaw) {
 941     for (uint i = 1; i &lt; n-&gt;req(); i++) {
 942       Node* n1 = n-&gt;in(i);
 943       const TypePtr* n1at = n1-&gt;adr_type();
 944       if (n1at != NULL) {
 945         nat = n1at;
 946         nidx = C-&gt;get_alias_index(n1at);
 947       }
 948     }
 949   }
 950   // %%% Kludgery.  Instead, fix ideal adr_type methods for all these cases:
 951   if (nidx == Compile::AliasIdxTop &amp;&amp; midx == Compile::AliasIdxRaw) {
 952     switch (n-&gt;Opcode()) {
 953     case Op_PrefetchAllocation:
 954       nidx = Compile::AliasIdxRaw;
 955       nat = TypeRawPtr::BOTTOM;
 956       break;
 957     }
 958   }
 959   if (nidx == Compile::AliasIdxRaw &amp;&amp; midx == Compile::AliasIdxTop) {
 960     switch (n-&gt;Opcode()) {
 961     case Op_ClearArray:
 962       midx = Compile::AliasIdxRaw;
 963       mat = TypeRawPtr::BOTTOM;
 964       break;
 965     }
 966   }
 967   if (nidx == Compile::AliasIdxTop &amp;&amp; midx == Compile::AliasIdxBot) {
 968     switch (n-&gt;Opcode()) {
 969     case Op_Return:
 970     case Op_Rethrow:
 971     case Op_Halt:
 972     case Op_TailCall:
 973     case Op_TailJump:
 974       nidx = Compile::AliasIdxBot;
 975       nat = TypePtr::BOTTOM;
 976       break;
 977     }
 978   }
 979   if (nidx == Compile::AliasIdxBot &amp;&amp; midx == Compile::AliasIdxTop) {
 980     switch (n-&gt;Opcode()) {
 981     case Op_StrComp:
 982     case Op_StrEquals:
 983     case Op_StrIndexOf:
 984     case Op_StrIndexOfChar:
 985     case Op_AryEq:
 986     case Op_HasNegatives:
 987     case Op_MemBarVolatile:
 988     case Op_MemBarCPUOrder: // %%% these ideals should have narrower adr_type?
 989     case Op_StrInflatedCopy:
 990     case Op_StrCompressedCopy:
 991     case Op_OnSpinWait:
 992     case Op_EncodeISOArray:
 993       nidx = Compile::AliasIdxTop;
 994       nat = NULL;
 995       break;
 996     }
 997   }
 998   if (nidx != midx) {
 999     if (PrintOpto || (PrintMiscellaneous &amp;&amp; (WizardMode || Verbose))) {
1000       tty-&gt;print_cr(&quot;==== Matcher alias shift %d =&gt; %d&quot;, nidx, midx);
1001       n-&gt;dump();
1002       m-&gt;dump();
1003     }
1004     assert(C-&gt;subsume_loads() &amp;&amp; C-&gt;must_alias(nat, midx),
1005            &quot;must not lose alias info when matching&quot;);
1006   }
1007 }
1008 #endif
1009 
1010 //------------------------------xform------------------------------------------
1011 // Given a Node in old-space, Match him (Label/Reduce) to produce a machine
1012 // Node in new-space.  Given a new-space Node, recursively walk his children.
1013 Node *Matcher::transform( Node *n ) { ShouldNotCallThis(); return n; }
1014 Node *Matcher::xform( Node *n, int max_stack ) {
1015   // Use one stack to keep both: child&#39;s node/state and parent&#39;s node/index
1016   MStack mstack(max_stack * 2 * 2); // usually: C-&gt;live_nodes() * 2 * 2
1017   mstack.push(n, Visit, NULL, -1);  // set NULL as parent to indicate root
1018   while (mstack.is_nonempty()) {
1019     C-&gt;check_node_count(NodeLimitFudgeFactor, &quot;too many nodes matching instructions&quot;);
1020     if (C-&gt;failing()) return NULL;
1021     n = mstack.node();          // Leave node on stack
1022     Node_State nstate = mstack.state();
1023     if (nstate == Visit) {
1024       mstack.set_state(Post_Visit);
1025       Node *oldn = n;
1026       // Old-space or new-space check
1027       if (!C-&gt;node_arena()-&gt;contains(n)) {
1028         // Old space!
1029         Node* m;
1030         if (has_new_node(n)) {  // Not yet Label/Reduced
1031           m = new_node(n);
1032         } else {
1033           if (!is_dontcare(n)) { // Matcher can match this guy
1034             // Calls match special.  They match alone with no children.
1035             // Their children, the incoming arguments, match normally.
1036             m = n-&gt;is_SafePoint() ? match_sfpt(n-&gt;as_SafePoint()):match_tree(n);
1037             if (C-&gt;failing())  return NULL;
1038             if (m == NULL) { Matcher::soft_match_failure(); return NULL; }
1039             if (n-&gt;is_MemBar()) {
1040               m-&gt;as_MachMemBar()-&gt;set_adr_type(n-&gt;adr_type());
1041             }
1042           } else {                  // Nothing the matcher cares about
1043             if (n-&gt;is_Proj() &amp;&amp; n-&gt;in(0) != NULL &amp;&amp; n-&gt;in(0)-&gt;is_Multi()) {       // Projections?
1044               // Convert to machine-dependent projection
1045               RegMask* mask = NULL;
1046               if (n-&gt;in(0)-&gt;is_Call()) {
1047                 mask = return_values_mask(n-&gt;in(0)-&gt;as_Call()-&gt;tf()-&gt;range_cc());
1048               }
1049               m = n-&gt;in(0)-&gt;as_Multi()-&gt;match(n-&gt;as_Proj(), this, mask);
1050 #ifdef ASSERT
1051               _new2old_map.map(m-&gt;_idx, n);
1052 #endif
1053               if (m-&gt;in(0) != NULL) // m might be top
1054                 collect_null_checks(m, n);
1055             } else {                // Else just a regular &#39;ol guy
1056               m = n-&gt;clone();       // So just clone into new-space
1057 #ifdef ASSERT
1058               _new2old_map.map(m-&gt;_idx, n);
1059 #endif
1060               // Def-Use edges will be added incrementally as Uses
1061               // of this node are matched.
1062               assert(m-&gt;outcnt() == 0, &quot;no Uses of this clone yet&quot;);
1063             }
1064           }
1065 
1066           set_new_node(n, m);       // Map old to new
1067           if (_old_node_note_array != NULL) {
1068             Node_Notes* nn = C-&gt;locate_node_notes(_old_node_note_array,
1069                                                   n-&gt;_idx);
1070             C-&gt;set_node_notes_at(m-&gt;_idx, nn);
1071           }
1072           debug_only(match_alias_type(C, n, m));
1073         }
1074         n = m;    // n is now a new-space node
1075         mstack.set_node(n);
1076       }
1077 
1078       // New space!
1079       if (_visited.test_set(n-&gt;_idx)) continue; // while(mstack.is_nonempty())
1080 
1081       int i;
1082       // Put precedence edges on stack first (match them last).
1083       for (i = oldn-&gt;req(); (uint)i &lt; oldn-&gt;len(); i++) {
1084         Node *m = oldn-&gt;in(i);
1085         if (m == NULL) break;
1086         // set -1 to call add_prec() instead of set_req() during Step1
1087         mstack.push(m, Visit, n, -1);
1088       }
1089 
1090       // Handle precedence edges for interior nodes
1091       for (i = n-&gt;len()-1; (uint)i &gt;= n-&gt;req(); i--) {
1092         Node *m = n-&gt;in(i);
1093         if (m == NULL || C-&gt;node_arena()-&gt;contains(m)) continue;
1094         n-&gt;rm_prec(i);
1095         // set -1 to call add_prec() instead of set_req() during Step1
1096         mstack.push(m, Visit, n, -1);
1097       }
1098 
1099       // For constant debug info, I&#39;d rather have unmatched constants.
1100       int cnt = n-&gt;req();
1101       JVMState* jvms = n-&gt;jvms();
1102       int debug_cnt = jvms ? jvms-&gt;debug_start() : cnt;
1103 
1104       // Now do only debug info.  Clone constants rather than matching.
1105       // Constants are represented directly in the debug info without
1106       // the need for executable machine instructions.
1107       // Monitor boxes are also represented directly.
1108       for (i = cnt - 1; i &gt;= debug_cnt; --i) { // For all debug inputs do
1109         Node *m = n-&gt;in(i);          // Get input
1110         int op = m-&gt;Opcode();
1111         assert((op == Op_BoxLock) == jvms-&gt;is_monitor_use(i), &quot;boxes only at monitor sites&quot;);
1112         if( op == Op_ConI || op == Op_ConP || op == Op_ConN || op == Op_ConNKlass ||
1113             op == Op_ConF || op == Op_ConD || op == Op_ConL
1114             // || op == Op_BoxLock  // %%%% enable this and remove (+++) in chaitin.cpp
1115             ) {
1116           m = m-&gt;clone();
1117 #ifdef ASSERT
1118           _new2old_map.map(m-&gt;_idx, n);
1119 #endif
1120           mstack.push(m, Post_Visit, n, i); // Don&#39;t need to visit
1121           mstack.push(m-&gt;in(0), Visit, m, 0);
1122         } else {
1123           mstack.push(m, Visit, n, i);
1124         }
1125       }
1126 
1127       // And now walk his children, and convert his inputs to new-space.
1128       for( ; i &gt;= 0; --i ) { // For all normal inputs do
1129         Node *m = n-&gt;in(i);  // Get input
1130         if(m != NULL)
1131           mstack.push(m, Visit, n, i);
1132       }
1133 
1134     }
1135     else if (nstate == Post_Visit) {
1136       // Set xformed input
1137       Node *p = mstack.parent();
1138       if (p != NULL) { // root doesn&#39;t have parent
1139         int i = (int)mstack.index();
1140         if (i &gt;= 0)
1141           p-&gt;set_req(i, n); // required input
1142         else if (i == -1)
1143           p-&gt;add_prec(n);   // precedence input
1144         else
1145           ShouldNotReachHere();
1146       }
1147       mstack.pop(); // remove processed node from stack
1148     }
1149     else {
1150       ShouldNotReachHere();
1151     }
1152   } // while (mstack.is_nonempty())
1153   return n; // Return new-space Node
1154 }
1155 
1156 //------------------------------warp_outgoing_stk_arg------------------------
1157 OptoReg::Name Matcher::warp_outgoing_stk_arg( VMReg reg, OptoReg::Name begin_out_arg_area, OptoReg::Name &amp;out_arg_limit_per_call ) {
1158   // Convert outgoing argument location to a pre-biased stack offset
1159   if (reg-&gt;is_stack()) {
1160     OptoReg::Name warped = reg-&gt;reg2stack();
1161     // Adjust the stack slot offset to be the register number used
1162     // by the allocator.
1163     warped = OptoReg::add(begin_out_arg_area, warped);
1164     // Keep track of the largest numbered stack slot used for an arg.
1165     // Largest used slot per call-site indicates the amount of stack
1166     // that is killed by the call.
1167     if( warped &gt;= out_arg_limit_per_call )
1168       out_arg_limit_per_call = OptoReg::add(warped,1);
1169     if (!RegMask::can_represent_arg(warped)) {
1170       C-&gt;record_method_not_compilable(&quot;unsupported calling sequence&quot;);
1171       return OptoReg::Bad;
1172     }
1173     return warped;
1174   }
1175   return OptoReg::as_OptoReg(reg);
1176 }
1177 
1178 
1179 //------------------------------match_sfpt-------------------------------------
1180 // Helper function to match call instructions.  Calls match special.
1181 // They match alone with no children.  Their children, the incoming
1182 // arguments, match normally.
1183 MachNode *Matcher::match_sfpt( SafePointNode *sfpt ) {
1184   MachSafePointNode *msfpt = NULL;
1185   MachCallNode      *mcall = NULL;
1186   uint               cnt;
1187   // Split out case for SafePoint vs Call
1188   CallNode *call;
1189   const TypeTuple *domain;
1190   ciMethod*        method = NULL;
1191   bool             is_method_handle_invoke = false;  // for special kill effects
1192   if( sfpt-&gt;is_Call() ) {
1193     call = sfpt-&gt;as_Call();
1194     domain = call-&gt;tf()-&gt;domain_cc();
1195     cnt = domain-&gt;cnt();
1196 
1197     // Match just the call, nothing else
1198     MachNode *m = match_tree(call);
1199     if (C-&gt;failing())  return NULL;
1200     if( m == NULL ) { Matcher::soft_match_failure(); return NULL; }
1201 
1202     // Copy data from the Ideal SafePoint to the machine version
1203     mcall = m-&gt;as_MachCall();
1204 
1205     mcall-&gt;set_tf(         call-&gt;tf());
1206     mcall-&gt;set_entry_point(call-&gt;entry_point());
1207     mcall-&gt;set_cnt(        call-&gt;cnt());
1208 
1209     if( mcall-&gt;is_MachCallJava() ) {
1210       MachCallJavaNode *mcall_java  = mcall-&gt;as_MachCallJava();
1211       const CallJavaNode *call_java =  call-&gt;as_CallJava();
1212       assert(call_java-&gt;validate_symbolic_info(), &quot;inconsistent info&quot;);
1213       method = call_java-&gt;method();
1214       mcall_java-&gt;_method = method;
1215       mcall_java-&gt;_bci = call_java-&gt;_bci;
1216       mcall_java-&gt;_optimized_virtual = call_java-&gt;is_optimized_virtual();
1217       is_method_handle_invoke = call_java-&gt;is_method_handle_invoke();
1218       mcall_java-&gt;_method_handle_invoke = is_method_handle_invoke;
1219       mcall_java-&gt;_override_symbolic_info = call_java-&gt;override_symbolic_info();
1220       if (is_method_handle_invoke) {
1221         C-&gt;set_has_method_handle_invokes(true);
1222       }
1223       if( mcall_java-&gt;is_MachCallStaticJava() )
1224         mcall_java-&gt;as_MachCallStaticJava()-&gt;_name =
1225          call_java-&gt;as_CallStaticJava()-&gt;_name;
1226       if( mcall_java-&gt;is_MachCallDynamicJava() )
1227         mcall_java-&gt;as_MachCallDynamicJava()-&gt;_vtable_index =
1228          call_java-&gt;as_CallDynamicJava()-&gt;_vtable_index;
1229     }
1230     else if( mcall-&gt;is_MachCallRuntime() ) {
1231       mcall-&gt;as_MachCallRuntime()-&gt;_name = call-&gt;as_CallRuntime()-&gt;_name;
1232     }
1233     msfpt = mcall;
1234   }
1235   // This is a non-call safepoint
1236   else {
1237     call = NULL;
1238     domain = NULL;
1239     MachNode *mn = match_tree(sfpt);
1240     if (C-&gt;failing())  return NULL;
1241     msfpt = mn-&gt;as_MachSafePoint();
1242     cnt = TypeFunc::Parms;
1243   }
1244 
1245   // Advertise the correct memory effects (for anti-dependence computation).
1246   msfpt-&gt;set_adr_type(sfpt-&gt;adr_type());
1247 
1248   // Allocate a private array of RegMasks.  These RegMasks are not shared.
1249   msfpt-&gt;_in_rms = NEW_RESOURCE_ARRAY( RegMask, cnt );
1250   // Empty them all.
1251   for (uint i = 0; i &lt; cnt; i++) ::new (&amp;(msfpt-&gt;_in_rms[i])) RegMask();
1252 
1253   // Do all the pre-defined non-Empty register masks
1254   msfpt-&gt;_in_rms[TypeFunc::ReturnAdr] = _return_addr_mask;
1255   msfpt-&gt;_in_rms[TypeFunc::FramePtr ] = c_frame_ptr_mask;
1256 
1257   // Place first outgoing argument can possibly be put.
1258   OptoReg::Name begin_out_arg_area = OptoReg::add(_new_SP, C-&gt;out_preserve_stack_slots());
1259   assert( is_even(begin_out_arg_area), &quot;&quot; );
1260   // Compute max outgoing register number per call site.
1261   OptoReg::Name out_arg_limit_per_call = begin_out_arg_area;
1262   // Calls to C may hammer extra stack slots above and beyond any arguments.
1263   // These are usually backing store for register arguments for varargs.
1264   if( call != NULL &amp;&amp; call-&gt;is_CallRuntime() )
1265     out_arg_limit_per_call = OptoReg::add(out_arg_limit_per_call,C-&gt;varargs_C_out_slots_killed());
1266 
1267 
1268   // Do the normal argument list (parameters) register masks
1269   // Null entry point is a special cast where the target of the call
1270   // is in a register.
1271   int adj = (call != NULL &amp;&amp; call-&gt;entry_point() == NULL) ? 1 : 0;
1272   int argcnt = cnt - TypeFunc::Parms - adj;
1273   if( argcnt &gt; 0 ) {          // Skip it all if we have no args
1274     BasicType *sig_bt  = NEW_RESOURCE_ARRAY( BasicType, argcnt );
1275     VMRegPair *parm_regs = NEW_RESOURCE_ARRAY( VMRegPair, argcnt );
1276     int i;
1277     for( i = 0; i &lt; argcnt; i++ ) {
1278       sig_bt[i] = domain-&gt;field_at(i+TypeFunc::Parms+adj)-&gt;basic_type();
1279     }
1280     // V-call to pick proper calling convention
1281     call-&gt;calling_convention( sig_bt, parm_regs, argcnt );
1282 
1283 #ifdef ASSERT
1284     // Sanity check users&#39; calling convention.  Really handy during
1285     // the initial porting effort.  Fairly expensive otherwise.
1286     { for (int i = 0; i&lt;argcnt; i++) {
1287       if( !parm_regs[i].first()-&gt;is_valid() &amp;&amp;
1288           !parm_regs[i].second()-&gt;is_valid() ) continue;
1289       VMReg reg1 = parm_regs[i].first();
1290       VMReg reg2 = parm_regs[i].second();
1291       for (int j = 0; j &lt; i; j++) {
1292         if( !parm_regs[j].first()-&gt;is_valid() &amp;&amp;
1293             !parm_regs[j].second()-&gt;is_valid() ) continue;
1294         VMReg reg3 = parm_regs[j].first();
1295         VMReg reg4 = parm_regs[j].second();
1296         if( !reg1-&gt;is_valid() ) {
1297           assert( !reg2-&gt;is_valid(), &quot;valid halvsies&quot; );
1298         } else if( !reg3-&gt;is_valid() ) {
1299           assert( !reg4-&gt;is_valid(), &quot;valid halvsies&quot; );
1300         } else {
1301           assert( reg1 != reg2, &quot;calling conv. must produce distinct regs&quot;);
1302           assert( reg1 != reg3, &quot;calling conv. must produce distinct regs&quot;);
1303           assert( reg1 != reg4, &quot;calling conv. must produce distinct regs&quot;);
1304           assert( reg2 != reg3, &quot;calling conv. must produce distinct regs&quot;);
1305           assert( reg2 != reg4 || !reg2-&gt;is_valid(), &quot;calling conv. must produce distinct regs&quot;);
1306           assert( reg3 != reg4, &quot;calling conv. must produce distinct regs&quot;);
1307         }
1308       }
1309     }
1310     }
1311 #endif
1312 
1313     // Visit each argument.  Compute its outgoing register mask.
1314     // Return results now can have 2 bits returned.
1315     // Compute max over all outgoing arguments both per call-site
1316     // and over the entire method.
1317     for( i = 0; i &lt; argcnt; i++ ) {
1318       // Address of incoming argument mask to fill in
1319       RegMask *rm = &amp;mcall-&gt;_in_rms[i+TypeFunc::Parms+adj];
1320       if( !parm_regs[i].first()-&gt;is_valid() &amp;&amp;
1321           !parm_regs[i].second()-&gt;is_valid() ) {
1322         continue;               // Avoid Halves
1323       }
1324       // Grab first register, adjust stack slots and insert in mask.
1325       OptoReg::Name reg1 = warp_outgoing_stk_arg(parm_regs[i].first(), begin_out_arg_area, out_arg_limit_per_call );
1326       if (OptoReg::is_valid(reg1)) {
1327         rm-&gt;Insert( reg1 );
1328       }
1329       // Grab second register (if any), adjust stack slots and insert in mask.
1330       OptoReg::Name reg2 = warp_outgoing_stk_arg(parm_regs[i].second(), begin_out_arg_area, out_arg_limit_per_call );
1331       if (OptoReg::is_valid(reg2)) {
1332         rm-&gt;Insert( reg2 );
1333       }
1334     } // End of for all arguments
1335 
1336     // Compute number of stack slots needed to restore stack in case of
1337     // Pascal-style argument popping.
1338     mcall-&gt;_argsize = out_arg_limit_per_call - begin_out_arg_area;
1339   }
1340 
1341   // Compute the max stack slot killed by any call.  These will not be
1342   // available for debug info, and will be used to adjust FIRST_STACK_mask
1343   // after all call sites have been visited.
1344   if( _out_arg_limit &lt; out_arg_limit_per_call)
1345     _out_arg_limit = out_arg_limit_per_call;
1346 
1347   if (mcall) {
1348     // Kill the outgoing argument area, including any non-argument holes and
1349     // any legacy C-killed slots.  Use Fat-Projections to do the killing.
1350     // Since the max-per-method covers the max-per-call-site and debug info
1351     // is excluded on the max-per-method basis, debug info cannot land in
1352     // this killed area.
1353     uint r_cnt = mcall-&gt;tf()-&gt;range_sig()-&gt;cnt();
1354     MachProjNode *proj = new MachProjNode( mcall, r_cnt+10000, RegMask::Empty, MachProjNode::fat_proj );
1355     if (!RegMask::can_represent_arg(OptoReg::Name(out_arg_limit_per_call-1))) {
1356       C-&gt;record_method_not_compilable(&quot;unsupported outgoing calling sequence&quot;);
1357     } else {
1358       for (int i = begin_out_arg_area; i &lt; out_arg_limit_per_call; i++)
1359         proj-&gt;_rout.Insert(OptoReg::Name(i));
1360     }
1361     if (proj-&gt;_rout.is_NotEmpty()) {
1362       push_projection(proj);
1363     }
1364   }
1365   // Transfer the safepoint information from the call to the mcall
1366   // Move the JVMState list
1367   msfpt-&gt;set_jvms(sfpt-&gt;jvms());
1368   for (JVMState* jvms = msfpt-&gt;jvms(); jvms; jvms = jvms-&gt;caller()) {
1369     jvms-&gt;set_map(sfpt);
1370   }
1371 
1372   // Debug inputs begin just after the last incoming parameter
1373   assert((mcall == NULL) || (mcall-&gt;jvms() == NULL) ||
1374          (mcall-&gt;jvms()-&gt;debug_start() + mcall-&gt;_jvmadj == mcall-&gt;tf()-&gt;domain_cc()-&gt;cnt()), &quot;&quot;);
1375 
1376   // Move the OopMap
1377   msfpt-&gt;_oop_map = sfpt-&gt;_oop_map;
1378 
1379   // Add additional edges.
1380   if (msfpt-&gt;mach_constant_base_node_input() != (uint)-1 &amp;&amp; !msfpt-&gt;is_MachCallLeaf()) {
1381     // For these calls we can not add MachConstantBase in expand(), as the
1382     // ins are not complete then.
1383     msfpt-&gt;ins_req(msfpt-&gt;mach_constant_base_node_input(), C-&gt;mach_constant_base_node());
1384     if (msfpt-&gt;jvms() &amp;&amp;
1385         msfpt-&gt;mach_constant_base_node_input() &lt;= msfpt-&gt;jvms()-&gt;debug_start() + msfpt-&gt;_jvmadj) {
1386       // We added an edge before jvms, so we must adapt the position of the ins.
1387       msfpt-&gt;jvms()-&gt;adapt_position(+1);
1388     }
1389   }
1390 
1391   // Registers killed by the call are set in the local scheduling pass
1392   // of Global Code Motion.
1393   return msfpt;
1394 }
1395 
1396 //---------------------------match_tree----------------------------------------
1397 // Match a Ideal Node DAG - turn it into a tree; Label &amp; Reduce.  Used as part
1398 // of the whole-sale conversion from Ideal to Mach Nodes.  Also used for
1399 // making GotoNodes while building the CFG and in init_spill_mask() to identify
1400 // a Load&#39;s result RegMask for memoization in idealreg2regmask[]
1401 MachNode *Matcher::match_tree( const Node *n ) {
1402   assert( n-&gt;Opcode() != Op_Phi, &quot;cannot match&quot; );
1403   assert( !n-&gt;is_block_start(), &quot;cannot match&quot; );
1404   // Set the mark for all locally allocated State objects.
1405   // When this call returns, the _states_arena arena will be reset
1406   // freeing all State objects.
1407   ResourceMark rm( &amp;_states_arena );
1408 
1409   LabelRootDepth = 0;
1410 
1411   // StoreNodes require their Memory input to match any LoadNodes
1412   Node *mem = n-&gt;is_Store() ? n-&gt;in(MemNode::Memory) : (Node*)1 ;
1413 #ifdef ASSERT
1414   Node* save_mem_node = _mem_node;
1415   _mem_node = n-&gt;is_Store() ? (Node*)n : NULL;
1416 #endif
1417   // State object for root node of match tree
1418   // Allocate it on _states_arena - stack allocation can cause stack overflow.
1419   State *s = new (&amp;_states_arena) State;
1420   s-&gt;_kids[0] = NULL;
1421   s-&gt;_kids[1] = NULL;
1422   s-&gt;_leaf = (Node*)n;
1423   // Label the input tree, allocating labels from top-level arena
1424   Node* root_mem = mem;
1425   Label_Root(n, s, n-&gt;in(0), root_mem);
1426   if (C-&gt;failing())  return NULL;
1427 
1428   // The minimum cost match for the whole tree is found at the root State
1429   uint mincost = max_juint;
1430   uint cost = max_juint;
1431   uint i;
1432   for( i = 0; i &lt; NUM_OPERANDS; i++ ) {
1433     if( s-&gt;valid(i) &amp;&amp;                // valid entry and
1434         s-&gt;_cost[i] &lt; cost &amp;&amp;         // low cost and
1435         s-&gt;_rule[i] &gt;= NUM_OPERANDS ) // not an operand
1436       cost = s-&gt;_cost[mincost=i];
1437   }
1438   if (mincost == max_juint) {
1439 #ifndef PRODUCT
1440     tty-&gt;print(&quot;No matching rule for:&quot;);
1441     s-&gt;dump();
1442 #endif
1443     Matcher::soft_match_failure();
1444     return NULL;
1445   }
1446   // Reduce input tree based upon the state labels to machine Nodes
1447   MachNode *m = ReduceInst( s, s-&gt;_rule[mincost], mem );
1448 #ifdef ASSERT
1449   _old2new_map.map(n-&gt;_idx, m);
1450   _new2old_map.map(m-&gt;_idx, (Node*)n);
1451 #endif
1452 
1453   // Add any Matcher-ignored edges
1454   uint cnt = n-&gt;req();
1455   uint start = 1;
1456   if( mem != (Node*)1 ) start = MemNode::Memory+1;
1457   if( n-&gt;is_AddP() ) {
1458     assert( mem == (Node*)1, &quot;&quot; );
1459     start = AddPNode::Base+1;
1460   }
1461   for( i = start; i &lt; cnt; i++ ) {
1462     if( !n-&gt;match_edge(i) ) {
1463       if( i &lt; m-&gt;req() )
1464         m-&gt;ins_req( i, n-&gt;in(i) );
1465       else
1466         m-&gt;add_req( n-&gt;in(i) );
1467     }
1468   }
1469 
1470   debug_only( _mem_node = save_mem_node; )
1471   return m;
1472 }
1473 
1474 
1475 //------------------------------match_into_reg---------------------------------
1476 // Choose to either match this Node in a register or part of the current
1477 // match tree.  Return true for requiring a register and false for matching
1478 // as part of the current match tree.
1479 static bool match_into_reg( const Node *n, Node *m, Node *control, int i, bool shared ) {
1480 
1481   const Type *t = m-&gt;bottom_type();
1482 
1483   if (t-&gt;singleton()) {
1484     // Never force constants into registers.  Allow them to match as
1485     // constants or registers.  Copies of the same value will share
1486     // the same register.  See find_shared_node.
1487     return false;
1488   } else {                      // Not a constant
1489     // Stop recursion if they have different Controls.
1490     Node* m_control = m-&gt;in(0);
1491     // Control of load&#39;s memory can post-dominates load&#39;s control.
1492     // So use it since load can&#39;t float above its memory.
1493     Node* mem_control = (m-&gt;is_Load()) ? m-&gt;in(MemNode::Memory)-&gt;in(0) : NULL;
1494     if (control &amp;&amp; m_control &amp;&amp; control != m_control &amp;&amp; control != mem_control) {
1495 
1496       // Actually, we can live with the most conservative control we
1497       // find, if it post-dominates the others.  This allows us to
1498       // pick up load/op/store trees where the load can float a little
1499       // above the store.
1500       Node *x = control;
1501       const uint max_scan = 6;  // Arbitrary scan cutoff
1502       uint j;
1503       for (j=0; j&lt;max_scan; j++) {
1504         if (x-&gt;is_Region())     // Bail out at merge points
1505           return true;
1506         x = x-&gt;in(0);
1507         if (x == m_control)     // Does &#39;control&#39; post-dominate
1508           break;                // m-&gt;in(0)?  If so, we can use it
1509         if (x == mem_control)   // Does &#39;control&#39; post-dominate
1510           break;                // mem_control?  If so, we can use it
1511       }
1512       if (j == max_scan)        // No post-domination before scan end?
1513         return true;            // Then break the match tree up
1514     }
1515     if ((m-&gt;is_DecodeN() &amp;&amp; Matcher::narrow_oop_use_complex_address()) ||
1516         (m-&gt;is_DecodeNKlass() &amp;&amp; Matcher::narrow_klass_use_complex_address())) {
1517       // These are commonly used in address expressions and can
1518       // efficiently fold into them on X64 in some cases.
1519       return false;
1520     }
1521   }
1522 
1523   // Not forceable cloning.  If shared, put it into a register.
1524   return shared;
1525 }
1526 
1527 
1528 //------------------------------Instruction Selection--------------------------
1529 // Label method walks a &quot;tree&quot; of nodes, using the ADLC generated DFA to match
1530 // ideal nodes to machine instructions.  Trees are delimited by shared Nodes,
1531 // things the Matcher does not match (e.g., Memory), and things with different
1532 // Controls (hence forced into different blocks).  We pass in the Control
1533 // selected for this entire State tree.
1534 
1535 // The Matcher works on Trees, but an Intel add-to-memory requires a DAG: the
1536 // Store and the Load must have identical Memories (as well as identical
1537 // pointers).  Since the Matcher does not have anything for Memory (and
1538 // does not handle DAGs), I have to match the Memory input myself.  If the
1539 // Tree root is a Store or if there are multiple Loads in the tree, I require
1540 // all Loads to have the identical memory.
1541 Node* Matcher::Label_Root(const Node* n, State* svec, Node* control, Node*&amp; mem) {
1542   // Since Label_Root is a recursive function, its possible that we might run
1543   // out of stack space.  See bugs 6272980 &amp; 6227033 for more info.
1544   LabelRootDepth++;
1545   if (LabelRootDepth &gt; MaxLabelRootDepth) {
1546     C-&gt;record_method_not_compilable(&quot;Out of stack space, increase MaxLabelRootDepth&quot;);
1547     return NULL;
1548   }
1549   uint care = 0;                // Edges matcher cares about
1550   uint cnt = n-&gt;req();
1551   uint i = 0;
1552 
1553   // Examine children for memory state
1554   // Can only subsume a child into your match-tree if that child&#39;s memory state
1555   // is not modified along the path to another input.
1556   // It is unsafe even if the other inputs are separate roots.
1557   Node *input_mem = NULL;
1558   for( i = 1; i &lt; cnt; i++ ) {
1559     if( !n-&gt;match_edge(i) ) continue;
1560     Node *m = n-&gt;in(i);         // Get ith input
1561     assert( m, &quot;expect non-null children&quot; );
1562     if( m-&gt;is_Load() ) {
1563       if( input_mem == NULL ) {
1564         input_mem = m-&gt;in(MemNode::Memory);
1565         if (mem == (Node*)1) {
1566           // Save this memory to bail out if there&#39;s another memory access
1567           // to a different memory location in the same tree.
1568           mem = input_mem;
1569         }
1570       } else if( input_mem != m-&gt;in(MemNode::Memory) ) {
1571         input_mem = NodeSentinel;
1572       }
1573     }
1574   }
1575 
1576   for( i = 1; i &lt; cnt; i++ ){// For my children
1577     if( !n-&gt;match_edge(i) ) continue;
1578     Node *m = n-&gt;in(i);         // Get ith input
1579     // Allocate states out of a private arena
1580     State *s = new (&amp;_states_arena) State;
1581     svec-&gt;_kids[care++] = s;
1582     assert( care &lt;= 2, &quot;binary only for now&quot; );
1583 
1584     // Recursively label the State tree.
1585     s-&gt;_kids[0] = NULL;
1586     s-&gt;_kids[1] = NULL;
1587     s-&gt;_leaf = m;
1588 
1589     // Check for leaves of the State Tree; things that cannot be a part of
1590     // the current tree.  If it finds any, that value is matched as a
1591     // register operand.  If not, then the normal matching is used.
1592     if( match_into_reg(n, m, control, i, is_shared(m)) ||
1593         // Stop recursion if this is a LoadNode and there is another memory access
1594         // to a different memory location in the same tree (for example, a StoreNode
1595         // at the root of this tree or another LoadNode in one of the children).
1596         ((mem!=(Node*)1) &amp;&amp; m-&gt;is_Load() &amp;&amp; m-&gt;in(MemNode::Memory) != mem) ||
1597         // Can NOT include the match of a subtree when its memory state
1598         // is used by any of the other subtrees
1599         (input_mem == NodeSentinel) ) {
1600       // Print when we exclude matching due to different memory states at input-loads
1601       if (PrintOpto &amp;&amp; (Verbose &amp;&amp; WizardMode) &amp;&amp; (input_mem == NodeSentinel)
1602           &amp;&amp; !((mem!=(Node*)1) &amp;&amp; m-&gt;is_Load() &amp;&amp; m-&gt;in(MemNode::Memory) != mem)) {
1603         tty-&gt;print_cr(&quot;invalid input_mem&quot;);
1604       }
1605       // Switch to a register-only opcode; this value must be in a register
1606       // and cannot be subsumed as part of a larger instruction.
1607       s-&gt;DFA( m-&gt;ideal_reg(), m );
1608 
1609     } else {
1610       // If match tree has no control and we do, adopt it for entire tree
1611       if( control == NULL &amp;&amp; m-&gt;in(0) != NULL &amp;&amp; m-&gt;req() &gt; 1 )
1612         control = m-&gt;in(0);         // Pick up control
1613       // Else match as a normal part of the match tree.
1614       control = Label_Root(m, s, control, mem);
1615       if (C-&gt;failing()) return NULL;
1616     }
1617   }
1618 
1619 
1620   // Call DFA to match this node, and return
1621   svec-&gt;DFA( n-&gt;Opcode(), n );
1622 
1623 #ifdef ASSERT
1624   uint x;
1625   for( x = 0; x &lt; _LAST_MACH_OPER; x++ )
1626     if( svec-&gt;valid(x) )
1627       break;
1628 
1629   if (x &gt;= _LAST_MACH_OPER) {
1630     n-&gt;dump();
1631     svec-&gt;dump();
1632     assert( false, &quot;bad AD file&quot; );
1633   }
1634 #endif
1635   return control;
1636 }
1637 
1638 
1639 // Con nodes reduced using the same rule can share their MachNode
1640 // which reduces the number of copies of a constant in the final
1641 // program.  The register allocator is free to split uses later to
1642 // split live ranges.
1643 MachNode* Matcher::find_shared_node(Node* leaf, uint rule) {
1644   if (!leaf-&gt;is_Con() &amp;&amp; !leaf-&gt;is_DecodeNarrowPtr()) return NULL;
1645 
1646   // See if this Con has already been reduced using this rule.
1647   if (_shared_nodes.Size() &lt;= leaf-&gt;_idx) return NULL;
1648   MachNode* last = (MachNode*)_shared_nodes.at(leaf-&gt;_idx);
1649   if (last != NULL &amp;&amp; rule == last-&gt;rule()) {
1650     // Don&#39;t expect control change for DecodeN
1651     if (leaf-&gt;is_DecodeNarrowPtr())
1652       return last;
1653     // Get the new space root.
1654     Node* xroot = new_node(C-&gt;root());
1655     if (xroot == NULL) {
1656       // This shouldn&#39;t happen give the order of matching.
1657       return NULL;
1658     }
1659 
1660     // Shared constants need to have their control be root so they
1661     // can be scheduled properly.
1662     Node* control = last-&gt;in(0);
1663     if (control != xroot) {
1664       if (control == NULL || control == C-&gt;root()) {
1665         last-&gt;set_req(0, xroot);
1666       } else {
1667         assert(false, &quot;unexpected control&quot;);
1668         return NULL;
1669       }
1670     }
1671     return last;
1672   }
1673   return NULL;
1674 }
1675 
1676 
1677 //------------------------------ReduceInst-------------------------------------
1678 // Reduce a State tree (with given Control) into a tree of MachNodes.
1679 // This routine (and it&#39;s cohort ReduceOper) convert Ideal Nodes into
1680 // complicated machine Nodes.  Each MachNode covers some tree of Ideal Nodes.
1681 // Each MachNode has a number of complicated MachOper operands; each
1682 // MachOper also covers a further tree of Ideal Nodes.
1683 
1684 // The root of the Ideal match tree is always an instruction, so we enter
1685 // the recursion here.  After building the MachNode, we need to recurse
1686 // the tree checking for these cases:
1687 // (1) Child is an instruction -
1688 //     Build the instruction (recursively), add it as an edge.
1689 //     Build a simple operand (register) to hold the result of the instruction.
1690 // (2) Child is an interior part of an instruction -
1691 //     Skip over it (do nothing)
1692 // (3) Child is the start of a operand -
1693 //     Build the operand, place it inside the instruction
1694 //     Call ReduceOper.
1695 MachNode *Matcher::ReduceInst( State *s, int rule, Node *&amp;mem ) {
1696   assert( rule &gt;= NUM_OPERANDS, &quot;called with operand rule&quot; );
1697 
1698   MachNode* shared_node = find_shared_node(s-&gt;_leaf, rule);
1699   if (shared_node != NULL) {
1700     return shared_node;
1701   }
1702 
1703   // Build the object to represent this state &amp; prepare for recursive calls
1704   MachNode *mach = s-&gt;MachNodeGenerator(rule);
1705   guarantee(mach != NULL, &quot;Missing MachNode&quot;);
1706   mach-&gt;_opnds[0] = s-&gt;MachOperGenerator(_reduceOp[rule]);
1707   assert( mach-&gt;_opnds[0] != NULL, &quot;Missing result operand&quot; );
1708   Node *leaf = s-&gt;_leaf;
1709   // Check for instruction or instruction chain rule
1710   if( rule &gt;= _END_INST_CHAIN_RULE || rule &lt; _BEGIN_INST_CHAIN_RULE ) {
1711     assert(C-&gt;node_arena()-&gt;contains(s-&gt;_leaf) || !has_new_node(s-&gt;_leaf),
1712            &quot;duplicating node that&#39;s already been matched&quot;);
1713     // Instruction
1714     mach-&gt;add_req( leaf-&gt;in(0) ); // Set initial control
1715     // Reduce interior of complex instruction
1716     ReduceInst_Interior( s, rule, mem, mach, 1 );
1717   } else {
1718     // Instruction chain rules are data-dependent on their inputs
1719     mach-&gt;add_req(0);             // Set initial control to none
1720     ReduceInst_Chain_Rule( s, rule, mem, mach );
1721   }
1722 
1723   // If a Memory was used, insert a Memory edge
1724   if( mem != (Node*)1 ) {
1725     mach-&gt;ins_req(MemNode::Memory,mem);
1726 #ifdef ASSERT
1727     // Verify adr type after matching memory operation
1728     const MachOper* oper = mach-&gt;memory_operand();
1729     if (oper != NULL &amp;&amp; oper != (MachOper*)-1) {
1730       // It has a unique memory operand.  Find corresponding ideal mem node.
1731       Node* m = NULL;
1732       if (leaf-&gt;is_Mem()) {
1733         m = leaf;
1734       } else {
1735         m = _mem_node;
1736         assert(m != NULL &amp;&amp; m-&gt;is_Mem(), &quot;expecting memory node&quot;);
1737       }
1738       const Type* mach_at = mach-&gt;adr_type();
1739       // DecodeN node consumed by an address may have different type
1740       // than its input. Don&#39;t compare types for such case.
1741       if (m-&gt;adr_type() != mach_at &amp;&amp;
1742           (m-&gt;in(MemNode::Address)-&gt;is_DecodeNarrowPtr() ||
1743            (m-&gt;in(MemNode::Address)-&gt;is_AddP() &amp;&amp;
1744             m-&gt;in(MemNode::Address)-&gt;in(AddPNode::Address)-&gt;is_DecodeNarrowPtr()) ||
1745            (m-&gt;in(MemNode::Address)-&gt;is_AddP() &amp;&amp;
1746             m-&gt;in(MemNode::Address)-&gt;in(AddPNode::Address)-&gt;is_AddP() &amp;&amp;
1747             m-&gt;in(MemNode::Address)-&gt;in(AddPNode::Address)-&gt;in(AddPNode::Address)-&gt;is_DecodeNarrowPtr()))) {
1748         mach_at = m-&gt;adr_type();
1749       }
1750       if (m-&gt;adr_type() != mach_at) {
1751         m-&gt;dump();
1752         tty-&gt;print_cr(&quot;mach:&quot;);
1753         mach-&gt;dump(1);
1754       }
1755       assert(m-&gt;adr_type() == mach_at, &quot;matcher should not change adr type&quot;);
1756     }
1757 #endif
1758   }
1759 
1760   // If the _leaf is an AddP, insert the base edge
1761   if (leaf-&gt;is_AddP()) {
1762     mach-&gt;ins_req(AddPNode::Base,leaf-&gt;in(AddPNode::Base));
1763   }
1764 
1765   uint number_of_projections_prior = number_of_projections();
1766 
1767   // Perform any 1-to-many expansions required
1768   MachNode *ex = mach-&gt;Expand(s, _projection_list, mem);
1769   if (ex != mach) {
1770     assert(ex-&gt;ideal_reg() == mach-&gt;ideal_reg(), &quot;ideal types should match&quot;);
1771     if( ex-&gt;in(1)-&gt;is_Con() )
1772       ex-&gt;in(1)-&gt;set_req(0, C-&gt;root());
1773     // Remove old node from the graph
1774     for( uint i=0; i&lt;mach-&gt;req(); i++ ) {
1775       mach-&gt;set_req(i,NULL);
1776     }
1777 #ifdef ASSERT
1778     _new2old_map.map(ex-&gt;_idx, s-&gt;_leaf);
1779 #endif
1780   }
1781 
1782   // PhaseChaitin::fixup_spills will sometimes generate spill code
1783   // via the matcher.  By the time, nodes have been wired into the CFG,
1784   // and any further nodes generated by expand rules will be left hanging
1785   // in space, and will not get emitted as output code.  Catch this.
1786   // Also, catch any new register allocation constraints (&quot;projections&quot;)
1787   // generated belatedly during spill code generation.
1788   if (_allocation_started) {
1789     guarantee(ex == mach, &quot;no expand rules during spill generation&quot;);
1790     guarantee(number_of_projections_prior == number_of_projections(), &quot;no allocation during spill generation&quot;);
1791   }
1792 
1793   if (leaf-&gt;is_Con() || leaf-&gt;is_DecodeNarrowPtr()) {
1794     // Record the con for sharing
1795     _shared_nodes.map(leaf-&gt;_idx, ex);
1796   }
1797 
1798   // Have mach nodes inherit GC barrier data
1799   if (leaf-&gt;is_LoadStore()) {
1800     mach-&gt;set_barrier_data(leaf-&gt;as_LoadStore()-&gt;barrier_data());
1801   } else if (leaf-&gt;is_Mem()) {
1802     mach-&gt;set_barrier_data(leaf-&gt;as_Mem()-&gt;barrier_data());
1803   }
1804 
1805   return ex;
1806 }
1807 
1808 void Matcher::handle_precedence_edges(Node* n, MachNode *mach) {
1809   for (uint i = n-&gt;req(); i &lt; n-&gt;len(); i++) {
1810     if (n-&gt;in(i) != NULL) {
1811       mach-&gt;add_prec(n-&gt;in(i));
1812     }
1813   }
1814 }
1815 
1816 void Matcher::ReduceInst_Chain_Rule( State *s, int rule, Node *&amp;mem, MachNode *mach ) {
1817   // &#39;op&#39; is what I am expecting to receive
1818   int op = _leftOp[rule];
1819   // Operand type to catch childs result
1820   // This is what my child will give me.
1821   int opnd_class_instance = s-&gt;_rule[op];
1822   // Choose between operand class or not.
1823   // This is what I will receive.
1824   int catch_op = (FIRST_OPERAND_CLASS &lt;= op &amp;&amp; op &lt; NUM_OPERANDS) ? opnd_class_instance : op;
1825   // New rule for child.  Chase operand classes to get the actual rule.
1826   int newrule = s-&gt;_rule[catch_op];
1827 
1828   if( newrule &lt; NUM_OPERANDS ) {
1829     // Chain from operand or operand class, may be output of shared node
1830     assert( 0 &lt;= opnd_class_instance &amp;&amp; opnd_class_instance &lt; NUM_OPERANDS,
1831             &quot;Bad AD file: Instruction chain rule must chain from operand&quot;);
1832     // Insert operand into array of operands for this instruction
1833     mach-&gt;_opnds[1] = s-&gt;MachOperGenerator(opnd_class_instance);
1834 
1835     ReduceOper( s, newrule, mem, mach );
1836   } else {
1837     // Chain from the result of an instruction
1838     assert( newrule &gt;= _LAST_MACH_OPER, &quot;Do NOT chain from internal operand&quot;);
1839     mach-&gt;_opnds[1] = s-&gt;MachOperGenerator(_reduceOp[catch_op]);
1840     Node *mem1 = (Node*)1;
1841     debug_only(Node *save_mem_node = _mem_node;)
1842     mach-&gt;add_req( ReduceInst(s, newrule, mem1) );
1843     debug_only(_mem_node = save_mem_node;)
1844   }
1845   return;
1846 }
1847 
1848 
1849 uint Matcher::ReduceInst_Interior( State *s, int rule, Node *&amp;mem, MachNode *mach, uint num_opnds ) {
1850   handle_precedence_edges(s-&gt;_leaf, mach);
1851 
1852   if( s-&gt;_leaf-&gt;is_Load() ) {
1853     Node *mem2 = s-&gt;_leaf-&gt;in(MemNode::Memory);
1854     assert( mem == (Node*)1 || mem == mem2, &quot;multiple Memories being matched at once?&quot; );
1855     debug_only( if( mem == (Node*)1 ) _mem_node = s-&gt;_leaf;)
1856     mem = mem2;
1857   }
1858   if( s-&gt;_leaf-&gt;in(0) != NULL &amp;&amp; s-&gt;_leaf-&gt;req() &gt; 1) {
1859     if( mach-&gt;in(0) == NULL )
1860       mach-&gt;set_req(0, s-&gt;_leaf-&gt;in(0));
1861   }
1862 
1863   // Now recursively walk the state tree &amp; add operand list.
1864   for( uint i=0; i&lt;2; i++ ) {   // binary tree
1865     State *newstate = s-&gt;_kids[i];
1866     if( newstate == NULL ) break;      // Might only have 1 child
1867     // &#39;op&#39; is what I am expecting to receive
1868     int op;
1869     if( i == 0 ) {
1870       op = _leftOp[rule];
1871     } else {
1872       op = _rightOp[rule];
1873     }
1874     // Operand type to catch childs result
1875     // This is what my child will give me.
1876     int opnd_class_instance = newstate-&gt;_rule[op];
1877     // Choose between operand class or not.
1878     // This is what I will receive.
1879     int catch_op = (op &gt;= FIRST_OPERAND_CLASS &amp;&amp; op &lt; NUM_OPERANDS) ? opnd_class_instance : op;
1880     // New rule for child.  Chase operand classes to get the actual rule.
1881     int newrule = newstate-&gt;_rule[catch_op];
1882 
1883     if( newrule &lt; NUM_OPERANDS ) { // Operand/operandClass or internalOp/instruction?
1884       // Operand/operandClass
1885       // Insert operand into array of operands for this instruction
1886       mach-&gt;_opnds[num_opnds++] = newstate-&gt;MachOperGenerator(opnd_class_instance);
1887       ReduceOper( newstate, newrule, mem, mach );
1888 
1889     } else {                    // Child is internal operand or new instruction
1890       if( newrule &lt; _LAST_MACH_OPER ) { // internal operand or instruction?
1891         // internal operand --&gt; call ReduceInst_Interior
1892         // Interior of complex instruction.  Do nothing but recurse.
1893         num_opnds = ReduceInst_Interior( newstate, newrule, mem, mach, num_opnds );
1894       } else {
1895         // instruction --&gt; call build operand(  ) to catch result
1896         //             --&gt; ReduceInst( newrule )
1897         mach-&gt;_opnds[num_opnds++] = s-&gt;MachOperGenerator(_reduceOp[catch_op]);
1898         Node *mem1 = (Node*)1;
1899         debug_only(Node *save_mem_node = _mem_node;)
1900         mach-&gt;add_req( ReduceInst( newstate, newrule, mem1 ) );
1901         debug_only(_mem_node = save_mem_node;)
1902       }
1903     }
1904     assert( mach-&gt;_opnds[num_opnds-1], &quot;&quot; );
1905   }
1906   return num_opnds;
1907 }
1908 
1909 // This routine walks the interior of possible complex operands.
1910 // At each point we check our children in the match tree:
1911 // (1) No children -
1912 //     We are a leaf; add _leaf field as an input to the MachNode
1913 // (2) Child is an internal operand -
1914 //     Skip over it ( do nothing )
1915 // (3) Child is an instruction -
1916 //     Call ReduceInst recursively and
1917 //     and instruction as an input to the MachNode
1918 void Matcher::ReduceOper( State *s, int rule, Node *&amp;mem, MachNode *mach ) {
1919   assert( rule &lt; _LAST_MACH_OPER, &quot;called with operand rule&quot; );
1920   State *kid = s-&gt;_kids[0];
1921   assert( kid == NULL || s-&gt;_leaf-&gt;in(0) == NULL, &quot;internal operands have no control&quot; );
1922 
1923   // Leaf?  And not subsumed?
1924   if( kid == NULL &amp;&amp; !_swallowed[rule] ) {
1925     mach-&gt;add_req( s-&gt;_leaf );  // Add leaf pointer
1926     return;                     // Bail out
1927   }
1928 
1929   if( s-&gt;_leaf-&gt;is_Load() ) {
1930     assert( mem == (Node*)1, &quot;multiple Memories being matched at once?&quot; );
1931     mem = s-&gt;_leaf-&gt;in(MemNode::Memory);
1932     debug_only(_mem_node = s-&gt;_leaf;)
1933   }
1934 
1935   handle_precedence_edges(s-&gt;_leaf, mach);
1936 
1937   if( s-&gt;_leaf-&gt;in(0) &amp;&amp; s-&gt;_leaf-&gt;req() &gt; 1) {
1938     if( !mach-&gt;in(0) )
1939       mach-&gt;set_req(0,s-&gt;_leaf-&gt;in(0));
1940     else {
1941       assert( s-&gt;_leaf-&gt;in(0) == mach-&gt;in(0), &quot;same instruction, differing controls?&quot; );
1942     }
1943   }
1944 
1945   for( uint i=0; kid != NULL &amp;&amp; i&lt;2; kid = s-&gt;_kids[1], i++ ) {   // binary tree
1946     int newrule;
1947     if( i == 0)
1948       newrule = kid-&gt;_rule[_leftOp[rule]];
1949     else
1950       newrule = kid-&gt;_rule[_rightOp[rule]];
1951 
1952     if( newrule &lt; _LAST_MACH_OPER ) { // Operand or instruction?
1953       // Internal operand; recurse but do nothing else
1954       ReduceOper( kid, newrule, mem, mach );
1955 
1956     } else {                    // Child is a new instruction
1957       // Reduce the instruction, and add a direct pointer from this
1958       // machine instruction to the newly reduced one.
1959       Node *mem1 = (Node*)1;
1960       debug_only(Node *save_mem_node = _mem_node;)
1961       mach-&gt;add_req( ReduceInst( kid, newrule, mem1 ) );
1962       debug_only(_mem_node = save_mem_node;)
1963     }
1964   }
1965 }
1966 
1967 
1968 // -------------------------------------------------------------------------
1969 // Java-Java calling convention
1970 // (what you use when Java calls Java)
1971 
1972 //------------------------------find_receiver----------------------------------
1973 // For a given signature, return the OptoReg for parameter 0.
1974 OptoReg::Name Matcher::find_receiver( bool is_outgoing ) {
1975   VMRegPair regs;
1976   BasicType sig_bt = T_OBJECT;
1977   calling_convention(&amp;sig_bt, &amp;regs, 1, is_outgoing);
1978   // Return argument 0 register.  In the LP64 build pointers
1979   // take 2 registers, but the VM wants only the &#39;main&#39; name.
1980   return OptoReg::as_OptoReg(regs.first());
1981 }
1982 
1983 bool Matcher::is_vshift_con_pattern(Node *n, Node *m) {
1984   if (n != NULL &amp;&amp; m != NULL) {
1985     return VectorNode::is_vector_shift(n) &amp;&amp;
1986            VectorNode::is_vector_shift_count(m) &amp;&amp; m-&gt;in(1)-&gt;is_Con();
1987   }
1988   return false;
1989 }
1990 
1991 
1992 bool Matcher::clone_node(Node* n, Node* m, Matcher::MStack&amp; mstack) {
1993   // Must clone all producers of flags, or we will not match correctly.
1994   // Suppose a compare setting int-flags is shared (e.g., a switch-tree)
1995   // then it will match into an ideal Op_RegFlags.  Alas, the fp-flags
1996   // are also there, so we may match a float-branch to int-flags and
1997   // expect the allocator to haul the flags from the int-side to the
1998   // fp-side.  No can do.
1999   if (_must_clone[m-&gt;Opcode()]) {
2000     mstack.push(m, Visit);
2001     return true;
2002   }
2003   return pd_clone_node(n, m, mstack);
2004 }
2005 
2006 bool Matcher::clone_base_plus_offset_address(AddPNode* m, Matcher::MStack&amp; mstack, VectorSet&amp; address_visited) {
2007   Node *off = m-&gt;in(AddPNode::Offset);
2008   if (off-&gt;is_Con()) {
2009     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
2010     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
2011     // Clone X+offset as it also folds into most addressing expressions
2012     mstack.push(off, Visit);
2013     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
2014     return true;
2015   }
2016   return false;
2017 }
2018 
2019 // A method-klass-holder may be passed in the inline_cache_reg
2020 // and then expanded into the inline_cache_reg and a method_oop register
2021 //   defined in ad_&lt;arch&gt;.cpp
2022 
2023 //------------------------------find_shared------------------------------------
2024 // Set bits if Node is shared or otherwise a root
2025 void Matcher::find_shared(Node* n) {
2026   // Allocate stack of size C-&gt;live_nodes() * 2 to avoid frequent realloc
2027   MStack mstack(C-&gt;live_nodes() * 2);
2028   // Mark nodes as address_visited if they are inputs to an address expression
<a name="2" id="anc2"></a><span class="line-modified">2029   VectorSet address_visited;</span>
2030   mstack.push(n, Visit);     // Don&#39;t need to pre-visit root node
2031   while (mstack.is_nonempty()) {
2032     n = mstack.node();       // Leave node on stack
2033     Node_State nstate = mstack.state();
2034     uint nop = n-&gt;Opcode();
2035     if (nstate == Pre_Visit) {
2036       if (address_visited.test(n-&gt;_idx)) { // Visited in address already?
2037         // Flag as visited and shared now.
2038         set_visited(n);
2039       }
2040       if (is_visited(n)) {   // Visited already?
2041         // Node is shared and has no reason to clone.  Flag it as shared.
2042         // This causes it to match into a register for the sharing.
2043         set_shared(n);       // Flag as shared and
2044         if (n-&gt;is_DecodeNarrowPtr()) {
2045           // Oop field/array element loads must be shared but since
2046           // they are shared through a DecodeN they may appear to have
2047           // a single use so force sharing here.
2048           set_shared(n-&gt;in(1));
2049         }
2050         mstack.pop();        // remove node from stack
2051         continue;
2052       }
2053       nstate = Visit; // Not already visited; so visit now
2054     }
2055     if (nstate == Visit) {
2056       mstack.set_state(Post_Visit);
2057       set_visited(n);   // Flag as visited now
2058       bool mem_op = false;
2059       int mem_addr_idx = MemNode::Address;
2060       if (find_shared_visit(mstack, n, nop, mem_op, mem_addr_idx)) {
2061         continue;
2062       }
2063       for (int i = n-&gt;req() - 1; i &gt;= 0; --i) { // For my children
2064         Node* m = n-&gt;in(i); // Get ith input
2065         if (m == NULL) {
2066           continue;  // Ignore NULLs
2067         }
2068         if (clone_node(n, m, mstack)) {
2069           continue;
2070         }
2071 
2072         // Clone addressing expressions as they are &quot;free&quot; in memory access instructions
2073         if (mem_op &amp;&amp; i == mem_addr_idx &amp;&amp; m-&gt;is_AddP() &amp;&amp;
2074             // When there are other uses besides address expressions
2075             // put it on stack and mark as shared.
2076             !is_visited(m)) {
2077           // Some inputs for address expression are not put on stack
2078           // to avoid marking them as shared and forcing them into register
2079           // if they are used only in address expressions.
2080           // But they should be marked as shared if there are other uses
2081           // besides address expressions.
2082 
2083           if (pd_clone_address_expressions(m-&gt;as_AddP(), mstack, address_visited)) {
2084             continue;
2085           }
2086         }   // if( mem_op &amp;&amp;
2087         mstack.push(m, Pre_Visit);
2088       }     // for(int i = ...)
2089     }
2090     else if (nstate == Alt_Post_Visit) {
2091       mstack.pop(); // Remove node from stack
2092       // We cannot remove the Cmp input from the Bool here, as the Bool may be
2093       // shared and all users of the Bool need to move the Cmp in parallel.
2094       // This leaves both the Bool and the If pointing at the Cmp.  To
2095       // prevent the Matcher from trying to Match the Cmp along both paths
2096       // BoolNode::match_edge always returns a zero.
2097 
2098       // We reorder the Op_If in a pre-order manner, so we can visit without
2099       // accidentally sharing the Cmp (the Bool and the If make 2 users).
2100       n-&gt;add_req( n-&gt;in(1)-&gt;in(1) ); // Add the Cmp next to the Bool
2101     }
2102     else if (nstate == Post_Visit) {
2103       mstack.pop(); // Remove node from stack
2104 
2105       // Now hack a few special opcodes
2106       uint opcode = n-&gt;Opcode();
2107       bool gc_handled = BarrierSet::barrier_set()-&gt;barrier_set_c2()-&gt;matcher_find_shared_post_visit(this, n, opcode);
2108       if (!gc_handled) {
2109         find_shared_post_visit(n, opcode);
2110       }
2111     }
2112     else {
2113       ShouldNotReachHere();
2114     }
2115   } // end of while (mstack.is_nonempty())
2116 }
2117 
2118 bool Matcher::find_shared_visit(MStack&amp; mstack, Node* n, uint opcode, bool&amp; mem_op, int&amp; mem_addr_idx) {
2119   switch(opcode) {  // Handle some opcodes special
2120     case Op_Phi:             // Treat Phis as shared roots
2121     case Op_Parm:
2122     case Op_Proj:            // All handled specially during matching
2123     case Op_SafePointScalarObject:
2124       set_shared(n);
2125       set_dontcare(n);
2126       break;
2127     case Op_If:
2128     case Op_CountedLoopEnd:
2129       mstack.set_state(Alt_Post_Visit); // Alternative way
2130       // Convert (If (Bool (CmpX A B))) into (If (Bool) (CmpX A B)).  Helps
2131       // with matching cmp/branch in 1 instruction.  The Matcher needs the
2132       // Bool and CmpX side-by-side, because it can only get at constants
2133       // that are at the leaves of Match trees, and the Bool&#39;s condition acts
2134       // as a constant here.
2135       mstack.push(n-&gt;in(1), Visit);         // Clone the Bool
2136       mstack.push(n-&gt;in(0), Pre_Visit);     // Visit control input
2137       return true; // while (mstack.is_nonempty())
2138     case Op_ConvI2D:         // These forms efficiently match with a prior
2139     case Op_ConvI2F:         //   Load but not a following Store
2140       if( n-&gt;in(1)-&gt;is_Load() &amp;&amp;        // Prior load
2141           n-&gt;outcnt() == 1 &amp;&amp;           // Not already shared
2142           n-&gt;unique_out()-&gt;is_Store() ) // Following store
2143         set_shared(n);       // Force it to be a root
2144       break;
2145     case Op_ReverseBytesI:
2146     case Op_ReverseBytesL:
2147       if( n-&gt;in(1)-&gt;is_Load() &amp;&amp;        // Prior load
2148           n-&gt;outcnt() == 1 )            // Not already shared
2149         set_shared(n);                  // Force it to be a root
2150       break;
2151     case Op_BoxLock:         // Cant match until we get stack-regs in ADLC
2152     case Op_IfFalse:
2153     case Op_IfTrue:
2154     case Op_MachProj:
2155     case Op_MergeMem:
2156     case Op_Catch:
2157     case Op_CatchProj:
2158     case Op_CProj:
2159     case Op_JumpProj:
2160     case Op_JProj:
2161     case Op_NeverBranch:
2162       set_dontcare(n);
2163       break;
2164     case Op_Jump:
2165       mstack.push(n-&gt;in(1), Pre_Visit);     // Switch Value (could be shared)
2166       mstack.push(n-&gt;in(0), Pre_Visit);     // Visit Control input
2167       return true;                             // while (mstack.is_nonempty())
2168     case Op_StrComp:
2169     case Op_StrEquals:
2170     case Op_StrIndexOf:
2171     case Op_StrIndexOfChar:
2172     case Op_AryEq:
2173     case Op_HasNegatives:
2174     case Op_StrInflatedCopy:
2175     case Op_StrCompressedCopy:
2176     case Op_EncodeISOArray:
2177     case Op_FmaD:
2178     case Op_FmaF:
2179     case Op_FmaVD:
2180     case Op_FmaVF:
2181     case Op_MacroLogicV:
2182       set_shared(n); // Force result into register (it will be anyways)
2183       break;
2184     case Op_ConP: {  // Convert pointers above the centerline to NUL
2185       TypeNode *tn = n-&gt;as_Type(); // Constants derive from type nodes
2186       const TypePtr* tp = tn-&gt;type()-&gt;is_ptr();
2187       if (tp-&gt;_ptr == TypePtr::AnyNull) {
2188         tn-&gt;set_type(TypePtr::NULL_PTR);
2189       }
2190       break;
2191     }
2192     case Op_ConN: {  // Convert narrow pointers above the centerline to NUL
2193       TypeNode *tn = n-&gt;as_Type(); // Constants derive from type nodes
2194       const TypePtr* tp = tn-&gt;type()-&gt;make_ptr();
2195       if (tp &amp;&amp; tp-&gt;_ptr == TypePtr::AnyNull) {
2196         tn-&gt;set_type(TypeNarrowOop::NULL_PTR);
2197       }
2198       break;
2199     }
2200     case Op_Binary:         // These are introduced in the Post_Visit state.
2201       ShouldNotReachHere();
2202       break;
2203     case Op_ClearArray:
2204     case Op_SafePoint:
2205       mem_op = true;
2206       break;
2207     default:
2208       if( n-&gt;is_Store() ) {
2209         // Do match stores, despite no ideal reg
2210         mem_op = true;
2211         break;
2212       }
2213       if( n-&gt;is_Mem() ) { // Loads and LoadStores
2214         mem_op = true;
2215         // Loads must be root of match tree due to prior load conflict
2216         if( C-&gt;subsume_loads() == false )
2217           set_shared(n);
2218       }
2219       // Fall into default case
2220       if( !n-&gt;ideal_reg() )
2221         set_dontcare(n);  // Unmatchable Nodes
2222   } // end_switch
2223   return false;
2224 }
2225 
2226 void Matcher::find_shared_post_visit(Node* n, uint opcode) {
2227   switch(opcode) {       // Handle some opcodes special
2228     case Op_StorePConditional:
2229     case Op_StoreIConditional:
2230     case Op_StoreLConditional:
2231     case Op_CompareAndExchangeB:
2232     case Op_CompareAndExchangeS:
2233     case Op_CompareAndExchangeI:
2234     case Op_CompareAndExchangeL:
2235     case Op_CompareAndExchangeP:
2236     case Op_CompareAndExchangeN:
2237     case Op_WeakCompareAndSwapB:
2238     case Op_WeakCompareAndSwapS:
2239     case Op_WeakCompareAndSwapI:
2240     case Op_WeakCompareAndSwapL:
2241     case Op_WeakCompareAndSwapP:
2242     case Op_WeakCompareAndSwapN:
2243     case Op_CompareAndSwapB:
2244     case Op_CompareAndSwapS:
2245     case Op_CompareAndSwapI:
2246     case Op_CompareAndSwapL:
2247     case Op_CompareAndSwapP:
2248     case Op_CompareAndSwapN: {   // Convert trinary to binary-tree
2249       Node* newval = n-&gt;in(MemNode::ValueIn);
2250       Node* oldval = n-&gt;in(LoadStoreConditionalNode::ExpectedIn);
2251       Node* pair = new BinaryNode(oldval, newval);
2252       n-&gt;set_req(MemNode::ValueIn, pair);
2253       n-&gt;del_req(LoadStoreConditionalNode::ExpectedIn);
2254       break;
2255     }
2256     case Op_CMoveD:              // Convert trinary to binary-tree
2257     case Op_CMoveF:
2258     case Op_CMoveI:
2259     case Op_CMoveL:
2260     case Op_CMoveN:
2261     case Op_CMoveP:
2262     case Op_CMoveVF:
2263     case Op_CMoveVD:  {
2264       // Restructure into a binary tree for Matching.  It&#39;s possible that
2265       // we could move this code up next to the graph reshaping for IfNodes
2266       // or vice-versa, but I do not want to debug this for Ladybird.
2267       // 10/2/2000 CNC.
2268       Node* pair1 = new BinaryNode(n-&gt;in(1), n-&gt;in(1)-&gt;in(1));
2269       n-&gt;set_req(1, pair1);
2270       Node* pair2 = new BinaryNode(n-&gt;in(2), n-&gt;in(3));
2271       n-&gt;set_req(2, pair2);
2272       n-&gt;del_req(3);
2273       break;
2274     }
2275     case Op_MacroLogicV: {
2276       Node* pair1 = new BinaryNode(n-&gt;in(1), n-&gt;in(2));
2277       Node* pair2 = new BinaryNode(n-&gt;in(3), n-&gt;in(4));
2278       n-&gt;set_req(1, pair1);
2279       n-&gt;set_req(2, pair2);
2280       n-&gt;del_req(4);
2281       n-&gt;del_req(3);
2282       break;
2283     }
2284     case Op_LoopLimit: {
2285       Node* pair1 = new BinaryNode(n-&gt;in(1), n-&gt;in(2));
2286       n-&gt;set_req(1, pair1);
2287       n-&gt;set_req(2, n-&gt;in(3));
2288       n-&gt;del_req(3);
2289       break;
2290     }
2291     case Op_StrEquals:
2292     case Op_StrIndexOfChar: {
2293       Node* pair1 = new BinaryNode(n-&gt;in(2), n-&gt;in(3));
2294       n-&gt;set_req(2, pair1);
2295       n-&gt;set_req(3, n-&gt;in(4));
2296       n-&gt;del_req(4);
2297       break;
2298     }
2299     case Op_StrComp:
2300     case Op_StrIndexOf: {
2301       Node* pair1 = new BinaryNode(n-&gt;in(2), n-&gt;in(3));
2302       n-&gt;set_req(2, pair1);
2303       Node* pair2 = new BinaryNode(n-&gt;in(4),n-&gt;in(5));
2304       n-&gt;set_req(3, pair2);
2305       n-&gt;del_req(5);
2306       n-&gt;del_req(4);
2307       break;
2308     }
2309     case Op_StrCompressedCopy:
2310     case Op_StrInflatedCopy:
2311     case Op_EncodeISOArray: {
2312       // Restructure into a binary tree for Matching.
2313       Node* pair = new BinaryNode(n-&gt;in(3), n-&gt;in(4));
2314       n-&gt;set_req(3, pair);
2315       n-&gt;del_req(4);
2316       break;
2317     }
2318     case Op_FmaD:
2319     case Op_FmaF:
2320     case Op_FmaVD:
2321     case Op_FmaVF: {
2322       // Restructure into a binary tree for Matching.
2323       Node* pair = new BinaryNode(n-&gt;in(1), n-&gt;in(2));
2324       n-&gt;set_req(2, pair);
2325       n-&gt;set_req(1, n-&gt;in(3));
2326       n-&gt;del_req(3);
2327       break;
2328     }
2329     case Op_MulAddS2I: {
2330       Node* pair1 = new BinaryNode(n-&gt;in(1), n-&gt;in(2));
2331       Node* pair2 = new BinaryNode(n-&gt;in(3), n-&gt;in(4));
2332       n-&gt;set_req(1, pair1);
2333       n-&gt;set_req(2, pair2);
2334       n-&gt;del_req(4);
2335       n-&gt;del_req(3);
2336       break;
2337     }
2338     case Op_ClearArray: {
2339       Node* pair = new BinaryNode(n-&gt;in(2), n-&gt;in(3));
2340       n-&gt;set_req(2, pair);
2341       n-&gt;set_req(3, n-&gt;in(4));
2342       n-&gt;del_req(4);
2343       break;
2344     }
2345     default:
2346       break;
2347   }
2348 }
2349 
2350 #ifdef ASSERT
2351 // machine-independent root to machine-dependent root
2352 void Matcher::dump_old2new_map() {
2353   _old2new_map.dump();
2354 }
2355 #endif
2356 
2357 //---------------------------collect_null_checks-------------------------------
2358 // Find null checks in the ideal graph; write a machine-specific node for
2359 // it.  Used by later implicit-null-check handling.  Actually collects
2360 // either an IfTrue or IfFalse for the common NOT-null path, AND the ideal
2361 // value being tested.
2362 void Matcher::collect_null_checks( Node *proj, Node *orig_proj ) {
2363   Node *iff = proj-&gt;in(0);
2364   if( iff-&gt;Opcode() == Op_If ) {
2365     // During matching If&#39;s have Bool &amp; Cmp side-by-side
2366     BoolNode *b = iff-&gt;in(1)-&gt;as_Bool();
2367     Node *cmp = iff-&gt;in(2);
2368     int opc = cmp-&gt;Opcode();
2369     if (opc != Op_CmpP &amp;&amp; opc != Op_CmpN) return;
2370 
2371     const Type* ct = cmp-&gt;in(2)-&gt;bottom_type();
2372     if (ct == TypePtr::NULL_PTR ||
2373         (opc == Op_CmpN &amp;&amp; ct == TypeNarrowOop::NULL_PTR)) {
2374 
2375       bool push_it = false;
2376       if( proj-&gt;Opcode() == Op_IfTrue ) {
2377 #ifndef PRODUCT
2378         extern int all_null_checks_found;
2379         all_null_checks_found++;
2380 #endif
2381         if( b-&gt;_test._test == BoolTest::ne ) {
2382           push_it = true;
2383         }
2384       } else {
2385         assert( proj-&gt;Opcode() == Op_IfFalse, &quot;&quot; );
2386         if( b-&gt;_test._test == BoolTest::eq ) {
2387           push_it = true;
2388         }
2389       }
2390       if( push_it ) {
2391         _null_check_tests.push(proj);
2392         Node* val = cmp-&gt;in(1);
2393 #ifdef _LP64
2394         if (val-&gt;bottom_type()-&gt;isa_narrowoop() &amp;&amp;
2395             !Matcher::narrow_oop_use_complex_address()) {
2396           //
2397           // Look for DecodeN node which should be pinned to orig_proj.
2398           // On platforms (Sparc) which can not handle 2 adds
2399           // in addressing mode we have to keep a DecodeN node and
2400           // use it to do implicit NULL check in address.
2401           //
2402           // DecodeN node was pinned to non-null path (orig_proj) during
2403           // CastPP transformation in final_graph_reshaping_impl().
2404           //
2405           uint cnt = orig_proj-&gt;outcnt();
2406           for (uint i = 0; i &lt; orig_proj-&gt;outcnt(); i++) {
2407             Node* d = orig_proj-&gt;raw_out(i);
2408             if (d-&gt;is_DecodeN() &amp;&amp; d-&gt;in(1) == val) {
2409               val = d;
2410               val-&gt;set_req(0, NULL); // Unpin now.
2411               // Mark this as special case to distinguish from
2412               // a regular case: CmpP(DecodeN, NULL).
2413               val = (Node*)(((intptr_t)val) | 1);
2414               break;
2415             }
2416           }
2417         }
2418 #endif
2419         _null_check_tests.push(val);
2420       }
2421     }
2422   }
2423 }
2424 
2425 //---------------------------validate_null_checks------------------------------
2426 // Its possible that the value being NULL checked is not the root of a match
2427 // tree.  If so, I cannot use the value in an implicit null check.
2428 void Matcher::validate_null_checks( ) {
2429   uint cnt = _null_check_tests.size();
2430   for( uint i=0; i &lt; cnt; i+=2 ) {
2431     Node *test = _null_check_tests[i];
2432     Node *val = _null_check_tests[i+1];
2433     bool is_decoden = ((intptr_t)val) &amp; 1;
2434     val = (Node*)(((intptr_t)val) &amp; ~1);
2435     if (has_new_node(val)) {
2436       Node* new_val = new_node(val);
2437       if (is_decoden) {
2438         assert(val-&gt;is_DecodeNarrowPtr() &amp;&amp; val-&gt;in(0) == NULL, &quot;sanity&quot;);
2439         // Note: new_val may have a control edge if
2440         // the original ideal node DecodeN was matched before
2441         // it was unpinned in Matcher::collect_null_checks().
2442         // Unpin the mach node and mark it.
2443         new_val-&gt;set_req(0, NULL);
2444         new_val = (Node*)(((intptr_t)new_val) | 1);
2445       }
2446       // Is a match-tree root, so replace with the matched value
2447       _null_check_tests.map(i+1, new_val);
2448     } else {
2449       // Yank from candidate list
2450       _null_check_tests.map(i+1,_null_check_tests[--cnt]);
2451       _null_check_tests.map(i,_null_check_tests[--cnt]);
2452       _null_check_tests.pop();
2453       _null_check_tests.pop();
2454       i-=2;
2455     }
2456   }
2457 }
2458 
2459 bool Matcher::gen_narrow_oop_implicit_null_checks() {
2460   // Advice matcher to perform null checks on the narrow oop side.
2461   // Implicit checks are not possible on the uncompressed oop side anyway
2462   // (at least not for read accesses).
2463   // Performs significantly better (especially on Power 6).
2464   if (!os::zero_page_read_protected()) {
2465     return true;
2466   }
2467   return CompressedOops::use_implicit_null_checks() &amp;&amp;
2468          (narrow_oop_use_complex_address() ||
2469           CompressedOops::base() != NULL);
2470 }
2471 
2472 // Compute RegMask for an ideal register.
2473 const RegMask* Matcher::regmask_for_ideal_register(uint ideal_reg, Node* ret) {
2474   const Type* t = Type::mreg2type[ideal_reg];
2475   if (t == NULL) {
2476     assert(ideal_reg &gt;= Op_VecS &amp;&amp; ideal_reg &lt;= Op_VecZ, &quot;not a vector: %d&quot;, ideal_reg);
2477     return NULL; // not supported
2478   }
2479   Node* fp  = ret-&gt;in(TypeFunc::FramePtr);
2480   Node* mem = ret-&gt;in(TypeFunc::Memory);
2481   const TypePtr* atp = TypePtr::BOTTOM;
2482   MemNode::MemOrd mo = MemNode::unordered;
2483 
2484   Node* spill;
2485   switch (ideal_reg) {
2486     case Op_RegN: spill = new LoadNNode(NULL, mem, fp, atp, t-&gt;is_narrowoop(), mo); break;
2487     case Op_RegI: spill = new LoadINode(NULL, mem, fp, atp, t-&gt;is_int(),       mo); break;
2488     case Op_RegP: spill = new LoadPNode(NULL, mem, fp, atp, t-&gt;is_ptr(),       mo); break;
2489     case Op_RegF: spill = new LoadFNode(NULL, mem, fp, atp, t,                 mo); break;
2490     case Op_RegD: spill = new LoadDNode(NULL, mem, fp, atp, t,                 mo); break;
2491     case Op_RegL: spill = new LoadLNode(NULL, mem, fp, atp, t-&gt;is_long(),      mo); break;
2492 
2493     case Op_VecS: // fall-through
2494     case Op_VecD: // fall-through
2495     case Op_VecX: // fall-through
2496     case Op_VecY: // fall-through
2497     case Op_VecZ: spill = new LoadVectorNode(NULL, mem, fp, atp, t-&gt;is_vect()); break;
2498 
2499     default: ShouldNotReachHere();
2500   }
2501   MachNode* mspill = match_tree(spill);
2502   assert(mspill != NULL, &quot;matching failed: %d&quot;, ideal_reg);
2503   // Handle generic vector operand case
2504   if (Matcher::supports_generic_vector_operands &amp;&amp; t-&gt;isa_vect()) {
2505     specialize_mach_node(mspill);
2506   }
2507   return &amp;mspill-&gt;out_RegMask();
2508 }
2509 
2510 // Process Mach IR right after selection phase is over.
2511 void Matcher::do_postselect_cleanup() {
2512   if (supports_generic_vector_operands) {
2513     specialize_generic_vector_operands();
2514     if (C-&gt;failing())  return;
2515   }
2516 }
2517 
2518 //----------------------------------------------------------------------
2519 // Generic machine operands elision.
2520 //----------------------------------------------------------------------
2521 
2522 // Compute concrete vector operand for a generic TEMP vector mach node based on its user info.
2523 void Matcher::specialize_temp_node(MachTempNode* tmp, MachNode* use, uint idx) {
2524   assert(use-&gt;in(idx) == tmp, &quot;not a user&quot;);
2525   assert(!Matcher::is_generic_vector(use-&gt;_opnds[0]), &quot;use not processed yet&quot;);
2526 
2527   if ((uint)idx == use-&gt;two_adr()) { // DEF_TEMP case
2528     tmp-&gt;_opnds[0] = use-&gt;_opnds[0]-&gt;clone();
2529   } else {
2530     uint ideal_vreg = vector_ideal_reg(C-&gt;max_vector_size());
2531     tmp-&gt;_opnds[0] = Matcher::pd_specialize_generic_vector_operand(tmp-&gt;_opnds[0], ideal_vreg, true /*is_temp*/);
2532   }
2533 }
2534 
2535 // Compute concrete vector operand for a generic DEF/USE vector operand (of mach node m at index idx).
2536 MachOper* Matcher::specialize_vector_operand(MachNode* m, uint opnd_idx) {
2537   assert(Matcher::is_generic_vector(m-&gt;_opnds[opnd_idx]), &quot;repeated updates&quot;);
2538   Node* def = NULL;
2539   if (opnd_idx == 0) { // DEF
2540     def = m; // use mach node itself to compute vector operand type
2541   } else {
2542     int base_idx = m-&gt;operand_index(opnd_idx);
2543     def = m-&gt;in(base_idx);
2544     if (def-&gt;is_Mach()) {
2545       if (def-&gt;is_MachTemp() &amp;&amp; Matcher::is_generic_vector(def-&gt;as_Mach()-&gt;_opnds[0])) {
2546         specialize_temp_node(def-&gt;as_MachTemp(), m, base_idx); // MachTemp node use site
2547       } else if (is_generic_reg2reg_move(def-&gt;as_Mach())) {
2548         def = def-&gt;in(1); // skip over generic reg-to-reg moves
2549       }
2550     }
2551   }
2552   assert(def-&gt;bottom_type()-&gt;isa_vect(), &quot;not a vector&quot;);
2553   uint ideal_vreg = def-&gt;bottom_type()-&gt;ideal_reg();
2554   return Matcher::pd_specialize_generic_vector_operand(m-&gt;_opnds[opnd_idx], ideal_vreg, false /*is_temp*/);
2555 }
2556 
2557 void Matcher::specialize_mach_node(MachNode* m) {
2558   assert(!m-&gt;is_MachTemp(), &quot;processed along with its user&quot;);
2559   // For generic use operands pull specific register class operands from
2560   // its def instruction&#39;s output operand (def operand).
2561   for (uint i = 0; i &lt; m-&gt;num_opnds(); i++) {
2562     if (Matcher::is_generic_vector(m-&gt;_opnds[i])) {
2563       m-&gt;_opnds[i] = specialize_vector_operand(m, i);
2564     }
2565   }
2566 }
2567 
2568 // Replace generic vector operands with concrete vector operands and eliminate generic reg-to-reg moves from the graph.
2569 void Matcher::specialize_generic_vector_operands() {
2570   assert(supports_generic_vector_operands, &quot;sanity&quot;);
2571   ResourceMark rm;
2572 
2573   if (C-&gt;max_vector_size() == 0) {
2574     return; // no vector instructions or operands
2575   }
2576   // Replace generic vector operands (vec/legVec) with concrete ones (vec[SDXYZ]/legVec[SDXYZ])
2577   // and remove reg-to-reg vector moves (MoveVec2Leg and MoveLeg2Vec).
2578   Unique_Node_List live_nodes;
2579   C-&gt;identify_useful_nodes(live_nodes);
2580 
2581   while (live_nodes.size() &gt; 0) {
2582     MachNode* m = live_nodes.pop()-&gt;isa_Mach();
2583     if (m != NULL) {
2584       if (Matcher::is_generic_reg2reg_move(m)) {
2585         // Register allocator properly handles vec &lt;=&gt; leg moves using register masks.
2586         int opnd_idx = m-&gt;operand_index(1);
2587         Node* def = m-&gt;in(opnd_idx);
2588         m-&gt;subsume_by(def, C);
2589       } else if (m-&gt;is_MachTemp()) {
2590         // process MachTemp nodes at use site (see Matcher::specialize_vector_operand)
2591       } else {
2592         specialize_mach_node(m);
2593       }
2594     }
2595   }
2596 }
2597 
2598 #ifdef ASSERT
2599 bool Matcher::verify_after_postselect_cleanup() {
2600   assert(!C-&gt;failing(), &quot;sanity&quot;);
2601   if (supports_generic_vector_operands) {
2602     Unique_Node_List useful;
2603     C-&gt;identify_useful_nodes(useful);
2604     for (uint i = 0; i &lt; useful.size(); i++) {
2605       MachNode* m = useful.at(i)-&gt;isa_Mach();
2606       if (m != NULL) {
2607         assert(!Matcher::is_generic_reg2reg_move(m), &quot;no MoveVec nodes allowed&quot;);
2608         for (uint j = 0; j &lt; m-&gt;num_opnds(); j++) {
2609           assert(!Matcher::is_generic_vector(m-&gt;_opnds[j]), &quot;no generic vector operands allowed&quot;);
2610         }
2611       }
2612     }
2613   }
2614   return true;
2615 }
2616 #endif // ASSERT
2617 
2618 // Used by the DFA in dfa_xxx.cpp.  Check for a following barrier or
2619 // atomic instruction acting as a store_load barrier without any
2620 // intervening volatile load, and thus we don&#39;t need a barrier here.
2621 // We retain the Node to act as a compiler ordering barrier.
2622 bool Matcher::post_store_load_barrier(const Node* vmb) {
2623   Compile* C = Compile::current();
2624   assert(vmb-&gt;is_MemBar(), &quot;&quot;);
2625   assert(vmb-&gt;Opcode() != Op_MemBarAcquire &amp;&amp; vmb-&gt;Opcode() != Op_LoadFence, &quot;&quot;);
2626   const MemBarNode* membar = vmb-&gt;as_MemBar();
2627 
2628   // Get the Ideal Proj node, ctrl, that can be used to iterate forward
2629   Node* ctrl = NULL;
2630   for (DUIterator_Fast imax, i = membar-&gt;fast_outs(imax); i &lt; imax; i++) {
2631     Node* p = membar-&gt;fast_out(i);
2632     assert(p-&gt;is_Proj(), &quot;only projections here&quot;);
2633     if ((p-&gt;as_Proj()-&gt;_con == TypeFunc::Control) &amp;&amp;
2634         !C-&gt;node_arena()-&gt;contains(p)) { // Unmatched old-space only
2635       ctrl = p;
2636       break;
2637     }
2638   }
2639   assert((ctrl != NULL), &quot;missing control projection&quot;);
2640 
2641   for (DUIterator_Fast jmax, j = ctrl-&gt;fast_outs(jmax); j &lt; jmax; j++) {
2642     Node *x = ctrl-&gt;fast_out(j);
2643     int xop = x-&gt;Opcode();
2644 
2645     // We don&#39;t need current barrier if we see another or a lock
2646     // before seeing volatile load.
2647     //
2648     // Op_Fastunlock previously appeared in the Op_* list below.
2649     // With the advent of 1-0 lock operations we&#39;re no longer guaranteed
2650     // that a monitor exit operation contains a serializing instruction.
2651 
2652     if (xop == Op_MemBarVolatile ||
2653         xop == Op_CompareAndExchangeB ||
2654         xop == Op_CompareAndExchangeS ||
2655         xop == Op_CompareAndExchangeI ||
2656         xop == Op_CompareAndExchangeL ||
2657         xop == Op_CompareAndExchangeP ||
2658         xop == Op_CompareAndExchangeN ||
2659         xop == Op_WeakCompareAndSwapB ||
2660         xop == Op_WeakCompareAndSwapS ||
2661         xop == Op_WeakCompareAndSwapL ||
2662         xop == Op_WeakCompareAndSwapP ||
2663         xop == Op_WeakCompareAndSwapN ||
2664         xop == Op_WeakCompareAndSwapI ||
2665         xop == Op_CompareAndSwapB ||
2666         xop == Op_CompareAndSwapS ||
2667         xop == Op_CompareAndSwapL ||
2668         xop == Op_CompareAndSwapP ||
2669         xop == Op_CompareAndSwapN ||
2670         xop == Op_CompareAndSwapI ||
2671         BarrierSet::barrier_set()-&gt;barrier_set_c2()-&gt;matcher_is_store_load_barrier(x, xop)) {
2672       return true;
2673     }
2674 
2675     // Op_FastLock previously appeared in the Op_* list above.
2676     // With biased locking we&#39;re no longer guaranteed that a monitor
2677     // enter operation contains a serializing instruction.
2678     if ((xop == Op_FastLock) &amp;&amp; !UseBiasedLocking) {
2679       return true;
2680     }
2681 
2682     if (x-&gt;is_MemBar()) {
2683       // We must retain this membar if there is an upcoming volatile
2684       // load, which will be followed by acquire membar.
2685       if (xop == Op_MemBarAcquire || xop == Op_LoadFence) {
2686         return false;
2687       } else {
2688         // For other kinds of barriers, check by pretending we
2689         // are them, and seeing if we can be removed.
2690         return post_store_load_barrier(x-&gt;as_MemBar());
2691       }
2692     }
2693 
2694     // probably not necessary to check for these
2695     if (x-&gt;is_Call() || x-&gt;is_SafePoint() || x-&gt;is_block_proj()) {
2696       return false;
2697     }
2698   }
2699   return false;
2700 }
2701 
2702 // Check whether node n is a branch to an uncommon trap that we could
2703 // optimize as test with very high branch costs in case of going to
2704 // the uncommon trap. The code must be able to be recompiled to use
2705 // a cheaper test.
2706 bool Matcher::branches_to_uncommon_trap(const Node *n) {
2707   // Don&#39;t do it for natives, adapters, or runtime stubs
2708   Compile *C = Compile::current();
2709   if (!C-&gt;is_method_compilation()) return false;
2710 
2711   assert(n-&gt;is_If(), &quot;You should only call this on if nodes.&quot;);
2712   IfNode *ifn = n-&gt;as_If();
2713 
2714   Node *ifFalse = NULL;
2715   for (DUIterator_Fast imax, i = ifn-&gt;fast_outs(imax); i &lt; imax; i++) {
2716     if (ifn-&gt;fast_out(i)-&gt;is_IfFalse()) {
2717       ifFalse = ifn-&gt;fast_out(i);
2718       break;
2719     }
2720   }
2721   assert(ifFalse, &quot;An If should have an ifFalse. Graph is broken.&quot;);
2722 
2723   Node *reg = ifFalse;
2724   int cnt = 4; // We must protect against cycles.  Limit to 4 iterations.
2725                // Alternatively use visited set?  Seems too expensive.
2726   while (reg != NULL &amp;&amp; cnt &gt; 0) {
2727     CallNode *call = NULL;
2728     RegionNode *nxt_reg = NULL;
2729     for (DUIterator_Fast imax, i = reg-&gt;fast_outs(imax); i &lt; imax; i++) {
2730       Node *o = reg-&gt;fast_out(i);
2731       if (o-&gt;is_Call()) {
2732         call = o-&gt;as_Call();
2733       }
2734       if (o-&gt;is_Region()) {
2735         nxt_reg = o-&gt;as_Region();
2736       }
2737     }
2738 
2739     if (call &amp;&amp;
2740         call-&gt;entry_point() == SharedRuntime::uncommon_trap_blob()-&gt;entry_point()) {
2741       const Type* trtype = call-&gt;in(TypeFunc::Parms)-&gt;bottom_type();
2742       if (trtype-&gt;isa_int() &amp;&amp; trtype-&gt;is_int()-&gt;is_con()) {
2743         jint tr_con = trtype-&gt;is_int()-&gt;get_con();
2744         Deoptimization::DeoptReason reason = Deoptimization::trap_request_reason(tr_con);
2745         Deoptimization::DeoptAction action = Deoptimization::trap_request_action(tr_con);
2746         assert((int)reason &lt; (int)BitsPerInt, &quot;recode bit map&quot;);
2747 
2748         if (is_set_nth_bit(C-&gt;allowed_deopt_reasons(), (int)reason)
2749             &amp;&amp; action != Deoptimization::Action_none) {
2750           // This uncommon trap is sure to recompile, eventually.
2751           // When that happens, C-&gt;too_many_traps will prevent
2752           // this transformation from happening again.
2753           return true;
2754         }
2755       }
2756     }
2757 
2758     reg = nxt_reg;
2759     cnt--;
2760   }
2761 
2762   return false;
2763 }
2764 
2765 //=============================================================================
2766 //---------------------------State---------------------------------------------
2767 State::State(void) {
2768 #ifdef ASSERT
2769   _id = 0;
2770   _kids[0] = _kids[1] = (State*)(intptr_t) CONST64(0xcafebabecafebabe);
2771   _leaf = (Node*)(intptr_t) CONST64(0xbaadf00dbaadf00d);
2772   //memset(_cost, -1, sizeof(_cost));
2773   //memset(_rule, -1, sizeof(_rule));
2774 #endif
2775   memset(_valid, 0, sizeof(_valid));
2776 }
2777 
2778 #ifdef ASSERT
2779 State::~State() {
2780   _id = 99;
2781   _kids[0] = _kids[1] = (State*)(intptr_t) CONST64(0xcafebabecafebabe);
2782   _leaf = (Node*)(intptr_t) CONST64(0xbaadf00dbaadf00d);
2783   memset(_cost, -3, sizeof(_cost));
2784   memset(_rule, -3, sizeof(_rule));
2785 }
2786 #endif
2787 
2788 #ifndef PRODUCT
2789 //---------------------------dump----------------------------------------------
2790 void State::dump() {
2791   tty-&gt;print(&quot;\n&quot;);
2792   dump(0);
2793 }
2794 
2795 void State::dump(int depth) {
2796   for( int j = 0; j &lt; depth; j++ )
2797     tty-&gt;print(&quot;   &quot;);
2798   tty-&gt;print(&quot;--N: &quot;);
2799   _leaf-&gt;dump();
2800   uint i;
2801   for( i = 0; i &lt; _LAST_MACH_OPER; i++ )
2802     // Check for valid entry
2803     if( valid(i) ) {
2804       for( int j = 0; j &lt; depth; j++ )
2805         tty-&gt;print(&quot;   &quot;);
2806         assert(_cost[i] != max_juint, &quot;cost must be a valid value&quot;);
2807         assert(_rule[i] &lt; _last_Mach_Node, &quot;rule[i] must be valid rule&quot;);
2808         tty-&gt;print_cr(&quot;%s  %d  %s&quot;,
2809                       ruleName[i], _cost[i], ruleName[_rule[i]] );
2810       }
2811   tty-&gt;cr();
2812 
2813   for( i=0; i&lt;2; i++ )
2814     if( _kids[i] )
2815       _kids[i]-&gt;dump(depth+1);
2816 }
2817 #endif
<a name="3" id="anc3"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="3" type="hidden" />
</body>
</html>