{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462787094066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462787094067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 03:44:53 2016 " "Processing started: Mon May 09 03:44:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462787094067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462787094067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462787094068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462787095586 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(204) " "Verilog HDL information at display.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462787095815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(286) " "Verilog HDL information at display.v(286): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 286 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462787095818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 4 4 " "Found 4 design units, including 4 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 setOpCodeDisplay " "Found entity 1: setOpCodeDisplay" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787095826 ""} { "Info" "ISGN_ENTITY_NAME" "2 setRegDisplay " "Found entity 2: setRegDisplay" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787095826 ""} { "Info" "ISGN_ENTITY_NAME" "3 setImmValueDisplay " "Found entity 3: setImmValueDisplay" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787095826 ""} { "Info" "ISGN_ENTITY_NAME" "4 setDisplay " "Found entity 4: setDisplay" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787095826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787095826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionFetcher.v(74) " "Verilog HDL information at instructionFetcher.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "instructionFetcher.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/instructionFetcher.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462787095838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetcher.v 2 2 " "Found 2 design units, including 2 entities, in source file instructionfetcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetcher " "Found entity 1: instructionFetcher" {  } { { "instructionFetcher.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/instructionFetcher.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787095840 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructionMemory " "Found entity 2: instructionMemory" {  } { { "instructionFetcher.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/instructionFetcher.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787095840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787095840 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/alu.v " "Can't analyze file -- file output_files/alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1462787095857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(35) " "Verilog HDL information at alu.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/alu.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462787095871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787095880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787095880 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "cpu.v(49) " "Verilog HDL Event Control warning at cpu.v(49): Event Control contains a complex event expression" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 49 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1462787096234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(56) " "Verilog HDL information at cpu.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462787096235 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 1 1 " "Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787096237 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1462787096237 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(138) " "Verilog HDL Instantiation warning at cpu.v(138): instance has no name" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 138 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1462787096239 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(143) " "Verilog HDL Instantiation warning at cpu.v(143): instance has no name" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1462787096239 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cpu.v(147) " "Verilog HDL Instantiation warning at cpu.v(147): instance has no name" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 147 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1462787096240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462787096248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operate cpu.v(33) " "Verilog HDL or VHDL warning at cpu.v(33): object \"operate\" assigned a value but never read" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462787096258 "|cpu"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "lastPush cpu.v(6) " "Verilog HDL warning at cpu.v(6): initial value for variable lastPush should be constant" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 6 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1462787096258 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setOpCodeDisplay setOpCodeDisplay:op1 " "Elaborating entity \"setOpCodeDisplay\" for hierarchy \"setOpCodeDisplay:op1\"" {  } { { "cpu.v" "op1" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787096265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setRegDisplay setRegDisplay:regDis1 " "Elaborating entity \"setRegDisplay\" for hierarchy \"setRegDisplay:regDis1\"" {  } { { "cpu.v" "regDis1" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787096276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setImmValueDisplay setImmValueDisplay:immDis1 " "Elaborating entity \"setImmValueDisplay\" for hierarchy \"setImmValueDisplay:immDis1\"" {  } { { "cpu.v" "immDis1" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787096289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test display.v(202) " "Verilog HDL or VHDL warning at display.v(202): object \"test\" assigned a value but never read" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462787096295 "|cpu|setImmValueDisplay:immDis1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(208) " "Verilog HDL assignment warning at display.v(208): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096295 "|cpu|setImmValueDisplay:immDis1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(209) " "Verilog HDL assignment warning at display.v(209): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096296 "|cpu|setImmValueDisplay:immDis1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(210) " "Verilog HDL assignment warning at display.v(210): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096296 "|cpu|setImmValueDisplay:immDis1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(211) " "Verilog HDL assignment warning at display.v(211): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096296 "|cpu|setImmValueDisplay:immDis1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(212) " "Verilog HDL assignment warning at display.v(212): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096297 "|cpu|setImmValueDisplay:immDis1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setDisplay setDisplay:stage1 " "Elaborating entity \"setDisplay\" for hierarchy \"setDisplay:stage1\"" {  } { { "cpu.v" "stage1" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787096303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(332) " "Verilog HDL assignment warning at display.v(332): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096311 "|cpu|setDisplay:stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(333) " "Verilog HDL assignment warning at display.v(333): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096311 "|cpu|setDisplay:stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(334) " "Verilog HDL assignment warning at display.v(334): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096311 "|cpu|setDisplay:stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(335) " "Verilog HDL assignment warning at display.v(335): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096312 "|cpu|setDisplay:stage1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(336) " "Verilog HDL assignment warning at display.v(336): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096312 "|cpu|setDisplay:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFetcher instructionFetcher:comb_195 " "Elaborating entity \"instructionFetcher\" for hierarchy \"instructionFetcher:comb_195\"" {  } { { "cpu.v" "comb_195" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787096319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 instructionFetcher.v(21) " "Verilog HDL assignment warning at instructionFetcher.v(21): truncated value with size 8 to match size of target (4)" {  } { { "instructionFetcher.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/instructionFetcher.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096324 "|cpu|instructionFetcher:comb_195"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 instructionFetcher.v(25) " "Verilog HDL assignment warning at instructionFetcher.v(25): truncated value with size 8 to match size of target (3)" {  } { { "instructionFetcher.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/instructionFetcher.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096325 "|cpu|instructionFetcher:comb_195"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 instructionFetcher.v(28) " "Verilog HDL assignment warning at instructionFetcher.v(28): truncated value with size 8 to match size of target (3)" {  } { { "instructionFetcher.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/instructionFetcher.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096325 "|cpu|instructionFetcher:comb_195"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:comb_196 " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:comb_196\"" {  } { { "cpu.v" "comb_196" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787096332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 instructionFetcher.v(93) " "Verilog HDL assignment warning at instructionFetcher.v(93): truncated value with size 32 to match size of target (4)" {  } { { "instructionFetcher.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/instructionFetcher.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096341 "|cpu|instructionMemory:comb_196"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_197 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_197\"" {  } { { "cpu.v" "comb_197" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787096352 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test alu.v(31) " "Verilog HDL or VHDL warning at alu.v(31): object \"test\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/alu.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462787096357 "|cpu|alu:comb_197"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m alu.v(32) " "Verilog HDL or VHDL warning at alu.v(32): object \"m\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/alu.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462787096357 "|cpu|alu:comb_197"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(153) " "Verilog HDL assignment warning at alu.v(153): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/alu.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462787096366 "|cpu|alu:comb_197"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setImmValueDisplay:immDis1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setImmValueDisplay:immDis1\|Div1\"" {  } { { "display.v" "Div1" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 211 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setImmValueDisplay:immDis1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setImmValueDisplay:immDis1\|Mod2\"" {  } { { "display.v" "Mod2" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 212 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setDisplay:stage1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setDisplay:stage1\|Div1\"" {  } { { "display.v" "Div1" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 335 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setDisplay:stage1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setDisplay:stage1\|Mod2\"" {  } { { "display.v" "Mod2" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 336 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setImmValueDisplay:immDis1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setImmValueDisplay:immDis1\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 209 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setImmValueDisplay:immDis1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setImmValueDisplay:immDis1\|Mod1\"" {  } { { "display.v" "Mod1" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setDisplay:stage1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setDisplay:stage1\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 333 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setDisplay:stage1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setDisplay:stage1\|Mod1\"" {  } { { "display.v" "Mod1" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 334 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setImmValueDisplay:immDis1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setImmValueDisplay:immDis1\|Mod0\"" {  } { { "display.v" "Mod0" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 208 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "setDisplay:stage1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"setDisplay:stage1\|Mod0\"" {  } { { "display.v" "Mod0" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 332 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105089 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1462787105089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "setImmValueDisplay:immDis1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"setImmValueDisplay:immDis1\|lpm_divide:Div1\"" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 211 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787105301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "setImmValueDisplay:immDis1\|lpm_divide:Div1 " "Instantiated megafunction \"setImmValueDisplay:immDis1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787105303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787105303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787105303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787105303 ""}  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 211 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462787105303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787105563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787105563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787105633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787105633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787105819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787105819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787106136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787106136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787106401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787106401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "setImmValueDisplay:immDis1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"setImmValueDisplay:immDis1\|lpm_divide:Mod2\"" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787106435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "setImmValueDisplay:immDis1\|lpm_divide:Mod2 " "Instantiated megafunction \"setImmValueDisplay:immDis1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787106436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787106436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787106436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787106436 ""}  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462787106436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787106704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787106704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787106769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787106769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787106838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787106838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "setImmValueDisplay:immDis1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"setImmValueDisplay:immDis1\|lpm_divide:Mod0\"" {  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 208 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787107218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "setImmValueDisplay:immDis1\|lpm_divide:Mod0 " "Instantiated megafunction \"setImmValueDisplay:immDis1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787107219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787107219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787107219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462787107219 ""}  } { { "display.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/display.v" 208 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462787107219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787107476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787107476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787107553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787107553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/Jake/Desktop/cpu-project/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462787107635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462787107635 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462787109644 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/Jake/Desktop/cpu-project/cpu.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462787111330 "|cpu|LED8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462787111330 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462787111972 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "setImmValueDisplay:immDis1\|lpm_divide:Mod2\|lpm_divide_98m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_p2f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"setImmValueDisplay:immDis1\|lpm_divide:Mod2\|lpm_divide_98m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_p2f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_p2f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/Jake/Desktop/cpu-project/db/alt_u_div_p2f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787114864 ""} { "Info" "ISCL_SCL_CELL_NAME" "setDisplay:stage1\|lpm_divide:Mod2\|lpm_divide_98m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_p2f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"setDisplay:stage1\|lpm_divide:Mod2\|lpm_divide_98m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_p2f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_p2f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/Jake/Desktop/cpu-project/db/alt_u_div_p2f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787114864 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1462787114864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jake/Desktop/cpu-project/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/Jake/Desktop/cpu-project/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462787115270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462787117108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462787117108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1021 " "Implemented 1021 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462787117595 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462787117595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "976 " "Implemented 976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462787117595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462787117595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462787117748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 03:45:17 2016 " "Processing ended: Mon May 09 03:45:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462787117748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462787117748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462787117748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462787117748 ""}
