$date
	Sat Oct 22 22:46:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#739440
b1000 !
1"
#739442
b1000 &
b1000 %
1$
#739443
0"
#739446
b100 &
b100 %
#739450
b10 &
b10 %
#739454
b1 &
1#
b1 %
#739458
b0 &
b0 %
0#
0$
#1745303
b10000 !
1"
#1745306
b10000 &
b10000 %
1$
#1745307
0"
#1745310
b1000 &
b1000 %
#1745314
b100 &
b100 %
#1745318
b10 &
b10 %
#1745322
b1 &
b1 %
1#
#1745326
b0 &
0#
b0 %
0$
#2705985
b10010 !
1"
#2705986
b10010 &
b10010 %
1$
#2705987
0"
#2705990
b1001 &
b1001 %
#2705994
b11100 &
b11100 %
#2705998
b1110 &
b1110 %
#2706002
b111 &
b111 %
#2706006
b10110 &
b10110 %
#2706010
b1011 &
b1011 %
#2706014
b100010 &
b100010 %
#2706018
b10001 &
b10001 %
#2706022
b110100 &
b110100 %
#2706026
b11010 &
b11010 %
#2706030
b1101 &
b1101 %
#2706034
b101000 &
b101000 %
#2706038
b10100 &
b10100 %
#2706042
b1010 &
b1010 %
#2706046
b101 &
b101 %
#2706050
b10000 &
b10000 %
#2706054
b1000 &
b1000 %
#2706058
b100 &
b100 %
#2706062
b10 &
b10 %
#2706066
b1 &
b1 %
1#
#2706070
b0 &
0#
b0 %
0$
#4500012
