$comment
	File created using the following command:
		vcd file LogicalStep_Lab1.msim.vcd -direction
$end
$date
	Wed May 15 12:29:31 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab1_top_vlg_vec_tst $end
$var reg 2 ! PB [1:0] $end
$var reg 1 " sw [1:1] $end
$var wire 1 # leds [7] $end
$var wire 1 $ leds [6] $end
$var wire 1 % leds [5] $end
$var wire 1 & leds [4] $end
$var wire 1 ' leds [3] $end
$var wire 1 ( leds [2] $end
$var wire 1 ) leds [1] $end
$var wire 1 * leds [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 leds[7]~output_o $end
$var wire 1 2 leds[6]~output_o $end
$var wire 1 3 leds[5]~output_o $end
$var wire 1 4 leds[4]~output_o $end
$var wire 1 5 leds[3]~output_o $end
$var wire 1 6 leds[2]~output_o $end
$var wire 1 7 leds[1]~output_o $end
$var wire 1 8 leds[0]~output_o $end
$var wire 1 9 sw[1]~input_o $end
$var wire 1 : PB[1]~input_o $end
$var wire 1 ; PB[0]~input_o $end
$var wire 1 < inst3|OUT4~0_combout $end
$var wire 1 = inst2|inst4~0_combout $end
$var wire 1 > inst2|inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
bx "
x*
x)
x(
x'
x&
x%
x$
x#
0+
1,
x-
1.
1/
10
x1
x2
x3
x4
x5
x6
x7
x8
x9
0:
0;
x<
x=
x>
$end
#250000
b1 !
1;
#500000
b11 !
b10 !
1:
0;
#750000
b11 !
1;
#1000000
