// Seed: 1737188347
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5
);
  assign id_7 = id_0;
  wire id_8;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri0 id_6
);
  id_8(
      .id_0(1), .id_1(1), .id_2(1 == id_2)
  ); module_0(
      id_2, id_2, id_4, id_2, id_4, id_4
  );
endmodule
