<div id="pfab" class="pf w0 h0" data-page-no="ab"><div class="pc pcab w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgab.png"/><div class="t m0 x8 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-10.<span class="_ _1a"> </span>TPM 1 Signal Descriptions (continued)</div><div class="t m0 x4b h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 y330 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 xb9 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">TPM1_CH[1:0]<span class="_ _19"> </span>TPM_CHn<span class="_ _b4"> </span>TPM channel (n = 5 to 0)<span class="_ _17a"> </span>I/O</div><div class="t m0 x127 h9 yeda ff1 fs2 fc0 sc0 ls0 ws0">Table 10-11.<span class="_ _1a"> </span>TPM 2 Signal Descriptions</div><div class="t m0 x4b h10 yedb ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yedc ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yedb ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 xc7 h7 yedd ff2 fs4 fc0 sc0 ls0 ws0">TPM_CLKIN[2:0]<span class="_ _115"> </span>TPM_EXTCLK<span class="_ _179"> </span>External clock. TPM external clock can be selected to increment the</div><div class="t m0 x1e h7 yede ff2 fs4 fc0 sc0 ls0 ws0">TPM counter on every rising edge synchronized to the counter</div><div class="t m0 x1e h7 yedf ff2 fs4 fc0 sc0 ls0">clock.</div><div class="t m0 x12b h7 yedd ff2 fs4 fc0 sc0 ls0">I</div><div class="t m0 xb9 h7 yee0 ff2 fs4 fc0 sc0 ls0 ws0">TPM2_CH[1:0]<span class="_ _19"> </span>TPM_CHn<span class="_ _b4"> </span>TPM channel (n = 5 to 0)<span class="_ _17a"> </span>I/O</div><div class="t m0 xe8 h9 yee1 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-12.<span class="_ _1a"> </span>LPTMR 0 Signal Descriptions</div><div class="t m0 x4b h10 yee2 ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yee3 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yee2 ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x4b h7 y484 ff2 fs4 fc0 sc0 ls0 ws24a">LPTMR0_ALT[2:1] LPTMR_ALT<span class="ff5 ls1a3">n</span><span class="ws0">Pulse Counter Input pin<span class="_ _17b"> </span>I</span></div><div class="t m0 x19 h9 yee4 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-13.<span class="_ _1a"> </span>RTC Signal Descriptions</div><div class="t m0 x4b h10 y96e ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yee5 ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 y96e ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x33 h17 yee6 ff2 fs4 fc0 sc0 ls0 ws190">RTC_CLKOUT<span class="fs9 fc1 ls1a4 v4">1</span><span class="ws0">RTC_CLKOUT<span class="_ _d9"> </span>1 Hz square-wave output<span class="_ _17c"> </span>O</span></div><div class="t m0 x9 h7 yee7 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _68"> </span>RTC_CLKOUT can also be driven with OSCERCLK via SIM control bit SIM_SOPT[RCTCLKOUTSEL]</div><div class="t m0 x9 he yee8 ff1 fs1 fc0 sc0 ls0 ws0">10.4.7<span class="_ _b"> </span>Communication Interfaces</div><div class="t m0 x9e h9 yee9 ff1 fs2 fc0 sc0 ls0 ws0">Table 10-14.<span class="_ _1a"> </span>USB FS OTG Signal Descriptions</div><div class="t m0 x4b h10 yeea ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 yeeb ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yeea ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x34 h7 yeec ff2 fs4 fc0 sc0 ls0 ws0">USB0_DM<span class="_ _14a"> </span>usb_dm<span class="_ _41"> </span>USB D- analog data signal on the USB bus.<span class="_ _65"> </span>I/O</div><div class="t m0 x95 h7 yeed ff2 fs4 fc0 sc0 ls0 ws0">USB0_DP<span class="_ _5d"> </span>usb_dp<span class="_ _12f"> </span>USB D+ analog data signal on the USB bus.<span class="_ _151"> </span>I/O</div><div class="t m0 x60 h7 yeee ff2 fs4 fc0 sc0 ls0 ws0">USB_CLKIN<span class="_ _97"> </span>â€”<span class="_ _9f"> </span>Alternate USB clock input<span class="_ _17c"> </span>I</div><div class="t m0 xb6 h9 y9b ff1 fs2 fc0 sc0 ls0 ws0">Table 10-15.<span class="_ _1a"> </span>USB VREG Signal Descriptions</div><div class="t m0 x4b h10 yeef ff1 fs4 fc0 sc0 ls0 ws0">Chip signal name<span class="_ _4a"> </span>Module signal</div><div class="t m0 x15 h10 y85d ff1 fs4 fc0 sc0 ls0">name</div><div class="t m0 x27 h10 yeef ff1 fs4 fc0 sc0 ls0 ws240">Description I/O</div><div class="t m0 x12c h7 yef0 ff2 fs4 fc0 sc0 ls0 ws0">VOUT33<span class="_ _48"> </span>reg33_out<span class="_ _149"> </span>Regulator output voltage<span class="_ _17d"> </span>O</div><div class="t m0 x12c h7 yef1 ff2 fs4 fc0 sc0 ls0 ws0">VREGIN<span class="_ _5f"> </span>reg33_in<span class="_ _39"> </span>Unregulated power supply<span class="_ _15a"> </span>I</div><div class="t m0 xdd h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 10 Signal Multiplexing and Signal Descriptions</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>171</div><a class="l" href="#pfab" data-dest-detail='[171,"XYZ",null,338.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:127.943000px;bottom:362.141000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
