// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _my_filter_v12_HH_
#define _my_filter_v12_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DEBLUR_dadd_64ns_bkb.h"
#include "DEBLUR_uitodp_32ncud.h"
#include "DEBLUR_sitodp_32sdEe.h"
#include "DEBLUR_mac_mulsubeOg.h"

namespace ap_rtl {

struct my_filter_v12 : public sc_module {
    // Port declarations 73
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > f_V_address0;
    sc_out< sc_logic > f_V_ce0;
    sc_in< sc_lv<8> > f_V_q0;
    sc_out< sc_lv<14> > f_V_address1;
    sc_out< sc_logic > f_V_ce1;
    sc_in< sc_lv<8> > f_V_q1;
    sc_out< sc_lv<14> > adjChImg_V_address0;
    sc_out< sc_logic > adjChImg_V_ce0;
    sc_in< sc_lv<8> > adjChImg_V_q0;
    sc_out< sc_lv<14> > adjChImg_V_address1;
    sc_out< sc_logic > adjChImg_V_ce1;
    sc_in< sc_lv<8> > adjChImg_V_q1;
    sc_out< sc_lv<14> > g1_V_address0;
    sc_out< sc_logic > g1_V_ce0;
    sc_out< sc_logic > g1_V_we0;
    sc_out< sc_lv<8> > g1_V_d0;
    sc_in< sc_lv<8> > g1_V_q0;
    sc_out< sc_lv<14> > g1_V_address1;
    sc_out< sc_logic > g1_V_ce1;
    sc_out< sc_logic > g1_V_we1;
    sc_out< sc_lv<8> > g1_V_d1;
    sc_out< sc_lv<14> > g2_V_address0;
    sc_out< sc_logic > g2_V_ce0;
    sc_out< sc_logic > g2_V_we0;
    sc_out< sc_lv<8> > g2_V_d0;
    sc_in< sc_lv<8> > g2_V_q0;
    sc_out< sc_lv<14> > g2_V_address1;
    sc_out< sc_logic > g2_V_ce1;
    sc_out< sc_logic > g2_V_we1;
    sc_out< sc_lv<8> > g2_V_d1;
    sc_out< sc_lv<14> > g3_V_address0;
    sc_out< sc_logic > g3_V_ce0;
    sc_out< sc_logic > g3_V_we0;
    sc_out< sc_lv<8> > g3_V_d0;
    sc_in< sc_lv<8> > g3_V_q0;
    sc_out< sc_lv<14> > g4_V_address0;
    sc_out< sc_logic > g4_V_ce0;
    sc_out< sc_logic > g4_V_we0;
    sc_out< sc_lv<8> > g4_V_d0;
    sc_in< sc_lv<8> > g4_V_q0;
    sc_out< sc_lv<14> > g4_V_address1;
    sc_out< sc_logic > g4_V_ce1;
    sc_out< sc_logic > g4_V_we1;
    sc_out< sc_lv<8> > g4_V_d1;
    sc_out< sc_lv<14> > g5_V_address0;
    sc_out< sc_logic > g5_V_ce0;
    sc_out< sc_logic > g5_V_we0;
    sc_out< sc_lv<8> > g5_V_d0;
    sc_in< sc_lv<8> > g5_V_q0;
    sc_out< sc_lv<14> > g6_V_address0;
    sc_out< sc_logic > g6_V_ce0;
    sc_out< sc_logic > g6_V_we0;
    sc_out< sc_lv<8> > g6_V_d0;
    sc_in< sc_lv<8> > g6_V_q0;
    sc_out< sc_lv<14> > g6_V_address1;
    sc_out< sc_logic > g6_V_ce1;
    sc_out< sc_logic > g6_V_we1;
    sc_out< sc_lv<8> > g6_V_d1;
    sc_out< sc_lv<14> > g7_V_address0;
    sc_out< sc_logic > g7_V_ce0;
    sc_out< sc_logic > g7_V_we0;
    sc_out< sc_lv<8> > g7_V_d0;
    sc_in< sc_lv<8> > g7_V_q0;
    sc_out< sc_lv<14> > g7_V_address1;
    sc_out< sc_logic > g7_V_ce1;
    sc_out< sc_logic > g7_V_we1;
    sc_out< sc_lv<8> > g7_V_d1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    my_filter_v12(sc_module_name name);
    SC_HAS_PROCESS(my_filter_v12);

    ~my_filter_v12();

    sc_trace_file* mVcdFile;

    DEBLUR_dadd_64ns_bkb<1,5,64,64,64>* DEBLUR_dadd_64ns_bkb_U3;
    DEBLUR_uitodp_32ncud<1,6,32,64>* DEBLUR_uitodp_32ncud_U4;
    DEBLUR_uitodp_32ncud<1,6,32,64>* DEBLUR_uitodp_32ncud_U5;
    DEBLUR_sitodp_32sdEe<1,6,32,64>* DEBLUR_sitodp_32sdEe_U6;
    DEBLUR_mac_mulsubeOg<1,1,9,8,17,18>* DEBLUR_mac_mulsubeOg_U7;
    DEBLUR_mac_mulsubeOg<1,1,9,8,17,18>* DEBLUR_mac_mulsubeOg_U8;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten_reg_308;
    sc_signal< sc_lv<8> > y_0_reg_319;
    sc_signal< sc_lv<8> > x_0_reg_330;
    sc_signal< sc_lv<64> > grp_fu_341_p2;
    sc_signal< sc_lv<64> > reg_354;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter6;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1351;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1351_pp0_iter4_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter5;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln68_fu_358_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1351_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1351_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1351_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln68_reg_1351_pp0_iter5_reg;
    sc_signal< sc_lv<15> > add_ln68_fu_364_p2;
    sc_signal< sc_lv<15> > add_ln68_reg_1355;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > select_ln73_fu_376_p3;
    sc_signal< sc_lv<8> > select_ln73_reg_1360;
    sc_signal< sc_lv<8> > select_ln73_1_fu_390_p3;
    sc_signal< sc_lv<8> > select_ln73_1_reg_1366;
    sc_signal< sc_lv<16> > zext_ln74_fu_406_p1;
    sc_signal< sc_lv<16> > zext_ln74_reg_1371;
    sc_signal< sc_lv<16> > zext_ln73_fu_432_p1;
    sc_signal< sc_lv<16> > zext_ln73_reg_1377;
    sc_signal< sc_lv<16> > add_ln215_2_fu_497_p2;
    sc_signal< sc_lv<16> > add_ln215_2_reg_1392;
    sc_signal< sc_lv<14> > g1_V_addr_reg_1407;
    sc_signal< sc_lv<14> > g1_V_addr_reg_1407_pp0_iter1_reg;
    sc_signal< sc_lv<14> > g2_V_addr_reg_1413;
    sc_signal< sc_lv<14> > g3_V_addr_reg_1419;
    sc_signal< sc_lv<14> > g3_V_addr_reg_1419_pp0_iter1_reg;
    sc_signal< sc_lv<14> > g4_V_addr_reg_1424;
    sc_signal< sc_lv<14> > g4_V_addr_reg_1424_pp0_iter1_reg;
    sc_signal< sc_lv<14> > g5_V_addr_reg_1430;
    sc_signal< sc_lv<14> > g5_V_addr_reg_1430_pp0_iter1_reg;
    sc_signal< sc_lv<14> > g6_V_addr_reg_1435;
    sc_signal< sc_lv<14> > g6_V_addr_reg_1435_pp0_iter1_reg;
    sc_signal< sc_lv<14> > g6_V_addr_reg_1435_pp0_iter2_reg;
    sc_signal< sc_lv<14> > g6_V_addr_reg_1435_pp0_iter3_reg;
    sc_signal< sc_lv<14> > g6_V_addr_reg_1435_pp0_iter4_reg;
    sc_signal< sc_lv<14> > g6_V_addr_reg_1435_pp0_iter5_reg;
    sc_signal< sc_lv<14> > g6_V_addr_reg_1435_pp0_iter6_reg;
    sc_signal< sc_lv<14> > g7_V_addr_reg_1441;
    sc_signal< sc_lv<14> > g7_V_addr_reg_1441_pp0_iter1_reg;
    sc_signal< sc_lv<14> > g7_V_addr_reg_1441_pp0_iter2_reg;
    sc_signal< sc_lv<14> > g7_V_addr_reg_1441_pp0_iter3_reg;
    sc_signal< sc_lv<14> > g7_V_addr_reg_1441_pp0_iter4_reg;
    sc_signal< sc_lv<14> > g7_V_addr_reg_1441_pp0_iter5_reg;
    sc_signal< sc_lv<8> > x_fu_507_p2;
    sc_signal< sc_lv<8> > x_reg_1452;
    sc_signal< sc_lv<16> > add_ln215_4_fu_527_p2;
    sc_signal< sc_lv<16> > add_ln215_4_reg_1462;
    sc_signal< sc_lv<8> > f_V_load_1_reg_1472;
    sc_signal< sc_lv<8> > g1_V_load_reg_1482;
    sc_signal< sc_lv<8> > f_V_load_2_reg_1487;
    sc_signal< sc_lv<8> > g2_V_load_reg_1494;
    sc_signal< sc_lv<8> > g3_V_load_reg_1499;
    sc_signal< sc_lv<8> > g4_V_load_reg_1504;
    sc_signal< sc_lv<8> > g5_V_load_reg_1509;
    sc_signal< sc_lv<9> > rhs_V_fu_532_p1;
    sc_signal< sc_lv<9> > rhs_V_reg_1514;
    sc_signal< sc_lv<8> > adjChImg_V_load_reg_1519;
    sc_signal< sc_lv<8> > g6_V_load_reg_1525;
    sc_signal< sc_lv<9> > ret_V_5_fu_540_p2;
    sc_signal< sc_lv<9> > ret_V_5_reg_1530;
    sc_signal< sc_lv<8> > adjChImg_V_load_2_reg_1535;
    sc_signal< sc_lv<8> > g7_V_load_reg_1540;
    sc_signal< sc_lv<8> > f_V_load_reg_1550;
    sc_signal< sc_lv<8> > sub_ln214_1_fu_584_p2;
    sc_signal< sc_lv<8> > sub_ln214_1_reg_1562;
    sc_signal< sc_lv<9> > ret_V_fu_594_p2;
    sc_signal< sc_lv<9> > ret_V_reg_1567;
    sc_signal< sc_lv<17> > lhs_V_1_fu_599_p1;
    sc_signal< sc_lv<17> > lhs_V_1_reg_1572;
    sc_signal< sc_lv<9> > ret_V_2_fu_609_p2;
    sc_signal< sc_lv<9> > ret_V_2_reg_1577;
    sc_signal< sc_lv<17> > rhs_V_3_fu_615_p1;
    sc_signal< sc_lv<17> > rhs_V_3_reg_1582;
    sc_signal< sc_lv<18> > grp_fu_1336_p3;
    sc_signal< sc_lv<18> > ret_V_9_reg_1592;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_662_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_reg_1602;
    sc_signal< sc_lv<8> > sub_ln214_fu_683_p2;
    sc_signal< sc_lv<8> > sub_ln214_reg_1606;
    sc_signal< sc_lv<8> > sub_ln1353_3_fu_704_p2;
    sc_signal< sc_lv<8> > sub_ln1353_3_reg_1611;
    sc_signal< sc_lv<18> > grp_fu_1344_p3;
    sc_signal< sc_lv<18> > ret_V_4_reg_1616;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > sext_ln1429_1_fu_724_p1;
    sc_signal< sc_lv<1> > icmp_ln895_fu_738_p2;
    sc_signal< sc_lv<1> > icmp_ln895_reg_1626;
    sc_signal< sc_lv<1> > icmp_ln895_3_fu_754_p2;
    sc_signal< sc_lv<1> > icmp_ln895_3_reg_1630;
    sc_signal< sc_lv<32> > sext_ln1429_fu_780_p1;
    sc_signal< sc_lv<1> > icmp_ln895_2_fu_794_p2;
    sc_signal< sc_lv<1> > icmp_ln895_2_reg_1639;
    sc_signal< sc_lv<1> > icmp_ln895_4_fu_810_p2;
    sc_signal< sc_lv<1> > icmp_ln895_4_reg_1643;
    sc_signal< sc_lv<64> > grp_fu_345_p1;
    sc_signal< sc_lv<64> > tmp_1_reg_1647;
    sc_signal< sc_lv<64> > grp_fu_348_p1;
    sc_signal< sc_lv<64> > tmp_5_reg_1652;
    sc_signal< sc_lv<64> > grp_fu_351_p1;
    sc_signal< sc_lv<64> > i_op_assign_1_reg_1657;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<64> > i_op_assign_reg_1662;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > reg_V_1_fu_816_p1;
    sc_signal< sc_lv<64> > reg_V_1_reg_1667;
    sc_signal< sc_lv<1> > p_Result_5_reg_1673;
    sc_signal< sc_lv<8> > trunc_ln331_1_fu_846_p1;
    sc_signal< sc_lv<8> > trunc_ln331_1_reg_1678;
    sc_signal< sc_lv<1> > icmp_ln326_1_fu_850_p2;
    sc_signal< sc_lv<1> > icmp_ln326_1_reg_1684;
    sc_signal< sc_lv<12> > sh_amt_2_fu_856_p2;
    sc_signal< sc_lv<12> > sh_amt_2_reg_1690;
    sc_signal< sc_lv<1> > icmp_ln330_1_fu_862_p2;
    sc_signal< sc_lv<1> > icmp_ln330_1_reg_1696;
    sc_signal< sc_lv<1> > icmp_ln332_1_fu_868_p2;
    sc_signal< sc_lv<1> > icmp_ln332_1_reg_1701;
    sc_signal< sc_lv<1> > icmp_ln333_1_fu_874_p2;
    sc_signal< sc_lv<1> > icmp_ln333_1_reg_1707;
    sc_signal< sc_lv<1> > or_ln330_1_fu_880_p2;
    sc_signal< sc_lv<1> > or_ln330_1_reg_1713;
    sc_signal< sc_lv<64> > reg_V_fu_886_p1;
    sc_signal< sc_lv<64> > reg_V_reg_1719;
    sc_signal< sc_lv<1> > p_Result_3_reg_1725;
    sc_signal< sc_lv<8> > trunc_ln331_fu_916_p1;
    sc_signal< sc_lv<8> > trunc_ln331_reg_1730;
    sc_signal< sc_lv<1> > icmp_ln326_fu_920_p2;
    sc_signal< sc_lv<1> > icmp_ln326_reg_1736;
    sc_signal< sc_lv<12> > sh_amt_fu_926_p2;
    sc_signal< sc_lv<12> > sh_amt_reg_1742;
    sc_signal< sc_lv<1> > icmp_ln330_fu_932_p2;
    sc_signal< sc_lv<1> > icmp_ln330_reg_1748;
    sc_signal< sc_lv<1> > icmp_ln332_fu_938_p2;
    sc_signal< sc_lv<1> > icmp_ln332_reg_1753;
    sc_signal< sc_lv<1> > icmp_ln333_fu_944_p2;
    sc_signal< sc_lv<1> > icmp_ln333_reg_1759;
    sc_signal< sc_lv<1> > or_ln330_fu_950_p2;
    sc_signal< sc_lv<1> > or_ln330_reg_1765;
    sc_signal< sc_lv<1> > and_ln332_1_fu_1019_p2;
    sc_signal< sc_lv<1> > and_ln332_1_reg_1771;
    sc_signal< sc_lv<8> > select_ln326_1_fu_1061_p3;
    sc_signal< sc_lv<8> > select_ln326_1_reg_1776;
    sc_signal< sc_lv<1> > and_ln332_fu_1131_p2;
    sc_signal< sc_lv<1> > and_ln332_reg_1781;
    sc_signal< sc_lv<8> > select_ln326_fu_1173_p3;
    sc_signal< sc_lv<8> > select_ln326_reg_1786;
    sc_signal< sc_lv<8> > select_ln351_1_fu_1235_p3;
    sc_signal< sc_lv<8> > select_ln351_1_reg_1791;
    sc_signal< sc_lv<1> > icmp_ln895_6_fu_1252_p2;
    sc_signal< sc_lv<1> > icmp_ln895_6_reg_1796;
    sc_signal< sc_lv<8> > select_ln351_fu_1313_p3;
    sc_signal< sc_lv<8> > select_ln351_reg_1800;
    sc_signal< sc_lv<1> > icmp_ln895_5_fu_1330_p2;
    sc_signal< sc_lv<1> > icmp_ln895_5_reg_1805;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<15> > ap_phi_mux_indvar_flatten_phi_fu_312_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_y_0_phi_fu_323_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_x_0_phi_fu_334_p4;
    sc_signal< sc_lv<64> > zext_ln215_1_fu_472_p1;
    sc_signal< sc_lv<64> > zext_ln215_2_fu_491_p1;
    sc_signal< sc_lv<64> > zext_ln215_3_fu_503_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln215_5_fu_521_p1;
    sc_signal< sc_lv<64> > zext_ln215_6_fu_546_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln215_8_fu_574_p1;
    sc_signal< sc_lv<8> > add_ln214_fu_672_p2;
    sc_signal< sc_lv<8> > add_ln214_1_fu_554_p2;
    sc_signal< sc_lv<8> > add_ln214_3_fu_764_p2;
    sc_signal< sc_lv<8> > add_ln214_5_fu_693_p2;
    sc_signal< sc_lv<8> > add_ln214_6_fu_774_p2;
    sc_signal< sc_lv<64> > grp_fu_341_p0;
    sc_signal< sc_lv<64> > grp_fu_341_p1;
    sc_signal< sc_lv<32> > grp_fu_345_p0;
    sc_signal< sc_lv<32> > grp_fu_348_p0;
    sc_signal< sc_lv<32> > grp_fu_351_p0;
    sc_signal< sc_lv<1> > icmp_ln70_fu_370_p2;
    sc_signal< sc_lv<8> > add_ln74_1_fu_384_p2;
    sc_signal< sc_lv<15> > tmp_2_fu_398_p3;
    sc_signal< sc_lv<8> > add_ln74_fu_410_p2;
    sc_signal< sc_lv<8> > select_ln73_2_fu_416_p3;
    sc_signal< sc_lv<15> > tmp_3_fu_424_p3;
    sc_signal< sc_lv<8> > select_ln73_3_fu_436_p3;
    sc_signal< sc_lv<8> > add_ln73_fu_444_p2;
    sc_signal< sc_lv<15> > tmp_4_fu_450_p3;
    sc_signal< sc_lv<16> > zext_ln215_fu_462_p1;
    sc_signal< sc_lv<16> > add_ln215_fu_466_p2;
    sc_signal< sc_lv<16> > add_ln215_1_fu_485_p2;
    sc_signal< sc_lv<16> > zext_ln71_fu_458_p1;
    sc_signal< sc_lv<16> > zext_ln215_4_fu_512_p1;
    sc_signal< sc_lv<16> > add_ln215_3_fu_516_p2;
    sc_signal< sc_lv<9> > lhs_V_5_fu_536_p1;
    sc_signal< sc_lv<8> > sub_ln1353_1_fu_550_p2;
    sc_signal< sc_lv<8> > add_ln75_fu_560_p2;
    sc_signal< sc_lv<16> > zext_ln215_7_fu_565_p1;
    sc_signal< sc_lv<16> > add_ln215_5_fu_569_p2;
    sc_signal< sc_lv<8> > shl_ln214_1_fu_579_p2;
    sc_signal< sc_lv<9> > lhs_V_fu_590_p1;
    sc_signal< sc_lv<9> > lhs_V_2_fu_602_p1;
    sc_signal< sc_lv<9> > rhs_V_2_fu_606_p1;
    sc_signal< sc_lv<9> > ret_V_6_fu_625_p0;
    sc_signal< sc_lv<8> > ret_V_6_fu_625_p1;
    sc_signal< sc_lv<9> > lhs_V_6_fu_631_p1;
    sc_signal< sc_lv<9> > ret_V_7_fu_634_p2;
    sc_signal< sc_lv<17> > ret_V_6_fu_625_p2;
    sc_signal< sc_lv<7> > tmp_15_fu_652_p4;
    sc_signal< sc_lv<8> > sub_ln1353_fu_668_p2;
    sc_signal< sc_lv<8> > shl_ln214_fu_678_p2;
    sc_signal< sc_lv<8> > add_ln214_4_fu_689_p2;
    sc_signal< sc_lv<8> > sub_ln1353_2_fu_699_p2;
    sc_signal< sc_lv<9> > ret_V_1_fu_712_p0;
    sc_signal< sc_lv<8> > ret_V_1_fu_712_p1;
    sc_signal< sc_lv<17> > ret_V_1_fu_712_p2;
    sc_signal< sc_lv<7> > tmp_14_fu_728_p4;
    sc_signal< sc_lv<7> > tmp_17_fu_744_p4;
    sc_signal< sc_lv<8> > add_ln214_2_fu_760_p2;
    sc_signal< sc_lv<8> > add_ln214_7_fu_770_p2;
    sc_signal< sc_lv<7> > tmp_16_fu_784_p4;
    sc_signal< sc_lv<7> > tmp_18_fu_800_p4;
    sc_signal< sc_lv<11> > p_Result_4_fu_832_p4;
    sc_signal< sc_lv<63> > trunc_ln310_1_fu_820_p1;
    sc_signal< sc_lv<12> > exp_V_1_fu_842_p1;
    sc_signal< sc_lv<11> > p_Result_s_fu_902_p4;
    sc_signal< sc_lv<63> > trunc_ln310_fu_890_p1;
    sc_signal< sc_lv<12> > exp_V_fu_912_p1;
    sc_signal< sc_lv<52> > trunc_ln318_1_fu_956_p1;
    sc_signal< sc_lv<12> > sh_amt_3_fu_970_p2;
    sc_signal< sc_lv<8> > tmp_12_fu_979_p4;
    sc_signal< sc_lv<32> > sext_ln329_1_fu_967_p1;
    sc_signal< sc_lv<53> > tmp_8_fu_959_p3;
    sc_signal< sc_lv<53> > zext_ln334_1_fu_995_p1;
    sc_signal< sc_lv<53> > lshr_ln334_1_fu_999_p2;
    sc_signal< sc_lv<8> > trunc_ln342_1_fu_975_p1;
    sc_signal< sc_lv<1> > xor_ln330_1_fu_1014_p2;
    sc_signal< sc_lv<1> > and_ln333_2_fu_1024_p2;
    sc_signal< sc_lv<8> > trunc_ln334_1_fu_1005_p1;
    sc_signal< sc_lv<1> > or_ln332_1_fu_1037_p2;
    sc_signal< sc_lv<1> > icmp_ln343_1_fu_989_p2;
    sc_signal< sc_lv<1> > xor_ln332_1_fu_1041_p2;
    sc_signal< sc_lv<1> > and_ln343_1_fu_1047_p2;
    sc_signal< sc_lv<8> > shl_ln345_1_fu_1009_p2;
    sc_signal< sc_lv<8> > select_ln333_2_fu_1029_p3;
    sc_signal< sc_lv<8> > select_ln343_1_fu_1053_p3;
    sc_signal< sc_lv<52> > trunc_ln318_fu_1068_p1;
    sc_signal< sc_lv<12> > sh_amt_1_fu_1082_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_1091_p4;
    sc_signal< sc_lv<32> > sext_ln329_fu_1079_p1;
    sc_signal< sc_lv<53> > tmp_fu_1071_p3;
    sc_signal< sc_lv<53> > zext_ln334_fu_1107_p1;
    sc_signal< sc_lv<53> > lshr_ln334_fu_1111_p2;
    sc_signal< sc_lv<8> > trunc_ln342_fu_1087_p1;
    sc_signal< sc_lv<1> > xor_ln330_fu_1126_p2;
    sc_signal< sc_lv<1> > and_ln333_fu_1136_p2;
    sc_signal< sc_lv<8> > trunc_ln334_fu_1117_p1;
    sc_signal< sc_lv<1> > or_ln332_fu_1149_p2;
    sc_signal< sc_lv<1> > icmp_ln343_fu_1101_p2;
    sc_signal< sc_lv<1> > xor_ln332_fu_1153_p2;
    sc_signal< sc_lv<1> > and_ln343_fu_1159_p2;
    sc_signal< sc_lv<8> > shl_ln345_fu_1121_p2;
    sc_signal< sc_lv<8> > select_ln333_fu_1141_p3;
    sc_signal< sc_lv<8> > select_ln343_fu_1165_p3;
    sc_signal< sc_lv<1> > tmp_13_fu_1180_p3;
    sc_signal< sc_lv<1> > xor_ln333_1_fu_1195_p2;
    sc_signal< sc_lv<1> > and_ln333_3_fu_1200_p2;
    sc_signal< sc_lv<8> > select_ln336_1_fu_1187_p3;
    sc_signal< sc_lv<1> > xor_ln326_1_fu_1212_p2;
    sc_signal< sc_lv<1> > and_ln330_1_fu_1217_p2;
    sc_signal< sc_lv<8> > select_ln333_3_fu_1205_p3;
    sc_signal< sc_lv<8> > select_ln330_1_fu_1222_p3;
    sc_signal< sc_lv<8> > sub_ln461_1_fu_1229_p2;
    sc_signal< sc_lv<7> > tmp_20_fu_1242_p4;
    sc_signal< sc_lv<1> > tmp_10_fu_1258_p3;
    sc_signal< sc_lv<1> > xor_ln333_fu_1273_p2;
    sc_signal< sc_lv<1> > and_ln333_1_fu_1278_p2;
    sc_signal< sc_lv<8> > select_ln336_fu_1265_p3;
    sc_signal< sc_lv<1> > xor_ln326_fu_1290_p2;
    sc_signal< sc_lv<1> > and_ln330_fu_1295_p2;
    sc_signal< sc_lv<8> > select_ln333_1_fu_1283_p3;
    sc_signal< sc_lv<8> > select_ln330_fu_1300_p3;
    sc_signal< sc_lv<8> > sub_ln461_fu_1307_p2;
    sc_signal< sc_lv<7> > tmp_19_fu_1320_p4;
    sc_signal< sc_lv<8> > grp_fu_1336_p1;
    sc_signal< sc_lv<8> > grp_fu_1344_p1;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<17> > grp_fu_1336_p10;
    sc_signal< sc_lv<17> > ret_V_6_fu_625_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage2;
    static const sc_lv<5> ap_ST_fsm_state22;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<11> ap_const_lv11_433;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln214_1_fu_554_p2();
    void thread_add_ln214_2_fu_760_p2();
    void thread_add_ln214_3_fu_764_p2();
    void thread_add_ln214_4_fu_689_p2();
    void thread_add_ln214_5_fu_693_p2();
    void thread_add_ln214_6_fu_774_p2();
    void thread_add_ln214_7_fu_770_p2();
    void thread_add_ln214_fu_672_p2();
    void thread_add_ln215_1_fu_485_p2();
    void thread_add_ln215_2_fu_497_p2();
    void thread_add_ln215_3_fu_516_p2();
    void thread_add_ln215_4_fu_527_p2();
    void thread_add_ln215_5_fu_569_p2();
    void thread_add_ln215_fu_466_p2();
    void thread_add_ln68_fu_364_p2();
    void thread_add_ln73_fu_444_p2();
    void thread_add_ln74_1_fu_384_p2();
    void thread_add_ln74_fu_410_p2();
    void thread_add_ln75_fu_560_p2();
    void thread_adjChImg_V_address0();
    void thread_adjChImg_V_address1();
    void thread_adjChImg_V_ce0();
    void thread_adjChImg_V_ce1();
    void thread_and_ln330_1_fu_1217_p2();
    void thread_and_ln330_fu_1295_p2();
    void thread_and_ln332_1_fu_1019_p2();
    void thread_and_ln332_fu_1131_p2();
    void thread_and_ln333_1_fu_1278_p2();
    void thread_and_ln333_2_fu_1024_p2();
    void thread_and_ln333_3_fu_1200_p2();
    void thread_and_ln333_fu_1136_p2();
    void thread_and_ln343_1_fu_1047_p2();
    void thread_and_ln343_fu_1159_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state22();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state10_pp0_stage2_iter2();
    void thread_ap_block_state11_pp0_stage0_iter3();
    void thread_ap_block_state12_pp0_stage1_iter3();
    void thread_ap_block_state13_pp0_stage2_iter3();
    void thread_ap_block_state14_pp0_stage0_iter4();
    void thread_ap_block_state15_pp0_stage1_iter4();
    void thread_ap_block_state16_pp0_stage2_iter4();
    void thread_ap_block_state17_pp0_stage0_iter5();
    void thread_ap_block_state18_pp0_stage1_iter5();
    void thread_ap_block_state19_pp0_stage2_iter5();
    void thread_ap_block_state20_pp0_stage0_iter6();
    void thread_ap_block_state21_pp0_stage1_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage1_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_312_p4();
    void thread_ap_phi_mux_x_0_phi_fu_334_p4();
    void thread_ap_phi_mux_y_0_phi_fu_323_p4();
    void thread_ap_ready();
    void thread_exp_V_1_fu_842_p1();
    void thread_exp_V_fu_912_p1();
    void thread_f_V_address0();
    void thread_f_V_address1();
    void thread_f_V_ce0();
    void thread_f_V_ce1();
    void thread_g1_V_address0();
    void thread_g1_V_address1();
    void thread_g1_V_ce0();
    void thread_g1_V_ce1();
    void thread_g1_V_d0();
    void thread_g1_V_d1();
    void thread_g1_V_we0();
    void thread_g1_V_we1();
    void thread_g2_V_address0();
    void thread_g2_V_address1();
    void thread_g2_V_ce0();
    void thread_g2_V_ce1();
    void thread_g2_V_d0();
    void thread_g2_V_d1();
    void thread_g2_V_we0();
    void thread_g2_V_we1();
    void thread_g3_V_address0();
    void thread_g3_V_ce0();
    void thread_g3_V_d0();
    void thread_g3_V_we0();
    void thread_g4_V_address0();
    void thread_g4_V_address1();
    void thread_g4_V_ce0();
    void thread_g4_V_ce1();
    void thread_g4_V_d0();
    void thread_g4_V_d1();
    void thread_g4_V_we0();
    void thread_g4_V_we1();
    void thread_g5_V_address0();
    void thread_g5_V_ce0();
    void thread_g5_V_d0();
    void thread_g5_V_we0();
    void thread_g6_V_address0();
    void thread_g6_V_address1();
    void thread_g6_V_ce0();
    void thread_g6_V_ce1();
    void thread_g6_V_d0();
    void thread_g6_V_d1();
    void thread_g6_V_we0();
    void thread_g6_V_we1();
    void thread_g7_V_address0();
    void thread_g7_V_address1();
    void thread_g7_V_ce0();
    void thread_g7_V_ce1();
    void thread_g7_V_d0();
    void thread_g7_V_d1();
    void thread_g7_V_we0();
    void thread_g7_V_we1();
    void thread_grp_fu_1336_p1();
    void thread_grp_fu_1336_p10();
    void thread_grp_fu_1344_p1();
    void thread_grp_fu_341_p0();
    void thread_grp_fu_341_p1();
    void thread_grp_fu_345_p0();
    void thread_grp_fu_348_p0();
    void thread_grp_fu_351_p0();
    void thread_icmp_ln326_1_fu_850_p2();
    void thread_icmp_ln326_fu_920_p2();
    void thread_icmp_ln330_1_fu_862_p2();
    void thread_icmp_ln330_fu_932_p2();
    void thread_icmp_ln332_1_fu_868_p2();
    void thread_icmp_ln332_fu_938_p2();
    void thread_icmp_ln333_1_fu_874_p2();
    void thread_icmp_ln333_fu_944_p2();
    void thread_icmp_ln343_1_fu_989_p2();
    void thread_icmp_ln343_fu_1101_p2();
    void thread_icmp_ln68_fu_358_p2();
    void thread_icmp_ln70_fu_370_p2();
    void thread_icmp_ln895_1_fu_662_p2();
    void thread_icmp_ln895_2_fu_794_p2();
    void thread_icmp_ln895_3_fu_754_p2();
    void thread_icmp_ln895_4_fu_810_p2();
    void thread_icmp_ln895_5_fu_1330_p2();
    void thread_icmp_ln895_6_fu_1252_p2();
    void thread_icmp_ln895_fu_738_p2();
    void thread_lhs_V_1_fu_599_p1();
    void thread_lhs_V_2_fu_602_p1();
    void thread_lhs_V_5_fu_536_p1();
    void thread_lhs_V_6_fu_631_p1();
    void thread_lhs_V_fu_590_p1();
    void thread_lshr_ln334_1_fu_999_p2();
    void thread_lshr_ln334_fu_1111_p2();
    void thread_or_ln330_1_fu_880_p2();
    void thread_or_ln330_fu_950_p2();
    void thread_or_ln332_1_fu_1037_p2();
    void thread_or_ln332_fu_1149_p2();
    void thread_p_Result_4_fu_832_p4();
    void thread_p_Result_s_fu_902_p4();
    void thread_reg_V_1_fu_816_p1();
    void thread_reg_V_fu_886_p1();
    void thread_ret_V_1_fu_712_p0();
    void thread_ret_V_1_fu_712_p1();
    void thread_ret_V_1_fu_712_p2();
    void thread_ret_V_2_fu_609_p2();
    void thread_ret_V_5_fu_540_p2();
    void thread_ret_V_6_fu_625_p0();
    void thread_ret_V_6_fu_625_p1();
    void thread_ret_V_6_fu_625_p10();
    void thread_ret_V_6_fu_625_p2();
    void thread_ret_V_7_fu_634_p2();
    void thread_ret_V_fu_594_p2();
    void thread_rhs_V_2_fu_606_p1();
    void thread_rhs_V_3_fu_615_p1();
    void thread_rhs_V_fu_532_p1();
    void thread_select_ln326_1_fu_1061_p3();
    void thread_select_ln326_fu_1173_p3();
    void thread_select_ln330_1_fu_1222_p3();
    void thread_select_ln330_fu_1300_p3();
    void thread_select_ln333_1_fu_1283_p3();
    void thread_select_ln333_2_fu_1029_p3();
    void thread_select_ln333_3_fu_1205_p3();
    void thread_select_ln333_fu_1141_p3();
    void thread_select_ln336_1_fu_1187_p3();
    void thread_select_ln336_fu_1265_p3();
    void thread_select_ln343_1_fu_1053_p3();
    void thread_select_ln343_fu_1165_p3();
    void thread_select_ln351_1_fu_1235_p3();
    void thread_select_ln351_fu_1313_p3();
    void thread_select_ln73_1_fu_390_p3();
    void thread_select_ln73_2_fu_416_p3();
    void thread_select_ln73_3_fu_436_p3();
    void thread_select_ln73_fu_376_p3();
    void thread_sext_ln1429_1_fu_724_p1();
    void thread_sext_ln1429_fu_780_p1();
    void thread_sext_ln329_1_fu_967_p1();
    void thread_sext_ln329_fu_1079_p1();
    void thread_sh_amt_1_fu_1082_p2();
    void thread_sh_amt_2_fu_856_p2();
    void thread_sh_amt_3_fu_970_p2();
    void thread_sh_amt_fu_926_p2();
    void thread_shl_ln214_1_fu_579_p2();
    void thread_shl_ln214_fu_678_p2();
    void thread_shl_ln345_1_fu_1009_p2();
    void thread_shl_ln345_fu_1121_p2();
    void thread_sub_ln1353_1_fu_550_p2();
    void thread_sub_ln1353_2_fu_699_p2();
    void thread_sub_ln1353_3_fu_704_p2();
    void thread_sub_ln1353_fu_668_p2();
    void thread_sub_ln214_1_fu_584_p2();
    void thread_sub_ln214_fu_683_p2();
    void thread_sub_ln461_1_fu_1229_p2();
    void thread_sub_ln461_fu_1307_p2();
    void thread_tmp_10_fu_1258_p3();
    void thread_tmp_12_fu_979_p4();
    void thread_tmp_13_fu_1180_p3();
    void thread_tmp_14_fu_728_p4();
    void thread_tmp_15_fu_652_p4();
    void thread_tmp_16_fu_784_p4();
    void thread_tmp_17_fu_744_p4();
    void thread_tmp_18_fu_800_p4();
    void thread_tmp_19_fu_1320_p4();
    void thread_tmp_20_fu_1242_p4();
    void thread_tmp_2_fu_398_p3();
    void thread_tmp_3_fu_424_p3();
    void thread_tmp_4_fu_450_p3();
    void thread_tmp_8_fu_959_p3();
    void thread_tmp_9_fu_1091_p4();
    void thread_tmp_fu_1071_p3();
    void thread_trunc_ln310_1_fu_820_p1();
    void thread_trunc_ln310_fu_890_p1();
    void thread_trunc_ln318_1_fu_956_p1();
    void thread_trunc_ln318_fu_1068_p1();
    void thread_trunc_ln331_1_fu_846_p1();
    void thread_trunc_ln331_fu_916_p1();
    void thread_trunc_ln334_1_fu_1005_p1();
    void thread_trunc_ln334_fu_1117_p1();
    void thread_trunc_ln342_1_fu_975_p1();
    void thread_trunc_ln342_fu_1087_p1();
    void thread_x_fu_507_p2();
    void thread_xor_ln326_1_fu_1212_p2();
    void thread_xor_ln326_fu_1290_p2();
    void thread_xor_ln330_1_fu_1014_p2();
    void thread_xor_ln330_fu_1126_p2();
    void thread_xor_ln332_1_fu_1041_p2();
    void thread_xor_ln332_fu_1153_p2();
    void thread_xor_ln333_1_fu_1195_p2();
    void thread_xor_ln333_fu_1273_p2();
    void thread_zext_ln215_1_fu_472_p1();
    void thread_zext_ln215_2_fu_491_p1();
    void thread_zext_ln215_3_fu_503_p1();
    void thread_zext_ln215_4_fu_512_p1();
    void thread_zext_ln215_5_fu_521_p1();
    void thread_zext_ln215_6_fu_546_p1();
    void thread_zext_ln215_7_fu_565_p1();
    void thread_zext_ln215_8_fu_574_p1();
    void thread_zext_ln215_fu_462_p1();
    void thread_zext_ln334_1_fu_995_p1();
    void thread_zext_ln334_fu_1107_p1();
    void thread_zext_ln71_fu_458_p1();
    void thread_zext_ln73_fu_432_p1();
    void thread_zext_ln74_fu_406_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
