// Seed: 1591097908
module module_0;
  logic id_0;
  logic id_1;
  always @(posedge 1 + 1 or negedge id_0) begin
    id_1 = 1;
  end
endmodule
