<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="c:/test_5_tesi/ov7670_color/vivado_project/ov7670/ov7670.tmp/lf_valid_to_axis_v1_0_project/LF_valid_to_AXIS_v1_0_project.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="8929380e10f048d3986cbc9559a224a8"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="c:/test_5_tesi/ov7670_color/vivado_project/ov7670/ov7670.tmp/lf_valid_to_axis_v1_0_project/LF_valid_to_AXIS_v1_0_project.cache/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="c:/test_5_tesi/ov7670_color/vivado_project/ov7670/ov7670.tmp/lf_valid_to_axis_v1_0_project/LF_valid_to_AXIS_v1_0_project.cache/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="c:/test_5_tesi/ov7670_color/vivado_project/ov7670/ov7670.tmp/lf_valid_to_axis_v1_0_project/LF_valid_to_AXIS_v1_0_project.cache/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="c:/test_5_tesi/ov7670_color/vivado_project/ov7670/ov7670.tmp/lf_valid_to_axis_v1_0_project/LF_valid_to_AXIS_v1_0_project.cache/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="c:/test_5_tesi/ov7670_color/vivado_project/ov7670/ov7670.tmp/lf_valid_to_axis_v1_0_project/LF_valid_to_AXIS_v1_0_project.cache/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="c:/test_5_tesi/ov7670_color/vivado_project/ov7670/ov7670.tmp/lf_valid_to_axis_v1_0_project/LF_valid_to_AXIS_v1_0_project.cache/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/MUX_SD_OV/VIDEO_STREAM_MUX"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/LF_VALID_TO_AXIS"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/FILTERS/FILTER_CONVOLUTION"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/VGA/AXI_STREAM_TO_VGA"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/LF_valid_to_AXIS_v1_0_project.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/LF_valid_to_AXIS_v1_0_project.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/LF_VALID_TO_AXIS/solution1/impl/ip/hdl/vhdl/LF_valid_to_AXIS.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/LF_VALID_TO_AXIS/solution1/impl/ip/hdl/verilog/LF_valid_to_AXIS.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="ipstatic"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/LF_VALID_TO_AXIS/solution1/impl/ip/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="LF_valid_to_AXIS"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/LF_VALID_TO_AXIS/solution1/impl/ip/hdl/vhdl/LF_valid_to_AXIS.vhd"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/LF_VALID_TO_AXIS/solution1/impl/ip/constraints/LF_valid_to_AXIS_ooc.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="out_of_context"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="LF_valid_to_AXIS"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../../../../../../Test_5_Tesi/HLS_COMMON/LF_VALID_TO_AXIS/solution1/impl/ip/hdl/verilog/LF_valid_to_AXIS.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
