{
    "constraintSweep_openMSP430_sky130_0_0_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_0_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_0_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_100_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_100_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_1000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_1000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_0_10000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_0_10000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "0",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_0_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_0_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_100_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_100_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_1000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_1000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_100_10000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_100_10000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "100",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_0_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_0_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_100_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_100_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_1000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_1000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_1000_10000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_1000_10000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "1000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_0_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_0_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "0",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_100_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_100_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "100",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_1000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_1000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "1000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_0_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_0_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_0_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_0_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_0_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_0_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_0_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_0_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_0_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_0_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_0_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_0_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_0_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_0_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "0",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_100_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_100_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_100_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_100_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_100_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_100_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_100_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_100_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_100_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_100_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_100_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_100_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_100_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_100_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "100",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_1000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_1000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_1000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_1000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_1000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_1000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_1000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_1000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_1000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_1000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_1000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_1000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_1000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_1000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "1000",
            "clkPeriod": "125"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_10000_6000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_10000_6000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "6000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_10000_4000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_10000_4000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "4000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_10000_2000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_10000_2000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "2000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_10000_1000": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_10000_1000",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "1000"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_10000_500": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_10000_500",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "500"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_10000_250": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_10000_250",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "250"
        }
    },
    "constraintSweep_openMSP430_sky130_10000_10000_10000_125": {
        "name": "openMSP430",
        "experimentName": "constraintSweep_openMSP430_sky130_10000_10000_10000_125",
        "topModule": "openMSP430",
        "tech": "sky130",
        "language": "Verilog",
        "srcPath": "./RTL/opencores-ip/core/rtl/verilog",
        "extraParameters": "",
        "synthParams": {
            "maxPower": "10000",
            "maxArea": "10000",
            "maxFanout": "10000",
            "clkPeriod": "125"
        }
    }
}