InstructionSet XExample extends RISCVBase {
    instructions {
        MEAN {
            encoding: 7'b0101000 :: rs2[4:0] :: rs1[4:0] :: 3'b011 :: rd[4:0] :: 7'b0101011;
            assembly: "{name(rd)}, {name(rs1)}, {name(rs2)}";
            behavior: {
                if (rd != 0) {
                    F[rd] = llvm_fdiv_fp32(llvm_fadd_fp32(F[rs1], F[rs2]), llvm_uitofp_fp32(2));
                }
            }
        }
    }
}
