
---------- Begin Simulation Statistics ----------
final_tick                                12482226000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 351217                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710092                       # Number of bytes of host memory used
host_op_rate                                   351344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.47                       # Real time elapsed on the host
host_tick_rate                              438395986                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012482                       # Number of seconds simulated
sim_ticks                                 12482226000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.350287                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61192                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64176                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64252                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             378                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              214                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66443                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.496445                       # CPI: cycles per instruction
system.cpu.discardedOps                          2718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4947776                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3686851                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308825                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        13466444                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.400570                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         24964452                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5006958     50.05%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                3686593     36.85%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1309977     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003637                       # Class of committed instruction
system.cpu.tickCycles                        11498008                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        116337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        73428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       148178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            301                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41535                       # Transaction distribution
system.membus.trans_dist::CleanEvict               99                       # Transaction distribution
system.membus.trans_dist::ReadExReq             74289                       # Transaction distribution
system.membus.trans_dist::ReadExResp            74289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       191040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 191040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14878464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14878464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74703                       # Request fanout histogram
system.membus.respLayer1.occupancy          694425250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           470962500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           62                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            74289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           74289                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       222143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                222929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18901760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18956032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41935                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5316480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           116686                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053664                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 116352     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    333      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             116686                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          220775000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         185973997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            905000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   18                       # number of demand (read+write) hits
system.l2.demand_hits::total                       45                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  27                       # number of overall hits
system.l2.overall_hits::.cpu.data                  18                       # number of overall hits
system.l2.overall_hits::total                      45                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74371                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74706                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data             74371                       # number of overall misses
system.l2.overall_misses::total                 74706                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6549009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6576775000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27766000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6549009000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6576775000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              362                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             362                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.925414                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999398                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.925414                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999398                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82883.582090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88058.638448                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88035.432228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82883.582090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88058.638448                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88035.432228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41535                       # number of writebacks
system.l2.writebacks::total                     41535                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74703                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5804885500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5829301500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5804885500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5829301500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.925414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999358                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.925414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999358                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72883.582090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78056.227141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78033.030802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72883.582090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78056.227141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78033.030802                       # average overall mshr miss latency
system.l2.replacements                          41935                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73281                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73281                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73281                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           56                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               56                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           56                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           56                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data           74289                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               74289                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6541665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6541665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         74289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             74289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88056.980172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88056.980172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        74289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          74289                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5798775000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5798775000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78056.980172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78056.980172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 27                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.925414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.925414                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82883.582090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82883.582090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.925414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72883.582090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72883.582090                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                18                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7344000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7344000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.820000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89560.975610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89560.975610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6110500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6110500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.790000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.790000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77348.101266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77348.101266                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25961.739248                       # Cycle average of tags in use
system.l2.tags.total_refs                      148143                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74703                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       135.815070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25825.924179                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.788145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.792289                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27013                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2445039                       # Number of tag accesses
system.l2.tags.data_accesses                  2445039                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9519104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9561984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5316480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5316480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41535                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41535                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3435285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         762612694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             766047979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3435285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3435285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      425924030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            425924030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      425924030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3435285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        762612694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1191972009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     83070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    148736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000356258250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              265165                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78500                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41535                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149406                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5126                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2335443250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5136805750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15631.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34381.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73792                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149406                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   74642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    635.209360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   440.344659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.204012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          300      1.28%      1.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7883     33.66%     34.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          780      3.33%     38.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          662      2.83%     41.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          631      2.69%     43.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          628      2.68%     46.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          615      2.63%     49.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          624      2.66%     51.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11296     48.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.384565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.070275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    942.454764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4611     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.001084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.149439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               13      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4579     99.26%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.24%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5314496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9561984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5316480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       766.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       425.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    766.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    425.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12482166000                       # Total gap between requests
system.mem_ctrls.avgGap                     107384.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9519104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5314496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3435284.700020653196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 762612694.242196798325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 425765083.888082087040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       148736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        83070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19698000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5117107750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 173867193500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29400.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34403.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2093020.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             83423760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             44336985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           533200920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          216071460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     985267920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2899925160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2351132640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7113358845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.879030                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6006886750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    416780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6058559250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             83795040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             44538120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           533557920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          217392120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     985267920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2897721540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2352988320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7115260980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        570.031417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6011880500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    416780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6053565500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       423463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           423463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       423463                       # number of overall hits
system.cpu.icache.overall_hits::total          423463                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          362                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            362                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          362                       # number of overall misses
system.cpu.icache.overall_misses::total           362                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28996000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28996000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28996000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28996000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       423825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       423825                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       423825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       423825                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000854                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000854                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000854                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000854                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80099.447514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80099.447514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80099.447514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80099.447514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           62                       # number of writebacks
system.cpu.icache.writebacks::total                62                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          362                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          362                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          362                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          362                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28634000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28634000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000854                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79099.447514                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79099.447514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79099.447514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79099.447514                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       423463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          423463                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          362                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           362                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28996000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28996000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       423825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       423825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80099.447514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80099.447514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          362                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28634000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28634000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79099.447514                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79099.447514                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           299.503109                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              423825                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1170.787293                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   299.503109                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.584967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.584967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1695662                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1695662                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4729359                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4729359                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4729397                       # number of overall hits
system.cpu.dcache.overall_hits::total         4729397                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       148657                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         148657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       148671                       # number of overall misses
system.cpu.dcache.overall_misses::total        148671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13141066000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13141066000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13141066000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13141066000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4878016                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4878016                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4878068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4878068                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030477                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030477                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88398.568517                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88398.568517                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88390.244231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88390.244231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73281                       # number of writebacks
system.cpu.dcache.writebacks::total             73281                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        74277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        74277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        74277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        74277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        74380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74389                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74389                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6659996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6659996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6660801000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6660801000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015248                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015248                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015250                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89540.151923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89540.151923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89540.133622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89540.133622                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73365                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3568052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3568052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3568148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3568148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77729.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77729.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75796.703297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75796.703297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1161307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1161307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       148561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       148561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13133604000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13133604000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1309868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309868                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 88405.463076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 88405.463076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        74272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        74272                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        74289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        74289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6653099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6653099000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89556.986903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89556.986903                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.269231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       804500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       804500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89388.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89388.888889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.905938                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4803814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.576940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.905938                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9830581                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9830581                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12482226000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
