Warning (10268): Verilog HDL information at colorchoice.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/alexj/OneDrive/Documents/ECET/Term 6/ELEX 7660 Digital system/Project/colorchoice.sv Line: 10
