Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 20:05:05 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_methodology -file mlp_methodology_drc_routed.rpt -pb mlp_methodology_drc_routed.pb -rpx mlp_methodology_drc_routed.rpx
| Design       : mlp
| Device       : xc7k325tffg676-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_mlp
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2000
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 1000       |
| TIMING-18 | Warning  | Missing input or output delay | 1000       |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_106_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_172_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_195_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_200_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_190_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_190_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_128_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_128_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_200_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_200_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_200_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_200_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_125_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_125_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_232_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_232_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_232_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_232_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_157_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_113_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_113_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_113_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_216_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_216_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_188_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_164_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_164_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_263_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_181_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_181_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_181_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_181_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_183_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_183_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_254_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_254_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_133_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_133_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_133_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_226_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_226_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_226_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_145_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_145_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_220_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_220_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_133_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_133_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_192_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_192_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_206_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_206_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_235_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_263_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_263_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_263_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_206_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_267_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_194_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__2_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_replica_5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_254_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_254_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_145_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_145_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_133_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_176_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_176_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_145_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_216_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_128_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_128_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_152_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_152_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_267_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_267_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_267_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_267_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_21_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_21_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_235_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_200_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_128_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_152_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_235_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.070 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_235_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_188_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__30/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__30/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__32/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__32/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__34/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__34/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__4/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__4/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_195_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_195_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.075 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_135_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_135_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__22/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__22/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__24/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__24/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__26/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__26/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__28/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__28/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_205_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_264_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_264_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__0/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__0/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__10/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__10/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__12/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__12/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__14/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__14/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_151_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_151_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_151_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_151_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_272_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__16/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__16/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__18/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__18/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__2/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__2/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__20/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__20/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_128_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_128_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_170_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_170_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.095 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_192_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_255_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_19_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.102 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_19_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.107 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__15/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__15/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__17/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__17/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__19/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__19/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__21/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__21/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_167_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_167_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_167_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__1/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__1/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__11/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__11/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__13/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -1.111 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__13/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_139_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_229_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_263_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_252_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_256_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_256_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_153_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_216_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_226_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_226_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_226_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_170_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_170_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_170_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_170_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__2_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_195_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__3/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__3/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__31/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__31/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__33/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__33/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__5/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -1.128 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__5/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_188_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_188_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_188_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -1.129 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -1.131 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_216_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_216_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_replica_6/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_229_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -1.144 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -1.146 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_18_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_replica_5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_187_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_145_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__7/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__7/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__9/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__9/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_1_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_1_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_182_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_256_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -1.161 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__2_replica_5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_143_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_255_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_255_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_255_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_255_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -1.166 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__0_replica_4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -1.167 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_236_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__0/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_188_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_188_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_206_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_206_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_206_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_255_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_255_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep_replica_4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -1.183 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -1.184 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -1.185 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -1.187 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -1.188 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_272_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -1.192 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_11_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_11_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_191_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_191_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_192_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_195_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -1.199 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_21_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_21_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -1.209 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -1.217 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_160_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -1.221 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_19_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_19_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_19_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_19_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_12_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_12_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__15/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__15/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__17/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__17/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__19/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__19/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__21/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__21/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_221_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_192_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_193_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_198_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_202_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -1.233 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_223_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_192_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_203_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_224_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_201_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -1.251 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -1.251 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_207_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -1.256 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_141_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_238_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_270_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -1.263 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_272_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_168_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -1.270 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_replica_4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_20_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_23_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -1.276 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_121_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_24_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -1.279 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -1.280 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -1.280 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_129_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -1.282 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -1.283 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_replica_5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_271_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -1.288 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_10_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_137_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -1.292 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -1.292 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -1.293 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__0_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -1.295 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -1.299 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -1.305 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -1.305 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -1.313 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_131_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__23/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__23/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__25/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__25/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__27/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__27/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__29/DP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[0].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/ram_reg_0_15_0_0__29/SP/WE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -1.317 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -1.317 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -1.317 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -1.321 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -1.322 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_185_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_15_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -1.343 ns between mvprod_layer_1_U0/ap_CS_fsm_reg[23]/C (clocked by ap_clk) and L1_no_activ_V_U/gen_buffer[1].mlp_L1_no_activ_V_memcore_U/mlp_L1_no_activ_V_memcore_ram_U/q0_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -1.345 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_21_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_199_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_269_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_12_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_187_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_187_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_187_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_196_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_22_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_186_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -1.363 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_17_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__0_replica_5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_123_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_158_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -1.377 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__2_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_21_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -1.379 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_208_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_13_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -1.383 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__2_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__0_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_239_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__2_replica_4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -1.395 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_181_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -1.410 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_253_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -1.411 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[12]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_204_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_169_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[14]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -1.424 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_189_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[3]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[1]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_184_preg_reg[2]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -1.431 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[7]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_197_preg_reg[17]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[11]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[16]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[4]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[5]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -1.450 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[13]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -1.451 ns between add_bias_pre_L1_U0/ap_CS_fsm_reg[0]_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_174_preg_reg[8]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_156_preg_reg[9]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -1.453 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_replica_4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica_1/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_1_preg_reg[0]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__0_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_248_preg_reg[6]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__1_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__4_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_done_reg_reg_rep__3_replica_6/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[10]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -1.540 ns between ap_sync_reg_add_bias_pre_L1_U0_ap_ready_reg/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_return_251_preg_reg[15]/CE (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -1.672 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica_2/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -1.704 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica_1/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -1.739 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica_4/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -1.765 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica_5/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica_7/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica_6/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica_3/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -2.030 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -2.041 ns between add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret_replica/C (clocked by ap_clk) and add_bias_pre_L1_U0/ap_enable_reg_pp0_iter1_reg_fret/D (clocked by ap_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_rst relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ap_start relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on input_0_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on input_10_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on input_11_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An input delay is missing on input_12_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An input delay is missing on input_13_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#197 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#198 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#199 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#200 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#201 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#202 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#203 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#204 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#205 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#206 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#207 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#208 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#209 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#210 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#211 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#212 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#213 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#214 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#215 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#216 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#217 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#218 Warning
Missing input or output delay  
An input delay is missing on input_14_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#219 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#220 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#221 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#222 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#223 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#224 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#225 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#226 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#227 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#228 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#229 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#230 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#231 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#232 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#233 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#234 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#235 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#236 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#237 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#238 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#239 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#240 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#241 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#242 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#243 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#244 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#245 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#246 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#247 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#248 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#249 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#250 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#251 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#252 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#253 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#254 Warning
Missing input or output delay  
An input delay is missing on input_15_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#255 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#256 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#257 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#258 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#259 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#260 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#261 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#262 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#263 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#264 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#265 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#266 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#267 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#268 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#269 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#270 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#271 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#272 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#273 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#274 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#275 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#276 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#277 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#278 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#279 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#280 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#281 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#282 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#283 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#284 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#285 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#286 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#287 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#288 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#289 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#290 Warning
Missing input or output delay  
An input delay is missing on input_1_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#291 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#292 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#293 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#294 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#295 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#296 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#297 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#298 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#299 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#300 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#301 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#302 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#303 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#304 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#305 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#306 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#307 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#308 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#309 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#310 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#311 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#312 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#313 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#314 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#315 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#316 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#317 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#318 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#319 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#320 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#321 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#322 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#323 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#324 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#325 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#326 Warning
Missing input or output delay  
An input delay is missing on input_2_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#327 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#328 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#329 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#330 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#331 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#332 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#333 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#334 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#335 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#336 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#337 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#338 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#339 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#340 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#341 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#342 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#343 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#344 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#345 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#346 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#347 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#348 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#349 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#350 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#351 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#352 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#353 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#354 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#355 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#356 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#357 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#358 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#359 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#360 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#361 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#362 Warning
Missing input or output delay  
An input delay is missing on input_3_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#363 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#364 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#365 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#366 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#367 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#368 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#369 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#370 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#371 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#372 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#373 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#374 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#375 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#376 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#377 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#378 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#379 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#380 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#381 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#382 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#383 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#384 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#385 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#386 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#387 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#388 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#389 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#390 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#391 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#392 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#393 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#394 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#395 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#396 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#397 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#398 Warning
Missing input or output delay  
An input delay is missing on input_4_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#399 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#400 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#401 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#402 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#403 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#404 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#405 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#406 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#407 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#408 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#409 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#410 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#411 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#412 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#413 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#414 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#415 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#416 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#417 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#418 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#419 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#420 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#421 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#422 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#423 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#424 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#425 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#426 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#427 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#428 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#429 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#430 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#431 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#432 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#433 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#434 Warning
Missing input or output delay  
An input delay is missing on input_5_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#435 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#436 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#437 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#438 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#439 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#440 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#441 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#442 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#443 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#444 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#445 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#446 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#447 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#448 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#449 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#450 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#451 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#452 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#453 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#454 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#455 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#456 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#457 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#458 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#459 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#460 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#461 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#462 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#463 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#464 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#465 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#466 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#467 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#468 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#469 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#470 Warning
Missing input or output delay  
An input delay is missing on input_6_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#471 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#472 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#473 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#474 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#475 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#476 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#477 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#478 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#479 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#480 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#481 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#482 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#483 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#484 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#485 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#486 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#487 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#488 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#489 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#490 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#491 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#492 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#493 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#494 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#495 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#496 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#497 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#498 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#499 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#500 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#501 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#502 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#503 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#504 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#505 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#506 Warning
Missing input or output delay  
An input delay is missing on input_7_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#507 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#508 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#509 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#510 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#511 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#512 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#513 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#514 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#515 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#516 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#517 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#518 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#519 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#520 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#521 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#522 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#523 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#524 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#525 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#526 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#527 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#528 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#529 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#530 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#531 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#532 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#533 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#534 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#535 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#536 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#537 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#538 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#539 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#540 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#541 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#542 Warning
Missing input or output delay  
An input delay is missing on input_8_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#543 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#544 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#545 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#546 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#547 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#548 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#549 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#550 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#551 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#552 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#553 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#554 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#555 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#556 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#557 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#558 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#559 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#560 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#561 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#562 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#563 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#564 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#565 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#566 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#567 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#568 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#569 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#570 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#571 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#572 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#573 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#574 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#575 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#576 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#577 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#578 Warning
Missing input or output delay  
An input delay is missing on input_9_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#579 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#580 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#581 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#582 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#583 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#584 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#585 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#586 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#587 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#588 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#589 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#590 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#591 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#592 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#593 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#594 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#595 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#596 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#597 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#598 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#599 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#600 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#601 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#602 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#603 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#604 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#605 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#606 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#607 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#608 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#609 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#610 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#611 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#612 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#613 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#614 Warning
Missing input or output delay  
An input delay is missing on weights_L1_0_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#615 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#616 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#617 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#618 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#619 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#620 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#621 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#622 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#623 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#624 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#625 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#626 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#627 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#628 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#629 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#630 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#631 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#632 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#633 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#634 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#635 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#636 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#637 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#638 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#639 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#640 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#641 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#642 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#643 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#644 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#645 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#646 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#647 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#648 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#649 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#650 Warning
Missing input or output delay  
An input delay is missing on weights_L1_10_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#651 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#652 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#653 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#654 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#655 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#656 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#657 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#658 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#659 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#660 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#661 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#662 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#663 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#664 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#665 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#666 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#667 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#668 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#669 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#670 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#671 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#672 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#673 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#674 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#675 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#676 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#677 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#678 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#679 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#680 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#681 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#682 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#683 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#684 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#685 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#686 Warning
Missing input or output delay  
An input delay is missing on weights_L1_11_V_q1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#687 Warning
Missing input or output delay  
An output delay is missing on ap_done relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#688 Warning
Missing input or output delay  
An output delay is missing on ap_idle relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#689 Warning
Missing input or output delay  
An output delay is missing on ap_ready relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#690 Warning
Missing input or output delay  
An output delay is missing on ap_return[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#691 Warning
Missing input or output delay  
An output delay is missing on ap_return[10] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#692 Warning
Missing input or output delay  
An output delay is missing on ap_return[11] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#693 Warning
Missing input or output delay  
An output delay is missing on ap_return[12] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#694 Warning
Missing input or output delay  
An output delay is missing on ap_return[13] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#695 Warning
Missing input or output delay  
An output delay is missing on ap_return[14] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#696 Warning
Missing input or output delay  
An output delay is missing on ap_return[15] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#697 Warning
Missing input or output delay  
An output delay is missing on ap_return[16] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#698 Warning
Missing input or output delay  
An output delay is missing on ap_return[17] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#699 Warning
Missing input or output delay  
An output delay is missing on ap_return[18] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#700 Warning
Missing input or output delay  
An output delay is missing on ap_return[19] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#701 Warning
Missing input or output delay  
An output delay is missing on ap_return[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#702 Warning
Missing input or output delay  
An output delay is missing on ap_return[20] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#703 Warning
Missing input or output delay  
An output delay is missing on ap_return[21] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#704 Warning
Missing input or output delay  
An output delay is missing on ap_return[22] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#705 Warning
Missing input or output delay  
An output delay is missing on ap_return[23] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#706 Warning
Missing input or output delay  
An output delay is missing on ap_return[24] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#707 Warning
Missing input or output delay  
An output delay is missing on ap_return[25] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#708 Warning
Missing input or output delay  
An output delay is missing on ap_return[26] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#709 Warning
Missing input or output delay  
An output delay is missing on ap_return[27] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#710 Warning
Missing input or output delay  
An output delay is missing on ap_return[28] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#711 Warning
Missing input or output delay  
An output delay is missing on ap_return[29] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#712 Warning
Missing input or output delay  
An output delay is missing on ap_return[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#713 Warning
Missing input or output delay  
An output delay is missing on ap_return[30] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#714 Warning
Missing input or output delay  
An output delay is missing on ap_return[31] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#715 Warning
Missing input or output delay  
An output delay is missing on ap_return[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#716 Warning
Missing input or output delay  
An output delay is missing on ap_return[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#717 Warning
Missing input or output delay  
An output delay is missing on ap_return[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#718 Warning
Missing input or output delay  
An output delay is missing on ap_return[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#719 Warning
Missing input or output delay  
An output delay is missing on ap_return[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#720 Warning
Missing input or output delay  
An output delay is missing on ap_return[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#721 Warning
Missing input or output delay  
An output delay is missing on ap_return[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#722 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#723 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#724 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#725 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#726 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#727 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#728 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#729 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#730 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#731 Warning
Missing input or output delay  
An output delay is missing on input_0_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#732 Warning
Missing input or output delay  
An output delay is missing on input_0_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#733 Warning
Missing input or output delay  
An output delay is missing on input_0_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#734 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#735 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#736 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#737 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#738 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#739 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#740 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#741 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#742 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#743 Warning
Missing input or output delay  
An output delay is missing on input_10_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#744 Warning
Missing input or output delay  
An output delay is missing on input_10_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#745 Warning
Missing input or output delay  
An output delay is missing on input_10_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#746 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#747 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#748 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#749 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#750 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#751 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#752 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#753 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#754 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#755 Warning
Missing input or output delay  
An output delay is missing on input_11_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#756 Warning
Missing input or output delay  
An output delay is missing on input_11_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#757 Warning
Missing input or output delay  
An output delay is missing on input_11_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#758 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#759 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#760 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#761 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#762 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#763 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#764 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#765 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#766 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#767 Warning
Missing input or output delay  
An output delay is missing on input_12_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#768 Warning
Missing input or output delay  
An output delay is missing on input_12_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#769 Warning
Missing input or output delay  
An output delay is missing on input_12_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#770 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#771 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#772 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#773 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#774 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#775 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#776 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#777 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#778 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#779 Warning
Missing input or output delay  
An output delay is missing on input_13_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#780 Warning
Missing input or output delay  
An output delay is missing on input_13_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#781 Warning
Missing input or output delay  
An output delay is missing on input_13_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#782 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#783 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#784 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#785 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#786 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#787 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#788 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#789 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#790 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#791 Warning
Missing input or output delay  
An output delay is missing on input_14_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#792 Warning
Missing input or output delay  
An output delay is missing on input_14_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#793 Warning
Missing input or output delay  
An output delay is missing on input_14_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#794 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#795 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#796 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#797 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#798 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#799 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#800 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#801 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#802 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#803 Warning
Missing input or output delay  
An output delay is missing on input_15_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#804 Warning
Missing input or output delay  
An output delay is missing on input_15_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#805 Warning
Missing input or output delay  
An output delay is missing on input_15_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#806 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#807 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#808 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#809 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#810 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#811 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#812 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#813 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#814 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#815 Warning
Missing input or output delay  
An output delay is missing on input_1_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#816 Warning
Missing input or output delay  
An output delay is missing on input_1_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#817 Warning
Missing input or output delay  
An output delay is missing on input_1_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#818 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#819 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#820 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#821 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#822 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#823 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#824 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#825 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#826 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#827 Warning
Missing input or output delay  
An output delay is missing on input_2_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#828 Warning
Missing input or output delay  
An output delay is missing on input_2_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#829 Warning
Missing input or output delay  
An output delay is missing on input_2_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#830 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#831 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#832 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#833 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#834 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#835 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#836 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#837 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#838 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#839 Warning
Missing input or output delay  
An output delay is missing on input_3_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#840 Warning
Missing input or output delay  
An output delay is missing on input_3_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#841 Warning
Missing input or output delay  
An output delay is missing on input_3_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#842 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#843 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#844 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#845 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#846 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#847 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#848 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#849 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#850 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#851 Warning
Missing input or output delay  
An output delay is missing on input_4_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#852 Warning
Missing input or output delay  
An output delay is missing on input_4_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#853 Warning
Missing input or output delay  
An output delay is missing on input_4_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#854 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#855 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#856 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#857 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#858 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#859 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#860 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#861 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#862 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#863 Warning
Missing input or output delay  
An output delay is missing on input_5_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#864 Warning
Missing input or output delay  
An output delay is missing on input_5_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#865 Warning
Missing input or output delay  
An output delay is missing on input_5_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#866 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#867 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#868 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#869 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#870 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#871 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#872 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#873 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#874 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#875 Warning
Missing input or output delay  
An output delay is missing on input_6_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#876 Warning
Missing input or output delay  
An output delay is missing on input_6_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#877 Warning
Missing input or output delay  
An output delay is missing on input_6_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#878 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#879 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#880 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#881 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#882 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#883 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#884 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#885 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#886 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#887 Warning
Missing input or output delay  
An output delay is missing on input_7_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#888 Warning
Missing input or output delay  
An output delay is missing on input_7_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#889 Warning
Missing input or output delay  
An output delay is missing on input_7_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#890 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#891 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#892 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#893 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#894 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#895 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#896 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#897 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#898 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#899 Warning
Missing input or output delay  
An output delay is missing on input_8_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#900 Warning
Missing input or output delay  
An output delay is missing on input_8_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#901 Warning
Missing input or output delay  
An output delay is missing on input_8_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#902 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#903 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#904 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#905 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#906 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#907 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#908 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#909 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#910 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#911 Warning
Missing input or output delay  
An output delay is missing on input_9_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#912 Warning
Missing input or output delay  
An output delay is missing on input_9_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#913 Warning
Missing input or output delay  
An output delay is missing on input_9_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#914 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#915 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#916 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#917 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#918 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#919 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#920 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#921 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#922 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#923 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#924 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#925 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#926 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#927 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#928 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#929 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#930 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#931 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#932 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#933 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_address1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#934 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#935 Warning
Missing input or output delay  
An output delay is missing on weights_L1_0_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#936 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#937 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#938 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#939 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#940 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#941 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#942 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#943 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#944 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#945 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#946 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#947 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#948 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#949 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#950 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#951 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#952 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#953 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#954 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#955 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_address1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#956 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#957 Warning
Missing input or output delay  
An output delay is missing on weights_L1_10_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#958 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#959 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#960 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#961 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#962 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#963 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#964 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#965 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#966 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#967 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#968 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#969 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#970 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#971 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#972 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#973 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#974 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#975 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#976 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#977 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_address1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#978 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_ce0 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#979 Warning
Missing input or output delay  
An output delay is missing on weights_L1_11_V_ce1 relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#980 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#981 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#982 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#983 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#984 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#985 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#986 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#987 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#988 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#989 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address0[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#990 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[0] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#991 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[1] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#992 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[2] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#993 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[3] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#994 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[4] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#995 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[5] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#996 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[6] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#997 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[7] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#998 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[8] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#999 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_address1[9] relative to clock(s) ap_clk
Related violations: <none>

TIMING-18#1000 Warning
Missing input or output delay  
An output delay is missing on weights_L1_12_V_ce0 relative to clock(s) ap_clk
Related violations: <none>


