// Seed: 894296471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_8 = {1, id_2};
  wire id_10;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1
    , id_13,
    input uwire id_2
    , id_14,
    input tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    input wor id_6,
    output supply0 id_7
    , id_15,
    input tri id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11
);
  always @(posedge 1) begin
  end
  module_0(
      id_14, id_15, id_15, id_14, id_13, id_14, id_15, id_15
  );
endmodule
