/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-21.10" *)
(* top =  1  *)
module initval(clk, bar, foo, asdf);
  (* src = "dut.sv:1.22-1.25" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.39-1.42" *)
  input [3:0] bar;
  wire [3:0] bar;
  (* init = 4'b00xx *)
  (* src = "dut.sv:1.57-1.60" *)
  output [3:0] foo;
  wire [3:0] foo;
  (* init = 4'b1xxx *)
  (* src = "dut.sv:1.62-1.66" *)
  output [3:0] asdf;
  wire [3:0] asdf;
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:15.3-16.23" *)
  \$_DFF_P_  \asdf_reg[3]  /* _0_ */ (
    .C(clk),
    .D(bar[3]),
    .Q(asdf[3])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:9.3-10.26" *)
  \$_DFF_P_  \foo_reg[2]  /* _1_ */ (
    .C(clk),
    .D(bar[2]),
    .Q(foo[2])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:9.3-10.26" *)
  \$_DFF_P_  \foo_reg[3]  /* _2_ */ (
    .C(clk),
    .D(bar[3]),
    .Q(foo[3])
  );
  assign asdf[2:0] = 3'h7;
  assign foo[1:0] = bar[1:0];
endmodule
