<mxfile host="app.diagrams.net" modified="2022-02-07T19:49:26.942Z" agent="5.0 (X11)" etag="egGzJsGaV49newhOP0bh" version="16.5.2" type="github">
  <diagram id="ZpXkYG8O7ODaGHUBcNqB" name="Page-1">
    <mxGraphModel dx="841" dy="509" grid="1" gridSize="10" guides="1" tooltips="1" connect="1" arrows="1" fold="1" page="1" pageScale="1" pageWidth="850" pageHeight="1100" math="0" shadow="0">
      <root>
        <mxCell id="0" />
        <mxCell id="1" parent="0" />
        <mxCell id="EPpG082Jmr9v5lkDw3mk-2" value="platform_design.xsa" style="edgeStyle=orthogonalEdgeStyle;rounded=0;orthogonalLoop=1;jettySize=auto;html=1;entryX=0;entryY=0.5;entryDx=0;entryDy=0;" edge="1" parent="1" source="tNzlqlxIr5hwvPcMEB9I-1" target="EPpG082Jmr9v5lkDw3mk-1">
          <mxGeometry x="-0.2308" y="25" relative="1" as="geometry">
            <mxPoint x="1" as="offset" />
          </mxGeometry>
        </mxCell>
        <mxCell id="tNzlqlxIr5hwvPcMEB9I-1" value="&lt;div&gt;VIVADO PLATFORM DESIGN&lt;br&gt;&lt;/div&gt;&lt;div align=&quot;left&quot;&gt;&lt;br&gt;&lt;/div&gt;&lt;div&gt;DPU IP&lt;/div&gt;&lt;div&gt;UltraScale+ MPSoC&lt;br&gt;&lt;/div&gt;&lt;div&gt;AXI Interconnect&lt;/div&gt;&lt;div&gt;Clocking Wizard&lt;br&gt;&lt;/div&gt;&lt;div&gt;Processor System Reset&lt;br&gt;&lt;/div&gt;" style="rounded=1;whiteSpace=wrap;html=1;fillColor=#fff2cc;strokeColor=#d6b656;" parent="1" vertex="1">
          <mxGeometry x="51" y="60" width="169" height="150" as="geometry" />
        </mxCell>
        <mxCell id="EPpG082Jmr9v5lkDw3mk-1" value="&lt;div&gt;VITIS PLATFORM CREATION&lt;br&gt;&lt;/div&gt;&lt;div align=&quot;left&quot;&gt;&lt;br&gt;&lt;/div&gt;" style="rounded=1;whiteSpace=wrap;html=1;fillColor=#fff2cc;strokeColor=#d6b656;" vertex="1" parent="1">
          <mxGeometry x="350" y="60" width="169" height="150" as="geometry" />
        </mxCell>
      </root>
    </mxGraphModel>
  </diagram>
</mxfile>
