
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: watchdog_formal.v
Parsing formal SystemVerilog input from `watchdog_formal.v' to AST representation.
Storing AST representation for module `$abstract\watchdog_timer'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\watchdog_timer'.
Generating RTLIL representation for module `\watchdog_timer'.

2.2.1. Analyzing design hierarchy..
Top module:  \watchdog_timer

2.2.2. Analyzing design hierarchy..
Top module:  \watchdog_timer
Removing unused module `$abstract\watchdog_timer'.
Removed 1 unused modules.
Module watchdog_timer directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$watchdog_formal.v:44$21 in module watchdog_timer.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 25 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\watchdog_timer.$proc$watchdog_formal.v:79$121'.
  Set init value: \f_past_valid = 1'0
Found init rule in `\watchdog_timer.$proc$watchdog_formal.v:34$117'.
  Set init value: \triggered = 1'0
  Set init value: \warning = 1'0
  Set init value: \counter = 0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~13 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:79$121'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:76$118'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:34$117'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:180$111'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:179$107'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:178$102'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:177$99'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:169$93'.
     1/1: $assert$watchdog_formal.v:171$97_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:159$84'.
     1/1: $assert$watchdog_formal.v:161$91_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:151$81'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:141$73'.
     1/2: $assert$watchdog_formal.v:144$78_EN
     2/2: $assert$watchdog_formal.v:143$76_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:132$70'.
     1/1: $assert$watchdog_formal.v:134$71_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:120$54'.
     1/1: $assert$watchdog_formal.v:125$68_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:110$50'.
     1/1: $assert$watchdog_formal.v:112$52_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:99$39'.
     1/2: $assert$watchdog_formal.v:102$48_EN
     2/2: $assert$watchdog_formal.v:101$46_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:87$29'.
     1/3: $assert$watchdog_formal.v:91$36_EN
     2/3: $assert$watchdog_formal.v:90$34_EN
     3/3: $assert$watchdog_formal.v:89$32_EN
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:80$28'.
Creating decoders for process `\watchdog_timer.$proc$watchdog_formal.v:44$21'.
     1/3: $0\warning[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\triggered[0:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:180$14$0' using process `\watchdog_timer.$proc$watchdog_formal.v:180$111'.
  created $dff cell `$procdff$185' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:160$11$0' using process `\watchdog_timer.$proc$watchdog_formal.v:159$84'.
  created $dff cell `$procdff$186' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:160$12$0' using process `\watchdog_timer.$proc$watchdog_formal.v:159$84'.
  created $dff cell `$procdff$187' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:160$13$0' using process `\watchdog_timer.$proc$watchdog_formal.v:159$84'.
  created $dff cell `$procdff$188' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:142$10$0' using process `\watchdog_timer.$proc$watchdog_formal.v:141$73'.
  created $dff cell `$procdff$189' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:122$5$0' using process `\watchdog_timer.$proc$watchdog_formal.v:120$54'.
  created $dff cell `$procdff$190' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:122$6$0' using process `\watchdog_timer.$proc$watchdog_formal.v:120$54'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:123$7$0' using process `\watchdog_timer.$proc$watchdog_formal.v:120$54'.
  created $dff cell `$procdff$192' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:123$8$0' using process `\watchdog_timer.$proc$watchdog_formal.v:120$54'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:124$9$0' using process `\watchdog_timer.$proc$watchdog_formal.v:120$54'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:100$2$0' using process `\watchdog_timer.$proc$watchdog_formal.v:99$39'.
  created $dff cell `$procdff$195' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:100$3$0' using process `\watchdog_timer.$proc$watchdog_formal.v:99$39'.
  created $dff cell `$procdff$196' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:100$4$0' using process `\watchdog_timer.$proc$watchdog_formal.v:99$39'.
  created $dff cell `$procdff$197' with positive edge clock.
Creating register for signal `\watchdog_timer.$past$watchdog_formal.v:88$1$0' using process `\watchdog_timer.$proc$watchdog_formal.v:87$29'.
  created $dff cell `$procdff$198' with positive edge clock.
Creating register for signal `\watchdog_timer.\f_past_valid' using process `\watchdog_timer.$proc$watchdog_formal.v:80$28'.
  created $dff cell `$procdff$199' with positive edge clock.
Creating register for signal `\watchdog_timer.\triggered' using process `\watchdog_timer.$proc$watchdog_formal.v:44$21'.
  created $dff cell `$procdff$200' with positive edge clock.
Creating register for signal `\watchdog_timer.\warning' using process `\watchdog_timer.$proc$watchdog_formal.v:44$21'.
  created $dff cell `$procdff$201' with positive edge clock.
Creating register for signal `\watchdog_timer.\counter' using process `\watchdog_timer.$proc$watchdog_formal.v:44$21'.
  created $dff cell `$procdff$202' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:79$121'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:76$118'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:34$117'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:180$111'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:179$107'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:178$102'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:177$99'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:169$93'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:169$93'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:159$84'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:159$84'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:151$81'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:141$73'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:141$73'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:132$70'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:132$70'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:120$54'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:120$54'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:110$50'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:110$50'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:99$39'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:99$39'.
Found and cleaned up 1 empty switch in `\watchdog_timer.$proc$watchdog_formal.v:87$29'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:87$29'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:80$28'.
Found and cleaned up 5 empty switches in `\watchdog_timer.$proc$watchdog_formal.v:44$21'.
Removing empty process `watchdog_timer.$proc$watchdog_formal.v:44$21'.
Cleaned up 13 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.
<suppressed ~22 debug messages>

2.4. Executing FUTURE pass.

2.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..
Removed 2 unused cells and 74 unused wires.
<suppressed ~3 debug messages>

2.7. Executing CHECK pass (checking for obvious problems).
Checking module watchdog_timer...
Found and reported 0 problems.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 112 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Computing hashes of 102 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \watchdog_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \watchdog_timer.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 102 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Computing hashes of 98 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

2.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.8.8. Rerunning OPT passes. (Maybe there is more to do..)

2.8.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \watchdog_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

2.8.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \watchdog_timer.
Performed a total of 0 changes.

2.8.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 98 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Removed a total of 0 cells.

2.8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..

2.8.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.8.14. Finished fast OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 bits (of 32) from port B of cell watchdog_timer.$div$watchdog_formal.v:41$18 ($div).
Removed top 27 bits (of 32) from port A of cell watchdog_timer.$sub$watchdog_formal.v:40$16 ($sub).
Removed top 24 bits (of 32) from port B of cell watchdog_timer.$gt$watchdog_formal.v:42$19 ($gt).
Removed top 27 bits (of 32) from port B of cell watchdog_timer.$ge$watchdog_formal.v:60$25 ($ge).
Removed top 31 bits (of 32) from port B of cell watchdog_timer.$add$watchdog_formal.v:65$26 ($add).
Removed top 27 bits (of 32) from port B of cell watchdog_timer.$ge$watchdog_formal.v:66$27 ($ge).
Removed top 27 bits (of 32) from port B of cell watchdog_timer.$lt$watchdog_formal.v:111$51 ($lt).
Removed top 27 bits (of 32) from port B of cell watchdog_timer.$ge$watchdog_formal.v:124$66 ($ge).
Removed top 27 bits (of 32) from port B of cell watchdog_timer.$le$watchdog_formal.v:152$83 ($le).
Removed top 27 bits (of 32) from port B of cell watchdog_timer.$lt$watchdog_formal.v:170$94 ($lt).
Removed top 27 bits (of 32) from port B of cell watchdog_timer.$eq$watchdog_formal.v:179$109 ($eq).

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module watchdog_timer.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\watchdog_timer'.
Computing hashes of 98 cells of `\watchdog_timer'.
Finding duplicate cells in `\watchdog_timer'.
Removed a total of 0 cells.

2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \watchdog_timer..

2.12.4. Finished fast OPT passes.

2.13. Printing statistics.

=== watchdog_timer ===

        +----------Local Count, excluding submodules.
        | 
       85 wires
      402 wire bits
       12 public wires
      112 public wire bits
        8 ports
       15 port bits
       98 cells
        1   $add
       18   $check
       18   $dff
        1   $div
        1   $eq
        3   $ge
        1   $gt
        1   $le
       18   $logic_and
        6   $logic_not
        1   $logic_or
        2   $lt
       23   $mux
        3   $not
        1   $sub

2.14. Executing CHECK pass (checking for obvious problems).
Checking module watchdog_timer...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `watchdog_timer'. Setting top module to watchdog_timer.

3.1. Analyzing design hierarchy..
Top module:  \watchdog_timer

3.2. Analyzing design hierarchy..
Top module:  \watchdog_timer
Removed 0 unused modules.
Module watchdog_timer directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 252a0f2957, CPU: user 0.06s system 0.02s, MEM: 16.22 MB peak
Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)
Time spent: 25% 5x opt_clean (0 sec), 19% 6x opt_expr (0 sec), ...
