`timescale 1ns / 1ps

module zfr(input logic [31:0]  zfrin,
           input logic [4:0]   zframt,
           output logic [31:0] zfrout
           );

endmodule
