# IAS_Computer
Implementation of IAS Computer in verilog. Implemented the logic for all the 21 available instructions in Vonn Neumann architecture.

# Execution
To execute the file, fetch 'memory.dat' file from either program1 or program2 folder and execute the following commands: 
      
      iverilog IAS_Computer.v    
      ./a.out
      
After execution of commands, output files "Output.vcd" and "Memory_out.dat" gets generated.
