/home/chenqingan/Desktop/project/SoCDesign/rtl/bus/bus_interconnect.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/bus/bus_simple_if.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/dma/dma_engine.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/mem/fifo_sync.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/mem/sram_simple.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/mem/sram_simple_dp.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/periph/jtag_stub.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/periph/spi_stub.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/periph/uart_stub.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/reg/fifo_regs.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/reg/reg_bank.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/snn/adc_ctrl.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/snn/cim_array_ctrl.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/snn/cim_macro_blackbox.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/snn/dac_ctrl.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/snn/lif_neurons.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/snn/wl_mux_wrapper.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/top/snn_soc_pkg.sv
/home/chenqingan/Desktop/project/SoCDesign/rtl/top/snn_soc_top.sv
/home/chenqingan/Desktop/project/SoCDesign/tb/tb_lib/bus_master_tasks.sv
/home/chenqingan/Desktop/project/SoCDesign/tb/top_tb.sv
