#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Disable Switch Block outputs for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Mon Sep 30 17:03:23 2024
#############################################

set_disable_timing fpga_top/sb_0__0_/chany_top_out

set_disable_timing fpga_top/sb_0__0_/chanx_right_out

set_disable_timing fpga_top/sb_0__0_/ccff_tail

set_disable_timing fpga_top/sb_0__1_/chany_top_out

set_disable_timing fpga_top/sb_0__1_/chanx_right_out

set_disable_timing fpga_top/sb_0__1_/chany_bottom_out

set_disable_timing fpga_top/sb_0__1_/ccff_tail

set_disable_timing fpga_top/sb_0__2_/chanx_right_out

set_disable_timing fpga_top/sb_0__2_/chany_bottom_out

set_disable_timing fpga_top/sb_0__2_/ccff_tail

set_disable_timing fpga_top/sb_1__0_/chany_top_out

set_disable_timing fpga_top/sb_1__0_/chanx_right_out

set_disable_timing fpga_top/sb_1__0_/chanx_left_out

set_disable_timing fpga_top/sb_1__0_/ccff_tail

set_disable_timing fpga_top/sb_1__1_/chany_top_out

set_disable_timing fpga_top/sb_1__1_/chanx_right_out

set_disable_timing fpga_top/sb_1__1_/chany_bottom_out

set_disable_timing fpga_top/sb_1__1_/chanx_left_out

set_disable_timing fpga_top/sb_1__1_/ccff_tail

set_disable_timing fpga_top/sb_1__2_/chanx_right_out

set_disable_timing fpga_top/sb_1__2_/chany_bottom_out

set_disable_timing fpga_top/sb_1__2_/chanx_left_out

set_disable_timing fpga_top/sb_1__2_/ccff_tail

set_disable_timing fpga_top/sb_2__0_/chany_top_out

set_disable_timing fpga_top/sb_2__0_/chanx_left_out

set_disable_timing fpga_top/sb_2__0_/ccff_tail

set_disable_timing fpga_top/sb_2__1_/chany_top_out

set_disable_timing fpga_top/sb_2__1_/chany_bottom_out

set_disable_timing fpga_top/sb_2__1_/chanx_left_out

set_disable_timing fpga_top/sb_2__1_/ccff_tail

set_disable_timing fpga_top/sb_2__2_/chany_bottom_out

set_disable_timing fpga_top/sb_2__2_/chanx_left_out

set_disable_timing fpga_top/sb_2__2_/ccff_tail

