ARM GAS  /tmp/ccpL10uO.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32c0xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c"
  18              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	HAL_NVIC_SetPriority
  22              		.syntax unified
  23              		.code	16
  24              		.thumb_func
  26              	HAL_NVIC_SetPriority:
  27              	.LVL0:
  28              	.LFB214:
   1:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
   2:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ******************************************************************************
   3:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @file    stm32c0xx_hal_cortex.c
   4:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @author  MCD Application Team
   5:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *
  11:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ******************************************************************************
  12:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @attention
  13:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *
  14:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * Copyright (c) 2022 STMicroelectronics.
  15:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * All rights reserved.
  16:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *
  17:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * in the root directory of this software component.
  19:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *
  21:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ******************************************************************************
  22:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   @verbatim
  23:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ==============================================================================
  24:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                         ##### How to use this driver #####
  25:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ==============================================================================
  26:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     [..]
  27:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  28:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     ===========================================================
  29:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     [..]
  30:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
ARM GAS  /tmp/ccpL10uO.s 			page 2


  31:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     The Cortex M0+ exceptions are managed by CMSIS functions.
  32:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       (#) Enable and Configure the priority of the selected IRQ Channels.
  33:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****              The priority can be 0..3.
  34:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  35:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         -@- Lower priority values gives higher priority.
  36:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         -@- Priority Order:
  37:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****             (#@) Lowest priority.
  38:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****             (#@) Lowest hardware priority (IRQn position).
  39:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  40:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       (#)  Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority()
  41:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  42:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       (#)  Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ()
  43:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  44:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       -@-  Negative value of IRQn_Type are not allowed.
  45:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  46:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  47:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     ========================================================
  48:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     [..]
  49:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  50:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  51:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which
  52:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        is a CMSIS function that:
  53:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  54:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x03).
  55:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  56:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  57:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  58:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  59:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  60:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  61:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  62:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  63:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        inside the stm32c0xx_hal_cortex.h file.
  64:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  65:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  66:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  67:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  68:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  69:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  70:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  71:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  72:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  73:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  74:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  75:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   @endverbatim
  76:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ******************************************************************************
  77:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
  78:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  79:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  80:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** #include "stm32c0xx_hal.h"
  81:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  82:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /** @addtogroup STM32C0xx_HAL_Driver
  83:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @{
  84:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
  85:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  86:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /** @addtogroup CORTEX
  87:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @{
ARM GAS  /tmp/ccpL10uO.s 			page 3


  88:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
  89:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  90:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  91:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  92:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  93:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  94:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  95:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
  96:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /* Private function prototypes -----------------------------------------------*/
  97:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
  98:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
  99:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 100:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @{
 101:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 102:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 103:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 104:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 105:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief    Initialization and Configuration functions
 106:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *
 107:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** @verbatim
 108:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ==============================================================================
 109:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 110:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ==============================================================================
 111:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     [..]
 112:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 113:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       Systick functionalities
 114:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 115:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** @endverbatim
 116:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @{
 117:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 118:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 119:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 120:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief Sets the priority of an interrupt.
 121:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param IRQn External interrupt number .
 122:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 123:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32c0xx.h file)
 124:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param PreemptPriority The preemption priority for the IRQn channel.
 125:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 3.
 126:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 127:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param SubPriority the subpriority level for the IRQ channel.
 128:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
 129:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         no subpriority supported in Cortex M0+ based products.
 130:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 131:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 132:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 133:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
  29              		.loc 1 133 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
 134:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Prevent unused argument(s) compilation warning */
 135:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   UNUSED(SubPriority);
  33              		.loc 1 135 3 view .LVU1
 136:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 137:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  34              		.loc 1 137 3 view .LVU2
 138:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, PreemptPriority);
ARM GAS  /tmp/ccpL10uO.s 			page 4


  35              		.loc 1 138 3 view .LVU3
  36              	.LBB40:
  37              	.LBI40:
  38              		.file 2 "external/drivers/cmsis/include/core_cm0plus.h"
   1:external/drivers/cmsis/include/core_cm0plus.h **** /**************************************************************************//**
   2:external/drivers/cmsis/include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:external/drivers/cmsis/include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:external/drivers/cmsis/include/core_cm0plus.h ****  * @version  V5.0.9
   5:external/drivers/cmsis/include/core_cm0plus.h ****  * @date     21. August 2019
   6:external/drivers/cmsis/include/core_cm0plus.h ****  ******************************************************************************/
   7:external/drivers/cmsis/include/core_cm0plus.h **** /*
   8:external/drivers/cmsis/include/core_cm0plus.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:external/drivers/cmsis/include/core_cm0plus.h ****  *
  10:external/drivers/cmsis/include/core_cm0plus.h ****  * SPDX-License-Identifier: Apache-2.0
  11:external/drivers/cmsis/include/core_cm0plus.h ****  *
  12:external/drivers/cmsis/include/core_cm0plus.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:external/drivers/cmsis/include/core_cm0plus.h ****  * not use this file except in compliance with the License.
  14:external/drivers/cmsis/include/core_cm0plus.h ****  * You may obtain a copy of the License at
  15:external/drivers/cmsis/include/core_cm0plus.h ****  *
  16:external/drivers/cmsis/include/core_cm0plus.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:external/drivers/cmsis/include/core_cm0plus.h ****  *
  18:external/drivers/cmsis/include/core_cm0plus.h ****  * Unless required by applicable law or agreed to in writing, software
  19:external/drivers/cmsis/include/core_cm0plus.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:external/drivers/cmsis/include/core_cm0plus.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:external/drivers/cmsis/include/core_cm0plus.h ****  * See the License for the specific language governing permissions and
  22:external/drivers/cmsis/include/core_cm0plus.h ****  * limitations under the License.
  23:external/drivers/cmsis/include/core_cm0plus.h ****  */
  24:external/drivers/cmsis/include/core_cm0plus.h **** 
  25:external/drivers/cmsis/include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  26:external/drivers/cmsis/include/core_cm0plus.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:external/drivers/cmsis/include/core_cm0plus.h **** #elif defined (__clang__)
  28:external/drivers/cmsis/include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  29:external/drivers/cmsis/include/core_cm0plus.h **** #endif
  30:external/drivers/cmsis/include/core_cm0plus.h **** 
  31:external/drivers/cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  32:external/drivers/cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  33:external/drivers/cmsis/include/core_cm0plus.h **** 
  34:external/drivers/cmsis/include/core_cm0plus.h **** #include <stdint.h>
  35:external/drivers/cmsis/include/core_cm0plus.h **** 
  36:external/drivers/cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
  37:external/drivers/cmsis/include/core_cm0plus.h ****  extern "C" {
  38:external/drivers/cmsis/include/core_cm0plus.h **** #endif
  39:external/drivers/cmsis/include/core_cm0plus.h **** 
  40:external/drivers/cmsis/include/core_cm0plus.h **** /**
  41:external/drivers/cmsis/include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:external/drivers/cmsis/include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:external/drivers/cmsis/include/core_cm0plus.h **** 
  44:external/drivers/cmsis/include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:external/drivers/cmsis/include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  46:external/drivers/cmsis/include/core_cm0plus.h **** 
  47:external/drivers/cmsis/include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:external/drivers/cmsis/include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  49:external/drivers/cmsis/include/core_cm0plus.h **** 
  50:external/drivers/cmsis/include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:external/drivers/cmsis/include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  52:external/drivers/cmsis/include/core_cm0plus.h ****  */
  53:external/drivers/cmsis/include/core_cm0plus.h **** 
ARM GAS  /tmp/ccpL10uO.s 			page 5


  54:external/drivers/cmsis/include/core_cm0plus.h **** 
  55:external/drivers/cmsis/include/core_cm0plus.h **** /*******************************************************************************
  56:external/drivers/cmsis/include/core_cm0plus.h ****  *                 CMSIS definitions
  57:external/drivers/cmsis/include/core_cm0plus.h ****  ******************************************************************************/
  58:external/drivers/cmsis/include/core_cm0plus.h **** /**
  59:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup Cortex-M0+
  60:external/drivers/cmsis/include/core_cm0plus.h ****   @{
  61:external/drivers/cmsis/include/core_cm0plus.h ****  */
  62:external/drivers/cmsis/include/core_cm0plus.h **** 
  63:external/drivers/cmsis/include/core_cm0plus.h **** #include "cmsis_version.h"
  64:external/drivers/cmsis/include/core_cm0plus.h ****  
  65:external/drivers/cmsis/include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  66:external/drivers/cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [3
  67:external/drivers/cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [1
  68:external/drivers/cmsis/include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  69:external/drivers/cmsis/include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CM
  70:external/drivers/cmsis/include/core_cm0plus.h **** 
  71:external/drivers/cmsis/include/core_cm0plus.h **** #define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core 
  72:external/drivers/cmsis/include/core_cm0plus.h **** 
  73:external/drivers/cmsis/include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:external/drivers/cmsis/include/core_cm0plus.h ****     This core does not support an FPU at all
  75:external/drivers/cmsis/include/core_cm0plus.h **** */
  76:external/drivers/cmsis/include/core_cm0plus.h **** #define __FPU_USED       0U
  77:external/drivers/cmsis/include/core_cm0plus.h **** 
  78:external/drivers/cmsis/include/core_cm0plus.h **** #if defined ( __CC_ARM )
  79:external/drivers/cmsis/include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
  80:external/drivers/cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
  82:external/drivers/cmsis/include/core_cm0plus.h **** 
  83:external/drivers/cmsis/include/core_cm0plus.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:external/drivers/cmsis/include/core_cm0plus.h ****   #if defined __ARM_FP
  85:external/drivers/cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
  87:external/drivers/cmsis/include/core_cm0plus.h **** 
  88:external/drivers/cmsis/include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  89:external/drivers/cmsis/include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:external/drivers/cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
  92:external/drivers/cmsis/include/core_cm0plus.h **** 
  93:external/drivers/cmsis/include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  94:external/drivers/cmsis/include/core_cm0plus.h ****   #if defined __ARMVFP__
  95:external/drivers/cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
  97:external/drivers/cmsis/include/core_cm0plus.h **** 
  98:external/drivers/cmsis/include/core_cm0plus.h **** #elif defined ( __TI_ARM__ )
  99:external/drivers/cmsis/include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 100:external/drivers/cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 102:external/drivers/cmsis/include/core_cm0plus.h **** 
 103:external/drivers/cmsis/include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 104:external/drivers/cmsis/include/core_cm0plus.h ****   #if defined __FPU_VFP__
 105:external/drivers/cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 107:external/drivers/cmsis/include/core_cm0plus.h **** 
 108:external/drivers/cmsis/include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 109:external/drivers/cmsis/include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 110:external/drivers/cmsis/include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/ccpL10uO.s 			page 6


 111:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 112:external/drivers/cmsis/include/core_cm0plus.h **** 
 113:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 114:external/drivers/cmsis/include/core_cm0plus.h **** 
 115:external/drivers/cmsis/include/core_cm0plus.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:external/drivers/cmsis/include/core_cm0plus.h **** 
 117:external/drivers/cmsis/include/core_cm0plus.h **** 
 118:external/drivers/cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 119:external/drivers/cmsis/include/core_cm0plus.h **** }
 120:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 121:external/drivers/cmsis/include/core_cm0plus.h **** 
 122:external/drivers/cmsis/include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 123:external/drivers/cmsis/include/core_cm0plus.h **** 
 124:external/drivers/cmsis/include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 125:external/drivers/cmsis/include/core_cm0plus.h **** 
 126:external/drivers/cmsis/include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 127:external/drivers/cmsis/include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 128:external/drivers/cmsis/include/core_cm0plus.h **** 
 129:external/drivers/cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 130:external/drivers/cmsis/include/core_cm0plus.h ****  extern "C" {
 131:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 132:external/drivers/cmsis/include/core_cm0plus.h **** 
 133:external/drivers/cmsis/include/core_cm0plus.h **** /* check device defines and use defaults */
 134:external/drivers/cmsis/include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 135:external/drivers/cmsis/include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 136:external/drivers/cmsis/include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 137:external/drivers/cmsis/include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 138:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 139:external/drivers/cmsis/include/core_cm0plus.h **** 
 140:external/drivers/cmsis/include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 141:external/drivers/cmsis/include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 142:external/drivers/cmsis/include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 144:external/drivers/cmsis/include/core_cm0plus.h **** 
 145:external/drivers/cmsis/include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 146:external/drivers/cmsis/include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 147:external/drivers/cmsis/include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 148:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 149:external/drivers/cmsis/include/core_cm0plus.h **** 
 150:external/drivers/cmsis/include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 151:external/drivers/cmsis/include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 152:external/drivers/cmsis/include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 153:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 154:external/drivers/cmsis/include/core_cm0plus.h **** 
 155:external/drivers/cmsis/include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 156:external/drivers/cmsis/include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 157:external/drivers/cmsis/include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 158:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 159:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 160:external/drivers/cmsis/include/core_cm0plus.h **** 
 161:external/drivers/cmsis/include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 162:external/drivers/cmsis/include/core_cm0plus.h **** /**
 163:external/drivers/cmsis/include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 164:external/drivers/cmsis/include/core_cm0plus.h **** 
 165:external/drivers/cmsis/include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 166:external/drivers/cmsis/include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 167:external/drivers/cmsis/include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  /tmp/ccpL10uO.s 			page 7


 168:external/drivers/cmsis/include/core_cm0plus.h **** */
 169:external/drivers/cmsis/include/core_cm0plus.h **** #ifdef __cplusplus
 170:external/drivers/cmsis/include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 171:external/drivers/cmsis/include/core_cm0plus.h **** #else
 172:external/drivers/cmsis/include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 173:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 174:external/drivers/cmsis/include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 175:external/drivers/cmsis/include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 176:external/drivers/cmsis/include/core_cm0plus.h **** 
 177:external/drivers/cmsis/include/core_cm0plus.h **** /* following defines should be used for structure members */
 178:external/drivers/cmsis/include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 179:external/drivers/cmsis/include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 180:external/drivers/cmsis/include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 181:external/drivers/cmsis/include/core_cm0plus.h **** 
 182:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 183:external/drivers/cmsis/include/core_cm0plus.h **** 
 184:external/drivers/cmsis/include/core_cm0plus.h **** 
 185:external/drivers/cmsis/include/core_cm0plus.h **** 
 186:external/drivers/cmsis/include/core_cm0plus.h **** /*******************************************************************************
 187:external/drivers/cmsis/include/core_cm0plus.h ****  *                 Register Abstraction
 188:external/drivers/cmsis/include/core_cm0plus.h ****   Core Register contain:
 189:external/drivers/cmsis/include/core_cm0plus.h ****   - Core Register
 190:external/drivers/cmsis/include/core_cm0plus.h ****   - Core NVIC Register
 191:external/drivers/cmsis/include/core_cm0plus.h ****   - Core SCB Register
 192:external/drivers/cmsis/include/core_cm0plus.h ****   - Core SysTick Register
 193:external/drivers/cmsis/include/core_cm0plus.h ****   - Core MPU Register
 194:external/drivers/cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 195:external/drivers/cmsis/include/core_cm0plus.h **** /**
 196:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 197:external/drivers/cmsis/include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 198:external/drivers/cmsis/include/core_cm0plus.h **** */
 199:external/drivers/cmsis/include/core_cm0plus.h **** 
 200:external/drivers/cmsis/include/core_cm0plus.h **** /**
 201:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 202:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 203:external/drivers/cmsis/include/core_cm0plus.h ****   \brief      Core Register type definitions.
 204:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 205:external/drivers/cmsis/include/core_cm0plus.h ****  */
 206:external/drivers/cmsis/include/core_cm0plus.h **** 
 207:external/drivers/cmsis/include/core_cm0plus.h **** /**
 208:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 209:external/drivers/cmsis/include/core_cm0plus.h ****  */
 210:external/drivers/cmsis/include/core_cm0plus.h **** typedef union
 211:external/drivers/cmsis/include/core_cm0plus.h **** {
 212:external/drivers/cmsis/include/core_cm0plus.h ****   struct
 213:external/drivers/cmsis/include/core_cm0plus.h ****   {
 214:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 215:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 216:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 217:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 218:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 219:external/drivers/cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 220:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 221:external/drivers/cmsis/include/core_cm0plus.h **** } APSR_Type;
 222:external/drivers/cmsis/include/core_cm0plus.h **** 
 223:external/drivers/cmsis/include/core_cm0plus.h **** /* APSR Register Definitions */
 224:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
ARM GAS  /tmp/ccpL10uO.s 			page 8


 225:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 226:external/drivers/cmsis/include/core_cm0plus.h **** 
 227:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 228:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 229:external/drivers/cmsis/include/core_cm0plus.h **** 
 230:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 231:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 232:external/drivers/cmsis/include/core_cm0plus.h **** 
 233:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 234:external/drivers/cmsis/include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 235:external/drivers/cmsis/include/core_cm0plus.h **** 
 236:external/drivers/cmsis/include/core_cm0plus.h **** 
 237:external/drivers/cmsis/include/core_cm0plus.h **** /**
 238:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:external/drivers/cmsis/include/core_cm0plus.h ****  */
 240:external/drivers/cmsis/include/core_cm0plus.h **** typedef union
 241:external/drivers/cmsis/include/core_cm0plus.h **** {
 242:external/drivers/cmsis/include/core_cm0plus.h ****   struct
 243:external/drivers/cmsis/include/core_cm0plus.h ****   {
 244:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:external/drivers/cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 247:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:external/drivers/cmsis/include/core_cm0plus.h **** } IPSR_Type;
 249:external/drivers/cmsis/include/core_cm0plus.h **** 
 250:external/drivers/cmsis/include/core_cm0plus.h **** /* IPSR Register Definitions */
 251:external/drivers/cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:external/drivers/cmsis/include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:external/drivers/cmsis/include/core_cm0plus.h **** 
 254:external/drivers/cmsis/include/core_cm0plus.h **** 
 255:external/drivers/cmsis/include/core_cm0plus.h **** /**
 256:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:external/drivers/cmsis/include/core_cm0plus.h ****  */
 258:external/drivers/cmsis/include/core_cm0plus.h **** typedef union
 259:external/drivers/cmsis/include/core_cm0plus.h **** {
 260:external/drivers/cmsis/include/core_cm0plus.h ****   struct
 261:external/drivers/cmsis/include/core_cm0plus.h ****   {
 262:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 264:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 265:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 266:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 267:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 268:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 269:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 270:external/drivers/cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 271:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 272:external/drivers/cmsis/include/core_cm0plus.h **** } xPSR_Type;
 273:external/drivers/cmsis/include/core_cm0plus.h **** 
 274:external/drivers/cmsis/include/core_cm0plus.h **** /* xPSR Register Definitions */
 275:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 276:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 277:external/drivers/cmsis/include/core_cm0plus.h **** 
 278:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 279:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 280:external/drivers/cmsis/include/core_cm0plus.h **** 
 281:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
ARM GAS  /tmp/ccpL10uO.s 			page 9


 282:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 283:external/drivers/cmsis/include/core_cm0plus.h **** 
 284:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 285:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 286:external/drivers/cmsis/include/core_cm0plus.h **** 
 287:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 288:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 289:external/drivers/cmsis/include/core_cm0plus.h **** 
 290:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 291:external/drivers/cmsis/include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 292:external/drivers/cmsis/include/core_cm0plus.h **** 
 293:external/drivers/cmsis/include/core_cm0plus.h **** 
 294:external/drivers/cmsis/include/core_cm0plus.h **** /**
 295:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 296:external/drivers/cmsis/include/core_cm0plus.h ****  */
 297:external/drivers/cmsis/include/core_cm0plus.h **** typedef union
 298:external/drivers/cmsis/include/core_cm0plus.h **** {
 299:external/drivers/cmsis/include/core_cm0plus.h ****   struct
 300:external/drivers/cmsis/include/core_cm0plus.h ****   {
 301:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 302:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 303:external/drivers/cmsis/include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 304:external/drivers/cmsis/include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 305:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:external/drivers/cmsis/include/core_cm0plus.h **** } CONTROL_Type;
 307:external/drivers/cmsis/include/core_cm0plus.h **** 
 308:external/drivers/cmsis/include/core_cm0plus.h **** /* CONTROL Register Definitions */
 309:external/drivers/cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 310:external/drivers/cmsis/include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 311:external/drivers/cmsis/include/core_cm0plus.h **** 
 312:external/drivers/cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 313:external/drivers/cmsis/include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 314:external/drivers/cmsis/include/core_cm0plus.h **** 
 315:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 316:external/drivers/cmsis/include/core_cm0plus.h **** 
 317:external/drivers/cmsis/include/core_cm0plus.h **** 
 318:external/drivers/cmsis/include/core_cm0plus.h **** /**
 319:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 320:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 321:external/drivers/cmsis/include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 322:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 323:external/drivers/cmsis/include/core_cm0plus.h ****  */
 324:external/drivers/cmsis/include/core_cm0plus.h **** 
 325:external/drivers/cmsis/include/core_cm0plus.h **** /**
 326:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 327:external/drivers/cmsis/include/core_cm0plus.h ****  */
 328:external/drivers/cmsis/include/core_cm0plus.h **** typedef struct
 329:external/drivers/cmsis/include/core_cm0plus.h **** {
 330:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 331:external/drivers/cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 332:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 333:external/drivers/cmsis/include/core_cm0plus.h ****         uint32_t RESERVED1[31U];
 334:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 335:external/drivers/cmsis/include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 336:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 337:external/drivers/cmsis/include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 338:external/drivers/cmsis/include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
ARM GAS  /tmp/ccpL10uO.s 			page 10


 339:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 340:external/drivers/cmsis/include/core_cm0plus.h **** }  NVIC_Type;
 341:external/drivers/cmsis/include/core_cm0plus.h **** 
 342:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 343:external/drivers/cmsis/include/core_cm0plus.h **** 
 344:external/drivers/cmsis/include/core_cm0plus.h **** 
 345:external/drivers/cmsis/include/core_cm0plus.h **** /**
 346:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 347:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 348:external/drivers/cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 349:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 350:external/drivers/cmsis/include/core_cm0plus.h ****  */
 351:external/drivers/cmsis/include/core_cm0plus.h **** 
 352:external/drivers/cmsis/include/core_cm0plus.h **** /**
 353:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 354:external/drivers/cmsis/include/core_cm0plus.h ****  */
 355:external/drivers/cmsis/include/core_cm0plus.h **** typedef struct
 356:external/drivers/cmsis/include/core_cm0plus.h **** {
 357:external/drivers/cmsis/include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 358:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 359:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 360:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 361:external/drivers/cmsis/include/core_cm0plus.h **** #else
 362:external/drivers/cmsis/include/core_cm0plus.h ****         uint32_t RESERVED0;
 363:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 364:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 365:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 366:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 367:external/drivers/cmsis/include/core_cm0plus.h ****         uint32_t RESERVED1;
 368:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 369:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 370:external/drivers/cmsis/include/core_cm0plus.h **** } SCB_Type;
 371:external/drivers/cmsis/include/core_cm0plus.h **** 
 372:external/drivers/cmsis/include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 373:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 374:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 375:external/drivers/cmsis/include/core_cm0plus.h **** 
 376:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 377:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 378:external/drivers/cmsis/include/core_cm0plus.h **** 
 379:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 380:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 381:external/drivers/cmsis/include/core_cm0plus.h **** 
 382:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 383:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 384:external/drivers/cmsis/include/core_cm0plus.h **** 
 385:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 386:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 387:external/drivers/cmsis/include/core_cm0plus.h **** 
 388:external/drivers/cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 389:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 390:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 391:external/drivers/cmsis/include/core_cm0plus.h **** 
 392:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 393:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 394:external/drivers/cmsis/include/core_cm0plus.h **** 
 395:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  /tmp/ccpL10uO.s 			page 11


 396:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 397:external/drivers/cmsis/include/core_cm0plus.h **** 
 398:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 399:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 400:external/drivers/cmsis/include/core_cm0plus.h **** 
 401:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 402:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 403:external/drivers/cmsis/include/core_cm0plus.h **** 
 404:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 405:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 406:external/drivers/cmsis/include/core_cm0plus.h **** 
 407:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 408:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 409:external/drivers/cmsis/include/core_cm0plus.h **** 
 410:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 411:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 412:external/drivers/cmsis/include/core_cm0plus.h **** 
 413:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 414:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 415:external/drivers/cmsis/include/core_cm0plus.h **** 
 416:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 417:external/drivers/cmsis/include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 418:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 419:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 420:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 421:external/drivers/cmsis/include/core_cm0plus.h **** 
 422:external/drivers/cmsis/include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 423:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 424:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 425:external/drivers/cmsis/include/core_cm0plus.h **** 
 426:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 427:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 428:external/drivers/cmsis/include/core_cm0plus.h **** 
 429:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 430:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 431:external/drivers/cmsis/include/core_cm0plus.h **** 
 432:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 433:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 434:external/drivers/cmsis/include/core_cm0plus.h **** 
 435:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 436:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 437:external/drivers/cmsis/include/core_cm0plus.h **** 
 438:external/drivers/cmsis/include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 439:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 440:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 441:external/drivers/cmsis/include/core_cm0plus.h **** 
 442:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 443:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 444:external/drivers/cmsis/include/core_cm0plus.h **** 
 445:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 446:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 447:external/drivers/cmsis/include/core_cm0plus.h **** 
 448:external/drivers/cmsis/include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 449:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 450:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 451:external/drivers/cmsis/include/core_cm0plus.h **** 
 452:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
ARM GAS  /tmp/ccpL10uO.s 			page 12


 453:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 454:external/drivers/cmsis/include/core_cm0plus.h **** 
 455:external/drivers/cmsis/include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 456:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 457:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:external/drivers/cmsis/include/core_cm0plus.h **** 
 459:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 460:external/drivers/cmsis/include/core_cm0plus.h **** 
 461:external/drivers/cmsis/include/core_cm0plus.h **** 
 462:external/drivers/cmsis/include/core_cm0plus.h **** /**
 463:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 464:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 465:external/drivers/cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 466:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 467:external/drivers/cmsis/include/core_cm0plus.h ****  */
 468:external/drivers/cmsis/include/core_cm0plus.h **** 
 469:external/drivers/cmsis/include/core_cm0plus.h **** /**
 470:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 471:external/drivers/cmsis/include/core_cm0plus.h ****  */
 472:external/drivers/cmsis/include/core_cm0plus.h **** typedef struct
 473:external/drivers/cmsis/include/core_cm0plus.h **** {
 474:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 475:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 476:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 477:external/drivers/cmsis/include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 478:external/drivers/cmsis/include/core_cm0plus.h **** } SysTick_Type;
 479:external/drivers/cmsis/include/core_cm0plus.h **** 
 480:external/drivers/cmsis/include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 481:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 482:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 483:external/drivers/cmsis/include/core_cm0plus.h **** 
 484:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 485:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 486:external/drivers/cmsis/include/core_cm0plus.h **** 
 487:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 488:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 489:external/drivers/cmsis/include/core_cm0plus.h **** 
 490:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 491:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 492:external/drivers/cmsis/include/core_cm0plus.h **** 
 493:external/drivers/cmsis/include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 494:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 495:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 496:external/drivers/cmsis/include/core_cm0plus.h **** 
 497:external/drivers/cmsis/include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 498:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 499:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 500:external/drivers/cmsis/include/core_cm0plus.h **** 
 501:external/drivers/cmsis/include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 502:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 503:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 504:external/drivers/cmsis/include/core_cm0plus.h **** 
 505:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 506:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 507:external/drivers/cmsis/include/core_cm0plus.h **** 
 508:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 509:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  /tmp/ccpL10uO.s 			page 13


 510:external/drivers/cmsis/include/core_cm0plus.h **** 
 511:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 512:external/drivers/cmsis/include/core_cm0plus.h **** 
 513:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 514:external/drivers/cmsis/include/core_cm0plus.h **** /**
 515:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 516:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 517:external/drivers/cmsis/include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 518:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 519:external/drivers/cmsis/include/core_cm0plus.h ****  */
 520:external/drivers/cmsis/include/core_cm0plus.h **** 
 521:external/drivers/cmsis/include/core_cm0plus.h **** /**
 522:external/drivers/cmsis/include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 523:external/drivers/cmsis/include/core_cm0plus.h ****  */
 524:external/drivers/cmsis/include/core_cm0plus.h **** typedef struct
 525:external/drivers/cmsis/include/core_cm0plus.h **** {
 526:external/drivers/cmsis/include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 527:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 528:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 529:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 530:external/drivers/cmsis/include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 531:external/drivers/cmsis/include/core_cm0plus.h **** } MPU_Type;
 532:external/drivers/cmsis/include/core_cm0plus.h **** 
 533:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_TYPE_RALIASES                  1U
 534:external/drivers/cmsis/include/core_cm0plus.h **** 
 535:external/drivers/cmsis/include/core_cm0plus.h **** /* MPU Type Register Definitions */
 536:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 537:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 538:external/drivers/cmsis/include/core_cm0plus.h **** 
 539:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 540:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 541:external/drivers/cmsis/include/core_cm0plus.h **** 
 542:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 543:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 544:external/drivers/cmsis/include/core_cm0plus.h **** 
 545:external/drivers/cmsis/include/core_cm0plus.h **** /* MPU Control Register Definitions */
 546:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 547:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 548:external/drivers/cmsis/include/core_cm0plus.h **** 
 549:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 550:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 551:external/drivers/cmsis/include/core_cm0plus.h **** 
 552:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 553:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 554:external/drivers/cmsis/include/core_cm0plus.h **** 
 555:external/drivers/cmsis/include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
 556:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 557:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 558:external/drivers/cmsis/include/core_cm0plus.h **** 
 559:external/drivers/cmsis/include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 560:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 561:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 562:external/drivers/cmsis/include/core_cm0plus.h **** 
 563:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 564:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 565:external/drivers/cmsis/include/core_cm0plus.h **** 
 566:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
ARM GAS  /tmp/ccpL10uO.s 			page 14


 567:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 568:external/drivers/cmsis/include/core_cm0plus.h **** 
 569:external/drivers/cmsis/include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 570:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 571:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 572:external/drivers/cmsis/include/core_cm0plus.h **** 
 573:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 574:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 575:external/drivers/cmsis/include/core_cm0plus.h **** 
 576:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 577:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 578:external/drivers/cmsis/include/core_cm0plus.h **** 
 579:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 580:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 581:external/drivers/cmsis/include/core_cm0plus.h **** 
 582:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 583:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 584:external/drivers/cmsis/include/core_cm0plus.h **** 
 585:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 586:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 587:external/drivers/cmsis/include/core_cm0plus.h **** 
 588:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 589:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 590:external/drivers/cmsis/include/core_cm0plus.h **** 
 591:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 592:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 593:external/drivers/cmsis/include/core_cm0plus.h **** 
 594:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 595:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 596:external/drivers/cmsis/include/core_cm0plus.h **** 
 597:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 598:external/drivers/cmsis/include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 599:external/drivers/cmsis/include/core_cm0plus.h **** 
 600:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 601:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 602:external/drivers/cmsis/include/core_cm0plus.h **** 
 603:external/drivers/cmsis/include/core_cm0plus.h **** 
 604:external/drivers/cmsis/include/core_cm0plus.h **** /**
 605:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 606:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 607:external/drivers/cmsis/include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 608:external/drivers/cmsis/include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 609:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 610:external/drivers/cmsis/include/core_cm0plus.h ****  */
 611:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 612:external/drivers/cmsis/include/core_cm0plus.h **** 
 613:external/drivers/cmsis/include/core_cm0plus.h **** 
 614:external/drivers/cmsis/include/core_cm0plus.h **** /**
 615:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 616:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 617:external/drivers/cmsis/include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 618:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 619:external/drivers/cmsis/include/core_cm0plus.h ****  */
 620:external/drivers/cmsis/include/core_cm0plus.h **** 
 621:external/drivers/cmsis/include/core_cm0plus.h **** /**
 622:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 623:external/drivers/cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
ARM GAS  /tmp/ccpL10uO.s 			page 15


 624:external/drivers/cmsis/include/core_cm0plus.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 625:external/drivers/cmsis/include/core_cm0plus.h ****   \return           Masked and shifted value.
 626:external/drivers/cmsis/include/core_cm0plus.h **** */
 627:external/drivers/cmsis/include/core_cm0plus.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 628:external/drivers/cmsis/include/core_cm0plus.h **** 
 629:external/drivers/cmsis/include/core_cm0plus.h **** /**
 630:external/drivers/cmsis/include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 631:external/drivers/cmsis/include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 632:external/drivers/cmsis/include/core_cm0plus.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 633:external/drivers/cmsis/include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 634:external/drivers/cmsis/include/core_cm0plus.h **** */
 635:external/drivers/cmsis/include/core_cm0plus.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 636:external/drivers/cmsis/include/core_cm0plus.h **** 
 637:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 638:external/drivers/cmsis/include/core_cm0plus.h **** 
 639:external/drivers/cmsis/include/core_cm0plus.h **** 
 640:external/drivers/cmsis/include/core_cm0plus.h **** /**
 641:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 642:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 643:external/drivers/cmsis/include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 644:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 645:external/drivers/cmsis/include/core_cm0plus.h ****  */
 646:external/drivers/cmsis/include/core_cm0plus.h **** 
 647:external/drivers/cmsis/include/core_cm0plus.h **** /* Memory mapping of Core Hardware */
 648:external/drivers/cmsis/include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 649:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 650:external/drivers/cmsis/include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 651:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 652:external/drivers/cmsis/include/core_cm0plus.h **** 
 653:external/drivers/cmsis/include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 654:external/drivers/cmsis/include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 655:external/drivers/cmsis/include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 656:external/drivers/cmsis/include/core_cm0plus.h **** 
 657:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
 658:external/drivers/cmsis/include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 659:external/drivers/cmsis/include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 660:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 661:external/drivers/cmsis/include/core_cm0plus.h **** 
 662:external/drivers/cmsis/include/core_cm0plus.h **** /*@} */
 663:external/drivers/cmsis/include/core_cm0plus.h **** 
 664:external/drivers/cmsis/include/core_cm0plus.h **** 
 665:external/drivers/cmsis/include/core_cm0plus.h **** 
 666:external/drivers/cmsis/include/core_cm0plus.h **** /*******************************************************************************
 667:external/drivers/cmsis/include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 668:external/drivers/cmsis/include/core_cm0plus.h ****   Core Function Interface contains:
 669:external/drivers/cmsis/include/core_cm0plus.h ****   - Core NVIC Functions
 670:external/drivers/cmsis/include/core_cm0plus.h ****   - Core SysTick Functions
 671:external/drivers/cmsis/include/core_cm0plus.h ****   - Core Register Access Functions
 672:external/drivers/cmsis/include/core_cm0plus.h ****  ******************************************************************************/
 673:external/drivers/cmsis/include/core_cm0plus.h **** /**
 674:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 675:external/drivers/cmsis/include/core_cm0plus.h **** */
 676:external/drivers/cmsis/include/core_cm0plus.h **** 
 677:external/drivers/cmsis/include/core_cm0plus.h **** 
 678:external/drivers/cmsis/include/core_cm0plus.h **** 
 679:external/drivers/cmsis/include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 680:external/drivers/cmsis/include/core_cm0plus.h **** /**
ARM GAS  /tmp/ccpL10uO.s 			page 16


 681:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 682:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 683:external/drivers/cmsis/include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 684:external/drivers/cmsis/include/core_cm0plus.h ****   @{
 685:external/drivers/cmsis/include/core_cm0plus.h ****  */
 686:external/drivers/cmsis/include/core_cm0plus.h **** 
 687:external/drivers/cmsis/include/core_cm0plus.h **** #ifdef CMSIS_NVIC_VIRTUAL
 688:external/drivers/cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 689:external/drivers/cmsis/include/core_cm0plus.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 690:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 691:external/drivers/cmsis/include/core_cm0plus.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 692:external/drivers/cmsis/include/core_cm0plus.h **** #else
 693:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 694:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 695:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 696:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 697:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 698:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 699:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 700:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 701:external/drivers/cmsis/include/core_cm0plus.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
 702:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 703:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 704:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 705:external/drivers/cmsis/include/core_cm0plus.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 706:external/drivers/cmsis/include/core_cm0plus.h **** 
 707:external/drivers/cmsis/include/core_cm0plus.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 708:external/drivers/cmsis/include/core_cm0plus.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 709:external/drivers/cmsis/include/core_cm0plus.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 710:external/drivers/cmsis/include/core_cm0plus.h ****   #endif
 711:external/drivers/cmsis/include/core_cm0plus.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 712:external/drivers/cmsis/include/core_cm0plus.h **** #else
 713:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_SetVector              __NVIC_SetVector
 714:external/drivers/cmsis/include/core_cm0plus.h ****   #define NVIC_GetVector              __NVIC_GetVector
 715:external/drivers/cmsis/include/core_cm0plus.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 716:external/drivers/cmsis/include/core_cm0plus.h **** 
 717:external/drivers/cmsis/include/core_cm0plus.h **** #define NVIC_USER_IRQ_OFFSET          16
 718:external/drivers/cmsis/include/core_cm0plus.h **** 
 719:external/drivers/cmsis/include/core_cm0plus.h **** 
 720:external/drivers/cmsis/include/core_cm0plus.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 721:external/drivers/cmsis/include/core_cm0plus.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 722:external/drivers/cmsis/include/core_cm0plus.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 723:external/drivers/cmsis/include/core_cm0plus.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 724:external/drivers/cmsis/include/core_cm0plus.h **** 
 725:external/drivers/cmsis/include/core_cm0plus.h **** 
 726:external/drivers/cmsis/include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 727:external/drivers/cmsis/include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 728:external/drivers/cmsis/include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 729:external/drivers/cmsis/include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 730:external/drivers/cmsis/include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 731:external/drivers/cmsis/include/core_cm0plus.h **** 
 732:external/drivers/cmsis/include/core_cm0plus.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 733:external/drivers/cmsis/include/core_cm0plus.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 734:external/drivers/cmsis/include/core_cm0plus.h **** 
 735:external/drivers/cmsis/include/core_cm0plus.h **** /**
 736:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Enable Interrupt
 737:external/drivers/cmsis/include/core_cm0plus.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  /tmp/ccpL10uO.s 			page 17


 738:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 739:external/drivers/cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 740:external/drivers/cmsis/include/core_cm0plus.h ****  */
 741:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 742:external/drivers/cmsis/include/core_cm0plus.h **** {
 743:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 744:external/drivers/cmsis/include/core_cm0plus.h ****   {
 745:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 746:external/drivers/cmsis/include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 747:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 748:external/drivers/cmsis/include/core_cm0plus.h ****   }
 749:external/drivers/cmsis/include/core_cm0plus.h **** }
 750:external/drivers/cmsis/include/core_cm0plus.h **** 
 751:external/drivers/cmsis/include/core_cm0plus.h **** 
 752:external/drivers/cmsis/include/core_cm0plus.h **** /**
 753:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Get Interrupt Enable status
 754:external/drivers/cmsis/include/core_cm0plus.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 755:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 756:external/drivers/cmsis/include/core_cm0plus.h ****   \return             0  Interrupt is not enabled.
 757:external/drivers/cmsis/include/core_cm0plus.h ****   \return             1  Interrupt is enabled.
 758:external/drivers/cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 759:external/drivers/cmsis/include/core_cm0plus.h ****  */
 760:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 761:external/drivers/cmsis/include/core_cm0plus.h **** {
 762:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 763:external/drivers/cmsis/include/core_cm0plus.h ****   {
 764:external/drivers/cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 765:external/drivers/cmsis/include/core_cm0plus.h ****   }
 766:external/drivers/cmsis/include/core_cm0plus.h ****   else
 767:external/drivers/cmsis/include/core_cm0plus.h ****   {
 768:external/drivers/cmsis/include/core_cm0plus.h ****     return(0U);
 769:external/drivers/cmsis/include/core_cm0plus.h ****   }
 770:external/drivers/cmsis/include/core_cm0plus.h **** }
 771:external/drivers/cmsis/include/core_cm0plus.h **** 
 772:external/drivers/cmsis/include/core_cm0plus.h **** 
 773:external/drivers/cmsis/include/core_cm0plus.h **** /**
 774:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Disable Interrupt
 775:external/drivers/cmsis/include/core_cm0plus.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 776:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 777:external/drivers/cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 778:external/drivers/cmsis/include/core_cm0plus.h ****  */
 779:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 780:external/drivers/cmsis/include/core_cm0plus.h **** {
 781:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 782:external/drivers/cmsis/include/core_cm0plus.h ****   {
 783:external/drivers/cmsis/include/core_cm0plus.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 784:external/drivers/cmsis/include/core_cm0plus.h ****     __DSB();
 785:external/drivers/cmsis/include/core_cm0plus.h ****     __ISB();
 786:external/drivers/cmsis/include/core_cm0plus.h ****   }
 787:external/drivers/cmsis/include/core_cm0plus.h **** }
 788:external/drivers/cmsis/include/core_cm0plus.h **** 
 789:external/drivers/cmsis/include/core_cm0plus.h **** 
 790:external/drivers/cmsis/include/core_cm0plus.h **** /**
 791:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 792:external/drivers/cmsis/include/core_cm0plus.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 793:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 794:external/drivers/cmsis/include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
ARM GAS  /tmp/ccpL10uO.s 			page 18


 795:external/drivers/cmsis/include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 796:external/drivers/cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 797:external/drivers/cmsis/include/core_cm0plus.h ****  */
 798:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 799:external/drivers/cmsis/include/core_cm0plus.h **** {
 800:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 801:external/drivers/cmsis/include/core_cm0plus.h ****   {
 802:external/drivers/cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 803:external/drivers/cmsis/include/core_cm0plus.h ****   }
 804:external/drivers/cmsis/include/core_cm0plus.h ****   else
 805:external/drivers/cmsis/include/core_cm0plus.h ****   {
 806:external/drivers/cmsis/include/core_cm0plus.h ****     return(0U);
 807:external/drivers/cmsis/include/core_cm0plus.h ****   }
 808:external/drivers/cmsis/include/core_cm0plus.h **** }
 809:external/drivers/cmsis/include/core_cm0plus.h **** 
 810:external/drivers/cmsis/include/core_cm0plus.h **** 
 811:external/drivers/cmsis/include/core_cm0plus.h **** /**
 812:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 813:external/drivers/cmsis/include/core_cm0plus.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 814:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 815:external/drivers/cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 816:external/drivers/cmsis/include/core_cm0plus.h ****  */
 817:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 818:external/drivers/cmsis/include/core_cm0plus.h **** {
 819:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 820:external/drivers/cmsis/include/core_cm0plus.h ****   {
 821:external/drivers/cmsis/include/core_cm0plus.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 822:external/drivers/cmsis/include/core_cm0plus.h ****   }
 823:external/drivers/cmsis/include/core_cm0plus.h **** }
 824:external/drivers/cmsis/include/core_cm0plus.h **** 
 825:external/drivers/cmsis/include/core_cm0plus.h **** 
 826:external/drivers/cmsis/include/core_cm0plus.h **** /**
 827:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 828:external/drivers/cmsis/include/core_cm0plus.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 829:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Device specific interrupt number.
 830:external/drivers/cmsis/include/core_cm0plus.h ****   \note    IRQn must not be negative.
 831:external/drivers/cmsis/include/core_cm0plus.h ****  */
 832:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 833:external/drivers/cmsis/include/core_cm0plus.h **** {
 834:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 835:external/drivers/cmsis/include/core_cm0plus.h ****   {
 836:external/drivers/cmsis/include/core_cm0plus.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 837:external/drivers/cmsis/include/core_cm0plus.h ****   }
 838:external/drivers/cmsis/include/core_cm0plus.h **** }
 839:external/drivers/cmsis/include/core_cm0plus.h **** 
 840:external/drivers/cmsis/include/core_cm0plus.h **** 
 841:external/drivers/cmsis/include/core_cm0plus.h **** /**
 842:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 843:external/drivers/cmsis/include/core_cm0plus.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 844:external/drivers/cmsis/include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 845:external/drivers/cmsis/include/core_cm0plus.h ****            or negative to specify a processor exception.
 846:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 847:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 848:external/drivers/cmsis/include/core_cm0plus.h ****   \note    The priority cannot be set for every processor exception.
 849:external/drivers/cmsis/include/core_cm0plus.h ****  */
 850:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
  39              		.loc 2 850 22 view .LVU4
ARM GAS  /tmp/ccpL10uO.s 			page 19


  40              	.LBB41:
 851:external/drivers/cmsis/include/core_cm0plus.h **** {
 852:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
  41              		.loc 2 852 3 view .LVU5
  42              	.LBE41:
  43              	.LBE40:
 133:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Prevent unused argument(s) compilation warning */
  44              		.loc 1 133 1 is_stmt 0 view .LVU6
  45 0000 70B5     		push	{r4, r5, r6, lr}
  46              	.LCFI0:
  47              		.cfi_def_cfa_offset 16
  48              		.cfi_offset 4, -16
  49              		.cfi_offset 5, -12
  50              		.cfi_offset 6, -8
  51              		.cfi_offset 14, -4
  52              	.LBB46:
  53              	.LBB44:
  54              		.loc 2 852 6 view .LVU7
  55 0002 0028     		cmp	r0, #0
  56 0004 14DB     		blt	.L2
 853:external/drivers/cmsis/include/core_cm0plus.h ****   {
 854:external/drivers/cmsis/include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
  57              		.loc 2 854 5 is_stmt 1 view .LVU8
  58 0006 154B     		ldr	r3, .L5
  59              		.loc 2 854 83 is_stmt 0 view .LVU9
  60 0008 0322     		movs	r2, #3
  61              	.LVL1:
  62              		.loc 2 854 83 view .LVU10
  63 000a 9C46     		mov	ip, r3
  64              		.loc 2 854 80 view .LVU11
  65 000c FF23     		movs	r3, #255
  66              		.loc 2 854 53 view .LVU12
  67 000e 8408     		lsrs	r4, r0, #2
  68              		.loc 2 854 83 view .LVU13
  69 0010 0240     		ands	r2, r0
  70              		.loc 2 854 80 view .LVU14
  71 0012 1800     		movs	r0, r3
  72              	.LVL2:
  73              		.loc 2 854 52 view .LVU15
  74 0014 C026     		movs	r6, #192
  75              		.loc 2 854 83 view .LVU16
  76 0016 D200     		lsls	r2, r2, #3
 855:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  77              		.loc 2 855 20 view .LVU17
  78 0018 8901     		lsls	r1, r1, #6
  79              	.LVL3:
 854:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  80              		.loc 2 854 80 view .LVU18
  81 001a 9040     		lsls	r0, r0, r2
  82              		.loc 2 855 48 view .LVU19
  83 001c 0B40     		ands	r3, r1
  84              		.loc 2 855 68 view .LVU20
  85 001e 9340     		lsls	r3, r3, r2
  86 0020 A400     		lsls	r4, r4, #2
  87 0022 6444     		add	r4, r4, ip
 854:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  88              		.loc 2 854 52 view .LVU21
ARM GAS  /tmp/ccpL10uO.s 			page 20


  89 0024 B600     		lsls	r6, r6, #2
  90 0026 A559     		ldr	r5, [r4, r6]
 854:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  91              		.loc 2 854 33 view .LVU22
  92 0028 8543     		bics	r5, r0
 854:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  93              		.loc 2 854 102 view .LVU23
  94 002a 2B43     		orrs	r3, r5
 854:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  95              		.loc 2 854 30 view .LVU24
  96 002c A351     		str	r3, [r4, r6]
  97              	.LVL4:
  98              	.L1:
 854:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  99              		.loc 2 854 30 view .LVU25
 100              	.LBE44:
 101              	.LBE46:
 139:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 102              		.loc 1 139 1 view .LVU26
 103              		@ sp needed
 104 002e 70BD     		pop	{r4, r5, r6, pc}
 105              	.LVL5:
 106              	.L2:
 107              	.LBB47:
 108              	.LBB45:
 109              	.LBB42:
 110              	.LBI42:
 850:external/drivers/cmsis/include/core_cm0plus.h **** {
 111              		.loc 2 850 22 is_stmt 1 view .LVU27
 112              	.LBB43:
 856:external/drivers/cmsis/include/core_cm0plus.h ****   }
 857:external/drivers/cmsis/include/core_cm0plus.h ****   else
 858:external/drivers/cmsis/include/core_cm0plus.h ****   {
 859:external/drivers/cmsis/include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 113              		.loc 2 859 5 view .LVU28
 114 0030 0B4A     		ldr	r2, .L5+4
 115              	.LVL6:
 116              		.loc 2 859 53 is_stmt 0 view .LVU29
 117 0032 0F23     		movs	r3, #15
 118 0034 9446     		mov	ip, r2
 119              		.loc 2 859 83 view .LVU30
 120 0036 0322     		movs	r2, #3
 121              		.loc 2 859 53 view .LVU31
 122 0038 0340     		ands	r3, r0
 123              		.loc 2 859 83 view .LVU32
 124 003a 1040     		ands	r0, r2
 125              	.LVL7:
 126              		.loc 2 859 80 view .LVU33
 127 003c FC32     		adds	r2, r2, #252
 128 003e 1500     		movs	r5, r2
 129              		.loc 2 859 83 view .LVU34
 130 0040 C000     		lsls	r0, r0, #3
 860:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 131              		.loc 2 860 20 view .LVU35
 132 0042 8901     		lsls	r1, r1, #6
 133              	.LVL8:
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
ARM GAS  /tmp/ccpL10uO.s 			page 21


 134              		.loc 2 859 80 view .LVU36
 135 0044 8540     		lsls	r5, r5, r0
 136              		.loc 2 860 48 view .LVU37
 137 0046 0A40     		ands	r2, r1
 138              		.loc 2 860 68 view .LVU38
 139 0048 8240     		lsls	r2, r2, r0
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 140              		.loc 2 859 53 view .LVU39
 141 004a 083B     		subs	r3, r3, #8
 142 004c 9B08     		lsrs	r3, r3, #2
 143 004e 9B00     		lsls	r3, r3, #2
 144 0050 6344     		add	r3, r3, ip
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 145              		.loc 2 859 52 view .LVU40
 146 0052 DC69     		ldr	r4, [r3, #28]
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 147              		.loc 2 859 33 view .LVU41
 148 0054 AC43     		bics	r4, r5
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 149              		.loc 2 859 102 view .LVU42
 150 0056 2243     		orrs	r2, r4
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 151              		.loc 2 859 30 view .LVU43
 152 0058 DA61     		str	r2, [r3, #28]
 153              	.LVL9:
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 154              		.loc 2 859 30 view .LVU44
 155              	.LBE43:
 156              	.LBE42:
 157              	.LBE45:
 158              	.LBE47:
 159              		.loc 1 139 1 view .LVU45
 160 005a E8E7     		b	.L1
 161              	.L6:
 162              		.align	2
 163              	.L5:
 164 005c 00E100E0 		.word	-536813312
 165 0060 00ED00E0 		.word	-536810240
 166              		.cfi_endproc
 167              	.LFE214:
 169              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 170              		.align	1
 171              		.p2align 2,,3
 172              		.global	HAL_NVIC_EnableIRQ
 173              		.syntax unified
 174              		.code	16
 175              		.thumb_func
 177              	HAL_NVIC_EnableIRQ:
 178              	.LVL10:
 179              	.LFB215:
 140:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 141:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 142:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 143:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 144:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 145:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 146:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         CMSIS device file (stm32c0xxxx.h))
ARM GAS  /tmp/ccpL10uO.s 			page 22


 147:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 148:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 149:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 150:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 180              		.loc 1 150 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 151:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 152:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 185              		.loc 1 152 3 view .LVU47
 153:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 154:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Enable interrupt */
 155:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 186              		.loc 1 155 3 view .LVU48
 187              	.LBB48:
 188              	.LBI48:
 741:external/drivers/cmsis/include/core_cm0plus.h **** {
 189              		.loc 2 741 22 view .LVU49
 190              	.LBB49:
 743:external/drivers/cmsis/include/core_cm0plus.h ****   {
 191              		.loc 2 743 3 view .LVU50
 743:external/drivers/cmsis/include/core_cm0plus.h ****   {
 192              		.loc 2 743 6 is_stmt 0 view .LVU51
 193 0000 0028     		cmp	r0, #0
 194 0002 05DB     		blt	.L7
 745:external/drivers/cmsis/include/core_cm0plus.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 195              		.loc 2 745 5 is_stmt 1 view .LVU52
 746:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 196              		.loc 2 746 5 view .LVU53
 746:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 197              		.loc 2 746 58 is_stmt 0 view .LVU54
 198 0004 1F22     		movs	r2, #31
 746:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 199              		.loc 2 746 22 view .LVU55
 200 0006 0123     		movs	r3, #1
 746:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 201              		.loc 2 746 58 view .LVU56
 202 0008 0240     		ands	r2, r0
 746:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 203              		.loc 2 746 22 view .LVU57
 204 000a 9340     		lsls	r3, r3, r2
 746:external/drivers/cmsis/include/core_cm0plus.h ****     __COMPILER_BARRIER();
 205              		.loc 2 746 20 view .LVU58
 206 000c 014A     		ldr	r2, .L9
 207 000e 1360     		str	r3, [r2]
 747:external/drivers/cmsis/include/core_cm0plus.h ****   }
 208              		.loc 2 747 5 is_stmt 1 view .LVU59
 209              	.LVL11:
 210              	.L7:
 747:external/drivers/cmsis/include/core_cm0plus.h ****   }
 211              		.loc 2 747 5 is_stmt 0 view .LVU60
 212              	.LBE49:
 213              	.LBE48:
 156:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 214              		.loc 1 156 1 view .LVU61
ARM GAS  /tmp/ccpL10uO.s 			page 23


 215              		@ sp needed
 216 0010 7047     		bx	lr
 217              	.L10:
 218 0012 C046     		.align	2
 219              	.L9:
 220 0014 00E100E0 		.word	-536813312
 221              		.cfi_endproc
 222              	.LFE215:
 224              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 225              		.align	1
 226              		.p2align 2,,3
 227              		.global	HAL_NVIC_DisableIRQ
 228              		.syntax unified
 229              		.code	16
 230              		.thumb_func
 232              	HAL_NVIC_DisableIRQ:
 233              	.LVL12:
 234              	.LFB216:
 157:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 158:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 159:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 160:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 161:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 162:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 163:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         CMSIS device file (stm32c0xxxx.h))
 164:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 165:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 166:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 167:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 235              		.loc 1 167 1 is_stmt 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              		@ link register save eliminated.
 168:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 169:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 240              		.loc 1 169 3 view .LVU63
 170:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 171:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Disable interrupt */
 172:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 241              		.loc 1 172 3 view .LVU64
 242              	.LBB50:
 243              	.LBI50:
 779:external/drivers/cmsis/include/core_cm0plus.h **** {
 244              		.loc 2 779 22 view .LVU65
 245              	.LBB51:
 781:external/drivers/cmsis/include/core_cm0plus.h ****   {
 246              		.loc 2 781 3 view .LVU66
 781:external/drivers/cmsis/include/core_cm0plus.h ****   {
 247              		.loc 2 781 6 is_stmt 0 view .LVU67
 248 0000 0028     		cmp	r0, #0
 249 0002 0ADB     		blt	.L11
 783:external/drivers/cmsis/include/core_cm0plus.h ****     __DSB();
 250              		.loc 2 783 5 is_stmt 1 view .LVU68
 783:external/drivers/cmsis/include/core_cm0plus.h ****     __DSB();
 251              		.loc 2 783 58 is_stmt 0 view .LVU69
 252 0004 1F22     		movs	r2, #31
ARM GAS  /tmp/ccpL10uO.s 			page 24


 783:external/drivers/cmsis/include/core_cm0plus.h ****     __DSB();
 253              		.loc 2 783 22 view .LVU70
 254 0006 0123     		movs	r3, #1
 783:external/drivers/cmsis/include/core_cm0plus.h ****     __DSB();
 255              		.loc 2 783 58 view .LVU71
 256 0008 0240     		ands	r2, r0
 783:external/drivers/cmsis/include/core_cm0plus.h ****     __DSB();
 257              		.loc 2 783 22 view .LVU72
 258 000a 9340     		lsls	r3, r3, r2
 783:external/drivers/cmsis/include/core_cm0plus.h ****     __DSB();
 259              		.loc 2 783 20 view .LVU73
 260 000c 8022     		movs	r2, #128
 261 000e 0349     		ldr	r1, .L13
 262 0010 8B50     		str	r3, [r1, r2]
 784:external/drivers/cmsis/include/core_cm0plus.h ****     __ISB();
 263              		.loc 2 784 5 is_stmt 1 view .LVU74
 264              	.LBB52:
 265              	.LBI52:
 266              		.file 3 "external/drivers/cmsis/include/cmsis_gcc.h"
   1:external/drivers/cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:external/drivers/cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:external/drivers/cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:external/drivers/cmsis/include/cmsis_gcc.h ****  * @version  V5.4.1
   5:external/drivers/cmsis/include/cmsis_gcc.h ****  * @date     27. May 2021
   6:external/drivers/cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:external/drivers/cmsis/include/cmsis_gcc.h **** /*
   8:external/drivers/cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:external/drivers/cmsis/include/cmsis_gcc.h ****  *
  10:external/drivers/cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:external/drivers/cmsis/include/cmsis_gcc.h ****  *
  12:external/drivers/cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:external/drivers/cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:external/drivers/cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:external/drivers/cmsis/include/cmsis_gcc.h ****  *
  16:external/drivers/cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:external/drivers/cmsis/include/cmsis_gcc.h ****  *
  18:external/drivers/cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:external/drivers/cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:external/drivers/cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:external/drivers/cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:external/drivers/cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:external/drivers/cmsis/include/cmsis_gcc.h ****  */
  24:external/drivers/cmsis/include/cmsis_gcc.h **** 
  25:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:external/drivers/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:external/drivers/cmsis/include/cmsis_gcc.h **** 
  28:external/drivers/cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:external/drivers/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:external/drivers/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:external/drivers/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:external/drivers/cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:external/drivers/cmsis/include/cmsis_gcc.h **** 
  34:external/drivers/cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  38:external/drivers/cmsis/include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccpL10uO.s 			page 25


  39:external/drivers/cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  43:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  46:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  49:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  52:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  55:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  58:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  61:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  64:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  67:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  70:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:external/drivers/cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  78:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:external/drivers/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  86:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:external/drivers/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
  94:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/ccpL10uO.s 			page 26


  96:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:external/drivers/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 102:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:external/drivers/cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:external/drivers/cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 110:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 113:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 116:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:external/drivers/cmsis/include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 119:external/drivers/cmsis/include/cmsis_gcc.h **** 
 120:external/drivers/cmsis/include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:external/drivers/cmsis/include/cmsis_gcc.h **** 
 122:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:external/drivers/cmsis/include/cmsis_gcc.h **** 
 124:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 125:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:external/drivers/cmsis/include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:external/drivers/cmsis/include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:external/drivers/cmsis/include/cmsis_gcc.h ****            in the used linker script.
 129:external/drivers/cmsis/include/cmsis_gcc.h **** 
 130:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 131:external/drivers/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:external/drivers/cmsis/include/cmsis_gcc.h **** {
 133:external/drivers/cmsis/include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:external/drivers/cmsis/include/cmsis_gcc.h **** 
 135:external/drivers/cmsis/include/cmsis_gcc.h ****   typedef struct {
 136:external/drivers/cmsis/include/cmsis_gcc.h ****     uint32_t const* src;
 137:external/drivers/cmsis/include/cmsis_gcc.h ****     uint32_t* dest;
 138:external/drivers/cmsis/include/cmsis_gcc.h ****     uint32_t  wlen;
 139:external/drivers/cmsis/include/cmsis_gcc.h ****   } __copy_table_t;
 140:external/drivers/cmsis/include/cmsis_gcc.h **** 
 141:external/drivers/cmsis/include/cmsis_gcc.h ****   typedef struct {
 142:external/drivers/cmsis/include/cmsis_gcc.h ****     uint32_t* dest;
 143:external/drivers/cmsis/include/cmsis_gcc.h ****     uint32_t  wlen;
 144:external/drivers/cmsis/include/cmsis_gcc.h ****   } __zero_table_t;
 145:external/drivers/cmsis/include/cmsis_gcc.h **** 
 146:external/drivers/cmsis/include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:external/drivers/cmsis/include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:external/drivers/cmsis/include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:external/drivers/cmsis/include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:external/drivers/cmsis/include/cmsis_gcc.h **** 
 151:external/drivers/cmsis/include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:external/drivers/cmsis/include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
ARM GAS  /tmp/ccpL10uO.s 			page 27


 153:external/drivers/cmsis/include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:external/drivers/cmsis/include/cmsis_gcc.h ****     }
 155:external/drivers/cmsis/include/cmsis_gcc.h ****   }
 156:external/drivers/cmsis/include/cmsis_gcc.h **** 
 157:external/drivers/cmsis/include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:external/drivers/cmsis/include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:external/drivers/cmsis/include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:external/drivers/cmsis/include/cmsis_gcc.h ****     }
 161:external/drivers/cmsis/include/cmsis_gcc.h ****   }
 162:external/drivers/cmsis/include/cmsis_gcc.h **** 
 163:external/drivers/cmsis/include/cmsis_gcc.h ****   _start();
 164:external/drivers/cmsis/include/cmsis_gcc.h **** }
 165:external/drivers/cmsis/include/cmsis_gcc.h **** 
 166:external/drivers/cmsis/include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 168:external/drivers/cmsis/include/cmsis_gcc.h **** 
 169:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:external/drivers/cmsis/include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 172:external/drivers/cmsis/include/cmsis_gcc.h **** 
 173:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:external/drivers/cmsis/include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 176:external/drivers/cmsis/include/cmsis_gcc.h **** 
 177:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:external/drivers/cmsis/include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 180:external/drivers/cmsis/include/cmsis_gcc.h **** 
 181:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:external/drivers/cmsis/include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 184:external/drivers/cmsis/include/cmsis_gcc.h **** 
 185:external/drivers/cmsis/include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:external/drivers/cmsis/include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 189:external/drivers/cmsis/include/cmsis_gcc.h **** 
 190:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:external/drivers/cmsis/include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 193:external/drivers/cmsis/include/cmsis_gcc.h **** 
 194:external/drivers/cmsis/include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:external/drivers/cmsis/include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 197:external/drivers/cmsis/include/cmsis_gcc.h **** 
 198:external/drivers/cmsis/include/cmsis_gcc.h **** 
 199:external/drivers/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:external/drivers/cmsis/include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:external/drivers/cmsis/include/cmsis_gcc.h **** }
 202:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 203:external/drivers/cmsis/include/cmsis_gcc.h **** 
 204:external/drivers/cmsis/include/cmsis_gcc.h **** 
 205:external/drivers/cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:external/drivers/cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:external/drivers/cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 208:external/drivers/cmsis/include/cmsis_gcc.h ****   @{
 209:external/drivers/cmsis/include/cmsis_gcc.h **** */
ARM GAS  /tmp/ccpL10uO.s 			page 28


 210:external/drivers/cmsis/include/cmsis_gcc.h **** 
 211:external/drivers/cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:external/drivers/cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:external/drivers/cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:external/drivers/cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:external/drivers/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:external/drivers/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:external/drivers/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:external/drivers/cmsis/include/cmsis_gcc.h **** #else
 219:external/drivers/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:external/drivers/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:external/drivers/cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:external/drivers/cmsis/include/cmsis_gcc.h **** #endif
 223:external/drivers/cmsis/include/cmsis_gcc.h **** 
 224:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 225:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 226:external/drivers/cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 228:external/drivers/cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:external/drivers/cmsis/include/cmsis_gcc.h **** 
 230:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 231:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:external/drivers/cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 234:external/drivers/cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:external/drivers/cmsis/include/cmsis_gcc.h **** 
 236:external/drivers/cmsis/include/cmsis_gcc.h **** 
 237:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 238:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 239:external/drivers/cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:external/drivers/cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 242:external/drivers/cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:external/drivers/cmsis/include/cmsis_gcc.h **** 
 244:external/drivers/cmsis/include/cmsis_gcc.h **** 
 245:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 246:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 247:external/drivers/cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 249:external/drivers/cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:external/drivers/cmsis/include/cmsis_gcc.h **** 
 251:external/drivers/cmsis/include/cmsis_gcc.h **** 
 252:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 253:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:external/drivers/cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:external/drivers/cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:external/drivers/cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 257:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 258:external/drivers/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:external/drivers/cmsis/include/cmsis_gcc.h **** {
 260:external/drivers/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:external/drivers/cmsis/include/cmsis_gcc.h **** }
 262:external/drivers/cmsis/include/cmsis_gcc.h **** 
 263:external/drivers/cmsis/include/cmsis_gcc.h **** 
 264:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 265:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:external/drivers/cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
ARM GAS  /tmp/ccpL10uO.s 			page 29


 267:external/drivers/cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 269:external/drivers/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 267              		.loc 3 269 27 view .LVU75
 268              	.LBB53:
 270:external/drivers/cmsis/include/cmsis_gcc.h **** {
 271:external/drivers/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 269              		.loc 3 271 3 view .LVU76
 270              		.syntax divided
 271              	@ 271 "external/drivers/cmsis/include/cmsis_gcc.h" 1
 272 0012 BFF34F8F 		dsb 0xF
 273              	@ 0 "" 2
 274              		.thumb
 275              		.syntax unified
 276              	.LBE53:
 277              	.LBE52:
 785:external/drivers/cmsis/include/core_cm0plus.h ****   }
 278              		.loc 2 785 5 view .LVU77
 279              	.LBB54:
 280              	.LBI54:
 258:external/drivers/cmsis/include/cmsis_gcc.h **** {
 281              		.loc 3 258 27 view .LVU78
 282              	.LBB55:
 260:external/drivers/cmsis/include/cmsis_gcc.h **** }
 283              		.loc 3 260 3 view .LVU79
 284              		.syntax divided
 285              	@ 260 "external/drivers/cmsis/include/cmsis_gcc.h" 1
 286 0016 BFF36F8F 		isb 0xF
 287              	@ 0 "" 2
 288              	.LVL13:
 289              		.thumb
 290              		.syntax unified
 291              	.L11:
 260:external/drivers/cmsis/include/cmsis_gcc.h **** }
 292              		.loc 3 260 3 is_stmt 0 view .LVU80
 293              	.LBE55:
 294              	.LBE54:
 295              	.LBE51:
 296              	.LBE50:
 173:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 297              		.loc 1 173 1 view .LVU81
 298              		@ sp needed
 299 001a 7047     		bx	lr
 300              	.L14:
 301              		.align	2
 302              	.L13:
 303 001c 00E100E0 		.word	-536813312
 304              		.cfi_endproc
 305              	.LFE216:
 307              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 308              		.align	1
 309              		.p2align 2,,3
 310              		.global	HAL_NVIC_SystemReset
 311              		.syntax unified
 312              		.code	16
 313              		.thumb_func
 315              	HAL_NVIC_SystemReset:
ARM GAS  /tmp/ccpL10uO.s 			page 30


 316              	.LFB217:
 174:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 175:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 176:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 177:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 178:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 179:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 180:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 317              		.loc 1 180 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ Volatile: function does not return.
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 181:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* System Reset */
 182:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   NVIC_SystemReset();
 323              		.loc 1 182 3 view .LVU83
 324              	.LBB62:
 325              	.LBI62:
 861:external/drivers/cmsis/include/core_cm0plus.h ****   }
 862:external/drivers/cmsis/include/core_cm0plus.h **** }
 863:external/drivers/cmsis/include/core_cm0plus.h **** 
 864:external/drivers/cmsis/include/core_cm0plus.h **** 
 865:external/drivers/cmsis/include/core_cm0plus.h **** /**
 866:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 867:external/drivers/cmsis/include/core_cm0plus.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
 868:external/drivers/cmsis/include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 869:external/drivers/cmsis/include/core_cm0plus.h ****            or negative to specify a processor exception.
 870:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
 871:external/drivers/cmsis/include/core_cm0plus.h ****   \return             Interrupt Priority.
 872:external/drivers/cmsis/include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 873:external/drivers/cmsis/include/core_cm0plus.h ****  */
 874:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
 875:external/drivers/cmsis/include/core_cm0plus.h **** {
 876:external/drivers/cmsis/include/core_cm0plus.h **** 
 877:external/drivers/cmsis/include/core_cm0plus.h ****   if ((int32_t)(IRQn) >= 0)
 878:external/drivers/cmsis/include/core_cm0plus.h ****   {
 879:external/drivers/cmsis/include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 880:external/drivers/cmsis/include/core_cm0plus.h ****   }
 881:external/drivers/cmsis/include/core_cm0plus.h ****   else
 882:external/drivers/cmsis/include/core_cm0plus.h ****   {
 883:external/drivers/cmsis/include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 884:external/drivers/cmsis/include/core_cm0plus.h ****   }
 885:external/drivers/cmsis/include/core_cm0plus.h **** }
 886:external/drivers/cmsis/include/core_cm0plus.h **** 
 887:external/drivers/cmsis/include/core_cm0plus.h **** 
 888:external/drivers/cmsis/include/core_cm0plus.h **** /**
 889:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Encode Priority
 890:external/drivers/cmsis/include/core_cm0plus.h ****   \details Encodes the priority for an interrupt with the given priority group,
 891:external/drivers/cmsis/include/core_cm0plus.h ****            preemptive priority value, and subpriority value.
 892:external/drivers/cmsis/include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 893:external/drivers/cmsis/include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
 894:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 895:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
 896:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
 897:external/drivers/cmsis/include/core_cm0plus.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
 898:external/drivers/cmsis/include/core_cm0plus.h ****  */
ARM GAS  /tmp/ccpL10uO.s 			page 31


 899:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 900:external/drivers/cmsis/include/core_cm0plus.h **** {
 901:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 902:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 903:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 904:external/drivers/cmsis/include/core_cm0plus.h **** 
 905:external/drivers/cmsis/include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 906:external/drivers/cmsis/include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 907:external/drivers/cmsis/include/core_cm0plus.h **** 
 908:external/drivers/cmsis/include/core_cm0plus.h ****   return (
 909:external/drivers/cmsis/include/core_cm0plus.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 910:external/drivers/cmsis/include/core_cm0plus.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 911:external/drivers/cmsis/include/core_cm0plus.h ****          );
 912:external/drivers/cmsis/include/core_cm0plus.h **** }
 913:external/drivers/cmsis/include/core_cm0plus.h **** 
 914:external/drivers/cmsis/include/core_cm0plus.h **** 
 915:external/drivers/cmsis/include/core_cm0plus.h **** /**
 916:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Decode Priority
 917:external/drivers/cmsis/include/core_cm0plus.h ****   \details Decodes an interrupt priority value with a given priority group to
 918:external/drivers/cmsis/include/core_cm0plus.h ****            preemptive priority value and subpriority value.
 919:external/drivers/cmsis/include/core_cm0plus.h ****            In case of a conflict between priority grouping and available
 920:external/drivers/cmsis/include/core_cm0plus.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 921:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
 922:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]     PriorityGroup  Used priority group.
 923:external/drivers/cmsis/include/core_cm0plus.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
 924:external/drivers/cmsis/include/core_cm0plus.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
 925:external/drivers/cmsis/include/core_cm0plus.h ****  */
 926:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
 927:external/drivers/cmsis/include/core_cm0plus.h **** {
 928:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 929:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t PreemptPriorityBits;
 930:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t SubPriorityBits;
 931:external/drivers/cmsis/include/core_cm0plus.h **** 
 932:external/drivers/cmsis/include/core_cm0plus.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 933:external/drivers/cmsis/include/core_cm0plus.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 934:external/drivers/cmsis/include/core_cm0plus.h **** 
 935:external/drivers/cmsis/include/core_cm0plus.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 936:external/drivers/cmsis/include/core_cm0plus.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 937:external/drivers/cmsis/include/core_cm0plus.h **** }
 938:external/drivers/cmsis/include/core_cm0plus.h **** 
 939:external/drivers/cmsis/include/core_cm0plus.h **** 
 940:external/drivers/cmsis/include/core_cm0plus.h **** /**
 941:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Set Interrupt Vector
 942:external/drivers/cmsis/include/core_cm0plus.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
 943:external/drivers/cmsis/include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 944:external/drivers/cmsis/include/core_cm0plus.h ****            or negative to specify a processor exception.
 945:external/drivers/cmsis/include/core_cm0plus.h ****            VTOR must been relocated to SRAM before.
 946:external/drivers/cmsis/include/core_cm0plus.h ****            If VTOR is not present address 0 must be mapped to SRAM.
 947:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number
 948:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]   vector    Address of interrupt handler function
 949:external/drivers/cmsis/include/core_cm0plus.h ****  */
 950:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
 951:external/drivers/cmsis/include/core_cm0plus.h **** {
 952:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 953:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 954:external/drivers/cmsis/include/core_cm0plus.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
 955:external/drivers/cmsis/include/core_cm0plus.h **** #else
ARM GAS  /tmp/ccpL10uO.s 			page 32


 956:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 957:external/drivers/cmsis/include/core_cm0plus.h ****   *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to ac
 958:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 959:external/drivers/cmsis/include/core_cm0plus.h ****   /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
 960:external/drivers/cmsis/include/core_cm0plus.h **** }
 961:external/drivers/cmsis/include/core_cm0plus.h **** 
 962:external/drivers/cmsis/include/core_cm0plus.h **** 
 963:external/drivers/cmsis/include/core_cm0plus.h **** /**
 964:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   Get Interrupt Vector
 965:external/drivers/cmsis/include/core_cm0plus.h ****   \details Reads an interrupt vector from interrupt vector table.
 966:external/drivers/cmsis/include/core_cm0plus.h ****            The interrupt number can be positive to specify a device specific interrupt,
 967:external/drivers/cmsis/include/core_cm0plus.h ****            or negative to specify a processor exception.
 968:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]   IRQn      Interrupt number.
 969:external/drivers/cmsis/include/core_cm0plus.h ****   \return                 Address of interrupt handler function
 970:external/drivers/cmsis/include/core_cm0plus.h ****  */
 971:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
 972:external/drivers/cmsis/include/core_cm0plus.h **** {
 973:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
 974:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
 975:external/drivers/cmsis/include/core_cm0plus.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
 976:external/drivers/cmsis/include/core_cm0plus.h **** #else
 977:external/drivers/cmsis/include/core_cm0plus.h ****   uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt 
 978:external/drivers/cmsis/include/core_cm0plus.h ****   return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to ac
 979:external/drivers/cmsis/include/core_cm0plus.h **** #endif
 980:external/drivers/cmsis/include/core_cm0plus.h **** }
 981:external/drivers/cmsis/include/core_cm0plus.h **** 
 982:external/drivers/cmsis/include/core_cm0plus.h **** 
 983:external/drivers/cmsis/include/core_cm0plus.h **** /**
 984:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   System Reset
 985:external/drivers/cmsis/include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 986:external/drivers/cmsis/include/core_cm0plus.h ****  */
 987:external/drivers/cmsis/include/core_cm0plus.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 326              		.loc 2 987 34 view .LVU84
 327              	.LBB63:
 988:external/drivers/cmsis/include/core_cm0plus.h **** {
 989:external/drivers/cmsis/include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
 328              		.loc 2 989 3 view .LVU85
 329              	.LBB64:
 330              	.LBI64:
 269:external/drivers/cmsis/include/cmsis_gcc.h **** {
 331              		.loc 3 269 27 view .LVU86
 332              	.LBB65:
 333              		.loc 3 271 3 view .LVU87
 334              		.syntax divided
 335              	@ 271 "external/drivers/cmsis/include/cmsis_gcc.h" 1
 336 0000 BFF34F8F 		dsb 0xF
 337              	@ 0 "" 2
 338              		.thumb
 339              		.syntax unified
 340              	.LBE65:
 341              	.LBE64:
 990:external/drivers/cmsis/include/core_cm0plus.h ****                                                                        buffered write are completed
 991:external/drivers/cmsis/include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 342              		.loc 2 991 3 view .LVU88
 343              		.loc 2 991 15 is_stmt 0 view .LVU89
 344 0004 034B     		ldr	r3, .L17
 345 0006 044A     		ldr	r2, .L17+4
ARM GAS  /tmp/ccpL10uO.s 			page 33


 346 0008 DA60     		str	r2, [r3, #12]
 992:external/drivers/cmsis/include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 993:external/drivers/cmsis/include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
 347              		.loc 2 993 3 is_stmt 1 view .LVU90
 348              	.LBB66:
 349              	.LBI66:
 269:external/drivers/cmsis/include/cmsis_gcc.h **** {
 350              		.loc 3 269 27 view .LVU91
 351              	.LBB67:
 352              		.loc 3 271 3 view .LVU92
 353              		.syntax divided
 354              	@ 271 "external/drivers/cmsis/include/cmsis_gcc.h" 1
 355 000a BFF34F8F 		dsb 0xF
 356              	@ 0 "" 2
 357              		.thumb
 358              		.syntax unified
 359              	.L16:
 360              	.LBE67:
 361              	.LBE66:
 994:external/drivers/cmsis/include/core_cm0plus.h **** 
 995:external/drivers/cmsis/include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
 362              		.loc 2 995 3 view .LVU93
 996:external/drivers/cmsis/include/core_cm0plus.h ****   {
 997:external/drivers/cmsis/include/core_cm0plus.h ****     __NOP();
 363              		.loc 2 997 5 view .LVU94
 364              		.syntax divided
 365              	@ 997 "external/drivers/cmsis/include/core_cm0plus.h" 1
 366 000e C046     		nop
 367              	@ 0 "" 2
 995:external/drivers/cmsis/include/core_cm0plus.h ****   {
 368              		.loc 2 995 3 view .LVU95
 369              		.thumb
 370              		.syntax unified
 371 0010 FDE7     		b	.L16
 372              	.L18:
 373 0012 C046     		.align	2
 374              	.L17:
 375 0014 00ED00E0 		.word	-536810240
 376 0018 0400FA05 		.word	100270084
 377              	.LBE63:
 378              	.LBE62:
 379              		.cfi_endproc
 380              	.LFE217:
 382              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 383              		.align	1
 384              		.p2align 2,,3
 385              		.global	HAL_SYSTICK_Config
 386              		.syntax unified
 387              		.code	16
 388              		.thumb_func
 390              	HAL_SYSTICK_Config:
 391              	.LVL14:
 392              	.LFB218:
 183:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 184:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 185:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 186:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
ARM GAS  /tmp/ccpL10uO.s 			page 34


 187:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 188:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 189:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 190:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *                  - 1  Function failed.
 191:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 192:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 193:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 393              		.loc 1 193 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 194:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 398              		.loc 1 194 3 view .LVU97
 399              	.LBB74:
 400              	.LBI74:
 998:external/drivers/cmsis/include/core_cm0plus.h ****   }
 999:external/drivers/cmsis/include/core_cm0plus.h **** }
1000:external/drivers/cmsis/include/core_cm0plus.h **** 
1001:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of CMSIS_Core_NVICFunctions */
1002:external/drivers/cmsis/include/core_cm0plus.h **** 
1003:external/drivers/cmsis/include/core_cm0plus.h **** /* ##########################  MPU functions  #################################### */
1004:external/drivers/cmsis/include/core_cm0plus.h **** 
1005:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1006:external/drivers/cmsis/include/core_cm0plus.h **** 
1007:external/drivers/cmsis/include/core_cm0plus.h **** #include "mpu_armv7.h"
1008:external/drivers/cmsis/include/core_cm0plus.h **** 
1009:external/drivers/cmsis/include/core_cm0plus.h **** #endif
1010:external/drivers/cmsis/include/core_cm0plus.h **** 
1011:external/drivers/cmsis/include/core_cm0plus.h **** /* ##########################  FPU functions  #################################### */
1012:external/drivers/cmsis/include/core_cm0plus.h **** /**
1013:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
1014:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1015:external/drivers/cmsis/include/core_cm0plus.h ****   \brief    Function that provides FPU type.
1016:external/drivers/cmsis/include/core_cm0plus.h ****   @{
1017:external/drivers/cmsis/include/core_cm0plus.h ****  */
1018:external/drivers/cmsis/include/core_cm0plus.h **** 
1019:external/drivers/cmsis/include/core_cm0plus.h **** /**
1020:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   get FPU type
1021:external/drivers/cmsis/include/core_cm0plus.h ****   \details returns the FPU type
1022:external/drivers/cmsis/include/core_cm0plus.h ****   \returns
1023:external/drivers/cmsis/include/core_cm0plus.h ****    - \b  0: No FPU
1024:external/drivers/cmsis/include/core_cm0plus.h ****    - \b  1: Single precision FPU
1025:external/drivers/cmsis/include/core_cm0plus.h ****    - \b  2: Double + Single precision FPU
1026:external/drivers/cmsis/include/core_cm0plus.h ****  */
1027:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1028:external/drivers/cmsis/include/core_cm0plus.h **** {
1029:external/drivers/cmsis/include/core_cm0plus.h ****     return 0U;           /* No FPU */
1030:external/drivers/cmsis/include/core_cm0plus.h **** }
1031:external/drivers/cmsis/include/core_cm0plus.h **** 
1032:external/drivers/cmsis/include/core_cm0plus.h **** 
1033:external/drivers/cmsis/include/core_cm0plus.h **** /*@} end of CMSIS_Core_FpuFunctions */
1034:external/drivers/cmsis/include/core_cm0plus.h **** 
1035:external/drivers/cmsis/include/core_cm0plus.h **** 
1036:external/drivers/cmsis/include/core_cm0plus.h **** 
1037:external/drivers/cmsis/include/core_cm0plus.h **** /* ##################################    SysTick function  ########################################
1038:external/drivers/cmsis/include/core_cm0plus.h **** /**
ARM GAS  /tmp/ccpL10uO.s 			page 35


1039:external/drivers/cmsis/include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
1040:external/drivers/cmsis/include/core_cm0plus.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1041:external/drivers/cmsis/include/core_cm0plus.h ****   \brief    Functions that configure the System.
1042:external/drivers/cmsis/include/core_cm0plus.h ****   @{
1043:external/drivers/cmsis/include/core_cm0plus.h ****  */
1044:external/drivers/cmsis/include/core_cm0plus.h **** 
1045:external/drivers/cmsis/include/core_cm0plus.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1046:external/drivers/cmsis/include/core_cm0plus.h **** 
1047:external/drivers/cmsis/include/core_cm0plus.h **** /**
1048:external/drivers/cmsis/include/core_cm0plus.h ****   \brief   System Tick Configuration
1049:external/drivers/cmsis/include/core_cm0plus.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1050:external/drivers/cmsis/include/core_cm0plus.h ****            Counter is in free running mode to generate periodic interrupts.
1051:external/drivers/cmsis/include/core_cm0plus.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1052:external/drivers/cmsis/include/core_cm0plus.h ****   \return          0  Function succeeded.
1053:external/drivers/cmsis/include/core_cm0plus.h ****   \return          1  Function failed.
1054:external/drivers/cmsis/include/core_cm0plus.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1055:external/drivers/cmsis/include/core_cm0plus.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1056:external/drivers/cmsis/include/core_cm0plus.h ****            must contain a vendor-specific implementation of this function.
1057:external/drivers/cmsis/include/core_cm0plus.h ****  */
1058:external/drivers/cmsis/include/core_cm0plus.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 401              		.loc 2 1058 26 view .LVU98
 402              	.LBB75:
1059:external/drivers/cmsis/include/core_cm0plus.h **** {
1060:external/drivers/cmsis/include/core_cm0plus.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 403              		.loc 2 1060 3 view .LVU99
 404              		.loc 2 1060 6 is_stmt 0 view .LVU100
 405 0000 8022     		movs	r2, #128
 406              		.loc 2 1060 14 view .LVU101
 407 0002 431E     		subs	r3, r0, #1
 408              		.loc 2 1060 6 view .LVU102
 409 0004 5204     		lsls	r2, r2, #17
1061:external/drivers/cmsis/include/core_cm0plus.h ****   {
1062:external/drivers/cmsis/include/core_cm0plus.h ****     return (1UL);                                                   /* Reload value impossible */
 410              		.loc 2 1062 12 view .LVU103
 411 0006 0120     		movs	r0, #1
 412              	.LVL15:
1060:external/drivers/cmsis/include/core_cm0plus.h ****   {
 413              		.loc 2 1060 6 view .LVU104
 414 0008 9342     		cmp	r3, r2
 415 000a 0ED2     		bcs	.L19
1063:external/drivers/cmsis/include/core_cm0plus.h ****   }
1064:external/drivers/cmsis/include/core_cm0plus.h **** 
1065:external/drivers/cmsis/include/core_cm0plus.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 416              		.loc 2 1065 3 is_stmt 1 view .LVU105
 417              	.LBB76:
 418              	.LBB77:
 419              	.LBB78:
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 420              		.loc 2 859 102 is_stmt 0 view .LVU106
 421 000c C021     		movs	r1, #192
 422              	.LBE78:
 423              	.LBE77:
 424              	.LBE76:
 425              		.loc 2 1065 18 view .LVU107
 426 000e 074A     		ldr	r2, .L22
 427              	.LBB83:
 428              	.LBB81:
ARM GAS  /tmp/ccpL10uO.s 			page 36


 429              	.LBB79:
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 430              		.loc 2 859 52 view .LVU108
 431 0010 0748     		ldr	r0, .L22+4
 432              	.LBE79:
 433              	.LBE81:
 434              	.LBE83:
 435              		.loc 2 1065 18 view .LVU109
 436 0012 5360     		str	r3, [r2, #4]
1066:external/drivers/cmsis/include/core_cm0plus.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 437              		.loc 2 1066 3 is_stmt 1 view .LVU110
 438              	.LVL16:
 439              	.LBB84:
 440              	.LBI76:
 850:external/drivers/cmsis/include/core_cm0plus.h **** {
 441              		.loc 2 850 22 view .LVU111
 852:external/drivers/cmsis/include/core_cm0plus.h ****   {
 442              		.loc 2 852 3 view .LVU112
 443              	.LBB82:
 444              	.LBI77:
 850:external/drivers/cmsis/include/core_cm0plus.h **** {
 445              		.loc 2 850 22 view .LVU113
 446              	.LBB80:
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 447              		.loc 2 859 5 view .LVU114
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 448              		.loc 2 859 52 is_stmt 0 view .LVU115
 449 0014 036A     		ldr	r3, [r0, #32]
 450              	.LVL17:
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 451              		.loc 2 859 102 view .LVU116
 452 0016 0906     		lsls	r1, r1, #24
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 453              		.loc 2 859 33 view .LVU117
 454 0018 1B02     		lsls	r3, r3, #8
 455 001a 1B0A     		lsrs	r3, r3, #8
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 456              		.loc 2 859 102 view .LVU118
 457 001c 0B43     		orrs	r3, r1
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 458              		.loc 2 859 30 view .LVU119
 459 001e 0362     		str	r3, [r0, #32]
 460              	.LVL18:
 859:external/drivers/cmsis/include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 461              		.loc 2 859 30 view .LVU120
 462              	.LBE80:
 463              	.LBE82:
 464              	.LBE84:
1067:external/drivers/cmsis/include/core_cm0plus.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 465              		.loc 2 1067 3 is_stmt 1 view .LVU121
 466              		.loc 2 1067 18 is_stmt 0 view .LVU122
 467 0020 0023     		movs	r3, #0
1068:external/drivers/cmsis/include/core_cm0plus.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1069:external/drivers/cmsis/include/core_cm0plus.h ****                    SysTick_CTRL_TICKINT_Msk   |
1070:external/drivers/cmsis/include/core_cm0plus.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1071:external/drivers/cmsis/include/core_cm0plus.h ****   return (0UL);                                                     /* Function successful */
 468              		.loc 2 1071 10 view .LVU123
ARM GAS  /tmp/ccpL10uO.s 			page 37


 469 0022 0020     		movs	r0, #0
1067:external/drivers/cmsis/include/core_cm0plus.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 470              		.loc 2 1067 18 view .LVU124
 471 0024 9360     		str	r3, [r2, #8]
1068:external/drivers/cmsis/include/core_cm0plus.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 472              		.loc 2 1068 3 is_stmt 1 view .LVU125
1068:external/drivers/cmsis/include/core_cm0plus.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 473              		.loc 2 1068 18 is_stmt 0 view .LVU126
 474 0026 0733     		adds	r3, r3, #7
 475 0028 1360     		str	r3, [r2]
 476              		.loc 2 1071 3 is_stmt 1 view .LVU127
 477              	.L19:
 478              	.LBE75:
 479              	.LBE74:
 195:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 480              		.loc 1 195 1 is_stmt 0 view .LVU128
 481              		@ sp needed
 482 002a 7047     		bx	lr
 483              	.L23:
 484              		.align	2
 485              	.L22:
 486 002c 10E000E0 		.word	-536813552
 487 0030 00ED00E0 		.word	-536810240
 488              		.cfi_endproc
 489              	.LFE218:
 491              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 492              		.align	1
 493              		.p2align 2,,3
 494              		.global	HAL_NVIC_GetPriority
 495              		.syntax unified
 496              		.code	16
 497              		.thumb_func
 499              	HAL_NVIC_GetPriority:
 500              	.LVL19:
 501              	.LFB219:
 196:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 197:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @}
 198:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 199:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 200:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 201:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief   Cortex control functions
 202:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *
 203:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** @verbatim
 204:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ==============================================================================
 205:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 206:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   ==============================================================================
 207:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     [..]
 208:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 209:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 210:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 211:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 212:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** @endverbatim
 213:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @{
 214:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 215:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 216:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 217:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
ARM GAS  /tmp/ccpL10uO.s 			page 38


 218:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 219:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 220:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 221:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         CMSIS device file (stm32c0xxxx.h))
 222:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 223:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 224:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriority(IRQn_Type IRQn)
 225:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 502              		.loc 1 225 1 is_stmt 1 view -0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 506              		@ link register save eliminated.
 226:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 227:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   return NVIC_GetPriority(IRQn);
 507              		.loc 1 227 3 view .LVU130
 508              	.LBB87:
 509              	.LBI87:
 874:external/drivers/cmsis/include/core_cm0plus.h **** {
 510              		.loc 2 874 26 view .LVU131
 511              	.LBB88:
 877:external/drivers/cmsis/include/core_cm0plus.h ****   {
 512              		.loc 2 877 3 view .LVU132
 513              	.LBE88:
 514              	.LBE87:
 225:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 515              		.loc 1 225 1 is_stmt 0 view .LVU133
 516 0000 031E     		subs	r3, r0, #0
 517              	.LBB92:
 518              	.LBB89:
 877:external/drivers/cmsis/include/core_cm0plus.h ****   {
 519              		.loc 2 877 6 view .LVU134
 520 0002 0BDB     		blt	.L25
 879:external/drivers/cmsis/include/core_cm0plus.h ****   }
 521              		.loc 2 879 5 is_stmt 1 view .LVU135
 879:external/drivers/cmsis/include/core_cm0plus.h ****   }
 522              		.loc 2 879 35 is_stmt 0 view .LVU136
 523 0004 8208     		lsrs	r2, r0, #2
 879:external/drivers/cmsis/include/core_cm0plus.h ****   }
 524              		.loc 2 879 33 view .LVU137
 525 0006 0A49     		ldr	r1, .L28
 526 0008 C032     		adds	r2, r2, #192
 527 000a 9200     		lsls	r2, r2, #2
 528 000c 5258     		ldr	r2, [r2, r1]
 529              	.L27:
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 530              		.loc 2 883 53 view .LVU138
 531 000e 0320     		movs	r0, #3
 532              	.LVL20:
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 533              		.loc 2 883 53 view .LVU139
 534              	.LBE89:
 535              	.LBE92:
 228:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 536              		.loc 1 228 1 view .LVU140
 537              		@ sp needed
 538              	.LBB93:
ARM GAS  /tmp/ccpL10uO.s 			page 39


 539              	.LBB90:
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 540              		.loc 2 883 53 view .LVU141
 541 0010 0340     		ands	r3, r0
 542 0012 DB00     		lsls	r3, r3, #3
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 543              		.loc 2 883 50 view .LVU142
 544 0014 DA40     		lsrs	r2, r2, r3
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 545              		.loc 2 883 12 view .LVU143
 546 0016 9309     		lsrs	r3, r2, #6
 547 0018 1840     		ands	r0, r3
 548              	.LVL21:
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 549              		.loc 2 883 12 view .LVU144
 550              	.LBE90:
 551              	.LBE93:
 552              		.loc 1 228 1 view .LVU145
 553 001a 7047     		bx	lr
 554              	.LVL22:
 555              	.L25:
 556              	.LBB94:
 557              	.LBB91:
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 558              		.loc 2 883 5 is_stmt 1 view .LVU146
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 559              		.loc 2 883 34 is_stmt 0 view .LVU147
 560 001c 0F22     		movs	r2, #15
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 561              		.loc 2 883 33 view .LVU148
 562 001e 0549     		ldr	r1, .L28+4
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 563              		.loc 2 883 34 view .LVU149
 564 0020 0240     		ands	r2, r0
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 565              		.loc 2 883 33 view .LVU150
 566 0022 8C46     		mov	ip, r1
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 567              		.loc 2 883 34 view .LVU151
 568 0024 083A     		subs	r2, r2, #8
 569 0026 9208     		lsrs	r2, r2, #2
 883:external/drivers/cmsis/include/core_cm0plus.h ****   }
 570              		.loc 2 883 33 view .LVU152
 571 0028 9200     		lsls	r2, r2, #2
 572 002a 6244     		add	r2, r2, ip
 573 002c 5268     		ldr	r2, [r2, #4]
 574 002e EEE7     		b	.L27
 575              	.L29:
 576              		.align	2
 577              	.L28:
 578 0030 00E100E0 		.word	-536813312
 579 0034 18ED00E0 		.word	-536810216
 580              	.LBE91:
 581              	.LBE94:
 582              		.cfi_endproc
 583              	.LFE219:
 585              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
ARM GAS  /tmp/ccpL10uO.s 			page 40


 586              		.align	1
 587              		.p2align 2,,3
 588              		.global	HAL_NVIC_SetPendingIRQ
 589              		.syntax unified
 590              		.code	16
 591              		.thumb_func
 593              	HAL_NVIC_SetPendingIRQ:
 594              	.LVL23:
 595              	.LFB220:
 229:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 230:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 231:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 232:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 233:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 234:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 235:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         CMSIS device file (stm32c0xxxx.h))
 236:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 237:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 238:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 239:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 596              		.loc 1 239 1 is_stmt 1 view -0
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 0, uses_anonymous_args = 0
 600              		@ link register save eliminated.
 240:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 241:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 601              		.loc 1 241 3 view .LVU154
 242:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 243:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Set interrupt pending */
 244:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 602              		.loc 1 244 3 view .LVU155
 603              	.LBB95:
 604              	.LBI95:
 817:external/drivers/cmsis/include/core_cm0plus.h **** {
 605              		.loc 2 817 22 view .LVU156
 606              	.LBB96:
 819:external/drivers/cmsis/include/core_cm0plus.h ****   {
 607              		.loc 2 819 3 view .LVU157
 819:external/drivers/cmsis/include/core_cm0plus.h ****   {
 608              		.loc 2 819 6 is_stmt 0 view .LVU158
 609 0000 0028     		cmp	r0, #0
 610 0002 07DB     		blt	.L30
 821:external/drivers/cmsis/include/core_cm0plus.h ****   }
 611              		.loc 2 821 5 is_stmt 1 view .LVU159
 821:external/drivers/cmsis/include/core_cm0plus.h ****   }
 612              		.loc 2 821 58 is_stmt 0 view .LVU160
 613 0004 1F22     		movs	r2, #31
 821:external/drivers/cmsis/include/core_cm0plus.h ****   }
 614              		.loc 2 821 22 view .LVU161
 615 0006 0123     		movs	r3, #1
 821:external/drivers/cmsis/include/core_cm0plus.h ****   }
 616              		.loc 2 821 58 view .LVU162
 617 0008 0240     		ands	r2, r0
 821:external/drivers/cmsis/include/core_cm0plus.h ****   }
 618              		.loc 2 821 22 view .LVU163
 619 000a 9340     		lsls	r3, r3, r2
ARM GAS  /tmp/ccpL10uO.s 			page 41


 821:external/drivers/cmsis/include/core_cm0plus.h ****   }
 620              		.loc 2 821 20 view .LVU164
 621 000c 8022     		movs	r2, #128
 622 000e 0249     		ldr	r1, .L32
 623 0010 5200     		lsls	r2, r2, #1
 624 0012 8B50     		str	r3, [r1, r2]
 625              	.LVL24:
 626              	.L30:
 821:external/drivers/cmsis/include/core_cm0plus.h ****   }
 627              		.loc 2 821 20 view .LVU165
 628              	.LBE96:
 629              	.LBE95:
 245:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 630              		.loc 1 245 1 view .LVU166
 631              		@ sp needed
 632 0014 7047     		bx	lr
 633              	.L33:
 634 0016 C046     		.align	2
 635              	.L32:
 636 0018 00E100E0 		.word	-536813312
 637              		.cfi_endproc
 638              	.LFE220:
 640              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 641              		.align	1
 642              		.p2align 2,,3
 643              		.global	HAL_NVIC_GetPendingIRQ
 644              		.syntax unified
 645              		.code	16
 646              		.thumb_func
 648              	HAL_NVIC_GetPendingIRQ:
 649              	.LVL25:
 650              	.LFB221:
 246:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 247:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 248:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 249:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 250:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 251:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 252:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 253:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         CMSIS device file (stm32c0xxxx.h))
 254:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 255:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 256:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 257:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 258:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 651              		.loc 1 258 1 is_stmt 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655              		@ link register save eliminated.
 259:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 260:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 656              		.loc 1 260 3 view .LVU168
 261:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 262:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 263:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 657              		.loc 1 263 3 view .LVU169
ARM GAS  /tmp/ccpL10uO.s 			page 42


 258:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 658              		.loc 1 258 1 is_stmt 0 view .LVU170
 659 0000 0300     		movs	r3, r0
 660              	.LVL26:
 661              	.LBB97:
 662              	.LBI97:
 798:external/drivers/cmsis/include/core_cm0plus.h **** {
 663              		.loc 2 798 26 is_stmt 1 view .LVU171
 664              	.LBB98:
 800:external/drivers/cmsis/include/core_cm0plus.h ****   {
 665              		.loc 2 800 3 view .LVU172
 806:external/drivers/cmsis/include/core_cm0plus.h ****   }
 666              		.loc 2 806 11 is_stmt 0 view .LVU173
 667 0002 0020     		movs	r0, #0
 668              	.LVL27:
 800:external/drivers/cmsis/include/core_cm0plus.h ****   {
 669              		.loc 2 800 6 view .LVU174
 670 0004 002B     		cmp	r3, #0
 671 0006 08DB     		blt	.L34
 802:external/drivers/cmsis/include/core_cm0plus.h ****   }
 672              		.loc 2 802 5 is_stmt 1 view .LVU175
 802:external/drivers/cmsis/include/core_cm0plus.h ****   }
 673              		.loc 2 802 35 is_stmt 0 view .LVU176
 674 0008 8022     		movs	r2, #128
 675 000a 0449     		ldr	r1, .L37
 676 000c 5200     		lsls	r2, r2, #1
 677 000e 8A58     		ldr	r2, [r1, r2]
 802:external/drivers/cmsis/include/core_cm0plus.h ****   }
 678              		.loc 2 802 68 view .LVU177
 679 0010 1F21     		movs	r1, #31
 680 0012 0B40     		ands	r3, r1
 681              	.LVL28:
 802:external/drivers/cmsis/include/core_cm0plus.h ****   }
 682              		.loc 2 802 80 view .LVU178
 683 0014 DA40     		lsrs	r2, r2, r3
 802:external/drivers/cmsis/include/core_cm0plus.h ****   }
 684              		.loc 2 802 12 view .LVU179
 685 0016 0130     		adds	r0, r0, #1
 686 0018 1040     		ands	r0, r2
 687              	.L34:
 688              	.LBE98:
 689              	.LBE97:
 264:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 690              		.loc 1 264 1 view .LVU180
 691              		@ sp needed
 692 001a 7047     		bx	lr
 693              	.L38:
 694              		.align	2
 695              	.L37:
 696 001c 00E100E0 		.word	-536813312
 697              		.cfi_endproc
 698              	.LFE221:
 700              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 701              		.align	1
 702              		.p2align 2,,3
 703              		.global	HAL_NVIC_ClearPendingIRQ
 704              		.syntax unified
ARM GAS  /tmp/ccpL10uO.s 			page 43


 705              		.code	16
 706              		.thumb_func
 708              	HAL_NVIC_ClearPendingIRQ:
 709              	.LVL29:
 710              	.LFB222:
 265:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 266:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 267:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 268:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 269:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 270:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
 271:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         CMSIS device file (stm32c0xxxx.h))
 272:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 273:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 274:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 275:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 711              		.loc 1 275 1 is_stmt 1 view -0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 0
 714              		@ frame_needed = 0, uses_anonymous_args = 0
 715              		@ link register save eliminated.
 276:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 277:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 716              		.loc 1 277 3 view .LVU182
 278:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 279:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Clear pending interrupt */
 280:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 717              		.loc 1 280 3 view .LVU183
 718              	.LBB99:
 719              	.LBI99:
 832:external/drivers/cmsis/include/core_cm0plus.h **** {
 720              		.loc 2 832 22 view .LVU184
 721              	.LBB100:
 834:external/drivers/cmsis/include/core_cm0plus.h ****   {
 722              		.loc 2 834 3 view .LVU185
 834:external/drivers/cmsis/include/core_cm0plus.h ****   {
 723              		.loc 2 834 6 is_stmt 0 view .LVU186
 724 0000 0028     		cmp	r0, #0
 725 0002 07DB     		blt	.L39
 836:external/drivers/cmsis/include/core_cm0plus.h ****   }
 726              		.loc 2 836 5 is_stmt 1 view .LVU187
 836:external/drivers/cmsis/include/core_cm0plus.h ****   }
 727              		.loc 2 836 58 is_stmt 0 view .LVU188
 728 0004 1F22     		movs	r2, #31
 836:external/drivers/cmsis/include/core_cm0plus.h ****   }
 729              		.loc 2 836 22 view .LVU189
 730 0006 0123     		movs	r3, #1
 836:external/drivers/cmsis/include/core_cm0plus.h ****   }
 731              		.loc 2 836 58 view .LVU190
 732 0008 0240     		ands	r2, r0
 836:external/drivers/cmsis/include/core_cm0plus.h ****   }
 733              		.loc 2 836 22 view .LVU191
 734 000a 9340     		lsls	r3, r3, r2
 836:external/drivers/cmsis/include/core_cm0plus.h ****   }
 735              		.loc 2 836 20 view .LVU192
 736 000c C022     		movs	r2, #192
 737 000e 0249     		ldr	r1, .L41
ARM GAS  /tmp/ccpL10uO.s 			page 44


 738 0010 5200     		lsls	r2, r2, #1
 739 0012 8B50     		str	r3, [r1, r2]
 740              	.LVL30:
 741              	.L39:
 836:external/drivers/cmsis/include/core_cm0plus.h ****   }
 742              		.loc 2 836 20 view .LVU193
 743              	.LBE100:
 744              	.LBE99:
 281:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 745              		.loc 1 281 1 view .LVU194
 746              		@ sp needed
 747 0014 7047     		bx	lr
 748              	.L42:
 749 0016 C046     		.align	2
 750              	.L41:
 751 0018 00E100E0 		.word	-536813312
 752              		.cfi_endproc
 753              	.LFE222:
 755              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 756              		.align	1
 757              		.p2align 2,,3
 758              		.global	HAL_SYSTICK_CLKSourceConfig
 759              		.syntax unified
 760              		.code	16
 761              		.thumb_func
 763              	HAL_SYSTICK_CLKSourceConfig:
 764              	.LVL31:
 765              	.LFB223:
 282:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 283:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 284:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 285:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param CLKSource specifies the SysTick clock source.
 286:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 287:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 288:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 289:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 290:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 291:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 292:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 766              		.loc 1 292 1 is_stmt 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 0
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770              		@ link register save eliminated.
 293:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 294:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 771              		.loc 1 294 3 view .LVU196
 295:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 772              		.loc 1 295 3 view .LVU197
 296:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   {
 297:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 773              		.loc 1 297 12 is_stmt 0 view .LVU198
 774 0000 054A     		ldr	r2, .L47
 775 0002 1368     		ldr	r3, [r2]
 295:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 776              		.loc 1 295 6 view .LVU199
 777 0004 0428     		cmp	r0, #4
ARM GAS  /tmp/ccpL10uO.s 			page 45


 778 0006 03D0     		beq	.L46
 298:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 299:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   else
 300:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   {
 301:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 779              		.loc 1 301 5 is_stmt 1 view .LVU200
 780              		.loc 1 301 19 is_stmt 0 view .LVU201
 781 0008 0421     		movs	r1, #4
 782 000a 8B43     		bics	r3, r1
 783 000c 1360     		str	r3, [r2]
 784              	.L43:
 302:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 303:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 785              		.loc 1 303 1 view .LVU202
 786              		@ sp needed
 787 000e 7047     		bx	lr
 788              	.L46:
 297:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 789              		.loc 1 297 5 is_stmt 1 view .LVU203
 297:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 790              		.loc 1 297 19 is_stmt 0 view .LVU204
 791 0010 0343     		orrs	r3, r0
 792 0012 1360     		str	r3, [r2]
 793 0014 FBE7     		b	.L43
 794              	.L48:
 795 0016 C046     		.align	2
 796              	.L47:
 797 0018 10E000E0 		.word	-536813552
 798              		.cfi_endproc
 799              	.LFE223:
 801              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 802              		.align	1
 803              		.p2align 2,,3
 804              		.weak	HAL_SYSTICK_Callback
 805              		.syntax unified
 806              		.code	16
 807              		.thumb_func
 809              	HAL_SYSTICK_Callback:
 810              	.LFB225:
 304:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 305:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 306:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 307:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 308:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 309:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 310:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 311:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 312:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 313:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 314:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 315:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 316:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 317:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 318:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 319:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 811              		.loc 1 319 1 is_stmt 1 view -0
 812              		.cfi_startproc
ARM GAS  /tmp/ccpL10uO.s 			page 46


 813              		@ args = 0, pretend = 0, frame = 0
 814              		@ frame_needed = 0, uses_anonymous_args = 0
 815              		@ link register save eliminated.
 320:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 321:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 322:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****    */
 323:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 816              		.loc 1 323 1 view .LVU206
 817              		@ sp needed
 818 0000 7047     		bx	lr
 819              		.cfi_endproc
 820              	.LFE225:
 822 0002 C046     		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 823              		.align	1
 824              		.p2align 2,,3
 825              		.global	HAL_SYSTICK_IRQHandler
 826              		.syntax unified
 827              		.code	16
 828              		.thumb_func
 830              	HAL_SYSTICK_IRQHandler:
 831              	.LFB224:
 310:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 832              		.loc 1 310 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 0
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 311:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 836              		.loc 1 311 3 view .LVU208
 310:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 837              		.loc 1 310 1 is_stmt 0 view .LVU209
 838 0000 10B5     		push	{r4, lr}
 839              	.LCFI1:
 840              		.cfi_def_cfa_offset 8
 841              		.cfi_offset 4, -8
 842              		.cfi_offset 14, -4
 311:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 843              		.loc 1 311 3 view .LVU210
 844 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 845              	.LVL32:
 312:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 846              		.loc 1 312 1 view .LVU211
 847              		@ sp needed
 848 0006 10BD     		pop	{r4, pc}
 849              		.cfi_endproc
 850              	.LFE224:
 852              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 853              		.align	1
 854              		.p2align 2,,3
 855              		.global	HAL_MPU_Enable
 856              		.syntax unified
 857              		.code	16
 858              		.thumb_func
 860              	HAL_MPU_Enable:
 861              	.LVL33:
 862              	.LFB226:
 324:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 325:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** #if (__MPU_PRESENT == 1U)
ARM GAS  /tmp/ccpL10uO.s 			page 47


 326:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 327:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Enable the MPU.
 328:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault,
 329:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged access to the default memory
 330:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 331:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 332:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 333:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 334:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 335:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 336:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 337:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 338:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 863              		.loc 1 338 1 is_stmt 1 view -0
 864              		.cfi_startproc
 865              		@ args = 0, pretend = 0, frame = 0
 866              		@ frame_needed = 0, uses_anonymous_args = 0
 867              		@ link register save eliminated.
 339:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Enable the MPU */
 340:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 868              		.loc 1 340 3 view .LVU213
 869              		.loc 1 340 28 is_stmt 0 view .LVU214
 870 0000 0123     		movs	r3, #1
 871 0002 1843     		orrs	r0, r3
 872              	.LVL34:
 873              		.loc 1 340 13 view .LVU215
 874 0004 034B     		ldr	r3, .L52
 875 0006 5860     		str	r0, [r3, #4]
 341:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 342:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 343:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   __DSB();
 876              		.loc 1 343 3 is_stmt 1 view .LVU216
 877              	.LBB101:
 878              	.LBI101:
 269:external/drivers/cmsis/include/cmsis_gcc.h **** {
 879              		.loc 3 269 27 view .LVU217
 880              	.LBB102:
 881              		.loc 3 271 3 view .LVU218
 882              		.syntax divided
 883              	@ 271 "external/drivers/cmsis/include/cmsis_gcc.h" 1
 884 0008 BFF34F8F 		dsb 0xF
 885              	@ 0 "" 2
 886              		.thumb
 887              		.syntax unified
 888              	.LBE102:
 889              	.LBE101:
 344:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   __ISB();
 890              		.loc 1 344 3 view .LVU219
 891              	.LBB103:
 892              	.LBI103:
 258:external/drivers/cmsis/include/cmsis_gcc.h **** {
 893              		.loc 3 258 27 view .LVU220
 894              	.LBB104:
 260:external/drivers/cmsis/include/cmsis_gcc.h **** }
 895              		.loc 3 260 3 view .LVU221
 896              		.syntax divided
 897              	@ 260 "external/drivers/cmsis/include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccpL10uO.s 			page 48


 898 000c BFF36F8F 		isb 0xF
 899              	@ 0 "" 2
 900              		.thumb
 901              		.syntax unified
 902              	.LBE104:
 903              	.LBE103:
 345:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 904              		.loc 1 345 1 is_stmt 0 view .LVU222
 905              		@ sp needed
 906 0010 7047     		bx	lr
 907              	.L53:
 908 0012 C046     		.align	2
 909              	.L52:
 910 0014 90ED00E0 		.word	-536810096
 911              		.cfi_endproc
 912              	.LFE226:
 914              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 915              		.align	1
 916              		.p2align 2,,3
 917              		.global	HAL_MPU_Disable
 918              		.syntax unified
 919              		.code	16
 920              		.thumb_func
 922              	HAL_MPU_Disable:
 923              	.LFB227:
 346:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 347:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 348:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 349:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Disable the MPU.
 350:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 351:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 352:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 353:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 924              		.loc 1 353 1 is_stmt 1 view -0
 925              		.cfi_startproc
 926              		@ args = 0, pretend = 0, frame = 0
 927              		@ frame_needed = 0, uses_anonymous_args = 0
 928              		@ link register save eliminated.
 354:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 355:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   __DMB();
 929              		.loc 1 355 3 view .LVU224
 930              	.LBB105:
 931              	.LBI105:
 272:external/drivers/cmsis/include/cmsis_gcc.h **** }
 273:external/drivers/cmsis/include/cmsis_gcc.h **** 
 274:external/drivers/cmsis/include/cmsis_gcc.h **** 
 275:external/drivers/cmsis/include/cmsis_gcc.h **** /**
 276:external/drivers/cmsis/include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:external/drivers/cmsis/include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:external/drivers/cmsis/include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:external/drivers/cmsis/include/cmsis_gcc.h ****  */
 280:external/drivers/cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 932              		.loc 3 280 27 view .LVU225
 933              	.LBB106:
 281:external/drivers/cmsis/include/cmsis_gcc.h **** {
 282:external/drivers/cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 934              		.loc 3 282 3 view .LVU226
ARM GAS  /tmp/ccpL10uO.s 			page 49


 935              		.syntax divided
 936              	@ 282 "external/drivers/cmsis/include/cmsis_gcc.h" 1
 937 0000 BFF35F8F 		dmb 0xF
 938              	@ 0 "" 2
 939              		.thumb
 940              		.syntax unified
 941              	.LBE106:
 942              	.LBE105:
 356:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 357:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 358:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   MPU->CTRL  = 0;
 943              		.loc 1 358 3 view .LVU227
 944              		.loc 1 358 14 is_stmt 0 view .LVU228
 945 0004 0022     		movs	r2, #0
 359:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 946              		.loc 1 359 1 view .LVU229
 947              		@ sp needed
 358:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 948              		.loc 1 358 14 view .LVU230
 949 0006 014B     		ldr	r3, .L55
 950 0008 5A60     		str	r2, [r3, #4]
 951              		.loc 1 359 1 view .LVU231
 952 000a 7047     		bx	lr
 953              	.L56:
 954              		.align	2
 955              	.L55:
 956 000c 90ED00E0 		.word	-536810096
 957              		.cfi_endproc
 958              	.LFE227:
 960              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 961              		.align	1
 962              		.p2align 2,,3
 963              		.global	HAL_MPU_ConfigRegion
 964              		.syntax unified
 965              		.code	16
 966              		.thumb_func
 968              	HAL_MPU_ConfigRegion:
 969              	.LVL35:
 970              	.LFB228:
 360:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 361:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 362:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** /**
 363:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 364:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
 365:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   *                the initialization and configuration information.
 366:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   * @retval None
 367:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   */
 368:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 369:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** {
 971              		.loc 1 369 1 is_stmt 1 view -0
 972              		.cfi_startproc
 973              		@ args = 0, pretend = 0, frame = 0
 974              		@ frame_needed = 0, uses_anonymous_args = 0
 370:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 371:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 975              		.loc 1 371 3 view .LVU233
 372:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
ARM GAS  /tmp/ccpL10uO.s 			page 50


 976              		.loc 1 372 3 view .LVU234
 373:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 374:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Set the Region number */
 375:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 977              		.loc 1 375 3 view .LVU235
 978              		.loc 1 375 22 is_stmt 0 view .LVU236
 979 0000 4378     		ldrb	r3, [r0, #1]
 980              		.loc 1 375 12 view .LVU237
 981 0002 124A     		ldr	r2, .L60
 369:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   /* Check the parameters */
 982              		.loc 1 369 1 view .LVU238
 983 0004 10B5     		push	{r4, lr}
 984              	.LCFI2:
 985              		.cfi_def_cfa_offset 8
 986              		.cfi_offset 4, -8
 987              		.cfi_offset 14, -4
 988              		.loc 1 375 12 view .LVU239
 989 0006 9360     		str	r3, [r2, #8]
 376:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 377:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   if ((MPU_Init->Enable) != 0U)
 990              		.loc 1 377 3 is_stmt 1 view .LVU240
 991              		.loc 1 377 16 is_stmt 0 view .LVU241
 992 0008 0178     		ldrb	r1, [r0]
 993              		.loc 1 377 6 view .LVU242
 994 000a 0029     		cmp	r1, #0
 995 000c 1BD0     		beq	.L58
 378:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   {
 379:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     /* Check the parameters */
 380:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 996              		.loc 1 380 5 is_stmt 1 view .LVU243
 381:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 997              		.loc 1 381 5 view .LVU244
 382:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 998              		.loc 1 382 5 view .LVU245
 383:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 999              		.loc 1 383 5 view .LVU246
 384:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 1000              		.loc 1 384 5 view .LVU247
 385:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 1001              		.loc 1 385 5 view .LVU248
 386:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 1002              		.loc 1 386 5 view .LVU249
 387:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 1003              		.loc 1 387 5 view .LVU250
 388:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** 
 389:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
 1004              		.loc 1 389 5 view .LVU251
 1005              		.loc 1 389 25 is_stmt 0 view .LVU252
 1006 000e 4368     		ldr	r3, [r0, #4]
 1007              		.loc 1 389 15 view .LVU253
 1008 0010 D360     		str	r3, [r2, #12]
 390:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1009              		.loc 1 390 5 is_stmt 1 view .LVU254
 1010              		.loc 1 390 18 is_stmt 0 view .LVU255
 1011 0012 037B     		ldrb	r3, [r0, #12]
 391:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1012              		.loc 1 391 18 view .LVU256
ARM GAS  /tmp/ccpL10uO.s 			page 51


 1013 0014 C47A     		ldrb	r4, [r0, #11]
 390:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1014              		.loc 1 390 62 view .LVU257
 1015 0016 1B07     		lsls	r3, r3, #28
 1016              		.loc 1 391 62 view .LVU258
 1017 0018 2406     		lsls	r4, r4, #24
 390:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 1018              		.loc 1 390 84 view .LVU259
 1019 001a 2343     		orrs	r3, r4
 392:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 393:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 394:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 395:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 396:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 397:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1020              		.loc 1 397 84 view .LVU260
 1021 001c 0B43     		orrs	r3, r1
 392:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1022              		.loc 1 392 18 view .LVU261
 1023 001e 817A     		ldrb	r1, [r0, #10]
 392:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 1024              		.loc 1 392 62 view .LVU262
 1025 0020 C904     		lsls	r1, r1, #19
 1026              		.loc 1 397 84 view .LVU263
 1027 0022 0B43     		orrs	r3, r1
 393:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1028              		.loc 1 393 18 view .LVU264
 1029 0024 417B     		ldrb	r1, [r0, #13]
 393:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 1030              		.loc 1 393 62 view .LVU265
 1031 0026 8904     		lsls	r1, r1, #18
 1032              		.loc 1 397 84 view .LVU266
 1033 0028 0B43     		orrs	r3, r1
 394:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1034              		.loc 1 394 18 view .LVU267
 1035 002a 817B     		ldrb	r1, [r0, #14]
 394:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 1036              		.loc 1 394 62 view .LVU268
 1037 002c 4904     		lsls	r1, r1, #17
 1038              		.loc 1 397 84 view .LVU269
 1039 002e 0B43     		orrs	r3, r1
 395:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1040              		.loc 1 395 18 view .LVU270
 1041 0030 C17B     		ldrb	r1, [r0, #15]
 395:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 1042              		.loc 1 395 62 view .LVU271
 1043 0032 0904     		lsls	r1, r1, #16
 1044              		.loc 1 397 84 view .LVU272
 1045 0034 0B43     		orrs	r3, r1
 396:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1046              		.loc 1 396 18 view .LVU273
 1047 0036 417A     		ldrb	r1, [r0, #9]
 396:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 1048              		.loc 1 396 62 view .LVU274
 1049 0038 0902     		lsls	r1, r1, #8
 1050              		.loc 1 397 84 view .LVU275
 1051 003a 0B43     		orrs	r3, r1
ARM GAS  /tmp/ccpL10uO.s 			page 52


 1052              		.loc 1 397 18 view .LVU276
 1053 003c 017A     		ldrb	r1, [r0, #8]
 1054              		.loc 1 397 62 view .LVU277
 1055 003e 4900     		lsls	r1, r1, #1
 1056              		.loc 1 397 84 view .LVU278
 1057 0040 0B43     		orrs	r3, r1
 390:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 1058              		.loc 1 390 15 view .LVU279
 1059 0042 1361     		str	r3, [r2, #16]
 1060              	.L57:
 398:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 399:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 400:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   else
 401:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   {
 402:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RBAR = 0x00U;
 403:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 404:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 405:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c **** }
 1061              		.loc 1 405 1 view .LVU280
 1062              		@ sp needed
 1063 0044 10BD     		pop	{r4, pc}
 1064              	.L58:
 402:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 1065              		.loc 1 402 5 is_stmt 1 view .LVU281
 402:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****     MPU->RASR = 0x00U;
 1066              		.loc 1 402 15 is_stmt 0 view .LVU282
 1067 0046 D160     		str	r1, [r2, #12]
 403:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 1068              		.loc 1 403 5 is_stmt 1 view .LVU283
 403:external/drivers/stm32c0xx/src/stm32c0xx_hal_cortex.c ****   }
 1069              		.loc 1 403 15 is_stmt 0 view .LVU284
 1070 0048 1161     		str	r1, [r2, #16]
 1071              		.loc 1 405 1 view .LVU285
 1072 004a FBE7     		b	.L57
 1073              	.L61:
 1074              		.align	2
 1075              	.L60:
 1076 004c 90ED00E0 		.word	-536810096
 1077              		.cfi_endproc
 1078              	.LFE228:
 1080              		.text
 1081              	.Letext0:
 1082              		.file 4 "external/drivers/cmsis/include/stm32c031xx.h"
 1083              		.file 5 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 1084              		.file 6 "external/drivers/stm32c0xx/include/stm32c0xx_hal_cortex.h"
ARM GAS  /tmp/ccpL10uO.s 			page 53


DEFINED SYMBOLS
                            *ABS*:00000000 stm32c0xx_hal_cortex.c
     /tmp/ccpL10uO.s:19     .text.HAL_NVIC_SetPriority:00000000 $t
     /tmp/ccpL10uO.s:26     .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
     /tmp/ccpL10uO.s:164    .text.HAL_NVIC_SetPriority:0000005c $d
     /tmp/ccpL10uO.s:170    .text.HAL_NVIC_EnableIRQ:00000000 $t
     /tmp/ccpL10uO.s:177    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
     /tmp/ccpL10uO.s:220    .text.HAL_NVIC_EnableIRQ:00000014 $d
     /tmp/ccpL10uO.s:225    .text.HAL_NVIC_DisableIRQ:00000000 $t
     /tmp/ccpL10uO.s:232    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
     /tmp/ccpL10uO.s:303    .text.HAL_NVIC_DisableIRQ:0000001c $d
     /tmp/ccpL10uO.s:308    .text.HAL_NVIC_SystemReset:00000000 $t
     /tmp/ccpL10uO.s:315    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
     /tmp/ccpL10uO.s:375    .text.HAL_NVIC_SystemReset:00000014 $d
     /tmp/ccpL10uO.s:383    .text.HAL_SYSTICK_Config:00000000 $t
     /tmp/ccpL10uO.s:390    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
     /tmp/ccpL10uO.s:486    .text.HAL_SYSTICK_Config:0000002c $d
     /tmp/ccpL10uO.s:492    .text.HAL_NVIC_GetPriority:00000000 $t
     /tmp/ccpL10uO.s:499    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
     /tmp/ccpL10uO.s:578    .text.HAL_NVIC_GetPriority:00000030 $d
     /tmp/ccpL10uO.s:586    .text.HAL_NVIC_SetPendingIRQ:00000000 $t
     /tmp/ccpL10uO.s:593    .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccpL10uO.s:636    .text.HAL_NVIC_SetPendingIRQ:00000018 $d
     /tmp/ccpL10uO.s:641    .text.HAL_NVIC_GetPendingIRQ:00000000 $t
     /tmp/ccpL10uO.s:648    .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccpL10uO.s:696    .text.HAL_NVIC_GetPendingIRQ:0000001c $d
     /tmp/ccpL10uO.s:701    .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
     /tmp/ccpL10uO.s:708    .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccpL10uO.s:751    .text.HAL_NVIC_ClearPendingIRQ:00000018 $d
     /tmp/ccpL10uO.s:756    .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
     /tmp/ccpL10uO.s:763    .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccpL10uO.s:797    .text.HAL_SYSTICK_CLKSourceConfig:00000018 $d
     /tmp/ccpL10uO.s:802    .text.HAL_SYSTICK_Callback:00000000 $t
     /tmp/ccpL10uO.s:809    .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
     /tmp/ccpL10uO.s:823    .text.HAL_SYSTICK_IRQHandler:00000000 $t
     /tmp/ccpL10uO.s:830    .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
     /tmp/ccpL10uO.s:853    .text.HAL_MPU_Enable:00000000 $t
     /tmp/ccpL10uO.s:860    .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
     /tmp/ccpL10uO.s:910    .text.HAL_MPU_Enable:00000014 $d
     /tmp/ccpL10uO.s:915    .text.HAL_MPU_Disable:00000000 $t
     /tmp/ccpL10uO.s:922    .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
     /tmp/ccpL10uO.s:956    .text.HAL_MPU_Disable:0000000c $d
     /tmp/ccpL10uO.s:961    .text.HAL_MPU_ConfigRegion:00000000 $t
     /tmp/ccpL10uO.s:968    .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
     /tmp/ccpL10uO.s:1076   .text.HAL_MPU_ConfigRegion:0000004c $d

NO UNDEFINED SYMBOLS
