0.6
2017.4
Dec 15 2017
21:07:18
D:/FPGA/school_code/Encoder8_3/Encoder8_3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/FPGA/school_code/Encoder8_3/Encoder8_3.srcs/sim_1/new/sim1.v,1587624317,verilog,,,,sim1,,,,,,,,
D:/FPGA/school_code/Encoder8_3/Encoder8_3.srcs/sources_1/new/e1.v,1587624065,verilog,,D:/FPGA/school_code/Encoder8_3/Encoder8_3.srcs/sim_1/new/sim1.v,,e1,,,,,,,,
