# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jun 02 22:13:21 2021


##### DESIGN INFO #######################################################

Top View:                "ROC_top"
Constraint File(s):      "C:\Users\curlywei\Documents\roc-fpga\src_old\constraint\ROC_top.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                          Requested     Requested     Clock        Clock                   Clock
Clock                          Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------
BCO_CLK_n                      30.0 MHz      33.333        declared     default_clkgroup        1    
OUT_CLK_n                      300.0 MHz     3.333         declared     default_clkgroup        306  
roc_dcm|GLA_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     1    
roc_dcm|GLB_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
=====================================================================================================
