INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fifo_4a2'...
WARNING:sim - A core named 'fifo_4a2' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fifo_4a2'...
Delivering associated files for 'fifo_4a2'...
Delivering EJava files for 'fifo_4a2'...
Generating implementation netlist for 'fifo_4a2'...
INFO:sim - Pre-processing HDL files for 'fifo_4a2'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_4a2'
Running ngcbuild...
Writing VHO instantiation template for 'fifo_4a2'...
Writing VHDL behavioral simulation model for 'fifo_4a2'...
WARNING:sim - Overwriting existing file
   /home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_genera
   tor_v9_3_3/tmp/_cg/fifo_4a2/doc/fifo_generator_v9_3_vinfo.html with file from
   view xilinx_documentation
Delivered 3 files into directory
/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator
_v9_3_3/tmp/_cg/fifo_4a2
Delivered 1 file into directory
/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator
_v9_3_3/tmp/_cg/fifo_4a2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fifo_4a2'...
Generating ISE project...
XCO file found: fifo_4a2.xco
XMDF file found: fifo_4a2_xmdf.tcl
Adding
/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator
_v9_3_3/tmp/_cg/fifo_4a2.asy -view all -origin_type imported
Adding
/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator
_v9_3_3/tmp/_cg/fifo_4a2.ngc -view all -origin_type created
WARNING: es_AR:es is not supported as a language.  Using usenglish.
Checking file
"/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generato
r_v9_3_3/tmp/_cg/fifo_4a2.ngc" for project device match ...
File
"/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generato
r_v9_3_3/tmp/_cg/fifo_4a2.ngc" device information matches project device.
Adding
/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator
_v9_3_3/tmp/_cg/fifo_4a2.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_gener
   ator_v9_3_3/tmp/_cg/fifo_4a2.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator
_v9_3_3/tmp/_cg/fifo_4a2.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_4a2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'coregen'.
