
---------- Begin Simulation Statistics ----------
simSeconds                                   1.563557                       # Number of seconds simulated (Second)
simTicks                                 1563557423000                       # Number of ticks simulated (Tick)
finalTick                                1799757669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    703.78                       # Real time elapsed on the host (Second)
hostTickRate                               2221663518                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9023220                       # Number of bytes of host memory used (Byte)
simInsts                                    900000001                       # Number of instructions simulated (Count)
simOps                                     1862974474                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1278812                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2647105                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data    326116940                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         326116940                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data    326116940                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        326116940                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      5584434                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5584434                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      5588086                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5588086                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 139944401500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 139944401500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 139944401500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 139944401500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data    331701374                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     331701374                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data    331705026                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    331705026                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.016836                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.016836                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.016847                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.016847                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 25059.728793                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 25059.728793                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 25043.351427                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 25043.351427                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        46800                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          717                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      65.271967                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      5588316                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           5588316                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      5584434                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      5584434                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      5588086                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      5588086                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 134359967500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 134359967500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 134669259996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 134669259996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.016836                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.016836                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.016847                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.016847                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 24059.728793                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24059.728793                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 24099.353517                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 24099.353517                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                5588316                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus.data        17440                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total        17440                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::switch_cpus.data          230                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total          230                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::switch_cpus.data      3020000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      3020000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus.data        17670                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total        17670                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::switch_cpus.data     0.013016                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013016                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus.data 13130.434783                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 13130.434783                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::switch_cpus.data          230                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          230                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus.data     23250000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total     23250000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus.data     0.013016                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.013016                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus.data 101086.956522                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 101086.956522                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus.data        17670                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total        17670                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus.data        17670                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total        17670                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data    203610997                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       203610997                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      4069388                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4069388                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  82714844000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  82714844000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data    207680385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    207680385                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.019594                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.019594                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 20326.113902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 20326.113902                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      4069388                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      4069388                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  78645456000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  78645456000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.019594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.019594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 19326.113902                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19326.113902                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data         3652                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         3652                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data         3652                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3652                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data         3652                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         3652                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data    309292496                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    309292496                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 84691.263965                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 84691.263965                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data    122505943                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      122505943                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      1515046                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1515046                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data  57229557500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  57229557500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data    124020989                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    124020989                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.012216                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.012216                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 37774.138541                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 37774.138541                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data      1515046                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1515046                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  55714511500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  55714511500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.012216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 36774.138541                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 36774.138541                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  384                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            332643915                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            5588700                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              59.520804                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.147210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   383.852790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000383                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999617                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          384                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          150                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          165                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1996030512                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1996030512                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst    892729213                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         892729213                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst    892729213                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        892729213                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst     14316703                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total        14316703                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst     14316703                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total       14316703                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst 204739186000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 204739186000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst 204739186000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 204739186000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst    907045916                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     907045916                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst    907045916                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    907045916                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.015784                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.015784                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.015784                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.015784                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 14300.721751                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 14300.721751                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 14300.721751                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 14300.721751                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks     14316703                       # number of writebacks (Count)
system.cpu.icache.writebacks::total          14316703                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst     14316703                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total     14316703                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst     14316703                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total     14316703                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst 190422483000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 190422483000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst 190422483000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 190422483000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.015784                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.015784                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.015784                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015784                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 13300.721751                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 13300.721751                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 13300.721751                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 13300.721751                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements               14316703                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst    892729213                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       892729213                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst     14316703                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total      14316703                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst 204739186000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 204739186000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst    907045916                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    907045916                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.015784                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.015784                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 14300.721751                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 14300.721751                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst     14316703                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total     14316703                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst 190422483000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 190422483000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.015784                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.015784                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 13300.721751                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 13300.721751                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            908117076                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs           14317215                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              63.428333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     0.707192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   511.292808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.001381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.998619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          332                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         7270684031                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        7270684031                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 1563557423000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   442                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst       14073155                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data        4686089                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  18759244                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst      14073155                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data       4686089                       # number of overall hits (Count)
system.l2.overallHits::total                 18759244                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst       243548                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       902227                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1145775                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst       243548                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       902227                       # number of overall misses (Count)
system.l2.overallMisses::total                1145775                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst  20842916000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  76905781000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        97748697000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst  20842916000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  76905781000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       97748697000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst     14316703                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data      5588316                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              19905019                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst     14316703                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      5588316                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             19905019                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.017011                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.161449                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.057562                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.017011                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.161449                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.057562                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 85580.320922                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 85239.946266                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85312.296917                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 85580.320922                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 85239.946266                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85312.296917                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               613015                       # number of writebacks (Count)
system.l2.writebacks::total                    613015                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst       243548                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       902227                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1145775                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst       243548                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       902227                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1145775                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst  18407436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  67883511000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    86290947000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst  18407436000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  67883511000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   86290947000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.017011                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.161449                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.057562                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.017011                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.161449                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.057562                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75580.320922                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 75239.946266                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75312.296917                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75580.320922                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 75239.946266                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75312.296917                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1242801                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::switch_cpus.inst     14073155                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total           14073155                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst       243548                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           243548                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst  20842916000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  20842916000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst     14316703                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total       14316703                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.017011                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.017011                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85580.320922                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85580.320922                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst       243548                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total       243548                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst  18407436000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  18407436000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.017011                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.017011                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75580.320922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75580.320922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data       999882                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                999882                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data       515394                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              515394                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data  42929246000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    42929246000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data      1515276                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1515276                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.340132                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.340132                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 83294.035243                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 83294.035243                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data       515394                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          515394                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  37775306000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  37775306000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.340132                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.340132                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 73294.035243                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 73294.035243                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data      3686207                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           3686207                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       386833                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          386833                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  33976535000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  33976535000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data      4073040                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       4073040                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.094974                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.094974                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 87832.565991                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87832.565991                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       386833                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       386833                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  30108205000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  30108205000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.094974                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.094974                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 77832.565991                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77832.565991                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks     17335246                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         17335246                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     17335246                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     17335246                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2569773                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2569773                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2569773                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2569773                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         8192                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     40058376                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1250993                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      32.021263                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     799.695517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        12.402035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data        28.298416                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst  1824.223704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data  5527.380329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.097619                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.003454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.222684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.674729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   28                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  370                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2997                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 4796                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  319723105                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 319723105                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    613006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples    243548.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    897026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001304496500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        35164                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        35164                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3283048                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             578238                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1145775                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     613015                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1145775                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   613015                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   5201                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     9                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1145775                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               613015                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1138215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1713                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     567                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  24856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  25105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  35062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  35221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  35198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  35206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  35204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  35181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  35185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  35192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  35242                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  35311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  35183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  35172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  35167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  35165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  35164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  35164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        35164                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.435673                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     31.066376                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      9.610921                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             27      0.08%      0.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15           213      0.61%      0.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19          1779      5.06%      5.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23          4738     13.47%     19.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27          5307     15.09%     34.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31          5383     15.31%     49.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35          5447     15.49%     65.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39          4653     13.23%     78.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43          3229      9.18%     87.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47          2077      5.91%     93.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51          1095      3.11%     96.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55           572      1.63%     98.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59           296      0.84%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63           153      0.44%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67            81      0.23%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71            49      0.14%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75            20      0.06%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79            18      0.05%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             6      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87            10      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             3      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             3      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         35164                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        35164                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.432147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.407303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.915897                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            10049     28.58%     28.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              247      0.70%     29.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            24496     69.66%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              369      1.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         35164                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  332864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                73329600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             39232960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              46899204.92929667                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              25092113.29426179                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  1563550254500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     888992.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst     15587072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     57409664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     39230976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 9968979.565901111811                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 36717336.476103313267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 25090844.392991635948                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst       243548                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       902227                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       613015                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst   8404353750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  30913289250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 37007914507750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     34508.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     34263.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  60370324.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst     15587072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     57742528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       73329600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst     15587072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     15587072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     39232960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     39232960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst       243548                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       902227                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1145775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       613015                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         613015                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst      9968980                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     36930225                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          46899205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      9968980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       9968980                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     25092113                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         25092113                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     25092113                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      9968980                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     36930225                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         71991318                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1140574                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              612984                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        65821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        63329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        60857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        69674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        77020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        74477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        65359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        71407                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        76191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        84176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        64781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        80356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        70040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        72178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        78778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        66130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        38419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        36968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        38068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        40107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        36491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        39480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        36715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        37934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        43746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        42432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        35292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        37963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        35835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        35659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        41950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        35925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             17931880500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5702870000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        39317643000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15721.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34471.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              379218                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             194023                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            33.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           31.65                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1180317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    95.082687                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    83.197262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    69.896551                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       839163     71.10%     71.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       291505     24.70%     95.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        37734      3.20%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         7146      0.61%     99.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1880      0.16%     99.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          866      0.07%     99.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          589      0.05%     99.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          376      0.03%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1058      0.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1180317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              72996736                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           39230976                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               46.686316                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               25.090844                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               32.69                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4128426540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2194310745                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     3912320160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1587830040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 123425858400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 377683474590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 282356766240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  795288986715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   508.640729                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 730434162500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  52210600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 780912660500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4299036840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2284992270                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4231378200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1611946440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 123425858400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 391073440920                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 271079282880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  798005935950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   510.378400                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 701000232500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  52210600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 810346590500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              630381                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        613015                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            532807                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             515394                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            515394                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         630381                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3437372                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      3437372                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3437372                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    112562560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    112562560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                112562560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1145775                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1145775    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1145775                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          4871807000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6232628750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2291597                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1145822                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles               3127114846                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.exec_context.thread_0.numInsts    700000000                       # Number of instructions committed (Count)
system.switch_cpus.exec_context.thread_0.numOps   1449888849                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.exec_context.thread_0.numIntAluAccesses   1444678000                       # Number of integer alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numFpAluAccesses     14501334                       # Number of float alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numCallsReturns     33031013                       # Number of times a function call or return occured (Count)
system.switch_cpus.exec_context.thread_0.numCondCtrlInsts    105518543                       # Number of instructions that are conditional controls (Count)
system.switch_cpus.exec_context.thread_0.numIntInsts   1444678000                       # Number of integer instructions (Count)
system.switch_cpus.exec_context.thread_0.numFpInsts     14501334                       # Number of float instructions (Count)
system.switch_cpus.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.exec_context.thread_0.numIntRegReads   1923247294                       # Number of times the integer registers were read (Count)
system.switch_cpus.exec_context.thread_0.numIntRegWrites   1058107218                       # Number of times the integer registers were written (Count)
system.switch_cpus.exec_context.thread_0.numFpRegReads     14689991                       # Number of times the floating registers were read (Count)
system.switch_cpus.exec_context.thread_0.numFpRegWrites      6939733                       # Number of times the floating registers were written (Count)
system.switch_cpus.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.switch_cpus.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.switch_cpus.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.switch_cpus.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.switch_cpus.exec_context.thread_0.numCCRegReads    652693639                       # Number of times the CC registers were read (Count)
system.switch_cpus.exec_context.thread_0.numCCRegWrites    363850308                       # Number of times the CC registers were written (Count)
system.switch_cpus.exec_context.thread_0.numMiscRegReads    633270040                       # Number of times the Misc registers were read (Count)
system.switch_cpus.exec_context.thread_0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.switch_cpus.exec_context.thread_0.numMemRefs    331710601                       # Number of memory refs (Count)
system.switch_cpus.exec_context.thread_0.numLoadInsts    207684907                       # Number of load instructions (Count)
system.switch_cpus.exec_context.thread_0.numStoreInsts    124025694                       # Number of store instructions (Count)
system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus.exec_context.thread_0.numBusyCycles   3127114846                       # Number of busy cycles (Cycle)
system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.numBranches    154512496                       # Number of branches fetched (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::No_OpClass      1208713      0.08%      0.08% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntAlu   1110468467     76.59%     76.67% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntMult      1914691      0.13%     76.80% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IntDiv       873271      0.06%     76.87% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatAdd       518988      0.04%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatCvt           16      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAdd         1198      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     76.90% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAlu       879647      0.06%     76.96% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     76.96% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdCvt       254088      0.02%     76.98% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMisc      2067325      0.14%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShift          990      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     77.12% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemRead    204571112     14.11%     91.23% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::MemWrite    116717006      8.05%     99.28% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemRead      3113795      0.21%     99.50% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::FloatMemWrite      7308688      0.50%    100.00% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.switch_cpus.exec_context.thread_0.statExecutedInstType::total   1449897995                       # Class of executed instruction. (Count)
system.switch_cpus.mmu.dtb.rdAccesses       207702372                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses       124046703                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses           2682938                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses            263638                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses       907045918                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses           2320432                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp           18389743                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      3182788                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     17335246                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           629786                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1515276                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1515276                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq       14316703                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       4073040                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     42950109                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     16764948                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               59715057                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1832537984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    715304448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2547842432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1242801                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  39232960                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          21147820                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004586                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.067563                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                21050841     99.54%     99.54% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   96979      0.46%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            21147820                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1799757669500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        39810038000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       21475054500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        8382474000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      39810038                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     19905019                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           96979                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        96979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
