{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708917474412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708917474413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 25 22:17:50 2024 " "Processing started: Sun Feb 25 22:17:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708917474413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708917474413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708917474413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708917475619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708917475621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_Reg " "Found entity 1: MAR_Reg" {  } { { "MAR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file z_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z_Reg " "Found entity 1: Z_Reg" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneMultiplexer " "Found entity 1: ThirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515300 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1708917515303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder32.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder32 " "Found entity 1: RCAdder32" {  } { { "RCAdder32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder_tb " "Found entity 1: RCAdder_tb" {  } { { "RCAdder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "PC_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_XOR " "Found entity 1: My_XOR" {  } { { "My_XOR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file my_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_SUBTRACT " "Found entity 1: My_SUBTRACT" {  } { { "My_SUBTRACT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_OR " "Found entity 1: My_OR" {  } { { "My_OR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_not.v 1 1 " "Found 1 design units, including 1 entities, in source file my_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NOT " "Found entity 1: My_NOT" {  } { { "My_NOT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NOT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_negate.v 1 1 " "Found 1 design units, including 1 entities, in source file my_negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NEGATE " "Found entity 1: My_NEGATE" {  } { { "My_NEGATE.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NEGATE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_MUL " "Found entity 1: My_MUL" {  } { { "My_MUL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_MUL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_AND " "Found entity 1: My_AND" {  } { { "My_AND.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_add.v 1 1 " "Found 1 design units, including 1 entities, in source file my_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_ADD " "Found entity 1: My_ADD" {  } { { "My_ADD.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_Reg " "Found entity 1: Gen_Reg" {  } { { "Gen_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourToOneMux " "Found entity 1: fourToOneMux" {  } { { "fourToOneMux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(45) " "Verilog HDL information at datapath_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708917515405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file y_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Reg " "Found entity 1: Y_Reg" {  } { { "Y_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708917515460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 0 0 " "Found 0 design units, including 0 entities, in source file shra.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708917515473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDatain datapath_tb.v(20) " "Verilog HDL Implicit Net warning at datapath_tb.v(20): created implicit net for \"MDatain\"" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus Datapath.v(20) " "Verilog HDL Implicit Net warning at Datapath.v(20): created implicit net for \"bus\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(38) " "Verilog HDL Implicit Net warning at Datapath.v(38): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(40) " "Verilog HDL Implicit Net warning at Datapath.v(40): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(41) " "Verilog HDL Implicit Net warning at Datapath.v(41): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mdatain Datapath.v(41) " "Verilog HDL Implicit Net warning at Datapath.v(41): created implicit net for \"Mdatain\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(41) " "Verilog HDL Implicit Net warning at Datapath.v(41): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(45) " "Verilog HDL Implicit Net warning at Datapath.v(45): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZ Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"busInZ\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(46) " "Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(49) " "Verilog HDL Implicit Net warning at Datapath.v(49): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(49) " "Verilog HDL Implicit Net warning at Datapath.v(49): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zregin Datapath.v(49) " "Verilog HDL Implicit Net warning at Datapath.v(49): created implicit net for \"zregin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515480 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rzin Datapath.v(50) " "Verilog HDL Implicit Net warning at Datapath.v(50): created implicit net for \"Rzin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRz Datapath.v(50) " "Verilog HDL Implicit Net warning at Datapath.v(50): created implicit net for \"BusMuxInRz\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry Datapath.v(53) " "Verilog HDL Implicit Net warning at Datapath.v(53): created implicit net for \"carry\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515482 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlowin Datapath.v(59) " "Verilog HDL Implicit Net warning at Datapath.v(59): created implicit net for \"zlowin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(60) " "Verilog HDL Implicit Net warning at Datapath.v(60): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R0in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R1in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515487 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R2in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R3in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R4in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515488 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R5in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515490 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R6in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515490 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R7in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R8in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R9in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R10in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R11in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515491 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R12in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R13in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R14in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R15in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"HIin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"LOin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708917515493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708917515722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Reg Gen_Reg:R0 " "Elaborating entity \"Gen_Reg\" for hierarchy \"Gen_Reg:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg PC_Reg:PC " "Elaborating entity \"PC_Reg\" for hierarchy \"PC_Reg:PC\"" {  } { { "Datapath.v" "PC" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_Reg MAR_Reg:MAR " "Elaborating entity \"MAR_Reg\" for hierarchy \"MAR_Reg:MAR\"" {  } { { "Datapath.v" "MAR" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_Reg MDR_Reg:MDR " "Elaborating entity \"MDR_Reg\" for hierarchy \"MDR_Reg:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Reg Y_Reg:Y " "Elaborating entity \"Y_Reg\" for hierarchy \"Y_Reg:Y\"" {  } { { "Datapath.v" "Y" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_Reg Z_Reg:Z " "Elaborating entity \"Z_Reg\" for hierarchy \"Z_Reg:Z\"" {  } { { "Datapath.v" "Z" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516317 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr Z_Reg.v(11) " "Verilog HDL Always Construct warning at Z_Reg.v(11): variable \"clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708917516329 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Z_Reg.v(12) " "Verilog HDL assignment warning at Z_Reg.v(12): truncated value with size 64 to match size of target (32)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708917516329 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZInput Z_Reg.v(14) " "Verilog HDL Always Construct warning at Z_Reg.v(14): variable \"ZInput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708917516329 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZLowOut Z_Reg.v(17) " "Verilog HDL Always Construct warning at Z_Reg.v(17): variable \"ZLowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708917516329 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(18) " "Verilog HDL Always Construct warning at Z_Reg.v(18): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708917516329 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZHighOut Z_Reg.v(20) " "Verilog HDL Always Construct warning at Z_Reg.v(20): variable \"ZHighOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708917516331 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(21) " "Verilog HDL Always Construct warning at Z_Reg.v(21): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708917516331 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZOut Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708917516332 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZTemp Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708917516332 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[0\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516333 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[1\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516333 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[2\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516333 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[3\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516333 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[4\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516334 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[5\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516334 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[6\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516334 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[7\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516334 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[8\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516334 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[9\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516334 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[10\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[11\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[12\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[13\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[14\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[15\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[16\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[17\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[18\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516335 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[19\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516336 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[20\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516336 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[21\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516336 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[22\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516336 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[23\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516336 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[24\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516336 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[25\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516336 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[26\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[27\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[28\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[29\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[30\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[31\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[32\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[32\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[33\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[33\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[34\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[34\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[35\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[35\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516337 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[36\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[36\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516338 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[37\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[37\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516338 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[38\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[38\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516338 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[39\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[39\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516338 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[40\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[40\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516338 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[41\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[41\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516339 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[42\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[42\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516339 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[43\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[43\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516339 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[44\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[44\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516339 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[45\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[45\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516339 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[46\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[46\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516339 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[47\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[47\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[48\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[48\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[49\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[49\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[50\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[50\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[51\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[51\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[52\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[52\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[53\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[53\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[54\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[54\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[55\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[55\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[56\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[56\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516340 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[57\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[57\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516341 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[58\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[58\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516341 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[59\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[59\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516341 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[60\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[60\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516341 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[61\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[61\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516341 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[62\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[62\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516341 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[63\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[63\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516341 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[0\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[1\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[2\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[3\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[4\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[5\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[6\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[7\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516342 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[8\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516343 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[9\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516343 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[10\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516343 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[11\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516343 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[12\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516343 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[13\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516343 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[14\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516343 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[15\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[16\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[17\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[18\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[19\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[20\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[21\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[22\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[23\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516344 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[24\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[25\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[26\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[27\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[28\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[29\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[30\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[31\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708917516345 "|Datapath|Z_Reg:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder32 RCAdder32:add " "Elaborating entity \"RCAdder32\" for hierarchy \"RCAdder32:add\"" {  } { { "Datapath.v" "add" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder RCAdder32:add\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\"" {  } { { "RCAdder32.v" "FA0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_XOR RCAdder32:add\|FullAdder:FA0\|My_XOR:xor1 " "Elaborating entity \"My_XOR\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\|My_XOR:xor1\"" {  } { { "FullAdder.v" "xor1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_AND RCAdder32:add\|FullAdder:FA0\|My_AND:and1 " "Elaborating entity \"My_AND\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\|My_AND:and1\"" {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_OR RCAdder32:add\|FullAdder:FA0\|My_OR:or1 " "Elaborating entity \"My_OR\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\|My_OR:or1\"" {  } { { "FullAdder.v" "or1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluu " "Elaborating entity \"alu\" for hierarchy \"alu:aluu\"" {  } { { "Datapath.v" "aluu" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516547 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry alu.v(7) " "Output port \"carry\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708917516559 "|Datapath|alu:aluu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_ADD alu:aluu\|My_ADD:addOp " "Elaborating entity \"My_ADD\" for hierarchy \"alu:aluu\|My_ADD:addOp\"" {  } { { "alu.v" "addOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917516570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_SUBTRACT alu:aluu\|My_SUBTRACT:subOp " "Elaborating entity \"My_SUBTRACT\" for hierarchy \"alu:aluu\|My_SUBTRACT:subOp\"" {  } { { "alu.v" "subOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_NOT alu:aluu\|My_NOT:notOp " "Elaborating entity \"My_NOT\" for hierarchy \"alu:aluu\|My_NOT:notOp\"" {  } { { "alu.v" "notOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_NEGATE alu:aluu\|My_NEGATE:negateOp " "Elaborating entity \"My_NEGATE\" for hierarchy \"alu:aluu\|My_NEGATE:negateOp\"" {  } { { "alu.v" "negateOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR alu:aluu\|SHR:shrOp " "Elaborating entity \"SHR\" for hierarchy \"alu:aluu\|SHR:shrOp\"" {  } { { "alu.v" "shrOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL alu:aluu\|SHL:shlOp " "Elaborating entity \"SHL\" for hierarchy \"alu:aluu\|SHL:shlOp\"" {  } { { "alu.v" "shlOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicaion alu:aluu\|Multiplicaion:multi " "Elaborating entity \"Multiplicaion\" for hierarchy \"alu:aluu\|Multiplicaion:multi\"" {  } { { "alu.v" "multi" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517489 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i Multiplication.v(10) " "Verilog HDL warning at Multiplication.v(10): object i used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708917517497 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk Multiplication.v(11) " "Verilog HDL warning at Multiplication.v(11): object clk used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708917517498 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 Multiplication.v(10) " "Net \"i\" at Multiplication.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708917517498 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 Multiplication.v(11) " "Net \"clk\" at Multiplication.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708917517498 "|Datapath|alu:alu|Multiplicaion:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:aluu\|rotate_right:ror " "Elaborating entity \"rotate_right\" for hierarchy \"alu:aluu\|rotate_right:ror\"" {  } { { "alu.v" "ror" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517501 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_right.v(7) " "Verilog HDL assignment warning at rotate_right.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708917517507 "|Datapath|alu:alu|rotate_right:ror"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:aluu\|rotate_left:rol " "Elaborating entity \"rotate_left\" for hierarchy \"alu:aluu\|rotate_left:rol\"" {  } { { "alu.v" "rol" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_left.v(7) " "Verilog HDL assignment warning at rotate_left.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708917517518 "|Datapath|alu:alu|rotate_left:rol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:buss " "Elaborating entity \"bus\" for hierarchy \"bus:buss\"" {  } { { "Datapath.v" "buss" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus.v(9) " "Verilog HDL assignment warning at bus.v(9): truncated value with size 32 to match size of target (1)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708917517527 "|Datapath|bus:bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder bus:buss\|ThirtyTwoToFiveEncoder:encoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"bus:buss\|ThirtyTwoToFiveEncoder:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneMultiplexer bus:buss\|ThirtyTwoToOneMultiplexer:mux " "Elaborating entity \"ThirtyTwoToOneMultiplexer\" for hierarchy \"bus:buss\|ThirtyTwoToOneMultiplexer:mux\"" {  } { { "bus.v" "mux" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourToOneMux bus:buss\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0 " "Elaborating entity \"fourToOneMux\" for hierarchy \"bus:buss\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0\"" {  } { { "thirtyTwoToOneMultiplexer.v" "mux0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708917517540 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518461 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518462 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518463 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518464 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518465 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518466 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518468 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518470 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518470 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518471 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518473 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518474 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518476 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518477 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518477 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518478 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518478 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518479 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518480 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518481 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518481 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518482 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518482 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518483 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518485 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518486 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518487 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518487 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518487 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518488 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518488 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518488 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518488 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518489 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518490 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518491 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518494 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518495 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518496 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518497 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518497 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518498 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518502 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518503 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518503 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518503 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518503 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518505 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518507 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518508 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518510 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518511 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518512 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518513 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518515 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518516 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518516 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518517 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518517 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518518 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518518 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518519 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518519 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518520 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518520 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518520 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518522 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518522 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518522 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518523 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518524 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518524 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518525 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518526 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518527 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518527 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518528 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518528 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518529 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518531 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518532 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518533 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518533 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518534 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518535 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518535 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518535 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518536 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518536 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518537 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518538 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518538 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518538 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518538 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518539 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518539 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518540 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518540 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518540 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518541 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518541 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518541 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518542 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518542 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518542 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518543 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518543 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518543 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518544 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518544 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518544 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518544 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518545 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518545 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518546 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518546 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518547 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518547 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518547 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518547 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518548 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518548 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518548 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518549 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518549 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518549 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518550 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518550 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518551 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518551 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518551 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518551 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518552 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518552 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518552 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518553 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518553 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518553 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518554 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518554 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518554 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518555 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518555 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518555 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518556 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518556 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518556 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518556 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518557 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518557 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518557 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518558 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518558 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518558 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518558 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518559 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518560 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518560 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518560 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518561 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518561 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518562 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518566 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518566 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518567 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518567 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518568 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518569 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518571 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518571 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518571 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518572 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518573 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518573 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518575 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518575 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518575 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518576 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518577 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518577 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518579 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518579 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518580 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518580 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518581 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518581 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518582 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518583 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518583 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518584 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518584 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518585 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518589 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518590 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518590 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518590 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518591 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518592 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518592 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518593 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518594 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518594 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518594 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518596 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518598 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518599 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518600 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518601 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518601 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518601 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518605 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518605 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518606 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518606 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518607 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518607 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518609 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518609 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518610 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518610 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518611 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518611 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518612 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518613 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518613 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518614 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518614 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518615 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518616 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518616 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518617 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518618 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518618 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518618 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518620 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518620 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518620 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518621 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518621 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518622 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518623 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518624 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518624 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518625 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518625 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518626 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518627 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518627 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518628 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518628 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518630 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518632 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518634 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518634 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518635 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518636 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518636 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518637 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518638 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518639 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518640 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518641 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518641 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518641 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518644 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518644 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518645 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518646 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518646 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518647 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518648 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518648 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518649 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518650 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518650 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518650 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518652 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518652 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518653 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518653 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518654 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518654 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518656 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518656 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518656 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518657 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518658 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518658 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518659 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518660 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518660 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518660 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518662 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518662 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518666 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518666 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518667 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518668 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518668 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518669 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518671 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518671 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518672 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518672 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518673 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518673 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518675 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518675 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518675 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518676 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518677 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518677 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518678 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518679 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518679 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518680 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518680 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518681 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518682 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518682 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518683 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518683 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518684 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518684 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518685 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518686 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518687 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518687 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518688 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518688 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518689 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518690 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518690 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518691 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518691 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518692 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518693 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518693 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518693 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518694 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518694 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518695 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518696 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518698 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518699 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518700 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518700 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518700 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518702 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518703 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518704 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518705 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518705 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518705 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518707 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518708 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518708 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518709 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518710 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518710 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518711 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518711 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518711 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518713 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518713 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518714 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518715 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518715 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518716 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518716 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518716 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518717 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518719 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518719 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518719 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518719 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518720 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518721 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518721 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518722 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518723 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518723 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518723 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518724 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518735 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518735 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518736 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518737 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518737 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518737 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518739 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518739 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518739 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518739 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518740 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518740 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518741 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518741 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518741 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518741 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518741 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518742 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518743 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518743 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518743 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518743 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518743 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518744 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518744 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518744 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518745 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518745 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518745 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518745 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518746 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518747 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518747 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518748 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518748 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518748 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518748 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518748 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518749 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518749 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518750 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518750 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518750 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518750 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518750 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518751 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518751 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518752 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518752 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518752 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518752 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518753 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518753 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518753 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518753 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518755 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518755 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518755 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518756 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518756 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518756 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518757 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518757 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518757 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518757 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518758 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518758 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518759 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518759 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518759 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518760 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518760 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518761 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518761 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518761 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518761 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518762 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518763 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518766 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518766 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518766 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518767 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518767 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518768 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518768 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518769 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518770 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518770 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518771 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518771 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518773 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518773 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518773 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518773 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518774 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518774 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518775 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518775 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518775 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518776 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518776 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518776 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518777 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518777 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518777 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518777 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518778 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518778 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518780 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518780 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518780 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518782 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518784 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518785 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518788 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518789 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518790 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518791 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518792 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518792 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518794 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518794 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518794 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518795 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518796 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518797 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518799 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518800 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518800 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518801 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518801 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518802 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518802 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518802 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518803 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518804 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518804 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518804 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518806 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518807 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518807 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518808 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518808 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518811 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518813 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518815 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518815 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518815 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518816 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518817 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518818 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518818 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518819 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518819 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518820 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518820 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518822 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518823 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518823 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518824 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518824 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518824 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518825 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518825 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518826 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518826 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518827 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518827 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518828 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518829 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518829 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518831 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518831 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518832 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518833 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518834 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518837 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518838 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518839 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518840 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518844 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518844 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518845 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518845 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518846 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518846 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518846 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518847 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518847 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518847 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518848 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518848 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:aluu\|carry_out\[2\] " "Net \"alu:aluu\|carry_out\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carry_out\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518854 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:aluu\|carry_out\[1\] " "Net \"alu:aluu\|carry_out\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carry_out\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518854 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518854 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518859 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518859 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518859 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518859 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518859 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518860 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518860 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518861 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518861 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518861 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518861 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518861 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518863 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518863 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518865 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518866 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518866 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518866 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518867 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518867 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518868 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518868 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518868 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518868 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518869 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518869 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518870 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518870 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518870 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518870 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518871 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518873 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518873 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518873 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518873 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518874 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518874 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518875 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518875 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518875 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518875 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518876 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518876 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518876 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518877 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518877 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518877 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518877 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518877 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518878 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518878 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518878 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518878 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518879 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518880 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518880 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518880 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518880 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518880 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518881 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518881 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518882 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518882 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518883 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518883 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518883 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518884 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518884 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518885 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518885 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518885 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518885 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518886 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518886 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518886 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518886 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518886 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518888 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518888 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518889 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518889 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518889 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518889 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518890 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518890 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518890 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518891 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518891 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518891 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518891 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518892 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518892 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518892 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518892 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518893 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518893 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518894 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518894 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518894 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518894 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518895 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518895 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518897 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518897 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518898 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518898 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518899 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518899 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518900 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518900 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518901 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518901 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518901 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518901 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518904 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518904 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518904 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518905 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518905 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518905 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518906 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518906 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518906 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518906 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518907 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518907 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518908 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518908 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518908 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518908 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518908 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518908 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518909 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518909 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518909 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518910 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518910 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518910 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518911 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518911 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518911 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518912 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518912 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518912 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518913 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518913 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518913 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518913 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518914 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518914 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518914 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518915 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518915 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518915 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518915 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518916 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518916 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518916 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518916 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518916 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518918 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518918 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518919 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518919 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518919 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518920 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518920 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518920 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518921 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518921 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518921 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518922 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518922 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518922 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518923 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518924 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518924 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518924 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518924 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518925 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518925 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518926 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518926 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708917518926 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518926 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708917518926 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518934 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518934 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518937 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518937 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518938 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518938 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518940 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518940 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518942 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518942 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518942 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518946 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518946 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518946 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518947 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518947 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518947 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518948 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518948 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518948 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518951 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518951 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518951 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518952 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518952 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518952 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518954 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518954 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518954 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518955 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518955 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518955 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518956 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518956 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518956 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518959 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518959 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518961 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518961 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518961 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518967 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518967 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518967 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518968 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518968 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518970 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518970 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518970 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518972 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518972 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518972 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518973 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518973 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518973 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518975 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518975 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518975 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518976 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518976 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518976 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus " "Net \"bus\" is missing source, defaulting to GND" {  } { { "Datapath.v" "bus" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518979 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518979 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708917518979 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "48 " "48 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1708917520134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708917520622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 897 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 897 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708917520713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 25 22:18:40 2024 " "Processing ended: Sun Feb 25 22:18:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708917520713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708917520713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708917520713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708917520713 ""}
