# 1 "arch/arm/boot/dts/qcom-ipq6018-emulation-c2.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-ipq6018-emulation-c2.dts"
# 17 "arch/arm/boot/dts/qcom-ipq6018-emulation-c2.dts"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-emulation-c2.dts" 1
/dts-v1/;
# 16 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-emulation-c2.dts"
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi"
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qcom,gcc-ipq6018.h" 1
# 19 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/reset/qcom,gcc-ipq6018.h" 1
# 20 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/qca,apss-ipq6018.h" 1
# 21 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi" 1
# 18 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi"
/ {
# 276 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-memory.dtsi"
 memory {
  device_type = "memory";
  reg = <0x0 0x40000000 0x0 0x40000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  nss@40000000 {
   no-map;
   reg = <0x0 0x40000000 0x0 0x01000000>;
  };

  uboot@4A100000 {
   no-map;
   reg = <0x0 0x4A100000 0x0 0x00400000>;
  };

  sbl@4A500000 {
   no-map;
   reg = <0x0 0x4A500000 0x0 0x00100000>;
  };

  tz@4A600000 {
   no-map;
   reg = <0x0 0x4A600000 0x0 0x00400000>;
  };

  smem_region:smem@4AA00000 {
   no-map;
   reg = <0x0 0x4AA00000 0x0 0x00100000>;
  };

  q6_region: wcnss@4ab00000 {
   no-map;
   reg = <0x0 0x4ab00000 0x0 0x05500000>;
  };

  q6_etr_region: q6_etr_dump@0x4D300000 {
   no-map;
   reg = <0x0 0x50000000 0x0 0x100000>;
  };
 };

};
# 22 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 23 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 24 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. IPQ6018";
 compatible = "qcom,ipq6018";
 qcom,msm-id = <0x192 0x0>;

 soc: soc {
  #address-cells = <0x1>;
  #size-cells = <0x1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <0x3>;
   reg = <0xb000000 0x1000>, <0xb002000 0x1000>;
  };

  timer {
   compatible = "arm,armv8-timer";
   interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
         <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
   clock-frequency = <24000000>;
   always-on;
  };

  gcc: gcc@1800000 {
   compatible = "qcom,gcc-ipq6018";
   reg = <0x1800000 0x80000>;
   #clock-cells = <0x1>;
   #reset-cells = <0x1>;
  };

  apss_clk: qcom,apss_clk@b111000 {
   compatible = "qcom,apss-ipq6018";
   reg = <0xb111000 0x6000>;
   #clock-cells = <0x1>;
   #reset-cells = <1>;
  };

  smmu500: arm,smmu@1E00000 {
   compatible = "arm,smmu-v2";
   reg = <0x01E00000 0x40000>;
   #iommu-cells = <1>;
   #global-interrupts = <1>;
   qcom,skip-init;
   interrupts = <0 41 4>,
         <0 70 4>,
         <0 71 4>,
         <0 73 4>,
         <0 240 4>,
         <0 241 4>,
         <0 242 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>,
         <0 53 4>,
         <0 54 4>,
         <0 58 4>,
         <0 60 4>,
         <0 61 4>,
         <0 76 4>,
         <0 77 4>,
         <0 80 4>,
         <0 94 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>;
   status = "disabled";
  };

  blsp1_uart5: serial@78b3000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b3000 0x200>;
   interrupts = <0 308 4>;
   clocks = <&gcc 84>,
     <&gcc 67>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart1: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 80>,
     <&gcc 67>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart2: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 81>,
    <&gcc 67>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart3: serial@78b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x78b1000 0x200>;
   interrupts = <0 306 4>;
   clocks = <&gcc 82>,
    <&gcc 67>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  qcom_rng: qrng@e1000 {
   compatible = "qcom,prng-ipq807x";
   reg = <0xe3000 0x1000>;
   clocks = <&gcc 136>;
   clock-names = "core";
   status = "ok";
  };

  cryptobam: dma@704000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x00704000 0x20000>;
   interrupts = <0 207 0>;
   clocks = <&gcc 86>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <1>;
   qcom,controlled-remotely = <1>;
   qcom,config-pipe-trust-reg = <0>;
  };

  crypto: crypto@73a000 {
   compatible = "qcom,crypto-v5.1";
   reg = <0x0073a000 0x6000>;
   clocks = <&gcc 86>,
    <&gcc 87>,
    <&gcc 88>;
   clock-names = "iface", "bus", "core";
   dmas = <&cryptobam 2>, <&cryptobam 3>;
   dma-names = "rx", "tx";
  };

  qpic_lcd: qcom_mdss_qpic@7980000 {
   compatible = "qcom,mdss_qpic";
   reg = <0x7980000 0x24000>;
   interrupts = <0 151 0>;
   clocks = <&gcc 138>,
    <&gcc 137>;
   clock-names = "core", "aon";
   dmas = <&qpic_bam 6>;
   dma-names = "chan";
   status = "disabled";
  };

  qpic_lcd_panel: qcom_mdss_qpic_panel {
   compatible = "qcom,mdss-qpic-panel";
   label = "qpic lcd panel";
   qcom,mdss-pan-res = <800 480>;
   qcom,mdss-pan-bpp = <18>;
   qcom,refresh_rate = <60>;
   status = "disabled";
  };

  ssphy_0: ssphy@78000 {
   compatible = "qcom,usb-ssphy-qmp";
   reg = <0x78000 0x45c>,
    <0x0193f244 0x4>,
    <0x08af8800 0x100>,
    <0x7e000 0x18>;
   reg-names = "qmp_phy_base",
        "vls_clamp_reg",
        "qscratch_base",
        "ahb2phy_base";
   qcom,qmp-phy-init-seq = <0xac 0x14 0x1a 0x00
      0x34 0x08 0x08 0x00
      0x174 0x30 0x30 0x00
      0x3c 0x06 0x06 0x00
      0xb4 0x00 0x00 0x00
      0xb8 0x08 0x08 0x00
      0x194 0x06 0x06 0x3e8
      0x19c 0x01 0x01 0x00
      0x178 0x00 0x00 0x00
      0xd0 0x68 0x68 0x00
      0xdc 0xab 0xab 0x00
      0xe0 0xaa 0xaa 0x00
      0xe4 0x02 0x02 0x00
      0x78 0x09 0x09 0x00
      0x84 0x16 0x16 0x00
      0x90 0x28 0x28 0x00
      0x108 0xa0 0xa0 0x00
      0x10c 0x00 0x00 0x00
      0x184 0x0a 0x0a 0x00
      0x4c 0xaa 0xaa 0x00
      0x50 0x29 0x29 0x00
      0x54 0x00 0x00 0x00
      0xc8 0x00 0x00 0x00
      0x18c 0x00 0x00 0x00
      0xcc 0x00 0x00 0x00
      0x128 0x00 0x00 0x00
      0x0c 0x0a 0x0a 0x00
      0x10 0x01 0x01 0x00
      0x1c 0x7d 0x7d 0x00
      0x20 0x01 0x01 0x00
      0x14 0x00 0x00 0x00
      0x18 0x00 0x00 0x00
      0x24 0x0a 0x0a 0x00
      0x28 0x05 0x05 0x00
      0x48 0x0f 0x0f 0x00
      0x70 0x0f 0x0f 0x00
      0x100 0x80 0x80 0x00
      0x440 0x0b 0x0b 0x00
      0x4d8 0x02 0x02 0x00
      0x4dc 0x6c 0x6c 0x00
      0x4e0 0xbb 0xb8 0x00
      0x508 0x77 0x77 0x00
      0x50c 0x80 0x80 0x00
      0x514 0x03 0x03 0x00
      0x51c 0x16 0x16 0x00
      0x448 0x75 0x75 0x00
      0x454 0x00 0x00 0x00
      0x40c 0x0a 0x0a 0x00
      0x41c 0x06 0x06 0x00
      0x510 0x00 0x00 0x00
      0x268 0x45 0x45 0x00
      0x2ac 0x12 0x12 0x00
      0x294 0x06 0x06 0x00
      0x254 0x00 0x00 0x00
      0x8c8 0x83 0x83 0x00
      0x8c4 0x02 0x02 0x00
      0x8cc 0x09 0x09 0x00
      0x8d0 0xa2 0xa2 0x00
      0x8d4 0x85 0x85 0x00
      0x880 0xd1 0xd1 0x00
      0x884 0x1f 0x1f 0x00
      0x888 0x47 0x47 0x00
      0x80c 0x9f 0x9f 0x00
      0x824 0x17 0x17 0x00
      0x828 0x0f 0x0f 0x00
      0x8b8 0x75 0x75 0x00
      0x8bc 0x13 0x13 0x00
      0x8b0 0x86 0x86 0x00
      0x8a0 0x04 0x04 0x00
      0x88c 0x44 0x44 0x00
      0x870 0xe7 0xe7 0x00
      0x874 0x03 0x03 0x00
      0x878 0x40 0x40 0x00
      0x87c 0x00 0x00 0x00
      0x9d8 0x88 0x88 0x00
      0xffffffff 0xffffffff 0x00 0x00>;
   qcom,qmp-phy-reg-offset = <0x988 0x98c 0x990 0x994
      0x974 0x8d8 0x8dc 0x804 0x800
      0x808>;

   clocks = <&gcc 157>,
     <&gcc 161>;

   clock-names = "aux_clk", "pipe_clk";

   resets = <&gcc 39>,
      <&gcc 40>;
   reset-names = "usb3_phy_reset",
          "usb3phy_phy_reset";

   status = "disabled";
   };

  qusb_phy_0: qusb@79000 {
   compatible = "qcom,qusb2phy";
   reg = <0x079000 0x180>,
         <0x08af8800 0x400>,
         <0x01841030 0x4>,
         <0x08A0C12C 0x4>;
   reg-names = "qusb_phy_base",
        "qscratch_base",
        "ref_clk_addr",
        "usb3_guctl_addr";

   qcom,qusb-phy-init-seq = <0x14 0x00
        0xF8 0x80
        0xB3 0x84
        0x83 0x88
        0xC0 0x8C
        0x30 0x08
        0x79 0x0C
        0x21 0x10
        0x00 0x90
        0x00 0x18
        0x14 0x9C
        0x80 0x04
        0x9F 0x1C>;
   phy_type= "utmi";

   resets = <&gcc 43>;
   reset-names = "usb2_phy_reset";

   status = "disabled";
  };

  qusb_phy_1: qusb@59000 {
   compatible = "qcom,qusb2phy";
   reg = <0x059000 0x180>,
         <0x070f8800 0x400>,
         <0x01841030 0x4>,
         <0x0700C12C 0x4>;
   reg-names = "qusb_phy_base",
        "qscratch_base",
        "ref_clk_addr",
        "usb3_guctl_addr";
   qcom,qusb-phy-init-seq = <0x14 0x00
        0xF8 0x80
        0xB3 0x84
        0x83 0x88
        0xC0 0x8C
        0x30 0x08
        0x79 0x0C
        0x21 0x10
        0x00 0x90
        0x00 0x18
        0x14 0x9C
        0x80 0x04
        0x9F 0x1C>;

   phy_type= "utmi";

   resets = <&gcc 44>;
   reset-names = "usb2_phy_reset";

   status = "disabled";
  };

  dbm_1p5: dbm@0x8AF8000 {
   compatible = "qcom,usb-dbm-1p5";
   reg = <0x8AF8000 0x300>;
   qcom,reset-ep-after-lpm-resume;
  };

  usb3: usb3@8A00000 {
   compatible = "qcom,ipq6018-dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   reg = <0x8AF8800 0x100>,
    <0x8A00000 0xcd00>;
   reg-names = "qscratch_base", "dwc3_base";
   clocks = <&gcc 185>,
     <&gcc 186>,
     <&gcc 158>,
     <&gcc 162>,
     <&gcc 159>,
     <&gcc 160>,
     <&gcc 157>,
     <&gcc 161>;
   clock-names = "snoc_bus_timeout2",
          "sys_noc_axi",
          "master",
          "sleep",
          "mock_utmi",
          "cfg_ahb_clk",
          "aux_clk",
          "pipe_clk";
   assigned-clocks = <&gcc 186>,
       <&gcc 158>,
       <&gcc 159>;
   assigned-clock-rates = <133330000>,
      <133330000>,
      <24000000>;
   qca,host = <1>;
   qcom,usb-dbm = <&dbm_1p5>;
   status = "disabled";

   dwc_0: dwc3@8A00000 {
          compatible = "snps,dwc3";
          reg = <0x8A00000 0xcd00>;
          interrupts = <0 140 0>;
          usb-phy = <&qusb_phy_0>, <&ssphy_0>;
          tx-fifo-resize;
          snps,usb3-u1u2-disable;
          snps,nominal-elastic-buffer;
          snps,is-utmi-l1-suspend;
          snps,hird-threshold = /bits/ 8 <0x0>;
          snps,dis_u2_susphy_quirk;
          snps,dis_u3_susphy_quirk;
       snps,quirk-ref-clock-adjustment = <0xA87F0>;
       snps,quirk-ref-clock-period = <0x29>;
          dr_mode = "host";
   };
  };

  qcom,usbbam@8B04000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x8B04000 0x17000>;
   interrupt-parent = <&intc>;
   interrupts = <0 135 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x4A100000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0xe00>;
    qcom,descriptor-fifo-offset = <0xe00>;
    qcom,descriptor-fifo-size = <0x200>;
   };
  };

  extcon_usb: extcon_usb {
   compatible = "linux,extcon-usb-gpio";
   status = "disabled";
  };

  usb2: usb2@7000000 {
   compatible = "qcom,ipq6018-dwc3";
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   reg = <0x70F8800 0x100>,
    <0x7000000 0xcd00>;
   reg-names = "qscratch_base", "dwc3_base";
   clocks = <&gcc 163>,
     <&gcc 166>,
     <&gcc 164>,
     <&gcc 165>;
   clock-names = "master",
          "sleep",
          "mock_utmi",
          "cfg_ahb_clk";

   assigned-clocks = <&gcc 163>,
       <&gcc 164>;
   assigned-clock-rates = <133330000>,
            <24000000>;
   qca,host = <1>;
   status = "disabled";

   dwc_1: dwc3@7000000 {
          compatible = "snps,dwc3";
          reg = <0x7000000 0xcd00>;
          interrupts = <0 99 0>;
          usb-phy = <&qusb_phy_1>;
          tx-fifo-resize;
          snps,usb3-u1u2-disable;
          snps,nominal-elastic-buffer;
          snps,is-utmi-l1-suspend;
          snps,hird-threshold = /bits/ 8 <0x0>;
          snps,dis_u2_susphy_quirk;
          snps,dis_u3_susphy_quirk;
       snps,quirk-ref-clock-adjustment = <0xA87F0>;
       snps,quirk-ref-clock-period = <0x29>;
          dr_mode = "host";
   };
  };

  pcie_phy: phy@84000 {
   compatible = "qca,pcie-qmp-phy-gen3";
   reg = <0x84000 0x1000>;
   phy-type = "gen3";
   qcom,qmp-pcie-phy-init-seq = <0x840 0x03
            0x03C 0x18
            0x0A4 0x01
            0x16C 0x32
            0x050 0x0F
            0x074 0x0F
            0xFFFFFFFF 0x01
            0x18C 0x06
            0x0C4 0x42
            0x0B0 0x20
            0x194 0x05
            0x120 0x04
            0x13C 0xFF
            0x140 0x3F
            0x184 0x00
            0x170 0x01
            0x0CC 0x68
            0x0E0 0x02
            0x0DC 0xAA
            0x0D8 0xAB
            0x058 0x14
            0x054 0xD4
            0x01C 0x09
            0x020 0x7D
            0x024 0x01
            0x028 0x0A
            0x080 0x05
            0x02C 0x08
            0x030 0x08
            0x088 0x16
            0x090 0x28
            0x104 0xA0
            0x100 0xA0
            0x128 0x02
            0x124 0x24
            0x17C 0x0A
            0x16C 0x32
            0x044 0x02
            0x048 0x07
            0x0A8 0x08
            0x00C 0x0A
            0x0D0 0x53
            0x0EC 0x05
            0x0E8 0x55
            0x0E4 0x55
            0x064 0x29
            0X060 0xAA
            0x084 0x09
            0x08C 0x16
            0x094 0x28
            0x10C 0x00
            0x108 0xA0
            0x130 0x03
            0x12C 0xB4
            0x1B4 0x08
            0x23C 0x02
            0x29C 0x12
            0x258 0x10
            0x284 0x06
            0x51C 0x03
            0x518 0x1C
            0x524 0x14
            0x4EC 0x0E
            0x4F0 0x04
            0x4F4 0x1B
            0x5B4 0x04
            0x434 0x7F
            0x444 0x70
            0x510 0x73
            0x514 0x80
            0x598 0x00
            0x59C 0x02
            0x5A0 0xC8
            0x5A4 0x09
            0x5A8 0xB1
            0x584 0x00
            0x588 0x02
            0x58C 0xC8
            0x590 0x09
            0x594 0xB1
            0x570 0xF0
            0x574 0x02
            0x578 0x2F
            0x57C 0xD3
            0x580 0x40
            0x4FC 0x00
            0x4F8 0xC0
            0x89C 0x83
            0x8A0 0x09
            0x8A4 0xA2
            0x8A8 0x40
            0x898 0x01
            0x9A8 0x00
            0x9A4 0x01
            0xC90 0x00
            0xC44 0x00
            0xC40 0x01
            0xC4C 0x00
            0xC48 0x01
            0xCA0 0x11
            0xCA4 0x0B
            0xC14 0x07
            0xC5C 0x52
            0xC78 0x50
            0xC80 0x1A
            0xC84 0x06
            0x078 0x19
            0x07C 0x28
            0x040 0x90
            0x840 0x03
            0xC1C 0xC1
            0x9D8 0x01
            0x9EC 0x01
            0xC0C 0x0D
            0x988 0xAA
            0x8DC 0x0D
            0x800 0x00
            0x844 0x03>;

   #phy-cells = <0>;
   clocks = <&gcc 135>;
   clock-names = "pipe_clk";

   resets = <&gcc 69>,
    <&gcc 70>;
   reset-names = "phy",
          "phy_phy";
   status = "disabled";
  };

  pcie0: pci@20000000 {
   compatible = "qcom,pcie-ipq6018";
   reg = <0x20000000 0xf1d
    0x20000F20 0xa8
    0x20001000 0x1000
    0x80000 0x2000
    0x20100000 0x1000>;
   reg-names = "dbi", "elbi", "dm_iatu", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   phys = <&pcie_phy>;
   phy-names ="pciephy";

   ranges = <0x81000000 0 0x20200000 0x20200000
      0 0x00100000
      0x82000000 0 0x20300000 0x20300000
      0 0x10000000>;

   interrupts = <0 52 0>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 75
      4>,
     <0 0 0 2 &intc 0 78
      4>,
     <0 0 0 3 &intc 0 79
      4>,
     <0 0 0 4 &intc 0 83
      4>;

   clocks = <&gcc 187>,
     <&gcc 133>,
     <&gcc 134>,
     <&gcc 131>,
     <&gcc 132>,
     <&gcc 198>,
     <&gcc 199>;

   clock-names = "sys_noc",
          "axi_m",
          "axi_s",
          "ahb",
          "aux",
          "axi_bridge",
          "rchng";
   resets = <&gcc 96>,
     <&gcc 97>,
     <&gcc 98>,
     <&gcc 99>,
     <&gcc 100>,
     <&gcc 101>,
     <&gcc 102>,
     <&gcc 103>;
   reset-names = "pipe",
          "sleep",
          "sticky",
          "axi_m",
          "axi_s",
          "ahb",
          "axi_m_sticky",
          "axi_s_sticky";

   perst-gpio = <&tlmm 60 1>;
   status = "disabled";
  };

  qcom,diag@0 {
   compatible = "qcom,diag";
   status = "ok";
  };

  blsp_dma: dma@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x2b000>;
   interrupts = <0 238 0>;
   clocks = <&gcc 67>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
  };

  i2c_0: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 67>,
    <&gcc 70>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 15>, <&blsp_dma 14>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  i2c_1: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 67>,
    <&gcc 72>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   dmas = <&blsp_dma 17>, <&blsp_dma 16>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  spi_0: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b5000 0x600>;
   interrupts = <0 95 0>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 69>,
    <&gcc 67>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 12>, <&blsp_dma 13>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  spi_1: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x78b6000 0x600>;
   interrupts = <0 96 0>;
   spi-max-frequency = <50000000>;
   clocks = <&gcc 71>,
    <&gcc 67>;
   clock-names = "core", "iface";
   dmas = <&blsp_dma 14>, <&blsp_dma 15>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  pwm {
   compatible = "qca,ipq6018-pwm";
   reg = <0x1941010 0x20>;
   clocks = <&gcc 193>;
   clock-names = "core";
   src-freq = <100000000>;
   pwm-base-index = <0>;
   used-pwm-indices = <1>, <1>, <1>, <1>;
   status = "disabled";
  };

  dcc: dcc@b3000 {
   compatible = "qca,dcc";
   status = "ok";
   reg = <0xb3000 0x1000>,
    <0xb4000 0x800>,
    <0x004A2000 0x8>;
   reg-names = "dcc-base", "dcc-ram-base", "gcnt_lo_hi";

   clocks = <&gcc 196>;
   clock-names = "dcc_clk";

   no_xpu_support;
   qca,save-reg;
  };

  tcsr_mutex_block: syscon@1905000 {
   compatible = "syscon";
   reg = <0x1905000 0x8000>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   syscon = <&tcsr_mutex_block 0 0x80>;
   #hwlock-cells = <1>;
  };

  smem: qcom,smem@4AA00000 {
   compatible = "qcom,smem";
   memory-region = <&smem_region>;
   hwlocks = <&tcsr_mutex 0>;
  };

  glink_modem: qcom,glink-smem-native-xprt-modem@4AA00000 {
   compatible = "qcom,glink-smem-native-xprt";
   reg = <0x4AA00000 0x100000>, <0x0b111008 0x4>;
   reg-names = "smem", "irq-reg-base";
   qcom,irq-mask = <0x100>;
   interrupts = <0 321 1>;
   label = "mpss";
   qcom,subsys-id = <1>;
   smem-entry = <478>, <479>, <480>;
   smem-entry-names = "ch", "tx_fifo", "rx_fifo";
  };

  glink_adsp: qcom,glink-smem-native-xprt-adsp@4AA00000 {
   compatible = "qcom,glink-smem-native-xprt";
   reg = <0x4AA00000 0x100000>, <0x0b111008 0x4>;
   reg-names = "smem", "irq-reg-base";
   qcom,irq-mask = <0x800000>;
   interrupts = <0 24 1>;
   label = "adsp";
   qcom,subsys-id = <2>;
   smem-entry = <478>, <479>, <480>;
   smem-entry-names = "ch", "tx_fifo", "rx_fifo";
   status = "disabled";
  };

  glink_rpm: qcom,glink-rpm-native-xprt@60000 {
   compatible = "qcom,glink-rpm-native-xprt";
   reg = <0x60000 0x6000>, <0x0b111008 0x4>;
   reg-names = "msgram", "irq-reg-base";
   qcom,irq-mask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,subsys-id = <6>;
   status = "ok";
  };

  rpm_bus: qcom,rpm-glink {
   compatible = "qcom,rpm-glink";
   qcom,glink-edge = "rpm";
   rpm-channel-name = "rpm_requests";
   qcom,rpm-channel-type = <15>;
   status = "ok";
  };

  ipc_router: qcom,ipc_router {
   compatible = "qcom,ipc_router";
   qcom,node-id = <1>;
  };

  ipc_router_modem: qcom,ipc_router_modem_xprt {
   compatible = "qcom,ipc_router_glink_xprt";
   qcom,ch-name = "IPCRTR";
   qcom,xprt-remote = "mpss";
   qcom,glink-xprt = "smem";
   qcom,xprt-linkid = <1>;
   qcom,xprt-version = <1>;
   qcom,fragmented-data;
  };

  ipc_router_adsp: qcom,ipc_router_adsp_xprt {
   compatible = "qcom,ipc_router_glink_xprt";
   qcom,ch-name = "IPCRTR";
   qcom,xprt-remote = "adsp";
   qcom,glink-xprt = "smem";
   qcom,xprt-linkid = <1>;
   qcom,xprt-version = <1>;
   qcom,fragmented-data;
   status = "disabled";
  };

  apcs: syscon@b111000 {
   compatible = "syscon";
   reg = <0x0B111000 0x1000>;
  };

  wcss: smp2p-wcss {
   compatible = "qcom,smp2p";
   qcom,smem = <435>, <428>;

   interrupt-parent = <&intc>;
   interrupts = <0 322 1>;

   qcom,ipc = <&apcs 8 9>;

   qcom,local-pid = <0>;
   qcom,remote-pid = <1>;

   wcss_smp2p_out: master-kernel {
    qcom,entry-name = "master-kernel";
    qcom,smp2p-feature-ssr-ack;
    #qcom,smem-state-cells = <1>;
   };

   wcss_smp2p_in: slave-kernel {
    qcom,entry-name = "slave-kernel";

    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  smp2p_adsp: smp2p-adsp {
   compatible = "qcom,smp2p";
   qcom,smem = <443>, <429>;
   status = "disabled";

   interrupt-parent = <&intc>;
   interrupts = <0 26 1>;

   qcom,ipc = <&apcs 8 21>;

   qcom,local-pid = <0>;
   qcom,remote-pid = <2>;

   adsp_smp2p_out: master-kernel {
    qcom,entry-name = "master-kernel";
    qcom,smp2p-feature-ssr-ack;
    #qcom,smem-state-cells = <1>;
   };

   adsp_smp2p_in: slave-kernel {
    qcom,entry-name = "slave-kernel";

    interrupt-controller;
    #interrupt-cells = <2>;
   };
  };

  q6v5_wcss: q6v5_wcss@CD00000 {
   compatible = "qca,q6v5-wcss-rproc-ipq60xx";
   firmware = "IPQ6018/q6_fw.mdt";
   reg = <0xCD00000 0x4040>,
    <0x194f000 0x10>,
    <0x1952000 0x10>,
    <0x4ab000 0x20>,
    <0x1818000 0x110>,
    <0x1859000 0x10>,
    <0x1945000 0x10>;
   reg-names = "wcss-base",
     "tcsr-q6-base",
     "tcsr-base",
     "mpm-base",
     "gcc-wcss-bcr-base",
     "gcc-wcss-misc-base",
     "tcsr-global";
   clocks = <&gcc 206>,
     <&gcc 207>,
     <&gcc 208>,
     <&gcc 209>,
     <&gcc 203>,
     <&gcc 204>,
     <&gcc 205>,
     <&gcc 210>;
   clock-names = "wcss_axi_m_clk",
     "sys_noc_wcss_ahb_clk",
     "q6_axim_clk",
     "q6ss_atbm_clk",
     "q6ss_pclkdbg_clk",
     "q6_tsctr_1to2_clk",
     "wcss_core_tbu_clk",
     "wcss_q6_tbu_clk";
   qca,auto-restart;
   qca,extended-intc;
   qca,sec-reset-cmd = <0x18>;
   qca,secure;
   interrupts-extended = <&intc 0 325 1>,
    <&wcss_smp2p_in 0 0>,
    <&wcss_smp2p_in 1 0>,
    <&wcss_smp2p_in 3 0>;
   interrupt-names = "wdog",
      "qcom,gpio-err-fatal",
      "qcom,gpio-err-ready",
      "qcom,gpio-stop-ack";
   qcom,smem-states = <&wcss_smp2p_out 0>,
       <&wcss_smp2p_out 1>;
   qcom,smem-state-names = "shutdown",
     "stop";
   memory-region = <&q6_region>, <&q6_etr_region>;
  };

  q6v5_m3: q6v5_m3 {
   compatible = "qca,q6v5-m3-rproc";
   firmware = "IPQ6018/m3_fw.mdt";
   qca,auto-restart;
   qcom,restart-group = <&q6v5_m3 &q6v5_wcss>;
  };

  q6v6_adsp: q6v6_adsp@AB00000 {
   status = "disabled";
   compatible = "qca,q6v6-adsp-rproc";
   firmware = "IPQ6018/adsp.mdt";
   reg = <0xAB00000 0x4040>,
    <0x181F000 0x4>,
    <0xA000000 0x48000>,
    <0x1954010 0x20>;
   reg-names = "adsp-base",
     "gcc-adsp-bcr-base",
     "adsp-cc-base",
     "tcsr-base";
   qca,extended-intc;
   qca,sec-reset-cmd = <0x18>;
   qca,secure;
   interrupts-extended = <&intc 0 30 1>,
      <&adsp_smp2p_in 0 0>,
      <&adsp_smp2p_in 1 0>,
      <&adsp_smp2p_in 3 0>;
   interrupt-names = "wdog",
      "qcom,gpio-err-fatal",
      "qcom,gpio-err-ready",
      "qcom,gpio-stop-ack";
   qcom,smem-states = <&adsp_smp2p_out 0>,
      <&adsp_smp2p_out 1>;
   qcom,smem-state-names = "shutdown",
      "stop";
   clocks = <&gcc 245>,
    <&gcc 246>,
    <&gcc 228>,
    <&gcc 229>,
    <&gcc 230>,
    <&gcc 231>,
    <&gcc 232>,
    <&gcc 233>,
    <&gcc 234>,
    <&gcc 235>,
    <&gcc 239>;
   clock-names = "mem_noc_lpass_clk",
     "snoc_lpass_cfg_clk",
     "lpass_core_axim_clk",
     "lpass_snoc_cfg_clk",
     "lpass_q6_axim_clk",
     "lpass_q6_atbm_at_clk",
     "lpass_q6_pclkdbg_clk",
     "lpass_q6ss_tsctr_1to2_clk",
     "lpass_q6ss_trig_clk",
     "lpass_tbu_clk",
     "pcnoc_lpass_clk";
  };

  glink_mpss_ssr: qcom,glink-ssr-modem {
   compatible = "qcom,glink_ssr";
   label = "q6v5-wcss";
   qcom,edge = "mpss";
   qca,no-notify-edges;
   qcom,xprt = "smem";
  };

  glink_adsp_ssr: qcom,glink-ssr-adsp {
   compatible = "qcom,glink_ssr";
   label = "q6v6-adsp";
   qcom,edge = "adsp";
   qcom,notify-edges = <&glink_rpm_ssr>;
   qcom,xprt = "smem";
   status = "disabled";
  };

  glink_rpm_ssr: qcom,glink-ssr-rpm {
   compatible = "qcom,glink_ssr";
   label = "rpm";
   qcom,edge = "rpm";
   qcom,no-notify-edges;
   qcom,xprt = "smem";
  };

  qpic_bam: dma@7984000{
   compatible = "qcom,bam-v1.7.0";
   reg = <0x7984000 0x1a000>;
   interrupts = <0 146 0>;
   clocks = <&gcc 137>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  qcom,sps {
   compatible = "qcom,msm_sps_4k";
   qcom,pipe-attr-ee;
  };

  nand: qpic-nand@79b0000 {
   compatible = "qcom,ebi2-nandc-bam-v1.5.0";
   reg = <0x79b0000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&gcc 138>,
    <&gcc 137>;
   clock-names = "core", "aon";

   dmas = <&qpic_bam 0>,
    <&qpic_bam 1>,
    <&qpic_bam 2>;
   dma-names = "tx", "rx", "cmd";
   status = "disabled";

   nandcs@0 {
    compatible = "qcom,nandcs";
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <1>;

    nand-ecc-strength = <4>;
    nand-ecc-step-size = <512>;
    nand-bus-width = <8>;
   };
  };

  sdcc1_ice: sdcc1ice@7808000 {
   compatible = "qcom,ice";
   reg = <0x7808000 0x2000>;
   interrupts = <0 312 0>;
   qcom,msm-bus,vectors-KBps =
    <78 512 0 0>,
    <78 512 1000 0>;
   qcom,bus-vector-names = "MIN", "MAX";
   qcom,instance-type = "sdcc";
  };

  sdhc_1: sdhci@7804000 {
   compatible = "qcom,sdhci-msm-v5";
   reg = <0x7804000 0x1000>, <0x7805000 0x1000>;
   reg-names = "hc_mem", "cmdq_mem";

   interrupts = <0 123 0>,
     <0 138 0>;
   interrupt-names = "hc_irq", "pwr_irq";

   qcom,bus-width = <8>;
   sdhc-msm-crypto = <&sdcc1_ice>;
   qcom,max_clk = <192000000>;

   qcom,dedicated-io = <1>;


   qcom,vdd-voltage-level = <2900000 2900000>;
   qcom,vdd-current-level = <200 570000>;


   qcom,vdd-io-lpm-sup;
   qcom,vdd-io-voltage-level = <1800000 1800000>;
   qcom,vdd-io-current-level = <200 325000>;
   qcom,vdd-io-always-on;

   qcom,cpu-dma-latency-us = <701>;
   qcom,msm-bus,name = "sdhc1";
   qcom,msm-bus,num-cases = <9>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1046 3200>,
    <78 512 52286 160000>,
    <78 512 65360 200000>,
    <78 512 130718 400000>,
    <78 512 261438 800000>,
    <78 512 261438 800000>,
    <78 512 261438 800000>,
    <78 512 1338562 4096000>;
   qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 400000000 4294967295>;



   clocks = <&gcc 139>,
     <&gcc 140>,
     <&gcc 195>;
   clock-names = "iface_clk", "core_clk", "ice_core_clk";
   qcom,ice-clk-rates = <160000000 308570000>;
   qcom,large-address-bus;
   qcom,disable-aggressive-pm;
   qcom,clk-rates = <400000 25000000 50000000 100000000 192000000>;

   qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
   qcom,nonremovable;

   status = "disabled";
  };

  sdhc_2: sdhci_sd@7804000 {
   compatible = "qcom,sdhci-msm-v5";
   reg = <0x7804000 0x1000>;
   reg-names = "hc_mem";

   interrupts = <0 123 0>,
     <0 138 0>;
   interrupt-names = "hc_irq", "pwr_irq";

   qcom,max_clk = <192000000>;
   qcom,bus-width = <4>;
   qcom,dedicated-io = <1>;

   qcom,vdd-voltage-level = <2950000 2950000>;
   qcom,vdd-current-level = <15000 400000>;


   qcom,vdd-io-lpm-sup;
   qcom,vdd-io-voltage-level = <1800000 2950000>;
   qcom,vdd-io-current-level = <200 22000>;
   qcom,vdd-io-always-on;

   qcom,cpu-dma-latency-us = <701>;
   qcom,msm-bus,name = "sdhc2";
   qcom,msm-bus,num-cases = <8>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1046 3200>,
    <81 512 52286 160000>,
    <81 512 65360 200000>,
    <81 512 130718 400000>,
    <81 512 261438 800000>,
    <81 512 261438 800000>,
    <81 512 1338562 4096000>;
   qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000 100000000 200000000 4294967295>;



   clocks = <&gcc 139>,
     <&gcc 140>;
   clock-names = "iface_clk", "core_clk";
   qcom,large-address-bus;
   qcom,disable-aggressive-pm;
   qcom,clk-rates = <400000 25000000 50000000 100000000 192000000>;

   qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";

   status = "disabled";
  };

  edma@3ab00000 {
   compatible = "qcom,edma";
   reg = <0x3ab00000 0xabe00>;
   reg-names = "edma-reg-base";
   qcom,txdesc-ring-start = <23>;
   qcom,txdesc-rings = <1>;
   qcom,txcmpl-ring-start = <23>;
   qcom,txcmpl-rings = <1>;
   qcom,rxfill-ring-start = <7>;
   qcom,rxfill-rings = <1>;
   qcom,rxdesc-ring-start = <15>;
   qcom,rxdesc-rings = <1>;
   interrupts = <0 378 4>,
       <0 354 4>,
       <0 346 4>,
       <0 379 4>;
   resets = <&gcc 109>;
   reset-names = "edma_rst";
  };

  nss-common {
   compatible = "qcom,nss-common";
   reg = <0x01868010 0x1000>, <0x40000000 0x1000>;
   reg-names = "nss-misc-reset", "nss-misc-reset-flag";
  };

  nss0: nss@40000000 {
   compatible = "qcom,nss";
   interrupts = <0 402 0x1>, <0 401 0x1>, <0 400 0x1>,
         <0 399 0x1>, <0 398 0x1>, <0 397 0x1>,
         <0 396 0x1>, <0 395 0x1>, <0 394 0x1>;
   reg = <0x39000000 0x1000>, <0x0b111000 0x1000>;
   reg-names = "nphys", "qgic-phys";
   clocks = <&gcc 100>,
     <&gcc 114>,
     <&gcc 97>, <&gcc 95>,
     <&gcc 120>,
     <&gcc 174>,
     <&gcc 121>,
     <&gcc 244>,
     <&gcc 94>,
     <&gcc 93>,
     <&gcc 116>,
     <&gcc 115>,
     <&gcc 122>,
     <&gcc 130>,
     <&gcc 128>,
     <&gcc 129>,
     <&gcc 175>,
     <&gcc 240>,
     <&gcc 242>;
   clock-names = "nss-noc-clk", "nss-ptp-ref-clk",
          "nss-csr-clk", "nss-cfg-clk",
          "nss-nssnoc-qosgen-ref-clk",
          "nss-nssnoc-snoc-clk",
          "nss-nssnoc-timeout-ref-clk",
          "nss-mem-noc-ubi32-clk",
          "nss-ce-axi-clk", "nss-ce-apb-clk",
          "nss-nssnoc-ce-axi-clk",
          "nss-nssnoc-ce-apb-clk",
          "nss-nssnoc-ahb-clk",
          "nss-core-clk", "nss-ahb-clk",
          "nss-axi-clk", "nss-nc-axi-clk",
          "nss-utcm-clk", "nss-snoc-nssnoc-clk";
   qcom,id = <0>;
   qcom,num-queue = <4>;
   qcom,num-irq = <9>;
   qcom,num-pri = <4>;
   qcom,load-addr = <0x40000000>;
   qcom,low-frequency = <187200000>;
   qcom,mid-frequency = <748800000>;
   qcom,max-frequency = <1497600000>;
   qcom,bridge-enabled;
   qcom,ipv4-enabled;
   qcom,ipv4-reasm-enabled;
   qcom,ipv6-enabled;
   qcom,ipv6-reasm-enabled;
   qcom,wlanredirect-enabled;
   qcom,tun6rd-enabled;
   qcom,l2tpv2-enabled;
   qcom,gre-enabled;
   qcom,gre-redir-enabled;
   qcom,gre-redir-mark-enabled;
   qcom,map-t-enabled;
   qcom,portid-enabled;
   qcom,ppe-enabled;
   qcom,pppoe-enabled;
   qcom,pptp-enabled;
   qcom,tunipip6-enabled;
   qcom,shaping-enabled;
   qcom,wlan-dataplane-offload-enabled;
   qcom,vlan-enabled;
   qcom,capwap-enabled;
   qcom,dtls-enabled;
   qcom,crypto-enabled;
   qcom,ipsec-enabled;
   qcom,qvpn-enabled;
   qcom,pvxlan-enabled;
   qcom,clmap-enabled;
  };

  nss_crypto: qcom,nss_crypto {
   compatible = "qcom,nss-crypto";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,max-contexts = <64>;
   qcom,max-context-size = <32>;
   ranges;

   eip197_node {
    compatible = "qcom,eip197";
    reg-names = "crypto_pbase";
    reg = <0x39800000 0x7ffff>;
    clocks = <&gcc 96>,
     <&gcc 117>,
     <&gcc 92>;
    clock-names = "crypto_clk", "crypto_nocclk",
      "crypto_ppeclk";
    clock-frequency = /bits/ 64 <300000000 300000000 300000000>;
    qcom,dma-mask = <0xff>;
    qcom,transform-enabled;
    qcom,aes128-cbc;
    qcom,aes192-cbc;
    qcom,aes256-cbc;
    qcom,aes128-ctr;
    qcom,aes192-ctr;
    qcom,aes256-ctr;
    qcom,aes128-ecb;
    qcom,aes192-ecb;
    qcom,aes256-ecb;
    qcom,3des-cbc;
    qcom,md5-hash;
    qcom,sha160-hash;
    qcom,sha224-hash;
    qcom,sha256-hash;
    qcom,sha384-hash;
    qcom,sha512-hash;
    qcom,md5-hmac;
    qcom,sha160-hmac;
    qcom,sha256-hmac;
    qcom,sha384-hmac;
    qcom,sha512-hmac;
    qcom,aes128-gcm-gmac;
    qcom,aes192-gcm-gmac;
    qcom,aes256-gcm-gmac;
    qcom,aes128-cbc-md5-hmac;
    qcom,aes128-cbc-sha160-hmac;
    qcom,aes192-cbc-md5-hmac;
    qcom,aes192-cbc-sha160-hmac;
    qcom,aes256-cbc-md5-hmac;
    qcom,aes256-cbc-sha160-hmac;
    qcom,aes128-ctr-sha160-hmac;
    qcom,aes192-ctr-sha160-hmac;
    qcom,aes256-ctr-sha160-hmac;
    qcom,aes128-ctr-md5-hmac;
    qcom,aes192-ctr-md5-hmac;
    qcom,aes256-ctr-md5-hmac;
    qcom,3des-cbc-md5-hmac;
    qcom,3des-cbc-sha160-hmac;
    qcom,aes128-cbc-sha256-hmac;
    qcom,aes192-cbc-sha256-hmac;
    qcom,aes256-cbc-sha256-hmac;
    qcom,aes128-ctr-sha256-hmac;
    qcom,aes192-ctr-sha256-hmac;
    qcom,aes256-ctr-sha256-hmac;
    qcom,3des-cbc-sha256-hmac;
    qcom,aes128-cbc-sha384-hmac;
    qcom,aes192-cbc-sha384-hmac;
    qcom,aes256-cbc-sha384-hmac;
    qcom,aes128-ctr-sha384-hmac;
    qcom,aes192-ctr-sha384-hmac;
    qcom,aes256-ctr-sha384-hmac;
    qcom,aes128-cbc-sha512-hmac;
    qcom,aes192-cbc-sha512-hmac;
    qcom,aes256-cbc-sha512-hmac;
    qcom,aes128-ctr-sha512-hmac;
    qcom,aes192-ctr-sha512-hmac;
    qcom,aes256-ctr-sha512-hmac;

    engine0 {
     reg_offset = <0x80000>;
     qcom,ifpp-enabled;
     qcom,ipue-enabled;
     qcom,ofpp-enabled;
     qcom,opue-enabled;
    };
   };
  };

  acc0:clock-controller@b188000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b188000 0x1000>;
  };

  acc1:clock-controller@b198000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b198000 0x1000>;
  };

  acc2:clock-controller@b1a8000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b1a8000 0x1000>;
  };

  acc3:clock-controller@b1b8000 {
   compatible = "qcom,arm-cortex-acc";
   reg = <0x0b1b8000 0x1000>;
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,ipq6018-pinctrl";
   reg = <0x1000000 0x300000>;
   interrupts = <0 0xd0 0>;
   gpio-controller;
   #gpio-cells = <0x2>;
   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  watchdog: watchdog@b017000 {
   compatible = "qcom,kpss-wdt-ipq6018";
   reg = <0xb017000 0x1000>;
   reg-names = "kpss_wdt";
   interrupt-names = "bark_irq";
   interrupts = <0 3 0>;
   clocks = <&sleep_clk>;
   timeout-sec = <30>;
   wdt-max-timeout = <32>;
  };

  mdio@90000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,qca-mdio", "qcom,ipq40xx-mdio";
   reg = <0x90000 0x64>;
   status = "disabled";
  };

  ess-switch@3a000000 {
   compatible = "qcom,ess-switch-ipq60xx";
   reg = <0x3a000000 0x1000000>;
   switch_access_mode = "local bus";
   clocks = <&gcc 183>,
     <&gcc 184>,
     <&gcc 141>,
     <&gcc 152>,
     <&gcc 153>,
     <&gcc 156>,
     <&gcc 123>,
     <&gcc 124>,
     <&gcc 125>,
     <&gcc 126>,
     <&gcc 127>,
     <&gcc 112>,
     <&gcc 111>,
     <&gcc 119>,
     <&gcc 118>,
     <&gcc 99>,
     <&gcc 98>,
     <&gcc 113>,
     <&gcc 91>,
     <&gcc 100>,
     <&gcc 174>,
     <&gcc 96>,
     <&gcc 114>,
     <&gcc 101>,
     <&gcc 102>,
     <&gcc 103>,
     <&gcc 104>,
     <&gcc 105>,
     <&gcc 106>,
     <&gcc 107>,
     <&gcc 108>,
     <&gcc 109>,
     <&gcc 110>,
     <&gcc 142>,
     <&gcc 143>,
     <&gcc 144>,
     <&gcc 145>,
     <&gcc 146>,
     <&gcc 147>,
     <&gcc 148>,
     <&gcc 149>,
     <&gcc 150>,
     <&gcc 151>,
     <&gcc 154>,
     <&gcc 155>,
     <&gcc 12>,
     <&gcc 13>,
     <&gcc 242>;
   clock-names = "cmn_ahb_clk", "cmn_sys_clk",
     "uniphy0_ahb_clk", "uniphy0_sys_clk",
     "uniphy1_ahb_clk", "uniphy1_sys_clk",
     "port1_mac_clk", "port2_mac_clk",
     "port3_mac_clk", "port4_mac_clk",
     "port5_mac_clk",
     "nss_ppe_clk", "nss_ppe_cfg_clk",
     "nssnoc_ppe_clk", "nssnoc_ppe_cfg_clk",
     "nss_edma_clk", "nss_edma_cfg_clk",
     "nss_ppe_ipe_clk",
     "gcc_mdio_ahb_clk", "gcc_nss_noc_clk",
     "gcc_nssnoc_snoc_clk",
     "gcc_nss_crypto_clk",
     "gcc_nss_ptp_ref_clk",
     "nss_port1_rx_clk", "nss_port1_tx_clk",
     "nss_port2_rx_clk", "nss_port2_tx_clk",
     "nss_port3_rx_clk", "nss_port3_tx_clk",
     "nss_port4_rx_clk", "nss_port4_tx_clk",
     "nss_port5_rx_clk", "nss_port5_tx_clk",
     "uniphy0_port1_rx_clk",
     "uniphy0_port1_tx_clk",
     "uniphy0_port2_rx_clk",
     "uniphy0_port2_tx_clk",
     "uniphy0_port3_rx_clk",
     "uniphy0_port3_tx_clk",
     "uniphy0_port4_rx_clk",
     "uniphy0_port4_tx_clk",
     "uniphy0_port5_rx_clk",
     "uniphy0_port5_tx_clk",
     "uniphy1_port5_rx_clk",
     "uniphy1_port5_tx_clk",
     "nss_port5_rx_clk_src",
     "nss_port5_tx_clk_src",
     "gcc_snoc_nssnoc_clk";
   resets = <&gcc 104>,
     <&gcc 105>,
     <&gcc 106>,
     <&gcc 107>,
     <&gcc 108>,
     <&gcc 112>,
     <&gcc 113>,
     <&gcc 114>,
     <&gcc 115>,
     <&gcc 116>,
     <&gcc 117>,
     <&gcc 118>,
     <&gcc 119>,
     <&gcc 120>,
     <&gcc 121>,
     <&gcc 122>,
     <&gcc 123>;
   reset-names = "ppe_rst", "uniphy0_soft_rst",
     "uniphy0_xpcs_rst", "uniphy1_soft_rst",
     "uniphy1_xpcs_rst", "nss_port1_rst",
     "nss_port2_rst", "nss_port3_rst",
     "nss_port4_rst", "nss_port5_rst",
     "uniphy0_port1_dis",
     "uniphy0_port2_dis",
     "uniphy0_port3_dis",
     "uniphy0_port4_dis",
     "uniphy0_port5_dis",
     "uniphy0_port_4_5_rst",
     "uniphy0_port_4_rst";
   switch_cpu_bmp = <0x1>;
   switch_lan_bmp = <0x1e>;
   switch_wan_bmp = <0x20>;
   switch_inner_bmp = <0xc0>;
   switch_mac_mode = <0x0>;
   switch_mac_mode1 = <0xd>;
   switch_mac_mode2 = <0xff>;
   bm_tick_mode = <0>;
   tm_tick_mode = <0>;
   port_scheduler_resource {
    port@0 {
     port_id = <0>;
     ucast_queue = <0 143>;
     mcast_queue = <256 271>;
     l0sp = <0 35>;
     l0cdrr = <0 47>;
     l0edrr = <0 47>;
     l1cdrr = <0 7>;
     l1edrr = <0 7>;
    };
    port@1 {
     port_id = <1>;
     ucast_queue = <144 159>;
     mcast_queue = <272 275>;
     l0sp = <36 39>;
     l0cdrr = <48 63>;
     l0edrr = <48 63>;
     l1cdrr = <8 11>;
     l1edrr = <8 11>;
    };
    port@2 {
     port_id = <2>;
     ucast_queue = <160 175>;
     mcast_queue = <276 279>;
     l0sp = <40 43>;
     l0cdrr = <64 79>;
     l0edrr = <64 79>;
     l1cdrr = <12 15>;
     l1edrr = <12 15>;
    };
    port@3 {
     port_id = <3>;
     ucast_queue = <176 191>;
     mcast_queue = <280 283>;
     l0sp = <44 47>;
     l0cdrr = <80 95>;
     l0edrr = <80 95>;
     l1cdrr = <16 19>;
     l1edrr = <16 19>;
    };
    port@4 {
     port_id = <4>;
     ucast_queue = <192 207>;
     mcast_queue = <284 287>;
     l0sp = <48 51>;
     l0cdrr = <96 111>;
     l0edrr = <96 111>;
     l1cdrr = <20 23>;
     l1edrr = <20 23>;
    };
    port@5 {
     port_id = <5>;
     ucast_queue = <208 223>;
     mcast_queue = <288 291>;
     l0sp = <52 55>;
     l0cdrr = <112 127>;
     l0edrr = <112 127>;
     l1cdrr = <24 27>;
     l1edrr = <24 27>;
    };
    port@6 {
     port_id = <6>;
     ucast_queue = <224 239>;
     mcast_queue = <292 295>;
     l0sp = <56 59>;
     l0cdrr = <128 143>;
     l0edrr = <128 143>;
     l1cdrr = <28 31>;
     l1edrr = <28 31>;
    };
    port@7 {
     port_id = <7>;
     ucast_queue = <240 255>;
     mcast_queue = <296 299>;
     l0sp = <60 63>;
     l0cdrr = <144 159>;
     l0edrr = <144 159>;
     l1cdrr = <32 35>;
     l1edrr = <32 35>;
    };
   };
   port_scheduler_config {
    port@0 {
     port_id = <0>;
     l1scheduler {
      group@0 {
       sp = <0 1>;

       cfg = <0 0 0 0>;
      };
     };
     l0scheduler {
      group@0 {

       ucast_queue = <0 4 8>;

       mcast_queue = <256 260>;

       cfg = <0 0 0 0 0>;
      };
      group@1 {
       ucast_queue = <1 5 9>;
       mcast_queue = <257 261>;
       cfg = <0 1 1 1 1>;
      };
      group@2 {
       ucast_queue = <2 6 10>;
       mcast_queue = <258 262>;
       cfg = <0 2 2 2 2>;
      };
      group@3 {
       ucast_queue = <3 7 11>;
       mcast_queue = <259 263>;
       cfg = <0 3 3 3 3>;
      };
     };
    };
    port@1 {
     port_id = <1>;
     l1scheduler {
      group@0 {
       sp = <36>;
       cfg = <0 8 0 8>;
      };
      group@1 {
       sp = <37>;
       cfg = <1 9 1 9>;
      };
     };
     l0scheduler {
      group@0 {
       ucast_queue = <144>;
       ucast_loop_pri = <16>;
       mcast_queue = <272>;
       mcast_loop_pri = <4>;
       cfg = <36 0 48 0 48>;
      };
     };
    };
    port@2 {
     port_id = <2>;
     l1scheduler {
      group@0 {
       sp = <40>;
       cfg = <0 12 0 12>;
      };
      group@1 {
       sp = <41>;
       cfg = <1 13 1 13>;
      };
     };
     l0scheduler {
      group@0 {
       ucast_queue = <160>;
       ucast_loop_pri = <16>;
       mcast_queue = <276>;
       mcast_loop_pri = <4>;
       cfg = <40 0 64 0 64>;
      };
     };
    };
    port@3 {
     port_id = <3>;
     l1scheduler {
      group@0 {
       sp = <44>;
       cfg = <0 16 0 16>;
      };
      group@1 {
       sp = <45>;
       cfg = <1 17 1 17>;
      };
     };
     l0scheduler {
      group@0 {
       ucast_queue = <176>;
       ucast_loop_pri = <16>;
       mcast_queue = <280>;
       mcast_loop_pri = <4>;
       cfg = <44 0 80 0 80>;
      };
     };
    };
    port@4 {
     port_id = <4>;
     l1scheduler {
      group@0 {
       sp = <48>;
       cfg = <0 20 0 20>;
      };
      group@1 {
       sp = <49>;
       cfg = <1 21 1 21>;
      };
     };
     l0scheduler {
      group@0 {
       ucast_queue = <192>;
       ucast_loop_pri = <16>;
       mcast_queue = <284>;
       mcast_loop_pri = <4>;
       cfg = <48 0 96 0 96>;
      };
     };
    };
    port@5 {
     port_id = <5>;
     l1scheduler {
      group@0 {
       sp = <52>;
       cfg = <0 24 0 24>;
      };
      group@1 {
       sp = <53>;
       cfg = <1 25 1 25>;
      };
     };
     l0scheduler {
      group@0 {
       ucast_queue = <208>;
       ucast_loop_pri = <16>;
       mcast_queue = <288>;
       mcast_loop_pri = <4>;
       cfg = <52 0 112 0 112>;
      };
     };
    };
    port@6 {
     port_id = <6>;
     l1scheduler {
      group@0 {
       sp = <56>;
       cfg = <0 28 0 28>;
      };
      group@1 {
       sp = <57>;
       cfg = <1 29 1 29>;
      };
     };
     l0scheduler {
      group@0 {
       ucast_queue = <224>;
       ucast_loop_pri = <16>;
       mcast_queue = <292>;
       mcast_loop_pri = <4>;
       cfg = <56 0 128 0 128>;
      };
     };
    };
    port@7 {
     port_id = <7>;
     l1scheduler {
      group@0 {
       sp = <60>;
       cfg = <0 32 0 32>;
      };
      group@1 {
       sp = <61>;
       cfg = <1 33 1 33>;
      };
     };
     l0scheduler {
      group@0 {
       ucast_queue = <240>;
       ucast_loop_pri = <16>;
       mcast_queue = <296>;
       cfg = <60 0 144 0 144>;
      };
     };
    };
   };
  };

  ess-uniphy@7a00000 {
   compatible = "qcom,ess-uniphy";
   reg = <0x7a00000 0x30000>;
   uniphy_access_mode = "local bus";
  };

  wifi0: wifi@c000000 {
   compatible = "qcom,cnss-qca6018";
   reg = <0xc000000 0x1000000>;
   qcom,hw-mode-id = <1>;





   qcom,tgt-mem-mode = <0>;

   qcom,bdf-addr = <0x4ABC0000 0x4ABC0000 0x4ABC0000>;
   qcom,caldb-addr = <0x4B500000 0x4B500000 0x4B500000>;
   interrupts = <0 320 1>,
   <0 319 1>,
   <0 318 1>,
   <0 317 1>,
   <0 316 1>,
   <0 315 1>,
   <0 314 1>,
   <0 311 1>,
   <0 310 1>,
   <0 411 1>,
   <0 410 1>,
   <0 40 1>,
   <0 39 1>,
   <0 302 1>,
   <0 301 1>,
   <0 37 1>,
   <0 36 1>,
   <0 296 1>,
   <0 295 1>,
   <0 294 1>,
   <0 293 1>,
   <0 292 1>,
   <0 291 1>,
   <0 290 1>,
   <0 289 1>,
   <0 288 1>,

   <0 239 1>,
   <0 236 1>,
   <0 235 1>,
   <0 234 1>,
   <0 233 1>,
   <0 232 1>,
   <0 231 1>,
   <0 230 1>,
   <0 229 1>,
   <0 228 1>,
   <0 224 1>,
   <0 223 1>,

   <0 203 1>,

   <0 183 1>,
   <0 180 1>,
   <0 179 1>,
   <0 178 1>,
   <0 177 1>,
   <0 176 1>,

   <0 163 1>,
   <0 162 1>,
   <0 160 1>,
   <0 159 1>,
   <0 158 1>,
   <0 157 1>,
   <0 156 1>;

   interrupt-names = "misc-pulse1",
   "misc-latch",
   "sw-exception",
   "watchdog",
   "ce0",
   "ce1",
   "ce2",
   "ce3",
   "ce4",
   "ce5",
   "ce6",
   "ce7",
   "ce8",
   "ce9",
   "ce10",
   "ce11",
   "host2wbm-desc-feed",
   "host2reo-re-injection",
   "host2reo-command",
   "host2rxdma-monitor-ring3",
   "host2rxdma-monitor-ring2",
   "host2rxdma-monitor-ring1",
   "reo2ost-exception",
   "wbm2host-rx-release",
   "reo2host-status",
   "reo2host-destination-ring4",
   "reo2host-destination-ring3",
   "reo2host-destination-ring2",
   "reo2host-destination-ring1",
   "rxdma2host-monitor-destination-mac3",
   "rxdma2host-monitor-destination-mac2",
   "rxdma2host-monitor-destination-mac1",
   "ppdu-end-interrupts-mac3",
   "ppdu-end-interrupts-mac2",
   "ppdu-end-interrupts-mac1",
   "rxdma2host-monitor-status-ring-mac3",
   "rxdma2host-monitor-status-ring-mac2",
   "rxdma2host-monitor-status-ring-mac1",
   "host2rxdma-host-buf-ring-mac3",
   "host2rxdma-host-buf-ring-mac2",
   "host2rxdma-host-buf-ring-mac1",
   "rxdma2host-destination-ring-mac3",
   "rxdma2host-destination-ring-mac2",
   "rxdma2host-destination-ring-mac1",
   "host2tcl-input-ring4",
   "host2tcl-input-ring3",
   "host2tcl-input-ring2",
   "host2tcl-input-ring1",
   "wbm2host-tx-completions-ring3",
   "wbm2host-tx-completions-ring2",
   "wbm2host-tx-completions-ring1",
   "tcl2host-status-ring";
   status = "ok";
  };

  msm_imem: qcom,msm-imem@8600000 {
   compatible = "qcom,msm-imem";
   reg = <0x08600000 0x1000>;
   ranges = <0x0 0x08600000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   mem_dump_table@10 {
    compatible = "qcom,msm-imem-mem_dump_table";
    reg = <0x10 8>;
   };
  };

  qca,scm_restart_reason {
   compatible = "qca_ipq6018,scm_restart_reason";
   reg = <0x0193d000 0x14>;
  };

  slim_aud: slim@a2c0000 {
   cell-index = <1>;
   compatible = "qcom,slim-ngd";
   reg = <0xA2C0000 0x2c000>,
    <0xA284000 0x2a000>;
   reg-names = "slimbus_physical", "slimbus_bam_physical";
   interrupts = <0 31 0>, <0 32 0>;
   interrupt-names = "slimbus_irq", "slimbus_bam_irq";
   qcom,apps-ch-pipes = <0x7c0000>;
   qcom,ea-pc = <0x320>;
   status = "disabled";
  };

  tzlog: qca,tzlog {
   compatible = "qca,tzlog_ipq6018";
   interrupts = <0 244 1>;
   qca,tzbsp-diag-buf-size = <0x3000>;
   qca,hyp-enabled;
   hyp-scm-cmd-id = <0xA>;
  };

  qcom,rpm-log@29fc00 {
   compatible = "qcom,rpm-log";
   reg = <0x29fc00 0x4000>;
   qcom,rpm-addr-phys = <0x200000>;
   qcom,offset-version = <4>;
   qcom,offset-page-buffer-addr = <36>;
   qcom,offset-log-len = <40>;
   qcom,offset-log-len-mask = <44>;
   qcom,offset-page-indices = <56>;
  };

 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  status = "ok";
 };

 cpus: cpus {
  #address-cells = <0x1>;
  #size-cells = <0x0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0>;
   enable-method = "psci";
   qcom,acc = <&acc0>;
   next-level-cache = <&L2_0>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";

   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <0x2>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   qcom,acc = <&acc1>;
   reg = <0x1>;
   next-level-cache = <&L2_0>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   qcom,acc = <&acc2>;
   reg = <0x2>;
   next-level-cache = <&L2_0>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   enable-method = "psci";
   qcom,acc = <&acc3>;
   reg = <0x3>;
   next-level-cache = <&L2_0>;
   clocks = <&apss_clk 3>;
   clock-names = "cpu";
  };
 };

 qseecom: qseecom {
  compatible = "ipq6018-qseecom";
  status = "disabled";
 };

 firmware: firmware {
  scm {
   compatible = "qcom,scm-ipq6018";
  };
  qfprom {
   compatible = "qcom,qfprom-sec";
   img-addr = <0x4A100000>;
   img-size = <0x00500000>;
   scm-cmd-id = <0x1F>;
  };
 };

 pmuv8: pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8) |
      4)>;
 };

 clocks {
  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  xo: xo {
   compatible = "fixed-clock";
   clock-frequency = <24000000>;
   #clock-cells = <0>;
  };

  bias_pll_cc_clk {
   compatible = "fixed-clock";
   clock-frequency = <300000000>;
   #clock-cells = <0>;
  };

  bias_pll_nss_noc_clk {
   compatible = "fixed-clock";
   clock-frequency = <416500000>;
   #clock-cells = <0>;
  };

  usb3phy_0_cc_pipe_clk {
   compatible = "fixed-clock";
   clock-frequency = <125000000>;
   #clock-cells = <0>;
  };
 };

 ion_dummy {
  compatible = "ipq60xx-ion-dummy";
  status = "disabled";
 };
};

# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-coresight.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-coresight.dtsi"
&soc {
 tmc_etr: tmc@6048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6048000 0x1000>,
   <0x6064000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  memory_region = <&q6_etr_region>;
  arm,buffer-size = <0x100000>;
  arm,sg-enable;

  coresight-ctis = <&cti0 &cti8>;
  coresight-name = "coresight-tmc-etr";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   tmc_etr_in_replicator: endpoint {
    slave-mode;
    remote-endpoint = <&replicator_out_tmc_etr>;
   };
  };
 };

 replicator: replicator@6046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x6046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator_out_tmc_etr:endpoint {
     remote-endpoint =
      <&tmc_etr_in_replicator>;
    };
   };
   port@1 {
    reg = <0>;
    replicator_in_tmc_etf:endpoint {
     slave-mode;
     remote-endpoint =
      <&tmc_etf_out_replicator>;
    };
   };
  };
 };

 tmc_etf: tmc@6047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x6047000 0x1000>;
  reg-names = "tmc-base";

  coresight-ctis = <&cti0 &cti8>;
  coresight-name = "coresight-tmc-etf";
  arm,default-sink;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  ports{
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator:endpoint {
     remote-endpoint =
      <&replicator_in_tmc_etf>;
    };
   };
   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_in0:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_tmc_etf>;
    };
   };
  };
 };

 funnel_in0: funnel@6041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_tmc_etf:endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_in0>;
    };
   };
   port@1 {
    reg = <3>;
    funnel_in0_in_funnel_center:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_center_out_funnel_in0>;
    };
   };
   port@2 {
    reg = <4>;
    funnel_in0_in_funnel_right:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_right_out_funnel_in0>;
    };
   };
   port@3 {
    reg = <5>;
    funnel_in0_in_funnel_mm:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_mm_out_funnel_in0>;
    };
   };
   port@4 {
    reg = <6>;
    funnel_in0_in_tpda:endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_in0>;
    };
   };
   port@5 {
    reg = <7>;
    funnel_in0_in_stm:endpoint {
     slave-mode;
     remote-endpoint =
      <&stm_out_funnel_in0>;
    };
   };
   port@6 {
    reg = <0>;
    funnel_in0_in_rpm_etm0:endpoint {
     slave-mode;
     remote-endpoint =
      <&rpm_etm0_out_funnel_in0>;
    };
   };
  };
 };

 funnel_center: funnel@6100000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6100000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-center";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_center_out_funnel_in0:endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_center>;
    };
   };
   port@1 {
    reg = <2>;
    funnel_center_in_dbgui:endpoint {
     slave-mode;
     remote-endpoint =
      <&dbgui_out_funnel_center>;
    };
   };
  };
 };

 funnel_mm: funnel@6130000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6130000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coesight-funnel-mm";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_mm_out_funnel_in0:endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_mm>;
    };
   };
  };
 };

 funnel_right: funnel@6120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x6120000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-right";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_right_out_funnel_in0:endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_right>;
    };
   };
   port@1 {
    reg = <3>;
    funnel_right_in_funnel_apss0:endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_apss0_out_funnel_right>;
    };
   };
  };

 };

 funnel_apss0: funnel@61a1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x61a1000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss0";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss0_out_funnel_right:endpoint {
     remote-endpoint =
      <&funnel_right_in_funnel_apss0>;
    };
   };
   port@1 {
    reg = <0>;
    funnel_apss0_in_etm0:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss0>;
    };
   };
   port@2 {
    reg = <1>;
    funnel_apss0_in_etm1:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss0>;
    };
   };
   port@3 {
    reg = <2>;
    funnel_apss0_in_etm2:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss0>;
    };
   };
   port@4 {
    reg = <3>;
    funnel_apss0_in_etm3:endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss0>;
    };
   };
  };
 };

 etm0: etm@619c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619c000 0x1000>;

  coresight-name = "coresight-etm0";
  cpu = <&CPU0>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm0_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm0>;
   };
  };
 };

 etm1: etm@619d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619d000 0x1000>;

  coresight-name = "coresight-etm1";
  cpu = <&CPU1>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm1_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm1>;
   };
  };
 };

 etm2: etm@619e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619e000 0x1000>;

  coresight-name = "coresight-etm2";
  cpu = <&CPU2>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm2_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm2>;
   };
  };
 };

 etm3: etm@619f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b95d>;

  reg = <0x619f000 0x1000>;

  coresight-name = "coresight-etm3";
  cpu = <&CPU3>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   etm3_out_funnel_apss0:endpoint {
    remote-endpoint = <&funnel_apss0_in_etm3>;
   };
  };
 };

 rpm_etm0: rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-rpm-etm0";
  qcom,inst-id = <4>;

  port{
   rpm_etm0_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_rpm_etm0>;
   };
  };
 };

 stm: stm@6002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x6002000 0x1000>,
   <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-name = "coresight-stm";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "apb_pclk", "core_a_clk";

  port{
   stm_out_funnel_in0:endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti15: cti@601f000 {
  compatible = "arm,coresight-cti";
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@6198000{
  compatible = "arm,coresight-cti";
  reg = <0x6198000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@6199000{
  compatible = "arm,coresight-cti";
  reg = <0x6199000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@619a000{
  compatible = "arm,coresight-cti";
  reg = <0x619a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@619b000{
  compatible = "arm,coresight-cti";
  reg = <0x619b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@610c000 {
  compatible = "arm,coresight-cti";
  reg = <0x610c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-rpm-cpu0";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,blk-size = <1>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };

 dbgui: dbgui@6108000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x6108000 0x1000>;
  reg-names = "dbgui-base";

  coresight-name = "coresight-dbgui";

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <64>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";

  port{
   dbgui_out_funnel_center:endpoint {
    remote-endpoint = <&funnel_center_in_dbgui>;
   };
  };
 };

 tpda: tpda@6004000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg=<0>;
    tpda_out_funnel_in0:endpoint {
        remote-endpoint = <&funnel_in0_in_tpda>;
    };
   };
   port@1 {
    reg=<0>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };
  };
 };

 tpdm_dcc: tpdm@6110000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x6110000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";

  port{
   tpdm_dcc_out_tpda:endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 hwevent: hwevent@6101000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x6101000 0x148>,
        <0x6101fb0 0x4>,
        <0x6121000 0x148>,
        <0x6121fb0 0x4>,
        <0x6131000 0x148>,
        <0x6131fb0 0x4>,
        <0x6130fb0 0x4>,
        <0x6130000 0x148>,
        <0x6041fb0 0x4>,
        <0x6041000 0x148>;
  reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
       "right-wrapper-mux", "right-wrapper-lockaccess",
       "mm-wrapper-mux", "mm-wrapper-lockaccess",
       "mm-fun-lockaccess", "mm-fun", "in-fun-lockaccess",
       "in-fun";

  coresight-name = "coresight-hwevent";

  clocks = <&gcc 191>,
    <&gcc 190>;
  clock-names = "core_clk", "core_a_clk";
 };
};
# 2194 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-rpm-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq6018_s1_corner: regulator-s1 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_s1";
   qcom,set = <3>;
   regulator-min-microvolt = <850000>;
   regulator-max-microvolt = <987500>;
   qcom,always-send-voltage;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  status = "ok";

  ipq6018_s2_corner: regulator-s2 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_s2";
   regulator-min-microvolt = <587500>;
   regulator-max-microvolt = <1100000>;
   qcom,always-send-voltage;
   qcom,set = <3>;
   status = "ok";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq6018_s3_corner: regulator-s3 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_s3";
   regulator-min-microvolt = <640000>;
   regulator-max-microvolt = <780000>;
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  ipq6018_s5_corner: regulator-s5 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_s4";
   qcom,set = <1>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  status = "ok";

  ipq6018_l2_corner: regulator-l2 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_l2";
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <3300000>;
   qcom,always-send-voltage;
   qcom,set = <3>;
   status = "ok";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq6018_l3_corner: regulator-l3 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq6018_l4_corner: regulator-l4 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-glink-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  ipq6018_l5_corner: regulator-l5 {
   compatible = "qcom,rpm-glink-regulator";
   regulator-name = "ipq6018_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2195 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-cpr-regulator.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-cpr-regulator.dtsi"
&soc {
 apc_apm: apm@b111000 {
  compatible = "qcom,ipq807x-apm";
  reg = <0xb111000 0x1000>;
  reg-names = "pm-apcc-glb";
  qcom,apm-post-halt-delay = <0x2>;
  qcom,apm-halt-clk-delay = <0x11>;
  qcom,apm-resume-clk-delay = <0x10>;
  qcom,apm-sel-switch-delay = <0x01>;
 };

 apc_cpr: cpr4-ctrl@b018000 {
  compatible = "qcom,cpr4-ipq6018-apss-regulator";
  reg = <0xb018000 0x4000>, <0xa4000 0x1000>, <0x0193d008 0x4>;
  reg-names = "cpr_ctrl", "fuse_base", "cpr_tcsr_reg";
  interrupts = <0 15 1>;
  interrupt-names = "cpr";
  qcom,cpr-ctrl-name = "apc";
  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-step-quot-init-min = <0>;
  qcom,cpr-step-quot-init-max = <15>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <1>;
  qcom,cpr-down-error-step-limit = <1>;
  qcom,cpr-up-error-step-limit = <1>;
  qcom,apm-ctrl = <&apc_apm>;
  qcom,apm-threshold-voltage = <850000>;
  vdd-supply = <&ipq6018_s2_corner>;
  qcom,voltage-step = <12500>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <2>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   apc_vreg: regulator {
    regulator-name = "apc_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <6>;
    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <8>;
    qcom,cpr-corners = <6>;
    qcom,cpr-speed-bins = <1>;
    qcom,cpr-speed-bin-corners = <6>;
    qcom,cpr-corner-fmax-map = <1 3 5 6>;
    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-voltage-ceiling =
     <725000 787500 862500
      925000 987500 1062500>;
    qcom,cpr-voltage-floor =
     <587500 650000 712500
      750000 787500 850000>;
    qcom,corner-frequencies =
     <864000000 1056000000 1320000000
     1440000000 1608000000 1800000000>;
    qcom,cpr-ro-sel =

     < 0 0 0 0>,
     < 7 7 7 7>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =


     < 0 0 0 0>,
     < 0 0 15000 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =

     < 0 0 0 0>,
     < 13000 0 13000 13000>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>,
     < 0 0 0 0>;

    qcom,cpr-ro-scaling-factor =
     < 2000 1770 1900 1670 1930 1770 1910 1800
       1870 1730 2000 1840 1800 2030 1700 1890 >,
     < 2000 1770 1900 1670 1930 1770 1910 1800
       1870 1730 2000 1840 1800 2030 1700 1890 >,
     < 2000 1770 1900 1670 1930 1770 1910 1800
       1870 1730 2000 1840 1800 2030 1700 1890 >,
     < 2000 1770 1900 1670 1930 1770 1910 1800
       1870 1730 2000 1840 1800 2030 1700 1890 >;
   };
  };
 };
};
# 2196 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-cp-cpu.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-cp-cpu.dtsi"
&CPU0 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu0-supply = <&apc_vreg>;
 enable-cpu-regulator;
};

&CPU1 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu-supply = <&apc_vreg>;
};

&CPU2 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu-supply = <&apc_vreg>;
};

&CPU3 {
 operating-points-v2 = <&cpu0_opp_table>;
 voltage-tolerance = <1>;
 cpu-supply = <&apc_vreg>;
};

&cpus {
 cpu0_opp_table: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp00 {
   opp-hz = /bits/ 64 <0>;
   opp-microvolt = <0>;
   clock-latency-ns = <200000>;
  };
  opp01 {
   opp-hz = /bits/ 64 <864000000>;
   opp-microvolt = <1>;
   clock-latency-ns = <200000>;
  };
  opp02 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-microvolt = <2>;
   clock-latency-ns = <200000>;
  };
  opp03 {
   opp-hz = /bits/ 64 <1320000000>;
   opp-microvolt = <3>;
   clock-latency-ns = <200000>;
  };
  opp04 {
   opp-hz = /bits/ 64 <1440000000>;
   opp-microvolt = <4>;
   clock-latency-ns = <200000>;
  };
  opp05 {
   opp-hz = /bits/ 64 <1608000000>;
   opp-microvolt = <5>;
   clock-latency-ns = <200000>;
  };
  opp06 {
   opp-hz = /bits/ 64 <1800000000>;
   opp-microvolt = <6>;
   clock-latency-ns = <200000>;
  };
 };
};
# 2197 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 1 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-thermal.dtsi" 1
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-thermal.dtsi"
/ {
 thermal-zones {
  tsens_tz_sensor4 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 4>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor5 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 5>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor7 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 7>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor8 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 8>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor13 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 13>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor14 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 14>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };

  tsens_tz_sensor15 {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tsens 15>;

   trips {
    cpu-critical-hi {
     temperature = <125>;
     hysteresis = <2>;
     type = "critical_high";
    };

    cpu-config-hi {
     temperature = <105>;
     hysteresis = <2>;
     type = "configurable_hi";
    };

    cpu-config-lo {
     temperature = <95>;
     hysteresis = <2>;
     type = "configurable_lo";
    };

    cpu-critical-low {
     temperature = <0>;
     hysteresis = <2>;
     type = "critical_low";
    };
   };
  };
 };
};

&soc {
 tsens: thermal-sensor@4a8000 {
  compatible = "qcom,ipq6018-tsens";
  reg = <0x4a8000 0x2000>;
  interrupts = <0 184 0>;
  #thermal-sensor-cells = <1>;
  status = "ok";
 };
};
# 2197 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018.dtsi" 2
# 17 "arch/arm/boot/dts/../../../arm64/boot/dts/qcom/qcom-ipq6018-emulation-c2.dts" 2

/ {
 #address-cells = <0x2>;
 #size-cells = <0x2>;
 model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
 compatible = "qcom,ipq6018-emulation-c2", "qcom,ipq6018";
 interrupt-parent = <&intc>;

 aliases {
  serial0 = &blsp1_uart1;




  ethernet0 = "/soc/dp1";
  ethernet1 = "/soc/dp2";
  ethernet2 = "/soc/dp3";
  ethernet3 = "/soc/dp4";
  ethernet4 = "/soc/dp5";
 };

 chosen {
  linux,initrd-end = <0x46000000>;
  linux,initrd-start = <0x44000000>;
  bootargs = "root=/dev/ram0 rw init=/init";
  stdout-path = "serial0";
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x40000000 0x0 0x20000000>;
 };

 soc {
  serial@78af000 {
   status = "ok";
  };

  qca,scm_restart_reason {
   status = "disabled";
  };

  dp1 {
   device_type = "network";
   compatible = "qcom,nss-dp";
   qcom,id = <1>;
   reg = <0x3a001000 0x200>;
   qcom,mactype = <0>;
   local-mac-address = [000000000000];
  };

  dp2 {
   device_type = "network";
   compatible = "qcom,nss-dp";
   qcom,id = <2>;
   reg = <0x3a001200 0x200>;
   qcom,mactype = <0>;
   local-mac-address = [000000000000];
  };

  dp3 {
   device_type = "network";
   compatible = "qcom,nss-dp";
   qcom,id = <3>;
   reg = <0x3a001400 0x200>;
   qcom,mactype = <0>;
   local-mac-address = [000000000000];
  };

  dp4 {
   device_type = "network";
   compatible = "qcom,nss-dp";
   qcom,id = <4>;
   reg = <0x3a001600 0x200>;
   qcom,mactype = <0>;
   local-mac-address = [000000000000];
  };

  dp5 {
   device_type = "network";
   compatible = "qcom,nss-dp";
   qcom,id = <5>;
   reg = <0x3a003000 0x3fff>;
   qcom,mactype = <1>;
   local-mac-address = [000000000000];
  };

  q6v5_wcss: q6v5_wcss@CD00000 {
   qca,emulation;
   img-addr = <0x4AB00000>;
  };

  timer {
   clock-frequency = <240000>;
  };

  nss_crypto {
   status = "ok";
  };
 };

 psci {
  status = "disabled";
 };

 cpus {
  CPU0: cpu@0 {
   compatible = "arm,cortex-a53";
   enable-method = "qcom,arm-cortex-acc";

   L2_0: l2-cache {
    compatible = "arm,arch-cache";
   };
  };

  CPU1: cpu@1 {
   compatible = "arm,cortex-a53";
   enable-method = "qcom,arm-cortex-acc";
  };

  CPU2: cpu@2 {
   compatible = "arm,cortex-a53";
   enable-method = "qcom,arm-cortex-acc";
  };

  CPU3: cpu@3 {
   compatible = "arm,cortex-a53";
   enable-method = "qcom,arm-cortex-acc";
  };
 };

 firmware {
  qfprom {
   status = "disabled";
  };
 };
};
# 18 "arch/arm/boot/dts/qcom-ipq6018-emulation-c2.dts" 2
# 1 "arch/arm/boot/dts/qcom-ipq6018.dtsi" 1
# 18 "arch/arm/boot/dts/qcom-ipq6018.dtsi"
/ {
 soc {
  pmu {
   compatible = "arm,cortex-a7-pmu";
   interrupts = <1 7 ((((1 << (4)) - 1) << 8) |
     4)>;
  };
 };
};
# 18 "arch/arm/boot/dts/qcom-ipq6018-emulation-c2.dts" 2
