#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec  7 08:44:14 2016
# Process ID: 29786
# Current directory: /home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/Finale/Finale.runs/synth_1
# Command line: vivado -log Physical_Game_Test.vds -mode batch -messageDb vivado.pb -notrace -source Physical_Game_Test.tcl
# Log file: /home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/Finale/Finale.runs/synth_1/Physical_Game_Test.vds
# Journal file: /home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/Finale/Finale.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Physical_Game_Test.tcl -notrace
Command: synth_design -top Physical_Game_Test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.113 ; gain = 128.137 ; free physical = 3771 ; free virtual = 22043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Physical_Game_Test' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Physical_Game_Test.vhd:43]
INFO: [Synth 8-3491] module 'Game_Module' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:34' bound to instance 'Game' of component 'Game_Module' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Physical_Game_Test.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Game_Module' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:48]
INFO: [Synth 8-3491] module 'Pattern_Gen' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Pattern_Gen.vhd:22' bound to instance 'PatternSystem' of component 'Pattern_Gen' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Pattern_Gen' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Pattern_Gen.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Pattern_Gen' (1#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Pattern_Gen.vhd:28]
INFO: [Synth 8-3491] module 'Trap' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Trap.vhd:18' bound to instance 'TrapSystem' of component 'Trap' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Trap' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Trap.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Trap' (2#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Trap.vhd:27]
INFO: [Synth 8-3491] module 'Comparator' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Comparator.vhd:21' bound to instance 'CompareSystem' of component 'Comparator' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Comparator' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Comparator.vhd:29]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Comparator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (3#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Comparator.vhd:29]
INFO: [Synth 8-3491] module 'Binary_to_BCD' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Binary_to_BCD.vhd:15' bound to instance 'ConvertToBCD' of component 'Binary_to_BCD' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Binary_to_BCD' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Binary_to_BCD.vhd:25]
WARNING: [Synth 8-3848] Net sseg_enable in module/entity Binary_to_BCD does not have driver. [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Binary_to_BCD.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Binary_to_BCD' (4#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Binary_to_BCD.vhd:25]
INFO: [Synth 8-3491] module 'Timer' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Timer.vhd:34' bound to instance 'CountdownTimer' of component 'Timer' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Timer.vhd:42]
WARNING: [Synth 8-614] signal 'difficulty' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Timer.vhd:52]
WARNING: [Synth 8-614] signal 'easy' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Timer.vhd:52]
WARNING: [Synth 8-614] signal 'medium' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Timer.vhd:52]
WARNING: [Synth 8-614] signal 'hard' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Timer.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Timer' (5#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Timer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Game_Module' (6#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Module.vhd:48]
INFO: [Synth 8-3491] module 'Display_Key' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Display_Key.vhd:16' bound to instance 'Display' of component 'Display_Key' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Physical_Game_Test.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Display_Key' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Display_Key.vhd:27]
WARNING: [Synth 8-614] signal 'cen' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Display_Key.vhd:69]
WARNING: [Synth 8-614] signal 'current_input' is read in the process but is not in the sensitivity list [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Display_Key.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Display_Key' (7#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Display_Key.vhd:27]
INFO: [Synth 8-3491] module 'Button' declared at '/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Button.vhd:17' bound to instance 'Btn' of component 'Button' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Physical_Game_Test.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Button' [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Button.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Button' (8#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Button.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Physical_Game_Test' (9#1) [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Physical_Game_Test.vhd:43]
WARNING: [Synth 8-3331] design Binary_to_BCD has unconnected port sseg_enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.551 ; gain = 169.574 ; free physical = 3729 ; free virtual = 22001
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.551 ; gain = 169.574 ; free physical = 3729 ; free virtual = 22001
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Test_Const.xdc]
Finished Parsing XDC File [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Test_Const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brett/Programming/School/CPE_133/CPE133-NoWinningAllowed/VHDL_FILES/Game_Test_Const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Physical_Game_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Physical_Game_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1354.027 ; gain = 0.000 ; free physical = 3468 ; free virtual = 21740
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3467 ; free virtual = 21740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3467 ; free virtual = 21740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3467 ; free virtual = 21739
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sseg_an_wire_reg' in module 'Display_Key'
INFO: [Synth 8-5546] ROM "control_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                            00001 |                             1111
                  iSTATE |                            00010 |                             1110
                 iSTATE0 |                            00100 |                             1101
                 iSTATE3 |                            01000 |                             1011
*
                 iSTATE2 |                            10000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sseg_an_wire_reg' using encoding 'one-hot' in module 'Display_Key'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3468 ; free virtual = 21740
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Trap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
Module Binary_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module Display_Key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3468 ; free virtual = 21740
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Btn/control_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3468 ; free virtual = 21740
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3468 ; free virtual = 21740

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------------+---------------+----------------+
|Module Name        | RTL Object       | Depth x Width | Implemented As | 
+-------------------+------------------+---------------+----------------+
|Display_Key        | sseg_cat         | 64x8          | LUT            | 
|Physical_Game_Test | Display/sseg_cat | 64x8          | LUT            | 
+-------------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Game/TrapSystem/clk_out_top_reg[27] )
INFO: [Synth 8-3886] merging instance 'Game/ConvertToBCD/ones_reg[4]' (FDRE) to 'Game/ConvertToBCD/thousands_reg[4]'
INFO: [Synth 8-3886] merging instance 'Game/ConvertToBCD/tens_reg[4]' (FDRE) to 'Game/ConvertToBCD/thousands_reg[4]'
INFO: [Synth 8-3886] merging instance 'Game/ConvertToBCD/hundreds_reg[4]' (FDRE) to 'Game/ConvertToBCD/thousands_reg[4]'
INFO: [Synth 8-3886] merging instance 'Game/ConvertToBCD/thousands_reg[4]' (FDRE) to 'Game/ConvertToBCD/hundreds_reg[5]'
INFO: [Synth 8-3886] merging instance 'Game/ConvertToBCD/ones_reg[5]' (FDRE) to 'Game/ConvertToBCD/hundreds_reg[5]'
INFO: [Synth 8-3886] merging instance 'Game/ConvertToBCD/tens_reg[5]' (FDRE) to 'Game/ConvertToBCD/hundreds_reg[5]'
INFO: [Synth 8-3886] merging instance 'Game/ConvertToBCD/hundreds_reg[5]' (FDRE) to 'Game/ConvertToBCD/thousands_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Game/ConvertToBCD/thousands_reg[5] )
INFO: [Synth 8-3886] merging instance 'Display/current_input_reg[4]' (FDE) to 'Display/current_input_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Display/current_input_reg[5] )
WARNING: [Synth 8-3332] Sequential element (Game/TrapSystem/clk_out_top_reg[27]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/TrapSystem/clk_out_top_reg[26]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Display/current_input_reg[5]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Display/current_input_reg[4]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/thousands_reg[4]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/ones_reg[4]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/tens_reg[4]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/hundreds_reg[4]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/hundreds_reg[5]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/ones_reg[5]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/tens_reg[5]) is unused and will be removed from module Physical_Game_Test.
WARNING: [Synth 8-3332] Sequential element (Game/ConvertToBCD/thousands_reg[5]) is unused and will be removed from module Physical_Game_Test.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3468 ; free virtual = 21740
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3468 ; free virtual = 21740

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    23|
|3     |LUT1   |    79|
|4     |LUT2   |     9|
|5     |LUT3   |    38|
|6     |LUT4   |    39|
|7     |LUT5   |    16|
|8     |LUT6   |    39|
|9     |FDCE   |    50|
|10    |FDPE   |    16|
|11    |FDRE   |   111|
|12    |FDSE   |    10|
|13    |IBUF   |    18|
|14    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------------+------+
|      |Instance           |Module        |Cells |
+------+-------------------+--------------+------+
|1     |top                |              |   478|
|2     |  Btn              |Button        |    21|
|3     |  Display          |Display_Key   |    75|
|4     |  Game             |Game_Module   |   334|
|5     |    ConvertToBCD   |Binary_to_BCD |    79|
|6     |    CountdownTimer |Timer         |    36|
|7     |    PatternSystem  |Pattern_Gen   |    83|
|8     |    TrapSystem     |Trap          |   136|
+------+-------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.027 ; gain = 462.051 ; free physical = 3466 ; free virtual = 21738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1354.027 ; gain = 82.434 ; free physical = 3466 ; free virtual = 21738
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1354.035 ; gain = 462.059 ; free physical = 3466 ; free virtual = 21738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1354.035 ; gain = 387.504 ; free physical = 3471 ; free virtual = 21741
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1386.043 ; gain = 0.000 ; free physical = 3469 ; free virtual = 21739
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 08:44:43 2016...
