{
    "@odata.type": "#Port.v1_16_0.Port",
    "Id": "2",
    "Name": "CXL Port 2",
    "Description": "CXL Port in CPU connected to CXL switch",
    "Status": {
        "State": "Enabled",
        "Health": "OK",
        "HealthRollup": "OK"
    },
    "RemotePortId": "2",
    "PortProtocol": "CXL",
    "CurrentProtocolVersion": "2.0",
    "CapableProtocolVersions": [
        "1.1",
        "2.0"
    ],
    "PortType": "DownstreamPort",
    "PortMedium": "Optical",
    "CurrentSpeedGbps": 512,
    "Width": 16,
    "MaxSpeedGbps": 512,
    "ActiveWidth": 16,
    "LinkState": "Enabled",
    "LinkStatus": "LinkUp",
    "InterfaceEnabled": true,
    "LinkNetworkTechnology": "PCIe",
    "Links": {
        "AssociatedEndpoints": [
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Endpoints/I1"
            },
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Endpoints/I2"
            },
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Endpoints/I3"
            }
        ],
        "ConnectedSwitches": [
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Switches/CXL"
            }
        ],
        "ConnectedSwitchPorts": [
            {
                "@odata.id": "/redfish/v1/Fabrics/CXL/Switches/CXL/Ports/U2"
            }
        ]
    },
    "@odata.id": "/redfish/v1/Systems/CXL-System/Processors/CPU/Ports/2",
    "@Redfish.Copyright": "Copyright 2014-2025 DMTF. For the full DMTF copyright policy, see http://www.dmtf.org/about/policies/copyright."
}