==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 760.562 MB.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-shake.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rounding.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rng.c' ... 
WARNING: [HLS 207-5292] unused parameter 'security_strength' (dilithium2/rng.c:202:22)
INFO: [HLS 200-10] Analyzing design file 'dilithium2/reduce.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/polyvec.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/poly.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/packing.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/ntt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes256ctr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.7 seconds. CPU system time: 2.08 seconds. Elapsed time: 4.84 seconds; current allocated memory: 762.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'shake256_squeeze' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/sign.c:141:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_squeeze' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:750:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_squeeze' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:710:16)
WARNING: [HLS 214-366] Duplicating function 'store64' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:528:7)
WARNING: [HLS 214-366] Duplicating function 'store64' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:519:7)
WARNING: [HLS 214-366] Duplicating function 'shake256_finalize' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:749:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/sign.c:105:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/sign.c:139:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/poly.c:518:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:748:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:663:16)
WARNING: [HLS 214-366] Duplicating function 'load64' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:417:19)
WARNING: [HLS 214-366] Duplicating function 'load64' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:410:15)
WARNING: [HLS 214-366] Duplicating function 'load64' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:401:21)
WARNING: [HLS 214-366] Duplicating function 'shake256_init' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:747:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:573:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:648:3)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.243' into 'shake256_init' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb' (dilithium2/fips202.c:385:0)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb.240' (dilithium2/fips202.c:385:0)
INFO: [HLS 214-178] Inlining function 'load64.241' into 'keccak_absorb.240' (dilithium2/fips202.c:385:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeeze' (dilithium2/fips202.c:503:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15' into 'shake256_init.242' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize.237' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'shake256_init.242' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb.239' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize.237' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze.234' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.243' into 'shake128_init' (dilithium2/fips202.c:572:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake128_finalize' (dilithium2/fips202.c:599:0)
INFO: [HLS 214-178] Inlining function 'shake128_init' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeezeblocks' (dilithium2/fips202.c:471:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake128_squeezeblocks' (dilithium2/fips202.c:618:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'shake128_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'rej_uniform' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt' (dilithium2/ntt.c:49:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_ntt' into 'pqcrystals_dilithium2_ref_poly_ntt.52' (dilithium2/poly.c:140:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyvecl_ntt' (dilithium2/polyvec.c:97:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyveck_ntt' (dilithium2/polyvec.c:279:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake256_squeezeblocks' (dilithium2/fips202.c:693:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_unpack' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' (dilithium2/poly.c:176:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' into 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' (dilithium2/polyvec.c:25:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_reduce32' into 'pqcrystals_dilithium2_ref_poly_reduce.85' (dilithium2/poly.c:28:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyveck_reduce' (dilithium2/polyvec.c:184:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_invntt_tomont' (dilithium2/ntt.c:77:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_invntt_tomont' into 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' (dilithium2/poly.c:157:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' (dilithium2/polyvec.c:295:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_caddq' into 'pqcrystals_dilithium2_ref_poly_caddq.120' (dilithium2/poly.c:46:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_caddq.120' into 'pqcrystals_dilithium2_ref_polyveck_caddq' (dilithium2/polyvec.c:199:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_decompose' into 'pqcrystals_dilithium2_ref_poly_decompose' (dilithium2/poly.c:221:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_decompose' into 'pqcrystals_dilithium2_ref_polyveck_decompose' (dilithium2/polyvec.c:368:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyw1_pack' into 'pqcrystals_dilithium2_ref_polyveck_pack_w1' (dilithium2/polyvec.c:415:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeeze.235' (dilithium2/fips202.c:503:0)
INFO: [HLS 214-178] Inlining function 'store64.236' into 'keccak_squeeze.235' (dilithium2/fips202.c:503:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb.238' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' (dilithium2/polyvec.c:111:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' (dilithium2/polyvec.c:104:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_add' (dilithium2/polyvec.c:82:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyvecl_reduce' (dilithium2/polyvec.c:50:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyvecl_chknorm' (dilithium2/polyvec.c:155:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' (dilithium2/polyvec.c:302:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_sub' into 'pqcrystals_dilithium2_ref_polyveck_sub' (dilithium2/polyvec.c:249:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyveck_chknorm' (dilithium2/polyvec.c:322:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyveck_add' (dilithium2/polyvec.c:231:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_make_hint' into 'pqcrystals_dilithium2_ref_poly_make_hint' (dilithium2/poly.c:244:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_make_hint' into 'pqcrystals_dilithium2_ref_polyveck_make_hint' (dilithium2/polyvec.c:389:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_pack' into 'pqcrystals_dilithium2_ref_pack_sig' (dilithium2/packing.c:160:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_upack_sk' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb.238' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_expand' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_uniform_gamma1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_caddq' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_decompose' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pack_w1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze.233' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_sub' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_make_hint' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:31:20)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:48:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.52 seconds. CPU system time: 0.53 seconds. Elapsed time: 21.13 seconds; current allocated memory: 764.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 764.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.22 seconds; current allocated memory: 773.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.1' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.235' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.89 seconds. CPU system time: 0 seconds. Elapsed time: 7.91 seconds; current allocated memory: 782.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.240' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_854_1' (dilithium2/poly.c:850) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_2' (dilithium2/poly.c:367) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_523_1' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_2' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_804_1' (dilithium2/poly.c:799) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_3' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_5' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.240.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_1' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_3' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_4' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_5' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_6' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (dilithium2/poly.c:222) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_915_1' (dilithium2/poly.c:911) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (dilithium2/poly.c:105) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_248_1' (dilithium2/poly.c:245) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (dilithium2/sign.c:203) in function 'pqcrystals_dilithium2_ref' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.240' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.240.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' (dilithium2/poly.c:735:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' (dilithium2/poly.c:594:21).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_challenge' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.240' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.240.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_738_1' (dilithium2/poly.c:735) in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_598_1' (dilithium2/poly.c:594) in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:10) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'state.s.2' (dilithium2/fips202.c:745) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.1' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.235' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dilithium2/poly.c:245:16) to (dilithium2/poly.c:248:21) in function 'pqcrystals_dilithium2_ref_signature.1'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.1' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.2' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.3' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute.1' (dilithium2/fips202.c:86:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (dilithium2/fips202.c:86)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.19 seconds; current allocated memory: 819.422 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_137_1' (dilithium2/polyvec.c:133:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (dilithium2/polyvec.c:26:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_371_1' (dilithium2/polyvec.c:369:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_418_1' (dilithium2/polyvec.c:416:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_1' (dilithium2/polyvec.c:112:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_1' (dilithium2/polyvec.c:105:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (dilithium2/polyvec.c:83:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (dilithium2/polyvec.c:51:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_1' (dilithium2/polyvec.c:156:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_252_1' (dilithium2/polyvec.c:250:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_1' (dilithium2/polyvec.c:232:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_1' (dilithium2/polyvec.c:390:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-16' (dilithium2/polyvec.c:46:20) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_298_1' (dilithium2/polyvec.c:296:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_377_1' (dilithium2/poly.c:378:18) in function 'pqcrystals_dilithium2_ref_poly_uniform' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_4' (dilithium2/poly.c:512:22) in function 'pqcrystals_dilithium2_ref_poly_challenge' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_529_3' (dilithium2/poly.c:512:16) in function 'pqcrystals_dilithium2_ref_poly_challenge' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_2' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_4' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb.240.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb.240' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:123:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:131:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:541:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:542:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:543:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:544:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:545:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:546:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:547:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:548:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s[0]' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:59:20)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:60:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/sign.c:124:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:181:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/rounding.c:52:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:88:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:90:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:96:10)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/poly.c:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'h.vec.coeffs' (dilithium2/poly.c:249:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:775:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:776:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:777:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:778:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:779:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:780:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:781:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:782:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:608:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:609:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:610:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:611:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:612:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:613:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:614:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:615:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:875:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:876:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:877:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:878:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/poly.c:380:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:539:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:540:18)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:401:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:410:12)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:424:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:426:12)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:427:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:392:14)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:396:18)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:325:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:326:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:327:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:329:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:330:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:331:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:332:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:334:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:335:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:336:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:337:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:338:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:339:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:340:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:342:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:343:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:344:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:345:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:346:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:347:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:348:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:349:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.57 seconds. CPU system time: 0.21 seconds. Elapsed time: 36.84 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_dilithium2_ref' ...
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyeta_unpack.1' to 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyt0_unpack.1' to 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.2' to 'keccak_absorb_2'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1_Pipeline_1' to 'keccak_absorb_240_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1_Pipeline_VITIS_LOOP_400_2' to 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_400_2'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1_Pipeline_VITIS_LOOP_409_4' to 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_409_4'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1_Pipeline_VITIS_LOOP_416_5' to 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1_Pipeline_VITIS_LOOP_423_6' to 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_423_6'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1_Pipeline_VITIS_LOOP_425_7' to 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_425_7'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1_Pipeline_VITIS_LOOP_30_1' to 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240.1' to 'keccak_absorb_240_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePermute.1' to 'KeccakF1600_StatePermute_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_391_1' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_391_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_30_1' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_400_2' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_400_2'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_409_4' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_409_4'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_416_5' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_423_6' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_423_6'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_425_7' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_425_7'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240_Pipeline_VITIS_LOOP_30_124' to 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_124'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.240' to 'keccak_absorb_240'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1' to 'pqcrystals_dilithium2_ref_pack_sig_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1' to 'pqcrystals_dilithium2_ref_signature_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_122_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_130_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_256_write_ln609', dilithium2/poly.c:609) of variable 'sext_ln610', dilithium2/poly.c:610 on array 'r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_258_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln612', dilithium2/poly.c:612 on array 'r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_260_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln614', dilithium2/poly.c:614 on array 'r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_262_write_ln615', dilithium2/poly.c:615) of variable 'sext_ln599', dilithium2/poly.c:599 on array 'r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_388_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln614', dilithium2/poly.c:614 on array 'r' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_450_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln612', dilithium2/poly.c:612 on array 'r' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_482_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln612', dilithium2/poly.c:612 on array 'r' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_498_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln612', dilithium2/poly.c:612 on array 'r' due to limited memory ports (II = 122). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_506_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln612', dilithium2/poly.c:612 on array 'r' due to limited memory ports (II = 126). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_508_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln614', dilithium2/poly.c:614 on array 'r' due to limited memory ports (II = 127). Please consider using a memory core with more ports or partitioning the array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 128, function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.48 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 129, loop 'VITIS_LOOP_134_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 129, loop 'VITIS_LOOP_138_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_1_write_ln776', dilithium2/poly.c:776) of variable 'sext_ln777', dilithium2/poly.c:777 on array 'r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_3_write_ln778', dilithium2/poly.c:778) of variable 'sext_ln779', dilithium2/poly.c:779 on array 'r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_5_write_ln780', dilithium2/poly.c:780) of variable 'sext_ln781', dilithium2/poly.c:781 on array 'r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_7_write_ln782', dilithium2/poly.c:782) of variable 'sext_ln739', dilithium2/poly.c:739 on array 'r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_133_write_ln780', dilithium2/poly.c:780) of variable 'sext_ln781', dilithium2/poly.c:781 on array 'r' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_195_write_ln778', dilithium2/poly.c:778) of variable 'sext_ln779', dilithium2/poly.c:779 on array 'r' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_227_write_ln778', dilithium2/poly.c:778) of variable 'sext_ln779', dilithium2/poly.c:779 on array 'r' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_243_write_ln778', dilithium2/poly.c:778) of variable 'sext_ln779', dilithium2/poly.c:779 on array 'r' due to limited memory ports (II = 122). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_251_write_ln778', dilithium2/poly.c:778) of variable 'sext_ln779', dilithium2/poly.c:779 on array 'r' due to limited memory ports (II = 126). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'store' operation ('r_addr_253_write_ln780', dilithium2/poly.c:780) of variable 'sext_ln781', dilithium2/poly.c:781 on array 'r' due to limited memory ports (II = 127). Please consider using a memory core with more ports or partitioning the array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 128, function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.56 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 129, loop 'VITIS_LOOP_142_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_2' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_1', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_2' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_3', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_2' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_5', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_4_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_6_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln3', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln5', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_1', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_3', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_5', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln542_1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln544_1', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln546_1', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_8', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_10', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_12', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_23_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_25_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_27_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_11', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_12', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_379_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_379_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_16_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_18_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_2', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_20_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_4', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_9', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_10', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_1', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_3', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_5', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_9_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_11_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_13_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_854_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_1', dilithium2/poly.c:856) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_3', dilithium2/poly.c:861) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_5', dilithium2/poly.c:866) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_7', dilithium2/poly.c:871) on array 'buf_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_854_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('v_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_5', dilithium2/ntt.c:88 on array 'v' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_42_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_44_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_46_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_523_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_523_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_527_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_35_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_37_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_39_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_10', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_write_ln59', dilithium2/ntt.c:59) of variable 'sub_ln59', dilithium2/ntt.c:59 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load', dilithium2/ntt.c:58) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_3', dilithium2/ntt.c:88 on array 'z_vec_coeffs' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_172_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.18 seconds; current allocated memory: 1.910 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.18 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.22 seconds; current allocated memory: 1.910 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.4 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' pipeline 'VITIS_LOOP_134_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' pipeline 'VITIS_LOOP_138_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' pipeline 'VITIS_LOOP_142_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_2' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [RTMG 210-279] Implementing memory 'pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_keccak_absorb_240_1_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_keccak_absorb_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' pipeline 'VITIS_LOOP_379_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_10s_3ns_9_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' pipeline 'VITIS_LOOP_854_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline 'VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_25s_14ns_24ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_19s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline 'VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_124' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240_Pipeline_VITIS_LOOP_30_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_523_1' pipeline 'VITIS_LOOP_523_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_523_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_527_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_223' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_Pipeline_VITIS_LOOP_476_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline 'VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline 'VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' pipeline 'VITIS_LOOP_176_4_VITIS_LOOP_177_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_pack_sig_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1'.
INFO: [RTMG 210-279] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_zetas_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_t_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_seedbuf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_mat_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_s1_vec_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_y_vec_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_w1_vec_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_signature_1_cp_coeffs_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.64 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/sm' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/smlen' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/mlen' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pqcrystals_dilithium2_ref/sk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pqcrystals_dilithium2_ref' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.77 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.9 seconds; current allocated memory: 2.170 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 762.492 MB.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-shake.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rounding.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rng.c' ... 
WARNING: [HLS 207-5292] unused parameter 'security_strength' (dilithium2/rng.c:202:22)
INFO: [HLS 200-10] Analyzing design file 'dilithium2/reduce.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/polyvec.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/poly.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/packing.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/ntt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes256ctr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.46 seconds. CPU system time: 2.18 seconds. Elapsed time: 4.64 seconds; current allocated memory: 764.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'shake256_squeeze' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:750:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_finalize' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:749:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:748:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_init' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:747:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:573:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:648:3)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.237' into 'shake256_init' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb' (dilithium2/fips202.c:385:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeeze' (dilithium2/fips202.c:503:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15' into 'shake256_init.236' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize.234' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'shake256_init.236' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb.235' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize.234' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze.233' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.237' into 'shake128_init' (dilithium2/fips202.c:572:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake128_finalize' (dilithium2/fips202.c:599:0)
INFO: [HLS 214-178] Inlining function 'shake128_init' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeezeblocks' (dilithium2/fips202.c:471:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake128_squeezeblocks' (dilithium2/fips202.c:618:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'shake128_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'rej_uniform' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt' (dilithium2/ntt.c:49:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_ntt' into 'pqcrystals_dilithium2_ref_poly_ntt.52' (dilithium2/poly.c:140:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyvecl_ntt' (dilithium2/polyvec.c:97:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyveck_ntt' (dilithium2/polyvec.c:279:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake256_squeezeblocks' (dilithium2/fips202.c:693:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_unpack' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' (dilithium2/poly.c:176:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' into 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' (dilithium2/polyvec.c:25:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_reduce32' into 'pqcrystals_dilithium2_ref_poly_reduce.85' (dilithium2/poly.c:28:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyveck_reduce' (dilithium2/polyvec.c:184:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_invntt_tomont' (dilithium2/ntt.c:77:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_invntt_tomont' into 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' (dilithium2/poly.c:157:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' (dilithium2/polyvec.c:295:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_caddq' into 'pqcrystals_dilithium2_ref_poly_caddq.120' (dilithium2/poly.c:46:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_caddq.120' into 'pqcrystals_dilithium2_ref_polyveck_caddq' (dilithium2/polyvec.c:199:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_decompose' into 'pqcrystals_dilithium2_ref_poly_decompose' (dilithium2/poly.c:221:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_decompose' into 'pqcrystals_dilithium2_ref_polyveck_decompose' (dilithium2/polyvec.c:368:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyw1_pack' into 'pqcrystals_dilithium2_ref_polyveck_pack_w1' (dilithium2/polyvec.c:415:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' (dilithium2/polyvec.c:111:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' (dilithium2/polyvec.c:104:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_add' (dilithium2/polyvec.c:82:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyvecl_reduce' (dilithium2/polyvec.c:50:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyvecl_chknorm' (dilithium2/polyvec.c:155:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' (dilithium2/polyvec.c:302:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_sub' into 'pqcrystals_dilithium2_ref_polyveck_sub' (dilithium2/polyvec.c:249:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyveck_chknorm' (dilithium2/polyvec.c:322:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyveck_add' (dilithium2/polyvec.c:231:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_make_hint' into 'pqcrystals_dilithium2_ref_poly_make_hint' (dilithium2/poly.c:244:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_make_hint' into 'pqcrystals_dilithium2_ref_polyveck_make_hint' (dilithium2/polyvec.c:389:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_pack' into 'pqcrystals_dilithium2_ref_pack_sig' (dilithium2/packing.c:160:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_upack_sk' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_expand' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_uniform_gamma1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_caddq' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_decompose' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pack_w1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_sub' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_make_hint' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:31:20)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:48:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.28 seconds. CPU system time: 0.57 seconds. Elapsed time: 20.88 seconds; current allocated memory: 765.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 765.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.07 seconds. CPU system time: 0 seconds. Elapsed time: 8.07 seconds; current allocated memory: 775.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.15' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.63 seconds. CPU system time: 0 seconds. Elapsed time: 7.63 seconds; current allocated memory: 784.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_854_1' (dilithium2/poly.c:850) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_2' (dilithium2/poly.c:367) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_523_1' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_2' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_804_1' (dilithium2/poly.c:799) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_3' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_5' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_1' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_3' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_4' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_5' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_6' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (dilithium2/poly.c:222) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_915_1' (dilithium2/poly.c:911) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (dilithium2/poly.c:105) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_248_1' (dilithium2/poly.c:245) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (dilithium2/sign.c:203) in function 'pqcrystals_dilithium2_ref' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' (dilithium2/poly.c:735:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' (dilithium2/poly.c:594:21).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_738_1' (dilithium2/poly.c:735) in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_598_1' (dilithium2/poly.c:594) in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:10) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'state.s.2' (dilithium2/fips202.c:745) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.15' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dilithium2/poly.c:245:16) to (dilithium2/poly.c:248:21) in function 'pqcrystals_dilithium2_ref_signature.1'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.18' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.19' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.20' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute.1' (dilithium2/fips202.c:86:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (dilithium2/fips202.c:86)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.81 seconds; current allocated memory: 827.457 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_137_1' (dilithium2/polyvec.c:133:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (dilithium2/polyvec.c:26:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_371_1' (dilithium2/polyvec.c:369:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_418_1' (dilithium2/polyvec.c:416:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_1' (dilithium2/polyvec.c:112:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_1' (dilithium2/polyvec.c:105:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (dilithium2/polyvec.c:83:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (dilithium2/polyvec.c:51:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_1' (dilithium2/polyvec.c:156:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_252_1' (dilithium2/polyvec.c:250:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_1' (dilithium2/polyvec.c:232:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_1' (dilithium2/polyvec.c:390:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-16' (dilithium2/polyvec.c:46:20) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_298_1' (dilithium2/polyvec.c:296:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_377_1' (dilithium2/poly.c:378:18) in function 'pqcrystals_dilithium2_ref_poly_uniform' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_4' (dilithium2/poly.c:512:22) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_529_3' (dilithium2/poly.c:512:16) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_2' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_4' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:123:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:131:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:541:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:542:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:543:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:544:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:545:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:546:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:547:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:548:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s[0]' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:59:20)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:60:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/sign.c:124:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:181:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/rounding.c:52:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:88:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:90:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:96:10)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/poly.c:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'h.vec.coeffs' (dilithium2/poly.c:249:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:775:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:776:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:777:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:778:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:779:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:780:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:781:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:782:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:608:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:609:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:610:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:611:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:612:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:613:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:614:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:615:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:875:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:876:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:877:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:878:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/poly.c:380:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:539:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:540:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:392:14)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:396:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:401:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:410:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:424:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:426:12)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:427:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:325:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:326:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:327:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:329:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:330:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:331:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:332:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:334:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:335:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:336:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:337:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:338:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:339:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:340:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:342:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:343:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:344:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:345:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:346:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:347:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:348:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:349:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 37.05 seconds. CPU system time: 0.26 seconds. Elapsed time: 37.33 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_dilithium2_ref' ...
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyeta_unpack.1' to 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyt0_unpack.1' to 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.19' to 'keccak_absorb_19'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_391_1' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_30_1' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_400_2' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_409_4' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_416_5' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_423_6' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_425_7' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_30_124' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1' to 'keccak_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePermute.1' to 'KeccakF1600_StatePermute_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_squeeze.1' to 'keccak_squeeze_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1' to 'pqcrystals_dilithium2_ref_poly_challenge_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1' to 'pqcrystals_dilithium2_ref_pack_sig_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1' to 'pqcrystals_dilithium2_ref_signature_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_122_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_416', dilithium2/poly.c:601) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_1', dilithium2/poly.c:599) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_419', dilithium2/poly.c:604) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_420', dilithium2/poly.c:601) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_388_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln613_16', dilithium2/poly.c:613 on array 'r' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_450_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_24', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_482_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_28', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_498_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_30', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 122). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_506_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_31', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 126). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_508_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln613_31', dilithium2/poly.c:613 on array 'r' due to limited memory ports (II = 127). Please consider using a memory core with more ports or partitioning the array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 129, function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 24.91 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 130, loop 'VITIS_LOOP_134_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 130, loop 'VITIS_LOOP_138_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_3', dilithium2/poly.c:740) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_5', dilithium2/poly.c:745) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_7', dilithium2/poly.c:753) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_9', dilithium2/poly.c:758) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_271', dilithium2/poly.c:772) on array 'sk' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_387', dilithium2/poly.c:759) on array 'sk' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_402', dilithium2/poly.c:768) on array 'sk' due to limited memory ports (II = 201). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_409', dilithium2/poly.c:754) on array 'sk' due to limited memory ports (II = 205). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_413', dilithium2/poly.c:767) on array 'sk' due to limited memory ports (II = 207). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 208, Depth = 209, function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42.74 seconds. CPU system time: 0 seconds. Elapsed time: 42.75 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 208, Depth = 210, loop 'VITIS_LOOP_142_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_1', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_3', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_5', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_2', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_5', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_7', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_8', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_10', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_12', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_1', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_3', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_5', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_4_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_6_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln3', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln5', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_1', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_3', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_5', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln542_1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln544_1', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln546_1', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_8', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_10', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_12', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_23_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_25_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_27_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_11', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_12', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_379_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_379_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_16_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_18_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_2', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_20_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_4', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_9', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_10', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_1', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_3', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_5', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_9_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_11_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_13_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_854_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_1', dilithium2/poly.c:856) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_3', dilithium2/poly.c:861) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_5', dilithium2/poly.c:866) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_7', dilithium2/poly.c:871) on array 'buf_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_854_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('v_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_5', dilithium2/ntt.c:88 on array 'v' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' (loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'): Unable to schedule 'load' operation ('w1_vec_coeffs_load_1', dilithium2/poly.c:917) on array 'w1_vec_coeffs' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w1_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_42_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_44_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_46_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_523_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_523_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_527_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_35_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_37_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_39_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_10', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_write_ln59', dilithium2/ntt.c:59) of variable 'sub_ln59', dilithium2/ntt.c:59 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load', dilithium2/ntt.c:58) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_3', dilithium2/ntt.c:88 on array 'z_vec_coeffs' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sm_addr_write_ln811', dilithium2/poly.c:811) of variable 'trunc_ln', dilithium2/poly.c:811 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('sm_addr_4_write_ln813', dilithium2/poly.c:813) of variable 'or_ln813', dilithium2/poly.c:813 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('sm_addr_5_write_ln814', dilithium2/poly.c:814) of variable 'trunc_ln7', dilithium2/poly.c:814 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('sm_addr_6_write_ln816', dilithium2/poly.c:816) of variable 'or_ln816', dilithium2/poly.c:816 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('sm_addr_9_write_ln820', dilithium2/poly.c:820) of variable 'trunc_ln11', dilithium2/poly.c:820 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('sm_addr_10_write_ln821', dilithium2/poly.c:821) of variable 'trunc_ln12', dilithium2/poly.c:821 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 10, loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_172_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' (loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sm_addr_3_write_ln181', dilithium2/packing.c:181) of variable 'trunc_ln181', dilithium2/packing.c:181 on array 'sm' and 'store' operation ('sm_addr_write_ln179', dilithium2/packing.c:179) of variable 'trunc_ln179', dilithium2/packing.c:179 on array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.819 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.15 seconds. CPU system time: 0 seconds. Elapsed time: 6.18 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.12 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.15 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0 seconds. Elapsed time: 2.81 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.33 seconds. CPU system time: 0 seconds. Elapsed time: 8.35 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' pipeline 'VITIS_LOOP_130_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' pipeline 'pqcrystals_dilithium2_ref_polyeta_unpack.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' pipeline 'VITIS_LOOP_134_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' pipeline 'VITIS_LOOP_138_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' pipeline 'pqcrystals_dilithium2_ref_polyt0_unpack.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' pipeline 'VITIS_LOOP_142_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.87 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_19' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [RTMG 210-279] Implementing memory 'pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 2.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' pipeline 'VITIS_LOOP_425_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' pipeline 'VITIS_LOOP_379_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_10s_3ns_9_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' pipeline 'VITIS_LOOP_854_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline 'VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_25s_14ns_24ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_19s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline 'VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeeze_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' pipeline 'VITIS_LOOP_523_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline 'VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline 'VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'precomp.gp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 758.617 MB.
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-shake.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/symmetric-aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/sign.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rounding.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/rng.c' ... 
WARNING: [HLS 207-5292] unused parameter 'security_strength' (dilithium2/rng.c:202:22)
INFO: [HLS 200-10] Analyzing design file 'dilithium2/reduce.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/polyvec.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/poly.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/packing.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/ntt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/fips202.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes256ctr.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dilithium2/aes.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.45 seconds. CPU system time: 2.42 seconds. Elapsed time: 4.87 seconds; current allocated memory: 760.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'shake256_squeeze' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:750:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_finalize' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:749:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_absorb' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:748:3)
WARNING: [HLS 214-366] Duplicating function 'shake256_init' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:747:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:573:3)
WARNING: [HLS 214-366] Duplicating function 'keccak_init.15' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (dilithium2/fips202.c:648:3)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.237' into 'shake256_init' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'load64' into 'keccak_absorb' (dilithium2/fips202.c:385:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeeze' (dilithium2/fips202.c:503:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15' into 'shake256_init.236' (dilithium2/fips202.c:647:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake256_finalize.234' (dilithium2/fips202.c:674:0)
INFO: [HLS 214-178] Inlining function 'shake256_init.236' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb.235' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize.234' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze.233' into 'shake256' (dilithium2/fips202.c:744:0)
INFO: [HLS 214-178] Inlining function 'keccak_init.15.237' into 'shake128_init' (dilithium2/fips202.c:572:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize' into 'shake128_finalize' (dilithium2/fips202.c:599:0)
INFO: [HLS 214-178] Inlining function 'shake128_init' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'shake128_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' (dilithium2/symmetric-shake.c:9:0)
INFO: [HLS 214-178] Inlining function 'store64' into 'keccak_squeezeblocks' (dilithium2/fips202.c:471:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake128_squeezeblocks' (dilithium2/fips202.c:618:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake128_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'shake128_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'rej_uniform' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/poly.c:366:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_ntt' (dilithium2/ntt.c:49:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_ntt' into 'pqcrystals_dilithium2_ref_poly_ntt.52' (dilithium2/poly.c:140:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyvecl_ntt' (dilithium2/polyvec.c:97:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_polyveck_ntt' (dilithium2/polyvec.c:279:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' (dilithium2/symmetric-shake.c:23:0)
INFO: [HLS 214-178] Inlining function 'keccak_squeezeblocks' into 'shake256_squeezeblocks' (dilithium2/fips202.c:693:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_dilithium_shake256_stream_init' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_unpack' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/poly.c:492:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' (dilithium2/poly.c:176:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' (dilithium2/polyvec.c:132:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_acc_montgomery' into 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' (dilithium2/polyvec.c:25:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_reduce32' into 'pqcrystals_dilithium2_ref_poly_reduce.85' (dilithium2/poly.c:28:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyveck_reduce' (dilithium2/polyvec.c:184:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_montgomery_reduce' into 'pqcrystals_dilithium2_ref_invntt_tomont' (dilithium2/ntt.c:77:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_invntt_tomont' into 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' (dilithium2/poly.c:157:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' (dilithium2/polyvec.c:295:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_caddq' into 'pqcrystals_dilithium2_ref_poly_caddq.120' (dilithium2/poly.c:46:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_caddq.120' into 'pqcrystals_dilithium2_ref_polyveck_caddq' (dilithium2/polyvec.c:199:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_decompose' into 'pqcrystals_dilithium2_ref_poly_decompose' (dilithium2/poly.c:221:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_decompose' into 'pqcrystals_dilithium2_ref_polyveck_decompose' (dilithium2/polyvec.c:368:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyw1_pack' into 'pqcrystals_dilithium2_ref_polyveck_pack_w1' (dilithium2/polyvec.c:415:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeezeblocks' into 'pqcrystals_dilithium2_ref_poly_challenge' (dilithium2/poly.c:511:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' (dilithium2/polyvec.c:111:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_invntt_tomont.76' into 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' (dilithium2/polyvec.c:104:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyvecl_add' (dilithium2/polyvec.c:82:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_reduce.85' into 'pqcrystals_dilithium2_ref_polyvecl_reduce' (dilithium2/polyvec.c:50:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyvecl_chknorm' (dilithium2/polyvec.c:155:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_pointwise_montgomery.36' into 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' (dilithium2/polyvec.c:302:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_sub' into 'pqcrystals_dilithium2_ref_polyveck_sub' (dilithium2/polyvec.c:249:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_chknorm.91' into 'pqcrystals_dilithium2_ref_polyveck_chknorm' (dilithium2/polyvec.c:322:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_add' into 'pqcrystals_dilithium2_ref_polyveck_add' (dilithium2/polyvec.c:231:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_make_hint' into 'pqcrystals_dilithium2_ref_poly_make_hint' (dilithium2/poly.c:244:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_make_hint' into 'pqcrystals_dilithium2_ref_polyveck_make_hint' (dilithium2/polyvec.c:389:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyz_pack' into 'pqcrystals_dilithium2_ref_pack_sig' (dilithium2/packing.c:160:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_upack_sk' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_init' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_absorb' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_finalize' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256_squeeze' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'shake256' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_expand' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_ntt' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_uniform_gamma1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvec_matrix_pointwise_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_caddq' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_decompose' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pack_w1' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_poly_ntt.52' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_invntt_tomont' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_reduce' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyvecl_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_pointwise_poly_montgomery' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_sub' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_chknorm' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_add' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
INFO: [HLS 214-178] Inlining function 'pqcrystals_dilithium2_ref_polyveck_make_hint' into 'pqcrystals_dilithium2_ref_signature' (dilithium2/sign.c:85:0)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:31:20)
WARNING: [HLS 214-167] The program may have out of bound array access (dilithium2/fips202.c:48:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.35 seconds. CPU system time: 0.56 seconds. Elapsed time: 20.93 seconds; current allocated memory: 761.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.18 seconds; current allocated memory: 771.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.15' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.92 seconds; current allocated memory: 780.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_854_1' (dilithium2/poly.c:850) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_379_2' (dilithium2/poly.c:367) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_1' (dilithium2/poly.c:338) in function 'pqcrystals_dilithium2_ref_poly_uniform' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_523_1' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_527_2' (dilithium2/poly.c:512) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_804_1' (dilithium2/poly.c:799) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_172_3' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_5' (dilithium2/packing.c:161) in function 'pqcrystals_dilithium2_ref_pack_sig.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_540_5' (dilithium2/fips202.c:504) in function 'keccak_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_391_1' (dilithium2/fips202.c:392) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_423_6' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_7' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_1' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_3' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_4' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_5' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_6' (dilithium2/packing.c:120) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (dilithium2/poly.c:222) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_915_1' (dilithium2/poly.c:911) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_1' (dilithium2/fips202.c:361) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (dilithium2/ntt.c:50) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_4' (dilithium2/ntt.c:78) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (dilithium2/poly.c:105) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_1' (dilithium2/poly.c:177) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_1' (dilithium2/poly.c:29) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_298_1' (dilithium2/poly.c:288) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_1' (dilithium2/poly.c:84) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_50_1' (dilithium2/poly.c:47) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_248_1' (dilithium2/poly.c:245) in function 'pqcrystals_dilithium2_ref_signature.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (dilithium2/sign.c:203) in function 'pqcrystals_dilithium2_ref' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.18' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_476_2' (dilithium2/fips202.c:472) in function 'pqcrystals_dilithium2_ref_poly_uniform' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.20' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_400_2' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_409_4' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_416_5' (dilithium2/fips202.c:386) in function 'keccak_absorb.19' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' (dilithium2/poly.c:735:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' (dilithium2/poly.c:594:21).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.18' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_1' (dilithium2/fips202.c:45) in function 'pqcrystals_dilithium2_ref_poly_uniform' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.20' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_30_1' (dilithium2/fips202.c:27) in function 'keccak_absorb.19' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_738_1' (dilithium2/poly.c:735) in function 'pqcrystals_dilithium2_ref_polyt0_unpack.1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_598_1' (dilithium2/poly.c:594) in function 'pqcrystals_dilithium2_ref_polyeta_unpack.1' completely with a factor of 32.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (dilithium2/symmetric-shake.c:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (dilithium2/symmetric-shake.c:10) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'state.s.2' (dilithium2/fips202.c:745) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze.15' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:710) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dilithium2/poly.c:245:16) to (dilithium2/poly.c:248:21) in function 'pqcrystals_dilithium2_ref_signature.1'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.18' into 'pqcrystals_dilithium2_ref_poly_uniform' (dilithium2/fips202.c:588) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.19' into 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-602] Inlining function 'keccak_absorb.20' into 'pqcrystals_dilithium2_ref_signature.1' (dilithium2/fips202.c:663) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute.1' (dilithium2/fips202.c:86:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (dilithium2/fips202.c:86)...70 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.95 seconds; current allocated memory: 823.543 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_282_1' (dilithium2/polyvec.c:280:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_1' (dilithium2/polyvec.c:98:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_137_1' (dilithium2/polyvec.c:133:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_1' (dilithium2/polyvec.c:26:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_371_1' (dilithium2/polyvec.c:369:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_418_1' (dilithium2/polyvec.c:416:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (dilithium2/ntt.c:56:20) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_54_1' (dilithium2/ntt.c:50:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_1' (dilithium2/polyvec.c:112:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_signature.1' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_1' (dilithium2/polyvec.c:105:16) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_1' (dilithium2/polyvec.c:83:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (dilithium2/polyvec.c:51:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_158_1' (dilithium2/polyvec.c:156:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_252_1' (dilithium2/polyvec.c:250:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_1' (dilithium2/polyvec.c:303:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_187_1' (dilithium2/polyvec.c:185:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_325_1' (dilithium2/polyvec.c:323:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_234_1' (dilithium2/polyvec.c:232:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_202_1' (dilithium2/polyvec.c:200:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_392_1' (dilithium2/polyvec.c:390:16) in function 'pqcrystals_dilithium2_ref_signature.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'Loop-16' (dilithium2/polyvec.c:46:20) in function 'pqcrystals_dilithium2_ref_signature.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_84_2' (dilithium2/ntt.c:85:21) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_83_1' (dilithium2/ntt.c:78:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_298_1' (dilithium2/polyvec.c:296:16) in function 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_474_1' (dilithium2/fips202.c:468:41) in function 'pqcrystals_dilithium2_ref_poly_uniform' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_377_1' (dilithium2/poly.c:378:18) in function 'pqcrystals_dilithium2_ref_poly_uniform' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_4' (dilithium2/poly.c:512:22) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_529_3' (dilithium2/poly.c:512:16) in function 'pqcrystals_dilithium2_ref_poly_challenge.1' either the parent loop or sub loop is do-while loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_167_2' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_176_4' (dilithium2/packing.c:161:16) in function 'pqcrystals_dilithium2_ref_pack_sig.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_408_3' (dilithium2/fips202.c:386:16) in function 'keccak_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:123:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:127:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/packing.c:131:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:450:8)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:451:12)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:541:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:542:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:543:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:544:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:545:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:546:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:547:17)
INFO: [HLS 200-472] Inferring partial write operation for 'seedbuf' (dilithium2/fips202.c:548:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s[0]' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:59:20)
INFO: [HLS 200-472] Inferring partial write operation for 's1.vec.coeffs' (dilithium2/ntt.c:60:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/sign.c:124:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:181:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:33:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:51:18)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/rounding.c:52:7)
INFO: [HLS 200-472] Inferring partial write operation for 'w1.vec.coeffs' (dilithium2/poly.c:226:19)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:88:14)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:90:20)
INFO: [HLS 200-472] Inferring partial write operation for 'z.vec.coeffs' (dilithium2/ntt.c:96:10)
INFO: [HLS 200-472] Inferring partial write operation for 'w0.vec.coeffs' (dilithium2/poly.c:109:18)
INFO: [HLS 200-472] Inferring partial write operation for 'h.vec.coeffs' (dilithium2/poly.c:249:18)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:775:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:776:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:777:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:778:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:779:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:780:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:781:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:782:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:608:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:609:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:610:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:611:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:612:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:613:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:614:22)
INFO: [HLS 200-472] Inferring partial write operation for 'r' (dilithium2/poly.c:615:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/fips202.c:48:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:875:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:876:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:877:22)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:878:22)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (dilithium2/poly.c:344:16)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (dilithium2/poly.c:380:14)
INFO: [HLS 200-472] Inferring partial write operation for 'state.s' (dilithium2/fips202.c:363:17)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:528:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:539:18)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (dilithium2/poly.c:540:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:417:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:392:14)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:396:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:401:18)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:410:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:424:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (dilithium2/fips202.c:426:12)
INFO: [HLS 200-472] Inferring partial write operation for 's' (dilithium2/fips202.c:427:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:325:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:326:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:327:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:329:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:330:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:331:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:332:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:333:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:334:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:335:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:336:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:337:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:338:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:339:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:340:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:341:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:342:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:343:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:344:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:345:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:346:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:347:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:348:19)
INFO: [HLS 200-472] Inferring partial write operation for 'state[0]' (dilithium2/fips202.c:349:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.88 seconds. CPU system time: 0.25 seconds. Elapsed time: 37.14 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pqcrystals_dilithium2_ref' ...
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_122_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_126_2' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_130_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyeta_unpack.1' to 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_134_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_138_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_polyt0_unpack.1' to 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_142_6' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.19' to 'keccak_absorb_19'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_391_1' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_30_1' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_400_2' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_409_4' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_416_5' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_423_6' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_425_7' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1_Pipeline_VITIS_LOOP_30_124' to 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_absorb.1' to 'keccak_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_18' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_416_5' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
WARNING: [SYN 201-103] Legalizing function name 'KeccakF1600_StatePermute.1' to 'KeccakF1600_StatePermute_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_540_59' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_310' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_311' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_362_114' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
WARNING: [SYN 201-103] Legalizing function name 'keccak_squeeze.1' to 'keccak_squeeze_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223' to 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_poly_challenge.1' to 'pqcrystals_dilithium2_ref_poly_challenge_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_315' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_86_3' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_95_4' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1.1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' to 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_172_3' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' to 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_pack_sig.1' to 'pqcrystals_dilithium2_ref_pack_sig_1'.
WARNING: [SYN 201-103] Legalizing function name 'pqcrystals_dilithium2_ref_signature.1' to 'pqcrystals_dilithium2_ref_signature_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_122_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_130_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_416', dilithium2/poly.c:601) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_1', dilithium2/poly.c:599) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_419', dilithium2/poly.c:604) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'load' operation ('sk_load_420', dilithium2/poly.c:601) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_388_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln613_16', dilithium2/poly.c:613 on array 'r' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_450_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_24', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_482_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_28', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_498_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_30', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 122). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_506_write_ln611', dilithium2/poly.c:611) of variable 'sext_ln611_31', dilithium2/poly.c:611 on array 'r' due to limited memory ports (II = 126). Please consider using a memory core with more ports or partitioning the array 'r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' (function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'): Unable to schedule 'store' operation ('r_addr_508_write_ln613', dilithium2/poly.c:613) of variable 'sext_ln613_31', dilithium2/poly.c:613 on array 'r' due to limited memory ports (II = 127). Please consider using a memory core with more ports or partitioning the array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 129, function 'pqcrystals_dilithium2_ref_polyeta_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 24.94 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 130, loop 'VITIS_LOOP_134_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 128, Depth = 130, loop 'VITIS_LOOP_138_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_3', dilithium2/poly.c:740) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_5', dilithium2/poly.c:745) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_7', dilithium2/poly.c:753) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_9', dilithium2/poly.c:758) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_271', dilithium2/poly.c:772) on array 'sk' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_387', dilithium2/poly.c:759) on array 'sk' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_402', dilithium2/poly.c:768) on array 'sk' due to limited memory ports (II = 201). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_409', dilithium2/poly.c:754) on array 'sk' due to limited memory ports (II = 205). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' (function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'): Unable to schedule 'load' operation ('sk_load_413', dilithium2/poly.c:767) on array 'sk' due to limited memory ports (II = 207). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 208, Depth = 209, function 'pqcrystals_dilithium2_ref_polyt0_unpack.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42.8 seconds. CPU system time: 0.08 seconds. Elapsed time: 42.93 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 208, Depth = 210, loop 'VITIS_LOOP_142_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_1', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_3', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_19' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('m_load_5', dilithium2/fips202.c:31) on array 'm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_2', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_5', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' (loop 'VITIS_LOOP_400_2'): Unable to schedule 'load' operation ('sm_load_7', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_8', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_10', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' (loop 'VITIS_LOOP_409_4'): Unable to schedule 'load' operation ('sm_load_12', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_1', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_3', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sm'.
WARNING: [HLS 200-885] The II Violation in module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('sm_load_5', dilithium2/fips202.c:31) on array 'sm' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_4_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_6_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln3', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln5', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_1', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_3', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seedbuf_load_5', dilithium2/fips202.c:31) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_540_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln542', dilithium2/fips202.c:542->dilithium2/fips202.c:710) of variable 'trunc_ln542_1', dilithium2/fips202.c:542->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln544', dilithium2/fips202.c:544->dilithium2/fips202.c:710) of variable 'trunc_ln544_1', dilithium2/fips202.c:544->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' (loop 'VITIS_LOOP_540_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln546', dilithium2/fips202.c:546->dilithium2/fips202.c:710) of variable 'trunc_ln546_1', dilithium2/fips202.c:546->dilithium2/fips202.c:710 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_540_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_8', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_10', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_12', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_391_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_423_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_423_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_425_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_23_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_25_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_27_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_11', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_12', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_379_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_379_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_16_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_18_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_2', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_20_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_4', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_337_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_9', dilithium2/poly.c:339) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' (loop 'VITIS_LOOP_337_1'): Unable to schedule 'load' operation ('buf_load_10', dilithium2/poly.c:340) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_337_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s1_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's1_vec_coeffs' and 'load' operation ('s1_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's1_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('s2_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 's2_vec_coeffs' and 'load' operation ('s2_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 's2_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('t0_vec_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 't0_vec_coeffs' and 'load' operation ('t0_vec_coeffs_load_1', dilithium2/ntt.c:59) on array 't0_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_416_5'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_1', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_3', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seed'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' (loop 'VITIS_LOOP_416_5'): Unable to schedule 'load' operation ('seed_load_5', dilithium2/fips202.c:31) on array 'seed' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seed'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_416_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_9_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_11_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_13_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_854_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_1', dilithium2/poly.c:856) on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_3', dilithium2/poly.c:861) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_5', dilithium2/poly.c:866) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' (loop 'VITIS_LOOP_854_1'): Unable to schedule 'load' operation ('buf_load_7', dilithium2/poly.c:871) on array 'buf_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_854_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load_2', dilithium2/ntt.c:59) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('v_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_5', dilithium2/ntt.c:88 on array 'v' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('v_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_17', dilithium2/reduce.c:19 on array 'v' and 'load' operation ('v_load', dilithium2/ntt.c:88) on array 'v'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_371_1_VITIS_LOOP_225_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' (loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'): Unable to schedule 'load' operation ('w1_vec_coeffs_load_1', dilithium2/poly.c:917) on array 'w1_vec_coeffs' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w1_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_418_1_VITIS_LOOP_915_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_362_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'keccak_squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_42_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_1', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_44_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_3', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_46_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_5', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_523_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_523_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_527_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_527_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_2'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_35_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_s', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_37_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_8', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' (loop 'VITIS_LOOP_476_2'): Unable to schedule 'store' operation ('buf_addr_39_write_ln48', dilithium2/fips202.c:48) of variable 'trunc_ln48_10', dilithium2/fips202.c:48 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_476_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_poly_challenge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_write_ln59', dilithium2/ntt.c:59) of variable 'sub_ln59', dilithium2/ntt.c:59 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load', dilithium2/ntt.c:58) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' (loop 'VITIS_LOOP_57_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('cp_coeffs_addr_1_write_ln60', dilithium2/ntt.c:60) of variable 'add_ln60', dilithium2/ntt.c:60 on array 'cp_coeffs' and 'load' operation ('cp_coeffs_load_1', dilithium2/ntt.c:59) on array 'cp_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_114_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_write_ln88', dilithium2/ntt.c:88) of variable 'add_ln88_3', dilithium2/ntt.c:88 on array 'z_vec_coeffs' and 'load' operation ('t', dilithium2/ntt.c:87) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('z_vec_coeffs_addr_1_write_ln90', dilithium2/ntt.c:90) of variable 'sext_ln19_4', dilithium2/reduce.c:19 on array 'z_vec_coeffs' and 'load' operation ('z_vec_coeffs_load', dilithium2/ntt.c:88) on array 'z_vec_coeffs'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_53_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_158_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_252_1_VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_305_1_VITIS_LOOP_180_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_187_1_VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln303', dilithium2/poly.c:303)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_325_1_VITIS_LOOP_298_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_234_1_VITIS_LOOP_87_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_1_VITIS_LOOP_50_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_392_1_VITIS_LOOP_248_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sm_addr_write_ln811', dilithium2/poly.c:811) of variable 'trunc_ln', dilithium2/poly.c:811 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('sm_addr_4_write_ln813', dilithium2/poly.c:813) of variable 'or_ln813', dilithium2/poly.c:813 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('sm_addr_5_write_ln814', dilithium2/poly.c:814) of variable 'trunc_ln7', dilithium2/poly.c:814 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('sm_addr_6_write_ln816', dilithium2/poly.c:816) of variable 'or_ln816', dilithium2/poly.c:816 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('sm_addr_9_write_ln820', dilithium2/poly.c:820) of variable 'trunc_ln11', dilithium2/poly.c:820 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' (loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'store' operation ('sm_addr_10_write_ln821', dilithium2/poly.c:821) of variable 'trunc_ln12', dilithium2/poly.c:821 on array 'sm' and 'store' operation ('sm_addr_3_write_ln810', dilithium2/poly.c:810) of variable 'trunc_ln810', dilithium2/poly.c:810 on array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 10, loop 'VITIS_LOOP_167_2_VITIS_LOOP_804_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_172_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_172_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_172_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'.
WARNING: [HLS 200-880] The II Violation in module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_176_4_VITIS_LOOP_177_5' (loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('sm_addr_3_write_ln181', dilithium2/packing.c:181) of variable 'trunc_ln181', dilithium2/packing.c:181 on array 'sm' and 'store' operation ('sm_addr_write_ln179', dilithium2/packing.c:179) of variable 'trunc_ln179', dilithium2/packing.c:179 on array 'sm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_176_4_VITIS_LOOP_177_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_pack_sig_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref_signature_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.12 seconds; current allocated memory: 1.845 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.19 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pqcrystals_dilithium2_ref' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.04 seconds. CPU system time: 0 seconds. Elapsed time: 9.05 seconds; current allocated memory: 1.845 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.77 seconds. CPU system time: 0 seconds. Elapsed time: 2.77 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.26 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1' pipeline 'VITIS_LOOP_122_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_122_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2' pipeline 'VITIS_LOOP_126_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_126_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3' pipeline 'VITIS_LOOP_130_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_130_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyeta_unpack_1' pipeline 'pqcrystals_dilithium2_ref_polyeta_unpack.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyeta_unpack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4' pipeline 'VITIS_LOOP_134_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_134_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.26 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5' pipeline 'VITIS_LOOP_138_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_138_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyt0_unpack_1' pipeline 'pqcrystals_dilithium2_ref_polyt0_unpack.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyt0_unpack_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6' pipeline 'VITIS_LOOP_142_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_142_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.79 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_19' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [RTMG 210-279] Implementing memory 'pqcrystals_dilithium2_ref_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7' pipeline 'VITIS_LOOP_425_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1_Pipeline_VITIS_LOOP_30_124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_keccak_absorb_1_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59' pipeline 'VITIS_LOOP_540_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_540_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.25 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_391_1' pipeline 'VITIS_LOOP_391_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_391_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_1' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_400_2' pipeline 'VITIS_LOOP_400_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_409_4' pipeline 'VITIS_LOOP_409_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_423_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_423_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_425_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_425_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'keccak_absorb_Pipeline_VITIS_LOOP_30_125' pipeline 'VITIS_LOOP_30_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb_Pipeline_VITIS_LOOP_30_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2' pipeline 'VITIS_LOOP_379_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122' pipeline 'VITIS_LOOP_337_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'urem_10s_3ns_9_14_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_310'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_311'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5' pipeline 'VITIS_LOOP_416_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_416_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1' pipeline 'VITIS_LOOP_854_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1_Pipeline_VITIS_LOOP_854_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_uniform_gamma1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_uniform_gamma1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_uniform_gamma1_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113' pipeline 'VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_polyveck_invntt_tomont'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline 'VITIS_LOOP_371_1_VITIS_LOOP_225_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_25s_14ns_24ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_19s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline 'VITIS_LOOP_418_1_VITIS_LOOP_915_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_418_1_VITIS_LOOP_915_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_362_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'keccak_squeeze_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'keccak_squeeze_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1' pipeline 'VITIS_LOOP_523_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_523_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_527_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223' pipeline 'VITIS_LOOP_476_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1_Pipeline_VITIS_LOOP_476_223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_poly_challenge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_poly_challenge_1'.
INFO: [RTMG 210-278] Implementing memory 'pqcrystals_dilithium2_ref_pqcrystals_dilithium2_ref_poly_challenge_1_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_315'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline 'VITIS_LOOP_114_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_180_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_23s_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4' pipeline 'VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_49_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_95_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_85_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_32_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_298_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_252_1_VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_252_1_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1' pipeline 'VITIS_LOOP_305_1_VITIS_LOOP_180_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24s_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_305_1_VITIS_LOOP_180_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11' pipeline 'VITIS_LOOP_187_1_VITIS_LOOP_32_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_24s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_298_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline 'VITIS_LOOP_234_1_VITIS_LOOP_87_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_87_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12' pipeline 'VITIS_LOOP_202_1_VITIS_LOOP_50_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_202_1_VITIS_LOOP_50_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline 'VITIS_LOOP_392_1_VITIS_LOOP_248_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pqcrystals_dilithium2_ref_pack_sig_1_Pipeline_VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline 'VITIS_LOOP_167_2_VITIS_LOOP_804_1' pipeline type 'loop pipeline'
