
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 474.156 ; gain = 177.328
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1306.418 ; gain = 438.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mlp_module' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/mlp_module.sv:7]
INFO: [Synth 8-6157] synthesizing module 'looping_carry_save' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/looping_carry_save.sv:7]
	Parameter SIZE bound to: 10'b1100010000 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/arbiter.sv:7]
	Parameter WIDTH bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/arbiter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'looping_carry_save' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/looping_carry_save.sv:7]
INFO: [Synth 8-6157] synthesizing module 'looping_carry_save__parameterized0' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/looping_carry_save.sv:7]
	Parameter SIZE bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'looping_carry_save__parameterized0' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/looping_carry_save.sv:7]
INFO: [Synth 8-6157] synthesizing module 'looping_carry_save__parameterized1' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/looping_carry_save.sv:7]
	Parameter SIZE bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'looping_carry_save__parameterized1' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/looping_carry_save.sv:7]
INFO: [Synth 8-6157] synthesizing module 'input_neuron' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/input_neuron.sv:7]
	Parameter INPUT_SIZE bound to: 10'b1100010000 
INFO: [Synth 8-6155] done synthesizing module 'input_neuron' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/input_neuron.sv:7]
INFO: [Synth 8-6157] synthesizing module 'hidden_neuron' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/hidden_neuron.sv:7]
	Parameter INPUT_SIZE bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'hidden_neuron' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/hidden_neuron.sv:7]
INFO: [Synth 8-6157] synthesizing module 'output_neuron' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/output_neuron.sv:7]
	Parameter INPUT_SIZE bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'output_neuron' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/output_neuron.sv:7]
INFO: [Synth 8-6157] synthesizing module 'relu' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/relu.sv:7]
	Parameter LENGTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'relu' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/relu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/sigmoid.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/sigmoid.sv:7]
INFO: [Synth 8-6157] synthesizing module 'choose' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/choose.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'choose' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/choose.sv:7]
INFO: [Synth 8-6157] synthesizing module 'weights' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/weights.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'weights' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/weights.sv:7]
INFO: [Synth 8-6157] synthesizing module 'layer2' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/layer2.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'layer2' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/layer2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'layer3' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/layer3.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'layer3' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/layer3.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mlp_module' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/mlp_module.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/uart_rx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 14'b10010110000000 
INFO: [Synth 8-226] default block is never used [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/uart_rx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/uart_tx.sv:7]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter BAUD bound to: 14'b10010110000000 
INFO: [Synth 8-226] default block is never used [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/uart_tx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/uart_tx.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  out1_reg with 100352 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  M_adder1_array_reg with 100352 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  M_input_layer_weights_reg with 100352 registers
WARNING: [Synth 8-6014] Unused sequential element D_data_q_reg was removed.  [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.srcs/sources_1/imports/source/alchitry_top.sv:99]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port rst in module choose is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module output_neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module hidden_neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module input_neuron is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2826.141 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2826.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2826.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:32 ; elapsed = 00:02:38 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:32 ; elapsed = 00:02:38 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:38 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'D_state_q_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_state_q_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:13 ; elapsed = 00:03:20 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 36    
	   2 Input   14 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 16    
	   2 Input    8 Bit       Adders := 56    
	   2 Input    5 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 3     
	   4 Input   14 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 174   
	   4 Input    3 Bit        Muxes := 2     
	  32 Input    2 Bit        Muxes := 36    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:03:42 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:44 ; elapsed = 00:03:52 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:03:52 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:44 ; elapsed = 00:03:53 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     4|
|6     |LUT4   |    10|
|7     |LUT5   |     8|
|8     |LUT6   |     7|
|9     |FDPE   |     4|
|10    |FDRE   |    44|
|11    |IBUF   |     3|
|12    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:03:30 . Memory (MB): peak = 2826.141 ; gain = 1958.656
Synthesis Optimization Complete : Time (s): cpu = 00:03:54 ; elapsed = 00:04:02 . Memory (MB): peak = 2826.141 ; gain = 1958.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2826.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 5423708
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:00 ; elapsed = 00:04:10 . Memory (MB): peak = 2826.141 ; gain = 2351.984
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2826.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 14 19:46:02 2025...
