
.//main.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_start>:
40000000:	40 00 00 ad 	call  400002b4 <clear_stack_pointers>
40000004:	01 00 00 00 	nop 

40000008 <CORTOS_SET_PSR>:
40000008:	21 00 00 04 	sethi  %hi(0x1000), %l0
4000000c:	a0 14 20 e0 	or  %l0, 0xe0, %l0	! 10e0 <__DYNAMIC+0x10e0>
40000010:	81 88 00 10 	mov  %l0, %psr

40000014 <COROTS_WIMSET>:
40000014:	a0 10 20 01 	mov  1, %l0
40000018:	81 94 20 00 	mov  %l0, %wim
4000001c:	21 10 00 28 	sethi  %hi(0x4000a000), %l0
40000020:	a0 14 20 00 	mov  %l0, %l0	! 4000a000 <trap_table_base>
40000024:	81 9c 20 00 	mov  %l0, %tbr

40000028 <CORTOS_READ_CORE_THREAD_ID>:
40000028:	a3 47 40 00 	rd  %asr29, %l1

4000002c <CORTOS_SETUP_THREADS>:
4000002c:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000030:	80 a4 40 12 	cmp  %l1, %l2
40000034:	12 80 00 32 	bne  400000fc <SETUP_THREAD_0_1>
40000038:	01 00 00 00 	nop 
4000003c:	1d 10 00 77 	sethi  %hi(0x4001dc00), %sp
40000040:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 4001dfa0 <allocatedLocks+0x6d78>
40000044:	bc 10 00 00 	mov  %g0, %fp
40000048:	05 10 00 41 	sethi  %hi(0x40010400), %g2
4000004c:	84 10 a1 50 	or  %g2, 0x150, %g2	! 40010550 <INIT_BY_00_DONE>
40000050:	c4 00 80 00 	ld  [ %g2 ], %g2
40000054:	86 10 20 00 	clr  %g3
40000058:	c6 20 80 00 	st  %g3, [ %g2 ]
4000005c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40000060:	84 10 a1 4c 	or  %g2, 0x14c, %g2	! 4001054c <PT_FLAG>
40000064:	c4 00 80 00 	ld  [ %g2 ], %g2
40000068:	86 10 20 00 	clr  %g3
4000006c:	c6 20 80 00 	st  %g3, [ %g2 ]
40000070:	40 00 00 66 	call  40000208 <__cortos_init_region_to_zero>
40000074:	01 00 00 00 	nop 
40000078:	40 00 1e e2 	call  40007c00 <page_table_setup>
4000007c:	01 00 00 00 	nop 
40000080:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000084:	ac 15 a1 4c 	or  %l6, 0x14c, %l6	! 4001054c <PT_FLAG>
40000088:	ec 05 80 00 	ld  [ %l6 ], %l6
4000008c:	ae 10 20 01 	mov  1, %l7
40000090:	ee 25 80 00 	st  %l7, [ %l6 ]
40000094:	40 00 1f fc 	call  40008084 <set_context_table_pointer>
40000098:	01 00 00 00 	nop 
4000009c:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
400000a0:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
400000a4:	40 00 0b 01 	call  40002ca8 <cortos_init_locks>
400000a8:	01 00 00 00 	nop 
400000ac:	40 00 00 b5 	call  40000380 <__cortos_bpool>
400000b0:	01 00 00 00 	nop 
400000b4:	40 00 0a f7 	call  40002c90 <cortos_init_hw_traps>
400000b8:	01 00 00 00 	nop 
400000bc:	40 00 0a f8 	call  40002c9c <cortos_init_sw_traps>
400000c0:	01 00 00 00 	nop 
400000c4:	40 00 03 c0 	call  40000fc4 <cortos_init_printing>
400000c8:	01 00 00 00 	nop 
400000cc:	40 00 01 e3 	call  40000858 <cortos_init_logging>
400000d0:	01 00 00 00 	nop 
400000d4:	40 00 09 bc 	call  400027c4 <setup>
400000d8:	01 00 00 00 	nop 
400000dc:	05 10 00 41 	sethi  %hi(0x40010400), %g2
400000e0:	84 10 a1 50 	or  %g2, 0x150, %g2	! 40010550 <INIT_BY_00_DONE>
400000e4:	c4 00 80 00 	ld  [ %g2 ], %g2
400000e8:	86 10 20 01 	mov  1, %g3
400000ec:	c6 20 80 00 	st  %g3, [ %g2 ]
400000f0:	a3 47 40 00 	rd  %asr29, %l1
400000f4:	10 80 00 21 	b  40000178 <CORTOS_START_THREADS>
400000f8:	01 00 00 00 	nop 

400000fc <SETUP_THREAD_0_1>:
400000fc:	25 14 14 80 	sethi  %hi(0x50520000), %l2
40000100:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <allocatedLocks+0x10508dd9>
40000104:	80 a4 40 12 	cmp  %l1, %l2
40000108:	12 80 00 67 	bne  400002a4 <CORTOS_HALT_ERROR>
4000010c:	01 00 00 00 	nop 
40000110:	1d 10 00 83 	sethi  %hi(0x40020c00), %sp
40000114:	9c 13 a3 a0 	or  %sp, 0x3a0, %sp	! 40020fa0 <allocatedLocks+0x9d78>
40000118:	bc 10 00 00 	mov  %g0, %fp
4000011c:	40 00 00 58 	call  4000027c <__cortos_wait_for_init_by_00>
40000120:	01 00 00 00 	nop 
40000124:	10 80 00 10 	b  40000164 <WAIT_UNTIL_MMU_IS_ENABLED>
40000128:	01 00 00 00 	nop 

4000012c <AFTER_PTABLE_SETUP>:
4000012c:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000130:	ac 15 a1 4c 	or  %l6, 0x14c, %l6	! 4001054c <PT_FLAG>
40000134:	ec 05 80 00 	ld  [ %l6 ], %l6
40000138:	ee 05 80 00 	ld  [ %l6 ], %l7
4000013c:	b0 10 20 01 	mov  1, %i0
40000140:	80 a6 00 17 	cmp  %i0, %l7
40000144:	12 bf ff fa 	bne  4000012c <AFTER_PTABLE_SETUP>
40000148:	01 00 00 00 	nop 
4000014c:	40 00 1f ce 	call  40008084 <set_context_table_pointer>
40000150:	01 00 00 00 	nop 
40000154:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000158:	d0 a0 00 80 	sta  %o0, [ %g0 ] #ASI_N
4000015c:	10 80 00 07 	b  40000178 <CORTOS_START_THREADS>
40000160:	01 00 00 00 	nop 

40000164 <WAIT_UNTIL_MMU_IS_ENABLED>:
40000164:	90 10 20 01 	mov  1, %o0	! 1 <__DYNAMIC+0x1>
40000168:	d0 80 00 80 	lda  [ %g0 ] #ASI_N, %o0
4000016c:	90 8a 20 01 	andcc  %o0, 1, %o0
40000170:	02 bf ff fd 	be  40000164 <WAIT_UNTIL_MMU_IS_ENABLED>
40000174:	01 00 00 00 	nop 

40000178 <CORTOS_START_THREADS>:
40000178:	25 14 14 80 	sethi  %hi(0x50520000), %l2
4000017c:	80 a4 40 12 	cmp  %l1, %l2
40000180:	12 80 00 06 	bne  40000198 <EXECUTE_THREAD_0_1>
40000184:	01 00 00 00 	nop 
40000188:	40 00 09 da 	call  400028f0 <main_00>
4000018c:	01 00 00 00 	nop 

40000190 <START_THREAD_0_0_LOOP>:
40000190:	10 80 00 47 	b  400002ac <CORTOS_HALT_OKAY>
40000194:	01 00 00 00 	nop 

40000198 <EXECUTE_THREAD_0_1>:
40000198:	25 14 14 80 	sethi  %hi(0x50520000), %l2
4000019c:	a4 14 a0 01 	or  %l2, 1, %l2	! 50520001 <allocatedLocks+0x10508dd9>
400001a0:	80 a4 40 12 	cmp  %l1, %l2
400001a4:	12 80 00 40 	bne  400002a4 <CORTOS_HALT_ERROR>
400001a8:	01 00 00 00 	nop 
400001ac:	40 00 0a a1 	call  40002c30 <main_01>
400001b0:	01 00 00 00 	nop 

400001b4 <START_THREAD_0_1_LOOP>:
400001b4:	10 80 00 3e 	b  400002ac <CORTOS_HALT_OKAY>
400001b8:	01 00 00 00 	nop 

400001bc <__cortos_clear_stack_pointers>:
400001bc:	81 90 00 00 	mov  %g0, %wim
400001c0:	9c 10 00 00 	mov  %g0, %sp
400001c4:	81 e0 00 00 	save 
400001c8:	9c 10 00 00 	mov  %g0, %sp
400001cc:	81 e0 00 00 	save 
400001d0:	9c 10 00 00 	mov  %g0, %sp
400001d4:	81 e0 00 00 	save 
400001d8:	9c 10 00 00 	mov  %g0, %sp
400001dc:	81 e0 00 00 	save 
400001e0:	9c 10 00 00 	mov  %g0, %sp
400001e4:	81 e0 00 00 	save 
400001e8:	9c 10 00 00 	mov  %g0, %sp
400001ec:	81 e0 00 00 	save 
400001f0:	9c 10 00 00 	mov  %g0, %sp
400001f4:	81 e0 00 00 	save 
400001f8:	9c 10 00 00 	mov  %g0, %sp
400001fc:	81 e0 00 00 	save 
40000200:	81 c3 e0 08 	retl 
40000204:	01 00 00 00 	nop 

40000208 <__cortos_init_region_to_zero>:
40000208:	21 10 00 44 	sethi  %hi(0x40011000), %l0
4000020c:	a0 14 20 00 	mov  %l0, %l0	! 40011000 <bgetNcramLockAddr>
40000210:	25 10 00 60 	sethi  %hi(0x40018000), %l2
40000214:	a4 14 a0 00 	mov  %l2, %l2	! 40018000 <allocatedLocks+0xdd8>
40000218:	a4 24 a0 04 	sub  %l2, 4, %l2

4000021c <_cortos_zero_init_area_BssSection>:
4000021c:	c0 2c 00 00 	clrb  [ %l0 ]
40000220:	80 a4 00 12 	cmp  %l0, %l2
40000224:	12 bf ff fe 	bne  4000021c <_cortos_zero_init_area_BssSection>
40000228:	a0 04 20 01 	inc  %l0
4000022c:	21 10 00 60 	sethi  %hi(0x40018000), %l0
40000230:	a0 14 20 00 	mov  %l0, %l0	! 40018000 <allocatedLocks+0xdd8>
40000234:	25 10 00 64 	sethi  %hi(0x40019000), %l2
40000238:	a4 14 a0 00 	mov  %l2, %l2	! 40019000 <allocatedLocks+0x1dd8>
4000023c:	a4 24 a0 04 	sub  %l2, 4, %l2

40000240 <_cortos_zero_init_area_CacheableLocks>:
40000240:	c0 2c 00 00 	clrb  [ %l0 ]
40000244:	80 a4 00 12 	cmp  %l0, %l2
40000248:	12 bf ff fe 	bne  40000240 <_cortos_zero_init_area_CacheableLocks>
4000024c:	a0 04 20 01 	inc  %l0
40000250:	21 10 00 64 	sethi  %hi(0x40019000), %l0
40000254:	a0 14 20 00 	mov  %l0, %l0	! 40019000 <allocatedLocks+0x1dd8>
40000258:	25 10 00 68 	sethi  %hi(0x4001a000), %l2
4000025c:	a4 14 a0 00 	mov  %l2, %l2	! 4001a000 <allocatedLocks+0x2dd8>
40000260:	a4 24 a0 04 	sub  %l2, 4, %l2

40000264 <_cortos_zero_init_area_NonCacheableLocks>:
40000264:	c0 2c 00 00 	clrb  [ %l0 ]
40000268:	80 a4 00 12 	cmp  %l0, %l2
4000026c:	12 bf ff fe 	bne  40000264 <_cortos_zero_init_area_NonCacheableLocks>
40000270:	a0 04 20 01 	inc  %l0
40000274:	81 c3 e0 08 	retl 
40000278:	01 00 00 00 	nop 

4000027c <__cortos_wait_for_init_by_00>:
4000027c:	2d 10 00 41 	sethi  %hi(0x40010400), %l6
40000280:	ac 15 a1 50 	or  %l6, 0x150, %l6	! 40010550 <INIT_BY_00_DONE>
40000284:	ec 05 80 00 	ld  [ %l6 ], %l6

40000288 <_CORTOS_WAIT_FOR_INIT_BY_00>:
40000288:	ee 05 80 00 	ld  [ %l6 ], %l7
4000028c:	b0 10 20 01 	mov  1, %i0
40000290:	80 a6 00 17 	cmp  %i0, %l7
40000294:	12 bf ff fd 	bne  40000288 <_CORTOS_WAIT_FOR_INIT_BY_00>
40000298:	01 00 00 00 	nop 
4000029c:	81 c3 e0 08 	retl 
400002a0:	01 00 00 00 	nop 

400002a4 <CORTOS_HALT_ERROR>:
400002a4:	a1 80 20 01 	mov  1, %asr16
400002a8:	91 d0 20 00 	ta  0

400002ac <CORTOS_HALT_OKAY>:
400002ac:	a1 80 20 00 	mov  %g0, %asr16
400002b0:	91 d0 20 00 	ta  0

400002b4 <clear_stack_pointers>:
400002b4:	81 90 00 00 	mov  %g0, %wim
400002b8:	9c 10 00 00 	mov  %g0, %sp
400002bc:	81 e0 00 00 	save 
400002c0:	9c 10 00 00 	mov  %g0, %sp
400002c4:	81 e0 00 00 	save 
400002c8:	9c 10 00 00 	mov  %g0, %sp
400002cc:	81 e0 00 00 	save 
400002d0:	9c 10 00 00 	mov  %g0, %sp
400002d4:	81 e0 00 00 	save 
400002d8:	9c 10 00 00 	mov  %g0, %sp
400002dc:	81 e0 00 00 	save 
400002e0:	9c 10 00 00 	mov  %g0, %sp
400002e4:	81 e0 00 00 	save 
400002e8:	9c 10 00 00 	mov  %g0, %sp
400002ec:	81 e0 00 00 	save 
400002f0:	9c 10 00 00 	mov  %g0, %sp
400002f4:	81 e0 00 00 	save 
400002f8:	81 c3 e0 08 	retl 
400002fc:	01 00 00 00 	nop 

40000300 <cortos_lock_acquire_buzy>:
40000300:	9d e3 bf a0 	save  %sp, -96, %sp

40000304 <wait_for_lock>:
40000304:	e2 0e 00 00 	ldub  [ %i0 ], %l1
40000308:	80 94 40 00 	tst  %l1
4000030c:	12 bf ff fe 	bne  40000304 <wait_for_lock>
40000310:	01 00 00 00 	nop 

40000314 <try_to_lock>:
40000314:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
40000318:	80 94 40 00 	tst  %l1
4000031c:	02 80 00 03 	be  40000328 <out>
40000320:	01 00 00 00 	nop 
40000324:	30 bf ff f8 	b,a   40000304 <wait_for_lock>

40000328 <out>:
40000328:	b0 10 20 01 	mov  1, %i0	! 1 <__DYNAMIC+0x1>
4000032c:	81 e8 00 00 	restore 
40000330:	81 c3 e0 08 	retl 
40000334:	01 00 00 00 	nop 

40000338 <cortos_lock_acquire>:
40000338:	9d e3 bf a0 	save  %sp, -96, %sp

4000033c <try_to_lock_once>:
4000033c:	e2 6e 00 00 	ldstub  [ %i0 ], %l1
40000340:	80 94 40 00 	tst  %l1
40000344:	02 80 00 03 	be  40000350 <lock_acquired>
40000348:	01 00 00 00 	nop 
4000034c:	30 80 00 03 	b,a   40000358 <lock_not_acquired>

40000350 <lock_acquired>:
40000350:	10 80 00 03 	b  4000035c <exit_cortos_lock_acquire>
40000354:	b0 10 20 01 	mov  1, %i0

40000358 <lock_not_acquired>:
40000358:	b0 10 00 00 	mov  %g0, %i0

4000035c <exit_cortos_lock_acquire>:
4000035c:	81 e8 00 00 	restore 
40000360:	81 c3 e0 08 	retl 
40000364:	01 00 00 00 	nop 

40000368 <cortos_lock_release>:
40000368:	9d e3 bf a0 	save  %sp, -96, %sp
4000036c:	81 43 c0 00 	stbar 
40000370:	c0 2e 00 00 	clrb  [ %i0 ]
40000374:	81 e8 00 00 	restore 
40000378:	81 c3 e0 08 	retl 
4000037c:	01 00 00 00 	nop 

40000380 <__cortos_bpool>:
40000380:	9d e3 bf a0 	save  %sp, -96, %sp
40000384:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000388:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1	! 40011004 <bgetLockAddr>
4000038c:	80 a0 60 00 	cmp  %g1, 0
40000390:	12 80 00 0b 	bne  400003bc <__cortos_bpool+0x3c>
40000394:	11 10 00 68 	sethi  %hi(0x4001a000), %o0
40000398:	40 00 02 6b 	call  40000d44 <bpool>
4000039c:	13 00 00 04 	sethi  %hi(0x1000), %o1
400003a0:	03 10 00 5c 	sethi  %hi(0x40017000), %g1
400003a4:	82 10 61 28 	or  %g1, 0x128, %g1	! 40017128 <allocatedLocksNc>
400003a8:	84 10 20 01 	mov  1, %g2
400003ac:	c4 28 60 02 	stb  %g2, [ %g1 + 2 ]
400003b0:	03 10 00 64 	sethi  %hi(0x40019000), %g1
400003b4:	82 10 60 02 	or  %g1, 2, %g1	! 40019002 <allocatedLocks+0x1dda>
400003b8:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
400003bc:	81 c7 e0 08 	ret 
400003c0:	81 e8 00 00 	restore 

400003c4 <cortos_bget>:
400003c4:	9d e3 bf a0 	save  %sp, -96, %sp
400003c8:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
400003cc:	7f ff ff cd 	call  40000300 <cortos_lock_acquire_buzy>
400003d0:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40011004 <bgetLockAddr>
400003d4:	40 00 02 2c 	call  40000c84 <bget>
400003d8:	90 10 00 18 	mov  %i0, %o0
400003dc:	b0 10 00 08 	mov  %o0, %i0
400003e0:	7f ff ff e2 	call  40000368 <cortos_lock_release>
400003e4:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0
400003e8:	81 c7 e0 08 	ret 
400003ec:	81 e8 00 00 	restore 

400003f0 <cortos_brel>:
400003f0:	9d e3 bf a0 	save  %sp, -96, %sp
400003f4:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
400003f8:	7f ff ff c2 	call  40000300 <cortos_lock_acquire_buzy>
400003fc:	d0 07 60 04 	ld  [ %i5 + 4 ], %o0	! 40011004 <bgetLockAddr>
40000400:	40 00 02 62 	call  40000d88 <brel>
40000404:	90 10 00 18 	mov  %i0, %o0
40000408:	f0 07 60 04 	ld  [ %i5 + 4 ], %i0
4000040c:	7f ff ff d7 	call  40000368 <cortos_lock_release>
40000410:	81 e8 00 00 	restore 

40000414 <__cortos_bpool_ncram>:
40000414:	9d e3 bf a0 	save  %sp, -96, %sp
40000418:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
4000041c:	c2 07 60 00 	ld  [ %i5 ], %g1
40000420:	80 a0 60 00 	cmp  %g1, 0
40000424:	12 80 00 0b 	bne  40000450 <__cortos_bpool_ncram+0x3c>
40000428:	90 10 20 00 	clr  %o0
4000042c:	40 00 02 b1 	call  40000ef0 <bpool_ncram>
40000430:	92 10 3f ff 	mov  -1, %o1
40000434:	03 10 00 5c 	sethi  %hi(0x40017000), %g1
40000438:	82 10 61 28 	or  %g1, 0x128, %g1	! 40017128 <allocatedLocksNc>
4000043c:	84 10 20 01 	mov  1, %g2
40000440:	c4 28 60 03 	stb  %g2, [ %g1 + 3 ]
40000444:	03 10 00 64 	sethi  %hi(0x40019000), %g1
40000448:	82 10 60 03 	or  %g1, 3, %g1	! 40019003 <allocatedLocks+0x1ddb>
4000044c:	c2 27 60 00 	st  %g1, [ %i5 ]
40000450:	81 c7 e0 08 	ret 
40000454:	81 e8 00 00 	restore 

40000458 <cortos_bget_ncram>:
40000458:	9d e3 bf a0 	save  %sp, -96, %sp
4000045c:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
40000460:	7f ff ff a8 	call  40000300 <cortos_lock_acquire_buzy>
40000464:	d0 07 60 00 	ld  [ %i5 ], %o0
40000468:	40 00 02 6c 	call  40000e18 <bget_ncram>
4000046c:	90 10 00 18 	mov  %i0, %o0
40000470:	b0 10 00 08 	mov  %o0, %i0
40000474:	7f ff ff bd 	call  40000368 <cortos_lock_release>
40000478:	d0 07 60 00 	ld  [ %i5 ], %o0
4000047c:	81 c7 e0 08 	ret 
40000480:	81 e8 00 00 	restore 

40000484 <cortos_brel_ncram>:
40000484:	9d e3 bf a0 	save  %sp, -96, %sp
40000488:	3b 10 00 44 	sethi  %hi(0x40011000), %i5
4000048c:	7f ff ff 9d 	call  40000300 <cortos_lock_acquire_buzy>
40000490:	d0 07 60 00 	ld  [ %i5 ], %o0
40000494:	40 00 02 a8 	call  40000f34 <brel_ncram>
40000498:	90 10 00 18 	mov  %i0, %o0
4000049c:	f0 07 60 00 	ld  [ %i5 ], %i0
400004a0:	7f ff ff b2 	call  40000368 <cortos_lock_release>
400004a4:	81 e8 00 00 	restore 

400004a8 <cvt>:
400004a8:	9d e3 bf 90 	save  %sp, -112, %sp
400004ac:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
400004b0:	de 07 a0 5c 	ld  [ %fp + 0x5c ], %o7
400004b4:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
400004b8:	80 a6 a0 00 	cmp  %i2, 0
400004bc:	06 80 00 05 	bl  400004d0 <cvt+0x28>
400004c0:	84 10 20 00 	clr  %g2
400004c4:	80 a6 a0 4e 	cmp  %i2, 0x4e
400004c8:	04 80 00 a6 	ble  40000760 <cvt+0x2b8>
400004cc:	84 10 20 4e 	mov  0x4e, %g2
400004d0:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400004d4:	d1 18 62 d8 	ldd  [ %g1 + 0x2d8 ], %f8	! 400102d8 <__clz_tab+0x100>
400004d8:	81 aa 8a c8 	fcmped  %f10, %f8
400004dc:	01 00 00 00 	nop 
400004e0:	09 80 00 9a 	fbl  40000748 <cvt+0x2a0>
400004e4:	86 10 20 01 	mov  1, %g3	! 1 <__DYNAMIC+0x1>
400004e8:	c0 27 00 00 	clr  [ %i4 ]
400004ec:	91 a0 1a 4a 	fdtoi  %f10, %f8
400004f0:	d9 18 62 d8 	ldd  [ %g1 + 0x2d8 ], %f12
400004f4:	91 a0 19 08 	fitod  %f8, %f8
400004f8:	81 aa 0a 4c 	fcmpd  %f8, %f12
400004fc:	01 00 00 00 	nop 
40000500:	13 80 00 66 	fbe  40000698 <cvt+0x1f0>
40000504:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
40000508:	03 10 00 40 	sethi  %hi(0x40010000), %g1
4000050c:	9a 07 60 50 	add  %i5, 0x50, %o5
40000510:	35 10 00 40 	sethi  %hi(0x40010000), %i2
40000514:	e5 18 62 e8 	ldd  [ %g1 + 0x2e8 ], %f18
40000518:	b8 10 00 0d 	mov  %o5, %i4
4000051c:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40000520:	86 10 20 00 	clr  %g3
40000524:	dd 1e a2 e0 	ldd  [ %i2 + 0x2e0 ], %f14
40000528:	e1 18 62 d8 	ldd  [ %g1 + 0x2d8 ], %f16
4000052c:	99 a2 09 ce 	fdivd  %f8, %f14, %f12
40000530:	91 a0 1a 4c 	fdtoi  %f12, %f8
40000534:	91 a0 19 08 	fitod  %f8, %f8
40000538:	99 a3 08 c8 	fsubd  %f12, %f8, %f12
4000053c:	99 a3 08 52 	faddd  %f12, %f18, %f12
40000540:	99 a3 09 4e 	fmuld  %f12, %f14, %f12
40000544:	99 a0 1a 4c 	fdtoi  %f12, %f12
40000548:	d9 27 bf f4 	st  %f12, [ %fp + -12 ]
4000054c:	b8 07 3f ff 	add  %i4, -1, %i4
40000550:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000554:	88 00 60 30 	add  %g1, 0x30, %g4
40000558:	c8 2f 00 00 	stb  %g4, [ %i4 ]
4000055c:	b2 10 00 04 	mov  %g4, %i1
40000560:	81 aa 0a 50 	fcmpd  %f8, %f16
40000564:	01 00 00 00 	nop 
40000568:	03 bf ff f1 	fbne  4000052c <cvt+0x84>
4000056c:	86 00 e0 01 	inc  %g3
40000570:	80 a3 40 1c 	cmp  %o5, %i4
40000574:	08 80 00 0e 	bleu  400005ac <cvt+0x104>
40000578:	82 10 00 1d 	mov  %i5, %g1
4000057c:	b0 07 60 4f 	add  %i5, 0x4f, %i0
40000580:	88 10 00 1c 	mov  %i4, %g4
40000584:	10 80 00 04 	b  40000594 <cvt+0xec>
40000588:	b4 10 00 1d 	mov  %i5, %i2
4000058c:	f2 09 20 01 	ldub  [ %g4 + 1 ], %i1
40000590:	88 01 20 01 	inc  %g4
40000594:	f2 2e 80 00 	stb  %i1, [ %i2 ]
40000598:	80 a1 00 18 	cmp  %g4, %i0
4000059c:	12 bf ff fc 	bne  4000058c <cvt+0xe4>
400005a0:	b4 06 a0 01 	inc  %i2
400005a4:	82 23 40 1c 	sub  %o5, %i4, %g1
400005a8:	82 07 40 01 	add  %i5, %g1, %g1
400005ac:	80 a3 e0 00 	cmp  %o7, 0
400005b0:	12 80 00 03 	bne  400005bc <cvt+0x114>
400005b4:	84 07 40 02 	add  %i5, %g2, %g2
400005b8:	84 00 80 03 	add  %g2, %g3, %g2
400005bc:	80 a0 80 1d 	cmp  %g2, %i5
400005c0:	0a 80 00 5f 	bcs  4000073c <cvt+0x294>
400005c4:	c6 26 c0 00 	st  %g3, [ %i3 ]
400005c8:	80 a0 40 02 	cmp  %g1, %g2
400005cc:	18 80 00 17 	bgu  40000628 <cvt+0x180>
400005d0:	88 07 60 50 	add  %i5, 0x50, %g4
400005d4:	35 10 00 40 	sethi  %hi(0x40010000), %i2
400005d8:	80 a0 40 04 	cmp  %g1, %g4
400005dc:	1a 80 00 13 	bcc  40000628 <cvt+0x180>
400005e0:	b4 16 a2 e0 	or  %i2, 0x2e0, %i2
400005e4:	10 80 00 05 	b  400005f8 <cvt+0x150>
400005e8:	d9 1e 80 00 	ldd  [ %i2 ], %f12
400005ec:	80 a0 40 04 	cmp  %g1, %g4
400005f0:	02 80 00 0f 	be  4000062c <cvt+0x184>
400005f4:	80 a0 80 04 	cmp  %g2, %g4
400005f8:	95 a2 89 4c 	fmuld  %f10, %f12, %f10
400005fc:	91 a0 1a 4a 	fdtoi  %f10, %f8
40000600:	91 a0 19 08 	fitod  %f8, %f8
40000604:	9d a0 1a 48 	fdtoi  %f8, %f14
40000608:	dd 27 bf f4 	st  %f14, [ %fp + -12 ]
4000060c:	c6 07 bf f4 	ld  [ %fp + -12 ], %g3
40000610:	86 00 e0 30 	add  %g3, 0x30, %g3
40000614:	c6 28 40 00 	stb  %g3, [ %g1 ]
40000618:	82 00 60 01 	inc  %g1
4000061c:	80 a0 80 01 	cmp  %g2, %g1
40000620:	1a bf ff f3 	bcc  400005ec <cvt+0x144>
40000624:	95 a2 88 c8 	fsubd  %f10, %f8, %f10
40000628:	80 a0 80 04 	cmp  %g2, %g4
4000062c:	1a 80 00 4a 	bcc  40000754 <cvt+0x2ac>
40000630:	88 10 00 02 	mov  %g2, %g4
40000634:	f8 08 80 00 	ldub  [ %g2 ], %i4
40000638:	b8 07 20 05 	add  %i4, 5, %i4
4000063c:	82 10 00 1c 	mov  %i4, %g1
40000640:	f8 28 80 00 	stb  %i4, [ %g2 ]
40000644:	86 10 20 30 	mov  0x30, %g3
40000648:	b8 10 20 31 	mov  0x31, %i4
4000064c:	83 28 60 18 	sll  %g1, 0x18, %g1
40000650:	83 38 60 18 	sra  %g1, 0x18, %g1
40000654:	80 a0 60 39 	cmp  %g1, 0x39
40000658:	24 80 00 0e 	ble,a   40000690 <cvt+0x1e8>
4000065c:	c0 29 00 00 	clrb  [ %g4 ]
40000660:	80 a0 80 1d 	cmp  %g2, %i5
40000664:	08 80 00 2a 	bleu  4000070c <cvt+0x264>
40000668:	c6 28 80 00 	stb  %g3, [ %g2 ]
4000066c:	c2 08 bf ff 	ldub  [ %g2 + -1 ], %g1
40000670:	82 00 60 01 	inc  %g1
40000674:	c2 28 bf ff 	stb  %g1, [ %g2 + -1 ]
40000678:	83 28 60 18 	sll  %g1, 0x18, %g1
4000067c:	83 38 60 18 	sra  %g1, 0x18, %g1
40000680:	80 a0 60 39 	cmp  %g1, 0x39
40000684:	14 bf ff f7 	bg  40000660 <cvt+0x1b8>
40000688:	84 00 bf ff 	add  %g2, -1, %g2
4000068c:	c0 29 00 00 	clrb  [ %g4 ]
40000690:	81 c7 e0 08 	ret 
40000694:	91 e8 00 1d 	restore  %g0, %i5, %o0
40000698:	81 aa 8a cc 	fcmped  %f10, %f12
4000069c:	01 00 00 00 	nop 
400006a0:	1d 80 00 32 	fbule  40000768 <cvt+0x2c0>
400006a4:	01 00 00 00 	nop 
400006a8:	35 10 00 40 	sethi  %hi(0x40010000), %i2
400006ac:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400006b0:	d9 1e a2 e0 	ldd  [ %i2 + 0x2e0 ], %f12
400006b4:	d1 18 62 f0 	ldd  [ %g1 + 0x2f0 ], %f8
400006b8:	99 a2 89 4c 	fmuld  %f10, %f12, %f12
400006bc:	86 10 20 00 	clr  %g3
400006c0:	e1 1e a2 e0 	ldd  [ %i2 + 0x2e0 ], %f16
400006c4:	9d a0 00 28 	fmovs  %f8, %f14
400006c8:	81 ab 0a c8 	fcmped  %f12, %f8
400006cc:	01 00 00 00 	nop 
400006d0:	09 80 00 06 	fbl  400006e8 <cvt+0x240>
400006d4:	9f a0 00 29 	fmovs  %f9, %f15
400006d8:	10 bf ff b5 	b  400005ac <cvt+0x104>
400006dc:	82 10 00 1d 	mov  %i5, %g1
400006e0:	99 a0 00 28 	fmovs  %f8, %f12
400006e4:	9b a0 00 29 	fmovs  %f9, %f13
400006e8:	91 a3 09 50 	fmuld  %f12, %f16, %f8
400006ec:	81 aa 0a ce 	fcmped  %f8, %f14
400006f0:	01 00 00 00 	nop 
400006f4:	09 bf ff fb 	fbl  400006e0 <cvt+0x238>
400006f8:	86 00 ff ff 	add  %g3, -1, %g3
400006fc:	82 10 00 1d 	mov  %i5, %g1
40000700:	95 a0 00 2c 	fmovs  %f12, %f10
40000704:	10 bf ff aa 	b  400005ac <cvt+0x104>
40000708:	97 a0 00 2d 	fmovs  %f13, %f11
4000070c:	f8 28 80 00 	stb  %i4, [ %g2 ]
40000710:	c2 06 c0 00 	ld  [ %i3 ], %g1
40000714:	82 00 60 01 	inc  %g1
40000718:	80 a3 e0 00 	cmp  %o7, 0
4000071c:	12 80 00 06 	bne  40000734 <cvt+0x28c>
40000720:	c2 26 c0 00 	st  %g1, [ %i3 ]
40000724:	80 a1 00 1d 	cmp  %g4, %i5
40000728:	38 80 00 02 	bgu,a   40000730 <cvt+0x288>
4000072c:	c6 29 00 00 	stb  %g3, [ %g4 ]
40000730:	88 01 20 01 	inc  %g4
40000734:	10 bf ff c6 	b  4000064c <cvt+0x1a4>
40000738:	c2 08 80 00 	ldub  [ %g2 ], %g1
4000073c:	c0 2f 40 00 	clrb  [ %i5 ]
40000740:	81 c7 e0 08 	ret 
40000744:	91 e8 00 1d 	restore  %g0, %i5, %o0
40000748:	95 a0 00 aa 	fnegs  %f10, %f10
4000074c:	10 bf ff 68 	b  400004ec <cvt+0x44>
40000750:	c6 27 00 00 	st  %g3, [ %i4 ]
40000754:	c0 2f 60 4f 	clrb  [ %i5 + 0x4f ]
40000758:	81 c7 e0 08 	ret 
4000075c:	91 e8 00 1d 	restore  %g0, %i5, %o0
40000760:	10 bf ff 5c 	b  400004d0 <cvt+0x28>
40000764:	84 10 00 1a 	mov  %i2, %g2
40000768:	82 10 00 1d 	mov  %i5, %g1
4000076c:	10 bf ff 90 	b  400005ac <cvt+0x104>
40000770:	86 10 20 00 	clr  %g3

40000774 <__modf>:
40000774:	9c 03 bf b0 	add  %sp, -80, %sp
40000778:	d0 3b a0 48 	std  %o0, [ %sp + 0x48 ]
4000077c:	c1 1b a0 48 	ldd  [ %sp + 0x48 ], %f0
40000780:	9c 23 bf b0 	sub  %sp, -80, %sp
40000784:	91 a0 1a 40 	fdtoi  %f0, %f8
40000788:	91 a0 19 08 	fitod  %f8, %f8
4000078c:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
40000790:	81 c3 e0 08 	retl 
40000794:	d1 3a 80 00 	std  %f8, [ %o2 ]

40000798 <ecvt>:
40000798:	9d e3 bf 98 	save  %sp, -104, %sp
4000079c:	82 10 20 01 	mov  1, %g1
400007a0:	90 10 00 18 	mov  %i0, %o0
400007a4:	92 10 00 19 	mov  %i1, %o1
400007a8:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400007ac:	94 10 00 1a 	mov  %i2, %o2
400007b0:	96 10 00 1b 	mov  %i3, %o3
400007b4:	98 10 00 1c 	mov  %i4, %o4
400007b8:	1b 10 00 44 	sethi  %hi(0x40011000), %o5
400007bc:	7f ff ff 3b 	call  400004a8 <cvt>
400007c0:	9a 13 60 08 	or  %o5, 8, %o5	! 40011008 <CVTBUF>
400007c4:	81 c7 e0 08 	ret 
400007c8:	91 e8 00 08 	restore  %g0, %o0, %o0

400007cc <ecvtbuf>:
400007cc:	9d e3 bf 98 	save  %sp, -104, %sp
400007d0:	82 10 20 01 	mov  1, %g1
400007d4:	90 10 00 18 	mov  %i0, %o0
400007d8:	92 10 00 19 	mov  %i1, %o1
400007dc:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400007e0:	94 10 00 1a 	mov  %i2, %o2
400007e4:	96 10 00 1b 	mov  %i3, %o3
400007e8:	98 10 00 1c 	mov  %i4, %o4
400007ec:	7f ff ff 2f 	call  400004a8 <cvt>
400007f0:	9a 10 00 1d 	mov  %i5, %o5
400007f4:	81 c7 e0 08 	ret 
400007f8:	91 e8 00 08 	restore  %g0, %o0, %o0

400007fc <fcvt>:
400007fc:	9d e3 bf 98 	save  %sp, -104, %sp
40000800:	1b 10 00 44 	sethi  %hi(0x40011000), %o5
40000804:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
40000808:	90 10 00 18 	mov  %i0, %o0
4000080c:	92 10 00 19 	mov  %i1, %o1
40000810:	94 10 00 1a 	mov  %i2, %o2
40000814:	96 10 00 1b 	mov  %i3, %o3
40000818:	98 10 00 1c 	mov  %i4, %o4
4000081c:	7f ff ff 23 	call  400004a8 <cvt>
40000820:	9a 13 60 08 	or  %o5, 8, %o5
40000824:	81 c7 e0 08 	ret 
40000828:	91 e8 00 08 	restore  %g0, %o0, %o0

4000082c <fcvtbuf>:
4000082c:	9d e3 bf 98 	save  %sp, -104, %sp
40000830:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
40000834:	90 10 00 18 	mov  %i0, %o0
40000838:	92 10 00 19 	mov  %i1, %o1
4000083c:	94 10 00 1a 	mov  %i2, %o2
40000840:	96 10 00 1b 	mov  %i3, %o3
40000844:	98 10 00 1c 	mov  %i4, %o4
40000848:	7f ff ff 18 	call  400004a8 <cvt>
4000084c:	9a 10 00 1d 	mov  %i5, %o5
40000850:	81 c7 e0 08 	ret 
40000854:	91 e8 00 08 	restore  %g0, %o0, %o0

40000858 <cortos_init_logging>:
40000858:	84 10 20 01 	mov  1, %g2
4000085c:	03 10 00 5c 	sethi  %hi(0x40017000), %g1
40000860:	82 10 61 28 	or  %g1, 0x128, %g1	! 40017128 <allocatedLocksNc>
40000864:	c4 28 60 04 	stb  %g2, [ %g1 + 4 ]
40000868:	05 10 00 64 	sethi  %hi(0x40019000), %g2
4000086c:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000870:	84 10 a0 04 	or  %g2, 4, %g2
40000874:	81 c3 e0 08 	retl 
40000878:	c4 20 60 58 	st  %g2, [ %g1 + 0x58 ]

4000087c <__cortos_log_printf>:
4000087c:	9d e3 bb 80 	save  %sp, -1152, %sp
40000880:	21 10 00 44 	sethi  %hi(0x40011000), %l0
40000884:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40000888:	7f ff fe 9e 	call  40000300 <cortos_lock_acquire_buzy>
4000088c:	d0 04 20 58 	ld  [ %l0 + 0x58 ], %o0
40000890:	40 00 01 d6 	call  40000fe8 <cortos_get_clock_time>
40000894:	01 00 00 00 	nop 
40000898:	a3 47 40 00 	rd  %asr29, %l1
4000089c:	82 10 00 11 	mov  %l1, %g1
400008a0:	d0 3f bb f0 	std  %o0, [ %fp + -1040 ]
400008a4:	96 08 60 ff 	and  %g1, 0xff, %o3
400008a8:	95 30 60 08 	srl  %g1, 8, %o2
400008ac:	c2 07 bb f0 	ld  [ %fp + -1040 ], %g1
400008b0:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
400008b4:	c2 07 bb f4 	ld  [ %fp + -1036 ], %g1
400008b8:	92 10 00 18 	mov  %i0, %o1
400008bc:	c2 23 a0 64 	st  %g1, [ %sp + 0x64 ]
400008c0:	98 10 00 19 	mov  %i1, %o4
400008c4:	9a 10 00 1b 	mov  %i3, %o5
400008c8:	94 0a a0 ff 	and  %o2, 0xff, %o2
400008cc:	f4 23 a0 5c 	st  %i2, [ %sp + 0x5c ]
400008d0:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400008d4:	40 00 06 5b 	call  40002240 <ee_printf>
400008d8:	90 12 22 f8 	or  %o0, 0x2f8, %o0	! 400102f8 <__clz_tab+0x120>
400008dc:	94 07 a0 58 	add  %fp, 0x58, %o2
400008e0:	b0 10 00 08 	mov  %o0, %i0
400008e4:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
400008e8:	ba 07 bc 00 	add  %fp, -1024, %i5
400008ec:	92 10 00 1c 	mov  %i4, %o1
400008f0:	40 00 03 1a 	call  40001558 <ee_vsprintf>
400008f4:	90 10 00 1d 	mov  %i5, %o0
400008f8:	c2 0f bc 00 	ldub  [ %fp + -1024 ], %g1
400008fc:	91 28 60 18 	sll  %g1, 0x18, %o0
40000900:	80 a2 20 00 	cmp  %o0, 0
40000904:	22 80 00 0c 	be,a   40000934 <__cortos_log_printf+0xb8>
40000908:	11 10 00 40 	sethi  %hi(0x40010000), %o0
4000090c:	ba 27 40 18 	sub  %i5, %i0, %i5
40000910:	40 00 06 3e 	call  40002208 <uart_send_char>
40000914:	91 3a 20 18 	sra  %o0, 0x18, %o0
40000918:	b0 06 20 01 	inc  %i0
4000091c:	c2 0f 40 18 	ldub  [ %i5 + %i0 ], %g1
40000920:	91 28 60 18 	sll  %g1, 0x18, %o0
40000924:	80 a2 20 00 	cmp  %o0, 0
40000928:	12 bf ff fa 	bne  40000910 <__cortos_log_printf+0x94>
4000092c:	01 00 00 00 	nop 
40000930:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40000934:	40 00 06 43 	call  40002240 <ee_printf>
40000938:	90 12 23 28 	or  %o0, 0x328, %o0	! 40010328 <__clz_tab+0x150>
4000093c:	b0 02 00 18 	add  %o0, %i0, %i0
40000940:	7f ff fe 8a 	call  40000368 <cortos_lock_release>
40000944:	d0 04 20 58 	ld  [ %l0 + 0x58 ], %o0
40000948:	81 c7 e0 08 	ret 
4000094c:	81 e8 00 00 	restore 

40000950 <initChannel>:
40000950:	82 10 20 01 	mov  1, %g1
40000954:	d2 22 00 00 	st  %o1, [ %o0 ]
40000958:	c0 22 20 04 	clr  [ %o0 + 4 ]
4000095c:	c0 22 20 08 	clr  [ %o0 + 8 ]
40000960:	c0 22 20 0c 	clr  [ %o0 + 0xc ]
40000964:	81 c3 e0 08 	retl 
40000968:	c2 22 20 10 	st  %g1, [ %o0 + 0x10 ]

4000096c <scheduleChannelJob>:
4000096c:	c4 02 20 10 	ld  [ %o0 + 0x10 ], %g2
40000970:	82 10 00 08 	mov  %o0, %g1
40000974:	80 a0 a0 01 	cmp  %g2, 1
40000978:	02 80 00 04 	be  40000988 <scheduleChannelJob+0x1c>
4000097c:	90 10 20 01 	mov  1, %o0
40000980:	81 c3 e0 08 	retl 
40000984:	01 00 00 00 	nop 
40000988:	c4 00 60 04 	ld  [ %g1 + 4 ], %g2
4000098c:	84 00 a0 01 	inc  %g2
40000990:	d2 20 60 08 	st  %o1, [ %g1 + 8 ]
40000994:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]
40000998:	d4 20 60 0c 	st  %o2, [ %g1 + 0xc ]
4000099c:	84 10 20 02 	mov  2, %g2
400009a0:	90 10 20 00 	clr  %o0
400009a4:	81 c3 e0 08 	retl 
400009a8:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]

400009ac <setChannelResponse>:
400009ac:	c4 02 20 10 	ld  [ %o0 + 0x10 ], %g2
400009b0:	82 10 00 08 	mov  %o0, %g1
400009b4:	80 a0 a0 03 	cmp  %g2, 3
400009b8:	02 80 00 04 	be  400009c8 <setChannelResponse+0x1c>
400009bc:	90 10 20 01 	mov  1, %o0
400009c0:	81 c3 e0 08 	retl 
400009c4:	01 00 00 00 	nop 
400009c8:	84 10 20 04 	mov  4, %g2	! 4 <__DYNAMIC+0x4>
400009cc:	d2 20 60 0c 	st  %o1, [ %g1 + 0xc ]
400009d0:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]
400009d4:	81 c3 e0 08 	retl 
400009d8:	90 10 20 00 	clr  %o0

400009dc <getChannelResponse>:
400009dc:	c4 02 20 10 	ld  [ %o0 + 0x10 ], %g2
400009e0:	82 10 00 08 	mov  %o0, %g1
400009e4:	80 a0 a0 04 	cmp  %g2, 4
400009e8:	02 80 00 04 	be  400009f8 <getChannelResponse+0x1c>
400009ec:	90 10 20 01 	mov  1, %o0
400009f0:	81 c3 e0 08 	retl 
400009f4:	01 00 00 00 	nop 
400009f8:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
400009fc:	c4 22 40 00 	st  %g2, [ %o1 ]
40000a00:	d0 20 60 10 	st  %o0, [ %g1 + 0x10 ]
40000a04:	c0 20 60 08 	clr  [ %g1 + 8 ]
40000a08:	c0 20 60 0c 	clr  [ %g1 + 0xc ]
40000a0c:	81 c3 e0 08 	retl 
40000a10:	90 10 20 00 	clr  %o0

40000a14 <getChannelJob>:
40000a14:	c4 02 20 10 	ld  [ %o0 + 0x10 ], %g2
40000a18:	82 10 00 08 	mov  %o0, %g1
40000a1c:	80 a0 a0 02 	cmp  %g2, 2
40000a20:	02 80 00 04 	be  40000a30 <getChannelJob+0x1c>
40000a24:	90 10 20 01 	mov  1, %o0
40000a28:	81 c3 e0 08 	retl 
40000a2c:	01 00 00 00 	nop 
40000a30:	c4 00 60 08 	ld  [ %g1 + 8 ], %g2
40000a34:	c4 22 40 00 	st  %g2, [ %o1 ]
40000a38:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40000a3c:	c4 22 80 00 	st  %g2, [ %o2 ]
40000a40:	90 10 20 00 	clr  %o0
40000a44:	84 10 20 03 	mov  3, %g2
40000a48:	81 c3 e0 08 	retl 
40000a4c:	c4 20 60 10 	st  %g2, [ %g1 + 0x10 ]

40000a50 <ajit_initialize_interrupt_handlers_to_null>:
40000a50:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000a54:	82 10 60 60 	or  %g1, 0x60, %g1	! 40011060 <ajit_global_interrupt_handlers>
40000a58:	84 00 60 40 	add  %g1, 0x40, %g2
40000a5c:	c0 20 40 00 	clr  [ %g1 ]
40000a60:	82 00 60 04 	add  %g1, 4, %g1
40000a64:	80 a0 40 02 	cmp  %g1, %g2
40000a68:	32 bf ff fe 	bne,a   40000a60 <ajit_initialize_interrupt_handlers_to_null+0x10>
40000a6c:	c0 20 40 00 	clr  [ %g1 ]
40000a70:	81 c3 e0 08 	retl 
40000a74:	01 00 00 00 	nop 

40000a78 <ajit_set_interrupt_handler>:
40000a78:	80 a2 20 0f 	cmp  %o0, 0xf
40000a7c:	18 80 00 05 	bgu  40000a90 <ajit_set_interrupt_handler+0x18>
40000a80:	91 2a 20 02 	sll  %o0, 2, %o0
40000a84:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000a88:	82 10 60 60 	or  %g1, 0x60, %g1	! 40011060 <ajit_global_interrupt_handlers>
40000a8c:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40000a90:	81 c3 e0 08 	retl 
40000a94:	01 00 00 00 	nop 

40000a98 <ajit_generic_interrupt_handler>:
40000a98:	9d e3 bf 98 	save  %sp, -104, %sp
40000a9c:	90 07 bf fe 	add  %fp, -2, %o0
40000aa0:	40 00 09 f3 	call  4000326c <ajit_get_core_and_thread_id>
40000aa4:	92 07 bf ff 	add  %fp, -1, %o1
40000aa8:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
40000aac:	84 00 80 02 	add  %g2, %g2, %g2
40000ab0:	3b 3f ff cc 	sethi  %hi(0xffff3000), %i5
40000ab4:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40000ab8:	82 00 40 02 	add  %g1, %g2, %g1
40000abc:	83 28 60 02 	sll  %g1, 2, %g1
40000ac0:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
40000ac4:	84 08 bf fe 	and  %g2, -2, %g2
40000ac8:	b1 36 20 04 	srl  %i0, 4, %i0
40000acc:	b0 0e 20 ff 	and  %i0, 0xff, %i0
40000ad0:	86 06 3f ef 	add  %i0, -17, %g3
40000ad4:	80 a0 e0 0e 	cmp  %g3, 0xe
40000ad8:	18 80 00 16 	bgu  40000b30 <ajit_generic_interrupt_handler+0x98>
40000adc:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000ae0:	b0 06 3f f0 	add  %i0, -16, %i0
40000ae4:	07 10 00 44 	sethi  %hi(0x40011000), %g3
40000ae8:	b1 2e 20 02 	sll  %i0, 2, %i0
40000aec:	86 10 e0 60 	or  %g3, 0x60, %g3
40000af0:	c6 00 c0 18 	ld  [ %g3 + %i0 ], %g3
40000af4:	80 a0 e0 00 	cmp  %g3, 0
40000af8:	02 80 00 0f 	be  40000b34 <ajit_generic_interrupt_handler+0x9c>
40000afc:	84 10 a0 01 	or  %g2, 1, %g2
40000b00:	9f c0 c0 00 	call  %g3
40000b04:	01 00 00 00 	nop 
40000b08:	c4 0f bf fe 	ldub  [ %fp + -2 ], %g2
40000b0c:	84 00 80 02 	add  %g2, %g2, %g2
40000b10:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40000b14:	82 00 40 02 	add  %g1, %g2, %g1
40000b18:	83 28 60 02 	sll  %g1, 2, %g1
40000b1c:	c4 00 40 1d 	ld  [ %g1 + %i5 ], %g2
40000b20:	84 10 a0 01 	or  %g2, 1, %g2
40000b24:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000b28:	81 c7 e0 08 	ret 
40000b2c:	81 e8 00 00 	restore 
40000b30:	84 10 a0 01 	or  %g2, 1, %g2
40000b34:	c4 20 40 1d 	st  %g2, [ %g1 + %i5 ]
40000b38:	91 d0 20 00 	ta  0
40000b3c:	81 c7 e0 08 	ret 
40000b40:	81 e8 00 00 	restore 

40000b44 <readInterruptControlRegister>:
40000b44:	90 02 00 08 	add  %o0, %o0, %o0
40000b48:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000b4c:	92 02 00 09 	add  %o0, %o1, %o1
40000b50:	91 2a 60 02 	sll  %o1, 2, %o0
40000b54:	81 c3 e0 08 	retl 
40000b58:	d0 02 00 01 	ld  [ %o0 + %g1 ], %o0

40000b5c <writeInterruptControlRegister>:
40000b5c:	90 02 00 08 	add  %o0, %o0, %o0
40000b60:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000b64:	92 02 00 09 	add  %o0, %o1, %o1
40000b68:	91 2a 60 02 	sll  %o1, 2, %o0
40000b6c:	81 c3 e0 08 	retl 
40000b70:	d4 22 00 01 	st  %o2, [ %o0 + %g1 ]

40000b74 <enableInterruptController>:
40000b74:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000b78:	90 02 00 08 	add  %o0, %o0, %o0
40000b7c:	92 02 40 08 	add  %o1, %o0, %o1
40000b80:	93 2a 60 02 	sll  %o1, 2, %o1
40000b84:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
40000b88:	84 10 a0 01 	or  %g2, 1, %g2
40000b8c:	81 c3 e0 08 	retl 
40000b90:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000b94 <disableInterruptController>:
40000b94:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000b98:	90 02 00 08 	add  %o0, %o0, %o0
40000b9c:	92 02 40 08 	add  %o1, %o0, %o1
40000ba0:	93 2a 60 02 	sll  %o1, 2, %o1
40000ba4:	c4 02 40 01 	ld  [ %o1 + %g1 ], %g2
40000ba8:	84 08 bf fe 	and  %g2, -2, %g2
40000bac:	81 c3 e0 08 	retl 
40000bb0:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000bb4 <enableInterrupt>:
40000bb4:	84 10 20 01 	mov  1, %g2
40000bb8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000bbc:	90 02 00 08 	add  %o0, %o0, %o0
40000bc0:	95 28 80 0a 	sll  %g2, %o2, %o2
40000bc4:	92 02 40 08 	add  %o1, %o0, %o1
40000bc8:	93 2a 60 02 	sll  %o1, 2, %o1
40000bcc:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000bd0:	84 10 c0 0a 	or  %g3, %o2, %g2
40000bd4:	81 c3 e0 08 	retl 
40000bd8:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000bdc <enableAllInterrupts>:
40000bdc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000be0:	90 02 00 08 	add  %o0, %o0, %o0
40000be4:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
40000be8:	92 02 40 08 	add  %o1, %o0, %o1
40000bec:	84 10 a3 fe 	or  %g2, 0x3fe, %g2
40000bf0:	93 2a 60 02 	sll  %o1, 2, %o1
40000bf4:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000bf8:	84 10 c0 02 	or  %g3, %g2, %g2
40000bfc:	81 c3 e0 08 	retl 
40000c00:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000c04 <enableInterruptControllerAndAllInterrupts>:
40000c04:	90 02 00 08 	add  %o0, %o0, %o0
40000c08:	05 00 00 3f 	sethi  %hi(0xfc00), %g2
40000c0c:	92 02 00 09 	add  %o0, %o1, %o1
40000c10:	84 10 a3 ff 	or  %g2, 0x3ff, %g2
40000c14:	91 2a 60 02 	sll  %o1, 2, %o0
40000c18:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000c1c:	81 c3 e0 08 	retl 
40000c20:	c4 22 00 01 	st  %g2, [ %o0 + %g1 ]

40000c24 <setInterruptMask>:
40000c24:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000c28:	90 02 00 08 	add  %o0, %o0, %o0
40000c2c:	92 02 40 08 	add  %o1, %o0, %o1
40000c30:	93 2a 60 02 	sll  %o1, 2, %o1
40000c34:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000c38:	05 3f ff c0 	sethi  %hi(0xffff0000), %g2
40000c3c:	84 10 a0 01 	or  %g2, 1, %g2	! ffff0001 <allocatedLocks+0xbffd8dd9>
40000c40:	84 08 c0 02 	and  %g3, %g2, %g2
40000c44:	07 00 00 3f 	sethi  %hi(0xfc00), %g3
40000c48:	86 10 e3 fe 	or  %g3, 0x3fe, %g3	! fffe <__DYNAMIC+0xfffe>
40000c4c:	94 0a 80 03 	and  %o2, %g3, %o2
40000c50:	84 10 80 0a 	or  %g2, %o2, %g2
40000c54:	81 c3 e0 08 	retl 
40000c58:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000c5c <disableInterrupt>:
40000c5c:	84 10 20 01 	mov  1, %g2
40000c60:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40000c64:	90 02 00 08 	add  %o0, %o0, %o0
40000c68:	95 28 80 0a 	sll  %g2, %o2, %o2
40000c6c:	92 02 40 08 	add  %o1, %o0, %o1
40000c70:	93 2a 60 02 	sll  %o1, 2, %o1
40000c74:	c6 02 40 01 	ld  [ %o1 + %g1 ], %g3
40000c78:	84 28 c0 0a 	andn  %g3, %o2, %g2
40000c7c:	81 c3 e0 08 	retl 
40000c80:	c4 22 40 01 	st  %g2, [ %o1 + %g1 ]

40000c84 <bget>:
40000c84:	80 a2 20 07 	cmp  %o0, 7
40000c88:	08 80 00 23 	bleu  40000d14 <bget+0x90>
40000c8c:	86 10 20 10 	mov  0x10, %g3
40000c90:	88 02 20 07 	add  %o0, 7, %g4
40000c94:	88 09 3f f8 	and  %g4, -8, %g4
40000c98:	88 01 20 08 	add  %g4, 8, %g4
40000c9c:	86 10 00 04 	mov  %g4, %g3
40000ca0:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40000ca4:	84 10 a1 58 	or  %g2, 0x158, %g2	! 40010558 <freelist>
40000ca8:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
40000cac:	80 a2 00 02 	cmp  %o0, %g2
40000cb0:	32 80 00 08 	bne,a   40000cd0 <bget+0x4c>
40000cb4:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000cb8:	81 c3 e0 08 	retl 
40000cbc:	90 10 20 00 	clr  %o0
40000cc0:	80 a2 00 02 	cmp  %o0, %g2
40000cc4:	02 80 00 12 	be  40000d0c <bget+0x88>
40000cc8:	01 00 00 00 	nop 
40000ccc:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000cd0:	80 a0 40 03 	cmp  %g1, %g3
40000cd4:	26 bf ff fb 	bl,a   40000cc0 <bget+0x3c>
40000cd8:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
40000cdc:	84 20 40 03 	sub  %g1, %g3, %g2
40000ce0:	80 a0 a0 10 	cmp  %g2, 0x10
40000ce4:	28 80 00 0e 	bleu,a   40000d1c <bget+0x98>
40000ce8:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000cec:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000cf0:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
40000cf4:	86 20 00 03 	neg  %g3
40000cf8:	90 02 00 02 	add  %o0, %g2, %o0
40000cfc:	c0 22 00 04 	clr  [ %o0 + %g4 ]
40000d00:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40000d04:	81 c3 e0 08 	retl 
40000d08:	90 02 20 08 	add  %o0, 8, %o0
40000d0c:	81 c3 e0 08 	retl 
40000d10:	90 10 20 00 	clr  %o0
40000d14:	10 bf ff e3 	b  40000ca0 <bget+0x1c>
40000d18:	88 10 20 10 	mov  0x10, %g4
40000d1c:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40000d20:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
40000d24:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000d28:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000d2c:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40000d30:	84 20 00 01 	neg  %g1, %g2
40000d34:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000d38:	90 02 20 08 	add  %o0, 8, %o0
40000d3c:	81 c3 e0 08 	retl 
40000d40:	01 00 00 00 	nop 

40000d44 <bpool>:
40000d44:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000d48:	82 10 61 58 	or  %g1, 0x158, %g1	! 40010558 <freelist>
40000d4c:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40000d50:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40000d54:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40000d58:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40000d5c:	c0 22 00 00 	clr  [ %o0 ]
40000d60:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40000d64:	92 0a 7f f8 	and  %o1, -8, %o1
40000d68:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
40000d6c:	92 02 7f f8 	add  %o1, -8, %o1
40000d70:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40000d74:	82 02 00 09 	add  %o0, %o1, %g1
40000d78:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40000d7c:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
40000d80:	81 c3 e0 08 	retl 
40000d84:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40000d88 <brel>:
40000d88:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
40000d8c:	80 a0 60 00 	cmp  %g1, 0
40000d90:	02 80 00 16 	be  40000de8 <brel+0x60>
40000d94:	84 02 3f f8 	add  %o0, -8, %g2
40000d98:	84 20 80 01 	sub  %g2, %g1, %g2
40000d9c:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000da0:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40000da4:	82 20 c0 01 	sub  %g3, %g1, %g1
40000da8:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000dac:	86 00 80 01 	add  %g2, %g1, %g3
40000db0:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40000db4:	80 a1 20 00 	cmp  %g4, 0
40000db8:	04 80 00 0a 	ble  40000de0 <brel+0x58>
40000dbc:	01 00 00 00 	nop 
40000dc0:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
40000dc4:	82 00 40 04 	add  %g1, %g4, %g1
40000dc8:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40000dcc:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000dd0:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
40000dd4:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
40000dd8:	86 00 80 01 	add  %g2, %g1, %g3
40000ddc:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40000de0:	81 c3 e0 08 	retl 
40000de4:	c2 20 c0 00 	st  %g1, [ %g3 ]
40000de8:	07 10 00 41 	sethi  %hi(0x40010400), %g3
40000dec:	86 10 e1 58 	or  %g3, 0x158, %g3	! 40010558 <freelist>
40000df0:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
40000df4:	c6 22 00 00 	st  %g3, [ %o0 ]
40000df8:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
40000dfc:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000e00:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000e04:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
40000e08:	82 20 00 01 	neg  %g1
40000e0c:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
40000e10:	10 bf ff e7 	b  40000dac <brel+0x24>
40000e14:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

40000e18 <bget_ncram>:
40000e18:	83 3a 20 1f 	sra  %o0, 0x1f, %g1
40000e1c:	83 30 60 1c 	srl  %g1, 0x1c, %g1
40000e20:	84 02 00 01 	add  %o0, %g1, %g2
40000e24:	84 08 a0 0f 	and  %g2, 0xf, %g2
40000e28:	82 20 80 01 	sub  %g2, %g1, %g1
40000e2c:	90 00 40 08 	add  %g1, %o0, %o0
40000e30:	80 a2 20 0f 	cmp  %o0, 0xf
40000e34:	08 80 00 23 	bleu  40000ec0 <bget_ncram+0xa8>
40000e38:	86 10 20 18 	mov  0x18, %g3
40000e3c:	88 02 20 0f 	add  %o0, 0xf, %g4
40000e40:	88 09 3f f0 	and  %g4, -16, %g4
40000e44:	88 01 20 08 	add  %g4, 8, %g4
40000e48:	86 10 00 04 	mov  %g4, %g3
40000e4c:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40000e50:	84 10 a1 68 	or  %g2, 0x168, %g2	! 40010568 <freelist_ncram>
40000e54:	d0 00 a0 08 	ld  [ %g2 + 8 ], %o0
40000e58:	80 a2 00 02 	cmp  %o0, %g2
40000e5c:	32 80 00 08 	bne,a   40000e7c <bget_ncram+0x64>
40000e60:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000e64:	81 c3 e0 08 	retl 
40000e68:	90 10 20 00 	clr  %o0
40000e6c:	80 a2 00 02 	cmp  %o0, %g2
40000e70:	02 80 00 12 	be  40000eb8 <bget_ncram+0xa0>
40000e74:	01 00 00 00 	nop 
40000e78:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40000e7c:	80 a0 40 03 	cmp  %g1, %g3
40000e80:	26 bf ff fb 	bl,a   40000e6c <bget_ncram+0x54>
40000e84:	d0 02 20 08 	ld  [ %o0 + 8 ], %o0
40000e88:	84 20 40 03 	sub  %g1, %g3, %g2
40000e8c:	80 a0 a0 18 	cmp  %g2, 0x18
40000e90:	28 80 00 0e 	bleu,a   40000ec8 <bget_ncram+0xb0>
40000e94:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000e98:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000e9c:	c4 22 00 02 	st  %g2, [ %o0 + %g2 ]
40000ea0:	86 20 00 03 	neg  %g3
40000ea4:	90 02 00 02 	add  %o0, %g2, %o0
40000ea8:	c0 22 00 04 	clr  [ %o0 + %g4 ]
40000eac:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40000eb0:	81 c3 e0 08 	retl 
40000eb4:	90 02 20 08 	add  %o0, 8, %o0
40000eb8:	81 c3 e0 08 	retl 
40000ebc:	90 10 20 00 	clr  %o0
40000ec0:	10 bf ff e3 	b  40000e4c <bget_ncram+0x34>
40000ec4:	88 10 20 18 	mov  0x18, %g4
40000ec8:	c4 02 20 0c 	ld  [ %o0 + 0xc ], %g2
40000ecc:	c6 20 a0 08 	st  %g3, [ %g2 + 8 ]
40000ed0:	c6 02 20 08 	ld  [ %o0 + 8 ], %g3
40000ed4:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000ed8:	c0 22 00 01 	clr  [ %o0 + %g1 ]
40000edc:	84 20 00 01 	neg  %g1, %g2
40000ee0:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40000ee4:	90 02 20 08 	add  %o0, 8, %o0
40000ee8:	81 c3 e0 08 	retl 
40000eec:	01 00 00 00 	nop 

40000ef0 <bpool_ncram>:
40000ef0:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40000ef4:	82 10 61 68 	or  %g1, 0x168, %g1	! 40010568 <freelist_ncram>
40000ef8:	c4 00 60 0c 	ld  [ %g1 + 0xc ], %g2
40000efc:	c2 22 20 08 	st  %g1, [ %o0 + 8 ]
40000f00:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40000f04:	d0 20 60 0c 	st  %o0, [ %g1 + 0xc ]
40000f08:	c0 22 00 00 	clr  [ %o0 ]
40000f0c:	c2 02 20 0c 	ld  [ %o0 + 0xc ], %g1
40000f10:	92 0a 7f f0 	and  %o1, -16, %o1
40000f14:	d0 20 60 08 	st  %o0, [ %g1 + 8 ]
40000f18:	92 02 7f f8 	add  %o1, -8, %o1
40000f1c:	d2 22 20 04 	st  %o1, [ %o0 + 4 ]
40000f20:	82 02 00 09 	add  %o0, %o1, %g1
40000f24:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40000f28:	d2 22 00 09 	st  %o1, [ %o0 + %o1 ]
40000f2c:	81 c3 e0 08 	retl 
40000f30:	c4 20 60 04 	st  %g2, [ %g1 + 4 ]

40000f34 <brel_ncram>:
40000f34:	c2 02 3f f8 	ld  [ %o0 + -8 ], %g1
40000f38:	80 a0 60 00 	cmp  %g1, 0
40000f3c:	02 80 00 16 	be  40000f94 <brel_ncram+0x60>
40000f40:	84 02 3f f8 	add  %o0, -8, %g2
40000f44:	84 20 80 01 	sub  %g2, %g1, %g2
40000f48:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000f4c:	c6 00 a0 04 	ld  [ %g2 + 4 ], %g3
40000f50:	82 20 c0 01 	sub  %g3, %g1, %g1
40000f54:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000f58:	86 00 80 01 	add  %g2, %g1, %g3
40000f5c:	c8 00 e0 04 	ld  [ %g3 + 4 ], %g4
40000f60:	80 a1 20 00 	cmp  %g4, 0
40000f64:	04 80 00 0a 	ble  40000f8c <brel_ncram+0x58>
40000f68:	01 00 00 00 	nop 
40000f6c:	da 00 e0 0c 	ld  [ %g3 + 0xc ], %o5
40000f70:	82 00 40 04 	add  %g1, %g4, %g1
40000f74:	d8 00 e0 08 	ld  [ %g3 + 8 ], %o4
40000f78:	c2 20 a0 04 	st  %g1, [ %g2 + 4 ]
40000f7c:	d8 23 60 08 	st  %o4, [ %o5 + 8 ]
40000f80:	c8 00 e0 08 	ld  [ %g3 + 8 ], %g4
40000f84:	86 00 80 01 	add  %g2, %g1, %g3
40000f88:	da 21 20 0c 	st  %o5, [ %g4 + 0xc ]
40000f8c:	81 c3 e0 08 	retl 
40000f90:	c2 20 c0 00 	st  %g1, [ %g3 ]
40000f94:	07 10 00 41 	sethi  %hi(0x40010400), %g3
40000f98:	86 10 e1 68 	or  %g3, 0x168, %g3	! 40010568 <freelist_ncram>
40000f9c:	c2 00 e0 0c 	ld  [ %g3 + 0xc ], %g1
40000fa0:	c6 22 00 00 	st  %g3, [ %o0 ]
40000fa4:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
40000fa8:	c4 20 e0 0c 	st  %g2, [ %g3 + 0xc ]
40000fac:	c2 02 3f fc 	ld  [ %o0 + -4 ], %g1
40000fb0:	c6 02 20 04 	ld  [ %o0 + 4 ], %g3
40000fb4:	82 20 00 01 	neg  %g1
40000fb8:	c4 20 e0 08 	st  %g2, [ %g3 + 8 ]
40000fbc:	10 bf ff e7 	b  40000f58 <brel_ncram+0x24>
40000fc0:	c2 22 3f fc 	st  %g1, [ %o0 + -4 ]

40000fc4 <cortos_init_printing>:
40000fc4:	84 10 20 01 	mov  1, %g2
40000fc8:	03 10 00 5c 	sethi  %hi(0x40017000), %g1
40000fcc:	82 10 61 28 	or  %g1, 0x128, %g1	! 40017128 <allocatedLocksNc>
40000fd0:	c4 28 60 05 	stb  %g2, [ %g1 + 5 ]
40000fd4:	05 10 00 64 	sethi  %hi(0x40019000), %g2
40000fd8:	03 10 00 44 	sethi  %hi(0x40011000), %g1
40000fdc:	84 10 a0 05 	or  %g2, 5, %g2
40000fe0:	81 c3 e0 08 	retl 
40000fe4:	c4 20 60 5c 	st  %g2, [ %g1 + 0x5c ]

40000fe8 <cortos_get_clock_time>:
40000fe8:	82 13 c0 00 	mov  %o7, %g1
40000fec:	40 00 08 ab 	call  40003298 <__ajit_get_clock_time>
40000ff0:	9e 10 40 00 	mov  %g1, %o7

40000ff4 <cortos_sleep>:
40000ff4:	9d e3 bf a0 	save  %sp, -96, %sp
40000ff8:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000ffc:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
40001000:	40 00 08 b0 	call  400032c0 <__ajit_sleep__>
40001004:	01 00 00 00 	nop 
40001008:	81 e8 00 00 	restore 
4000100c:	81 c3 e0 08 	retl 
40001010:	01 00 00 00 	nop 

40001014 <cortos_get_thread_id>:
40001014:	9d e3 bf a0 	save  %sp, -96, %sp
40001018:	a3 47 40 00 	rd  %asr29, %l1
4000101c:	82 10 00 11 	mov  %l1, %g1
40001020:	b1 30 60 07 	srl  %g1, 7, %i0
40001024:	b0 0e 21 fe 	and  %i0, 0x1fe, %i0
40001028:	82 06 00 01 	add  %i0, %g1, %g1
4000102c:	b1 28 60 18 	sll  %g1, 0x18, %i0
40001030:	b1 3e 20 18 	sra  %i0, 0x18, %i0
40001034:	81 c7 e0 08 	ret 
40001038:	81 e8 00 00 	restore 

4000103c <cortos_IsNcRamAddr>:
4000103c:	81 c3 e0 08 	retl 
40001040:	90 10 20 00 	clr  %o0

40001044 <cortos_printf>:
40001044:	9d e3 bb 98 	save  %sp, -1128, %sp
40001048:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
4000104c:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40001050:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40001054:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40001058:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4000105c:	39 10 00 44 	sethi  %hi(0x40011000), %i4
40001060:	7f ff fc a8 	call  40000300 <cortos_lock_acquire_buzy>
40001064:	d0 07 20 5c 	ld  [ %i4 + 0x5c ], %o0	! 4001105c <printingLockAddr>
40001068:	94 07 a0 48 	add  %fp, 0x48, %o2
4000106c:	92 10 00 18 	mov  %i0, %o1
40001070:	ba 07 bc 00 	add  %fp, -1024, %i5
40001074:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
40001078:	40 00 01 38 	call  40001558 <ee_vsprintf>
4000107c:	90 10 00 1d 	mov  %i5, %o0
40001080:	d0 0f bc 00 	ldub  [ %fp + -1024 ], %o0
40001084:	91 2a 20 18 	sll  %o0, 0x18, %o0
40001088:	80 a2 20 00 	cmp  %o0, 0
4000108c:	02 80 00 0a 	be  400010b4 <cortos_printf+0x70>
40001090:	b0 10 20 00 	clr  %i0
40001094:	40 00 04 5d 	call  40002208 <uart_send_char>
40001098:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000109c:	b0 06 20 01 	inc  %i0
400010a0:	d0 0f 40 18 	ldub  [ %i5 + %i0 ], %o0
400010a4:	91 2a 20 18 	sll  %o0, 0x18, %o0
400010a8:	80 a2 20 00 	cmp  %o0, 0
400010ac:	12 bf ff fa 	bne  40001094 <cortos_printf+0x50>
400010b0:	01 00 00 00 	nop 
400010b4:	7f ff fc ad 	call  40000368 <cortos_lock_release>
400010b8:	d0 07 20 5c 	ld  [ %i4 + 0x5c ], %o0
400010bc:	81 c7 e0 08 	ret 
400010c0:	81 e8 00 00 	restore 

400010c4 <ajit_initialize_sw_trap_handlers_to_null>:
400010c4:	03 10 00 44 	sethi  %hi(0x40011000), %g1
400010c8:	82 10 60 a0 	or  %g1, 0xa0, %g1	! 400110a0 <ajit_global_sw_trap_handlers>
400010cc:	84 00 60 40 	add  %g1, 0x40, %g2
400010d0:	c0 20 40 00 	clr  [ %g1 ]
400010d4:	82 00 60 04 	add  %g1, 4, %g1
400010d8:	80 a0 40 02 	cmp  %g1, %g2
400010dc:	32 bf ff fe 	bne,a   400010d4 <ajit_initialize_sw_trap_handlers_to_null+0x10>
400010e0:	c0 20 40 00 	clr  [ %g1 ]
400010e4:	81 c3 e0 08 	retl 
400010e8:	01 00 00 00 	nop 

400010ec <ajit_set_sw_trap_handler>:
400010ec:	80 a2 20 0f 	cmp  %o0, 0xf
400010f0:	18 80 00 05 	bgu  40001104 <ajit_set_sw_trap_handler+0x18>
400010f4:	91 2a 20 02 	sll  %o0, 2, %o0
400010f8:	03 10 00 44 	sethi  %hi(0x40011000), %g1
400010fc:	82 10 60 a0 	or  %g1, 0xa0, %g1	! 400110a0 <ajit_global_sw_trap_handlers>
40001100:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]
40001104:	81 c3 e0 08 	retl 
40001108:	01 00 00 00 	nop 

4000110c <ajit_generic_sw_trap_handler>:
4000110c:	9d e3 bf a0 	save  %sp, -96, %sp
40001110:	b1 36 20 04 	srl  %i0, 4, %i0
40001114:	82 0e 20 ff 	and  %i0, 0xff, %g1
40001118:	82 00 7f 80 	add  %g1, -128, %g1
4000111c:	80 a0 60 0f 	cmp  %g1, 0xf
40001120:	18 80 00 0d 	bgu  40001154 <ajit_generic_sw_trap_handler+0x48>
40001124:	83 28 60 02 	sll  %g1, 2, %g1
40001128:	05 10 00 44 	sethi  %hi(0x40011000), %g2
4000112c:	84 10 a0 a0 	or  %g2, 0xa0, %g2	! 400110a0 <ajit_global_sw_trap_handlers>
40001130:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40001134:	80 a0 60 00 	cmp  %g1, 0
40001138:	02 80 00 07 	be  40001154 <ajit_generic_sw_trap_handler+0x48>
4000113c:	90 10 00 19 	mov  %i1, %o0
40001140:	92 10 00 1a 	mov  %i2, %o1
40001144:	9f c0 40 00 	call  %g1
40001148:	94 10 00 1b 	mov  %i3, %o2
4000114c:	81 c7 e0 08 	ret 
40001150:	81 e8 00 00 	restore 
40001154:	91 d0 20 00 	ta  0
40001158:	81 c7 e0 08 	ret 
4000115c:	81 e8 00 00 	restore 
40001160:	40 00 17 e4 	call  400070f0 <__umoddi3+0x118>
40001164:	40 00 16 8c 	call  40006b94 <__GI_memcpy+0xfd4>
40001168:	40 00 16 8c 	call  40006b98 <__GI_memcpy+0xfd8>
4000116c:	40 00 16 8c 	call  40006b9c <__GI_memcpy+0xfdc>
40001170:	40 00 16 8c 	call  40006ba0 <__GI_memcpy+0xfe0>
40001174:	40 00 16 8c 	call  40006ba4 <__GI_memcpy+0xfe4>
40001178:	40 00 16 8c 	call  40006ba8 <__GI_memcpy+0xfe8>
4000117c:	40 00 16 8c 	call  40006bac <__GI_memcpy+0xfec>
40001180:	40 00 16 8c 	call  40006bb0 <__GI_memcpy+0xff0>
40001184:	40 00 16 8c 	call  40006bb4 <__GI_memcpy+0xff4>
40001188:	40 00 16 8c 	call  40006bb8 <__GI_memcpy+0xff8>
4000118c:	40 00 16 8c 	call  40006bbc <__GI_memcpy+0xffc>
40001190:	40 00 16 8c 	call  40006bc0 <__GI_memcpy+0x1000>
40001194:	40 00 16 8c 	call  40006bc4 <__GI_memcpy+0x1004>
40001198:	40 00 16 8c 	call  40006bc8 <__GI_memcpy+0x1008>
4000119c:	40 00 16 8c 	call  40006bcc <__GI_memcpy+0x100c>
400011a0:	40 00 16 8c 	call  40006bd0 <__GI_memcpy+0x1010>
400011a4:	40 00 16 8c 	call  40006bd4 <__GI_memcpy+0x1014>
400011a8:	40 00 16 8c 	call  40006bd8 <__GI_memcpy+0x1018>
400011ac:	40 00 16 8c 	call  40006bdc <__GI_memcpy+0x101c>
400011b0:	40 00 16 8c 	call  40006be0 <__GI_memcpy+0x1020>
400011b4:	40 00 16 8c 	call  40006be4 <__GI_memcpy+0x1024>
400011b8:	40 00 16 8c 	call  40006be8 <__GI_memcpy+0x1028>
400011bc:	40 00 19 a8 	call  4000785c <generic_read_asr+0x10c>
400011c0:	40 00 16 8c 	call  40006bf0 <__GI_memcpy+0x1030>
400011c4:	40 00 16 8c 	call  40006bf4 <__GI_memcpy+0x1034>
400011c8:	40 00 16 8c 	call  40006bf8 <__GI_memcpy+0x1038>
400011cc:	40 00 16 8c 	call  40006bfc <__GI_memcpy+0x103c>
400011d0:	40 00 16 8c 	call  40006c00 <__GI_memcpy+0x1040>
400011d4:	40 00 16 8c 	call  40006c04 <__GI_memcpy+0x1044>
400011d8:	40 00 16 8c 	call  40006c08 <__GI_memcpy+0x1048>
400011dc:	40 00 16 8c 	call  40006c0c <__GI_memcpy+0x104c>
400011e0:	40 00 17 e8 	call  40007180 <__umoddi3+0x1a8>
400011e4:	40 00 16 8c 	call  40006c14 <__GI_memcpy+0x1054>
400011e8:	40 00 19 5c 	call  40007758 <generic_read_asr+0x8>
400011ec:	40 00 1b ec 	call  4000819c <set_context_table_pointer+0x118>
400011f0:	40 00 16 8c 	call  40006c20 <__GI_memcpy+0x1060>
400011f4:	40 00 1b 7c 	call  40007fe4 <page_table_setup+0x3e4>
400011f8:	40 00 16 8c 	call  40006c28 <__GI_memcpy+0x1068>
400011fc:	40 00 16 8c 	call  40006c2c <__GI_memcpy+0x106c>
40001200:	40 00 1b ec 	call  400081b0 <set_context_table_pointer+0x12c>
40001204:	40 00 16 8c 	call  40006c34 <__floatundidf>
40001208:	40 00 16 8c 	call  40006c38 <__floatundidf+0x4>
4000120c:	40 00 16 8c 	call  40006c3c <__floatundidf+0x8>
40001210:	40 00 16 8c 	call  40006c40 <__floatundidf+0xc>
40001214:	40 00 16 8c 	call  40006c44 <__floatundidf+0x10>
40001218:	40 00 1b f8 	call  400081f8 <set_context_table_pointer+0x174>
4000121c:	40 00 1b 40 	call  40007f1c <page_table_setup+0x31c>
40001220:	40 00 16 8c 	call  40006c50 <__floatundidf+0x1c>
40001224:	40 00 16 8c 	call  40006c54 <__floatundidf+0x20>
40001228:	40 00 1a 5c 	call  40007b98 <ajit_sys_read_asr+0x128>
4000122c:	40 00 16 8c 	call  40006c5c <__floatundidf+0x28>
40001230:	40 00 1a 54 	call  40007b80 <ajit_sys_read_asr+0x110>
40001234:	40 00 16 8c 	call  40006c64 <__floatundidf+0x30>
40001238:	40 00 16 8c 	call  40006c68 <__floatundidf+0x34>
4000123c:	40 00 1a 08 	call  40007a5c <read_0+0x8>
40001240:	40 00 17 28 	call  40006ee0 <__udivdi3+0x23c>
40001244:	40 00 15 d0 	call  40006984 <__GI_memcpy+0xdc4>
40001248:	40 00 15 d0 	call  40006988 <__GI_memcpy+0xdc8>
4000124c:	40 00 17 1c 	call  40006ebc <__udivdi3+0x218>
40001250:	40 00 15 d0 	call  40006990 <__GI_memcpy+0xdd0>
40001254:	40 00 15 d0 	call  40006994 <__GI_memcpy+0xdd4>
40001258:	40 00 15 d0 	call  40006998 <__GI_memcpy+0xdd8>
4000125c:	40 00 15 d0 	call  4000699c <__GI_memcpy+0xddc>
40001260:	40 00 15 d0 	call  400069a0 <__GI_memcpy+0xde0>
40001264:	40 00 15 d0 	call  400069a4 <__GI_memcpy+0xde4>
40001268:	40 00 15 d0 	call  400069a8 <__GI_memcpy+0xde8>
4000126c:	40 00 17 10 	call  40006eac <__udivdi3+0x208>
40001270:	40 00 15 d0 	call  400069b0 <__GI_memcpy+0xdf0>
40001274:	40 00 17 04 	call  40006e84 <__udivdi3+0x1e0>
40001278:	40 00 15 d0 	call  400069b8 <__GI_memcpy+0xdf8>
4000127c:	40 00 15 d0 	call  400069bc <__GI_memcpy+0xdfc>
40001280:	40 00 16 f8 	call  40006e60 <__udivdi3+0x1bc>

40001284 <number>:
40001284:	9d e3 bf 58 	save  %sp, -168, %sp
40001288:	e4 07 a0 5c 	ld  [ %fp + 0x5c ], %l2
4000128c:	a0 10 00 19 	mov  %i1, %l0
40001290:	80 8c a0 40 	btst  0x40, %l2
40001294:	02 80 00 77 	be  40001470 <number+0x1ec>
40001298:	a2 10 00 1a 	mov  %i2, %l1
4000129c:	27 10 00 40 	sethi  %hi(0x40010000), %l3
400012a0:	a6 14 e3 58 	or  %l3, 0x358, %l3	! 40010358 <__clz_tab+0x180>
400012a4:	80 8c a0 10 	btst  0x10, %l2
400012a8:	32 80 00 02 	bne,a   400012b0 <number+0x2c>
400012ac:	a4 0c bf fe 	and  %l2, -2, %l2
400012b0:	82 06 ff fe 	add  %i3, -2, %g1
400012b4:	80 a0 60 22 	cmp  %g1, 0x22
400012b8:	18 80 00 86 	bgu  400014d0 <number+0x24c>
400012bc:	82 0c a0 01 	and  %l2, 1, %g1
400012c0:	80 a0 00 01 	cmp  %g0, %g1
400012c4:	aa 10 20 00 	clr  %l5
400012c8:	a8 40 3f ff 	addx  %g0, -1, %l4
400012cc:	80 8c a0 02 	btst  2, %l2
400012d0:	a8 0d 20 f0 	and  %l4, 0xf0, %l4
400012d4:	02 80 00 09 	be  400012f8 <number+0x74>
400012d8:	a8 05 20 30 	add  %l4, 0x30, %l4
400012dc:	80 a4 20 00 	cmp  %l0, 0
400012e0:	16 80 00 7f 	bge  400014dc <number+0x258>
400012e4:	80 8c a0 04 	btst  4, %l2
400012e8:	a2 a0 00 11 	subcc  %g0, %l1, %l1
400012ec:	b8 07 3f ff 	add  %i4, -1, %i4
400012f0:	a0 60 00 10 	subx  %g0, %l0, %l0
400012f4:	aa 10 20 2d 	mov  0x2d, %l5
400012f8:	ac 8c a0 20 	andcc  %l2, 0x20, %l6
400012fc:	02 80 00 08 	be  4000131c <number+0x98>
40001300:	80 94 00 11 	orcc  %l0, %l1, %g0
40001304:	80 a6 e0 10 	cmp  %i3, 0x10
40001308:	02 80 00 86 	be  40001520 <number+0x29c>
4000130c:	82 1e e0 08 	xor  %i3, 8, %g1
40001310:	80 a0 00 01 	cmp  %g0, %g1
40001314:	b8 47 3f ff 	addx  %i4, -1, %i4
40001318:	80 94 00 11 	orcc  %l0, %l1, %g0
4000131c:	12 80 00 59 	bne  40001480 <number+0x1fc>
40001320:	b4 10 20 00 	clr  %i2
40001324:	82 10 20 30 	mov  0x30, %g1
40001328:	9e 10 20 00 	clr  %o7
4000132c:	c2 2f bf b8 	stb  %g1, [ %fp + -72 ]
40001330:	b4 10 20 01 	mov  1, %i2
40001334:	b2 07 bf b8 	add  %fp, -72, %i1
40001338:	80 a6 80 1d 	cmp  %i2, %i5
4000133c:	16 80 00 03 	bge  40001348 <number+0xc4>
40001340:	84 10 00 1a 	mov  %i2, %g2
40001344:	84 10 00 1d 	mov  %i5, %g2
40001348:	80 8c a0 11 	btst  0x11, %l2
4000134c:	12 80 00 0d 	bne  40001380 <number+0xfc>
40001350:	88 27 00 02 	sub  %i4, %g2, %g4
40001354:	80 a1 20 00 	cmp  %g4, 0
40001358:	04 80 00 7c 	ble  40001548 <number+0x2c4>
4000135c:	82 01 3f ff 	add  %g4, -1, %g1
40001360:	88 06 00 04 	add  %i0, %g4, %g4
40001364:	82 10 20 20 	mov  0x20, %g1
40001368:	c2 2e 00 00 	stb  %g1, [ %i0 ]
4000136c:	b0 06 20 01 	inc  %i0
40001370:	80 a6 00 04 	cmp  %i0, %g4
40001374:	32 bf ff fe 	bne,a   4000136c <number+0xe8>
40001378:	c2 2e 00 00 	stb  %g1, [ %i0 ]
4000137c:	88 10 3f ff 	mov  -1, %g4
40001380:	80 8d 60 ff 	btst  0xff, %l5
40001384:	02 80 00 04 	be  40001394 <number+0x110>
40001388:	80 a5 a0 00 	cmp  %l6, 0
4000138c:	ea 2e 00 00 	stb  %l5, [ %i0 ]
40001390:	b0 06 20 01 	inc  %i0
40001394:	02 80 00 08 	be  400013b4 <number+0x130>
40001398:	80 8c a0 10 	btst  0x10, %l2
4000139c:	80 a6 e0 08 	cmp  %i3, 8
400013a0:	02 80 00 5c 	be  40001510 <number+0x28c>
400013a4:	80 a6 e0 10 	cmp  %i3, 0x10
400013a8:	22 80 00 63 	be,a   40001534 <number+0x2b0>
400013ac:	82 10 20 30 	mov  0x30, %g1
400013b0:	80 8c a0 10 	btst  0x10, %l2
400013b4:	12 80 00 0d 	bne  400013e8 <number+0x164>
400013b8:	80 a0 80 1a 	cmp  %g2, %i2
400013bc:	80 a1 20 00 	cmp  %g4, 0
400013c0:	04 80 00 64 	ble  40001550 <number+0x2cc>
400013c4:	82 01 3f ff 	add  %g4, -1, %g1
400013c8:	88 06 00 04 	add  %i0, %g4, %g4
400013cc:	e8 2e 00 00 	stb  %l4, [ %i0 ]
400013d0:	b0 06 20 01 	inc  %i0
400013d4:	80 a6 00 04 	cmp  %i0, %g4
400013d8:	32 bf ff fe 	bne,a   400013d0 <number+0x14c>
400013dc:	e8 2e 00 00 	stb  %l4, [ %i0 ]
400013e0:	88 10 3f ff 	mov  -1, %g4
400013e4:	80 a0 80 1a 	cmp  %g2, %i2
400013e8:	04 80 00 09 	ble  4000140c <number+0x188>
400013ec:	82 20 80 1a 	sub  %g2, %i2, %g1
400013f0:	86 10 20 30 	mov  0x30, %g3
400013f4:	82 06 00 01 	add  %i0, %g1, %g1
400013f8:	c6 2e 00 00 	stb  %g3, [ %i0 ]
400013fc:	b0 06 20 01 	inc  %i0
40001400:	80 a6 00 01 	cmp  %i0, %g1
40001404:	32 bf ff fe 	bne,a   400013fc <number+0x178>
40001408:	c6 2e 00 00 	stb  %g3, [ %i0 ]
4000140c:	82 10 00 0f 	mov  %o7, %g1
40001410:	84 10 00 18 	mov  %i0, %g2
40001414:	c6 0e 40 01 	ldub  [ %i1 + %g1 ], %g3
40001418:	c6 28 80 00 	stb  %g3, [ %g2 ]
4000141c:	82 00 7f ff 	add  %g1, -1, %g1
40001420:	86 00 60 01 	add  %g1, 1, %g3
40001424:	80 a0 e0 00 	cmp  %g3, 0
40001428:	14 bf ff fb 	bg  40001414 <number+0x190>
4000142c:	84 00 a0 01 	inc  %g2
40001430:	82 38 00 0f 	xnor  %g0, %o7, %g1
40001434:	80 a1 20 00 	cmp  %g4, 0
40001438:	83 38 60 1f 	sra  %g1, 0x1f, %g1
4000143c:	82 0b c0 01 	and  %o7, %g1, %g1
40001440:	82 00 60 01 	inc  %g1
40001444:	04 80 00 09 	ble  40001468 <number+0x1e4>
40001448:	b0 06 00 01 	add  %i0, %g1, %i0
4000144c:	84 06 00 04 	add  %i0, %g4, %g2
40001450:	82 10 20 20 	mov  0x20, %g1
40001454:	c2 2e 00 00 	stb  %g1, [ %i0 ]
40001458:	b0 06 20 01 	inc  %i0
4000145c:	80 a6 00 02 	cmp  %i0, %g2
40001460:	32 bf ff fe 	bne,a   40001458 <number+0x1d4>
40001464:	c2 2e 00 00 	stb  %g1, [ %i0 ]
40001468:	81 c7 e0 08 	ret 
4000146c:	81 e8 00 00 	restore 
40001470:	27 10 00 40 	sethi  %hi(0x40010000), %l3
40001474:	10 bf ff 8c 	b  400012a4 <number+0x20>
40001478:	a6 14 e3 30 	or  %l3, 0x330, %l3	! 40010330 <__clz_tab+0x158>
4000147c:	b4 10 20 00 	clr  %i2
40001480:	b2 07 bf b8 	add  %fp, -72, %i1
40001484:	90 10 00 10 	mov  %l0, %o0
40001488:	92 10 00 11 	mov  %l1, %o1
4000148c:	94 10 20 00 	clr  %o2
40001490:	40 00 16 d2 	call  40006fd8 <__umoddi3>
40001494:	96 10 00 1b 	mov  %i3, %o3
40001498:	c2 0c c0 09 	ldub  [ %l3 + %o1 ], %g1
4000149c:	90 10 00 10 	mov  %l0, %o0
400014a0:	92 10 00 11 	mov  %l1, %o1
400014a4:	c2 2e 40 1a 	stb  %g1, [ %i1 + %i2 ]
400014a8:	94 10 20 00 	clr  %o2
400014ac:	96 10 00 1b 	mov  %i3, %o3
400014b0:	40 00 15 fd 	call  40006ca4 <__udivdi3>
400014b4:	b4 06 a0 01 	inc  %i2
400014b8:	a0 10 00 08 	mov  %o0, %l0
400014bc:	80 94 00 09 	orcc  %l0, %o1, %g0
400014c0:	12 bf ff f1 	bne  40001484 <number+0x200>
400014c4:	a2 10 00 09 	mov  %o1, %l1
400014c8:	10 bf ff 9c 	b  40001338 <number+0xb4>
400014cc:	9e 06 bf ff 	add  %i2, -1, %o7
400014d0:	b0 10 20 00 	clr  %i0
400014d4:	81 c7 e0 08 	ret 
400014d8:	81 e8 00 00 	restore 
400014dc:	32 80 00 08 	bne,a   400014fc <number+0x278>
400014e0:	b8 07 3f ff 	add  %i4, -1, %i4
400014e4:	80 8c a0 08 	btst  8, %l2
400014e8:	02 bf ff 85 	be  400012fc <number+0x78>
400014ec:	ac 8c a0 20 	andcc  %l2, 0x20, %l6
400014f0:	b8 07 3f ff 	add  %i4, -1, %i4
400014f4:	10 bf ff 82 	b  400012fc <number+0x78>
400014f8:	aa 10 20 20 	mov  0x20, %l5
400014fc:	ac 8c a0 20 	andcc  %l2, 0x20, %l6
40001500:	02 bf ff 86 	be  40001318 <number+0x94>
40001504:	aa 10 20 2b 	mov  0x2b, %l5
40001508:	10 bf ff 80 	b  40001308 <number+0x84>
4000150c:	80 a6 e0 10 	cmp  %i3, 0x10
40001510:	82 10 20 30 	mov  0x30, %g1
40001514:	c2 2e 00 00 	stb  %g1, [ %i0 ]
40001518:	10 bf ff a6 	b  400013b0 <number+0x12c>
4000151c:	b0 06 20 01 	inc  %i0
40001520:	80 94 00 11 	orcc  %l0, %l1, %g0
40001524:	12 bf ff d6 	bne  4000147c <number+0x1f8>
40001528:	b8 07 3f fe 	add  %i4, -2, %i4
4000152c:	10 bf ff 7f 	b  40001328 <number+0xa4>
40001530:	82 10 20 30 	mov  0x30, %g1
40001534:	c2 2e 00 00 	stb  %g1, [ %i0 ]
40001538:	82 10 20 78 	mov  0x78, %g1
4000153c:	c2 2e 20 01 	stb  %g1, [ %i0 + 1 ]
40001540:	10 bf ff 9c 	b  400013b0 <number+0x12c>
40001544:	b0 06 20 02 	add  %i0, 2, %i0
40001548:	10 bf ff 8e 	b  40001380 <number+0xfc>
4000154c:	88 10 00 01 	mov  %g1, %g4
40001550:	10 bf ff a5 	b  400013e4 <number+0x160>
40001554:	88 10 00 01 	mov  %g1, %g4

40001558 <ee_vsprintf>:
40001558:	9d e3 be d0 	save  %sp, -304, %sp
4000155c:	c4 0e 40 00 	ldub  [ %i1 ], %g2
40001560:	83 28 a0 18 	sll  %g2, 0x18, %g1
40001564:	80 a0 60 00 	cmp  %g1, 0
40001568:	02 80 02 2d 	be  40001e1c <ee_vsprintf+0x8c4>
4000156c:	ba 10 00 18 	mov  %i0, %i5
40001570:	27 10 00 04 	sethi  %hi(0x40001000), %l3
40001574:	37 10 00 04 	sethi  %hi(0x40001000), %i3
40001578:	23 10 00 40 	sethi  %hi(0x40010000), %l1
4000157c:	a4 07 bf b0 	add  %fp, -80, %l2
40001580:	a8 07 a0 60 	add  %fp, 0x60, %l4
40001584:	10 80 00 08 	b  400015a4 <ee_vsprintf+0x4c>
40001588:	21 10 00 40 	sethi  %hi(0x40010000), %l0
4000158c:	ba 07 60 01 	inc  %i5
40001590:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
40001594:	83 28 a0 18 	sll  %g2, 0x18, %g1
40001598:	80 a0 60 00 	cmp  %g1, 0
4000159c:	02 80 00 4e 	be  400016d4 <ee_vsprintf+0x17c>
400015a0:	b2 06 60 01 	inc  %i1
400015a4:	83 38 60 18 	sra  %g1, 0x18, %g1
400015a8:	80 a0 60 25 	cmp  %g1, 0x25
400015ac:	32 bf ff f8 	bne,a   4000158c <ee_vsprintf+0x34>
400015b0:	c4 2f 40 00 	stb  %g2, [ %i5 ]
400015b4:	aa 10 20 00 	clr  %l5
400015b8:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
400015bc:	86 00 7f e0 	add  %g1, -32, %g3
400015c0:	86 08 e0 ff 	and  %g3, 0xff, %g3
400015c4:	80 a0 e0 10 	cmp  %g3, 0x10
400015c8:	08 80 00 47 	bleu  400016e4 <ee_vsprintf+0x18c>
400015cc:	84 06 60 01 	add  %i1, 1, %g2
400015d0:	86 00 7f d0 	add  %g1, -48, %g3
400015d4:	86 08 e0 ff 	and  %g3, 0xff, %g3
400015d8:	80 a0 e0 09 	cmp  %g3, 9
400015dc:	18 80 00 5c 	bgu  4000174c <ee_vsprintf+0x1f4>
400015e0:	87 28 60 18 	sll  %g1, 0x18, %g3
400015e4:	b8 10 20 00 	clr  %i4
400015e8:	86 07 00 1c 	add  %i4, %i4, %g3
400015ec:	83 28 60 18 	sll  %g1, 0x18, %g1
400015f0:	83 38 60 18 	sra  %g1, 0x18, %g1
400015f4:	b9 2f 20 03 	sll  %i4, 3, %i4
400015f8:	84 00 a0 01 	inc  %g2
400015fc:	b8 00 c0 1c 	add  %g3, %i4, %i4
40001600:	b8 07 00 01 	add  %i4, %g1, %i4
40001604:	c2 08 80 00 	ldub  [ %g2 ], %g1
40001608:	86 00 7f d0 	add  %g1, -48, %g3
4000160c:	86 08 e0 ff 	and  %g3, 0xff, %g3
40001610:	80 a0 e0 09 	cmp  %g3, 9
40001614:	08 bf ff f5 	bleu  400015e8 <ee_vsprintf+0x90>
40001618:	b8 07 3f d0 	add  %i4, -48, %i4
4000161c:	87 28 60 18 	sll  %g1, 0x18, %g3
40001620:	b2 10 00 02 	mov  %g2, %i1
40001624:	87 38 e0 18 	sra  %g3, 0x18, %g3
40001628:	80 a0 e0 2e 	cmp  %g3, 0x2e
4000162c:	02 80 00 51 	be  40001770 <ee_vsprintf+0x218>
40001630:	ac 10 3f ff 	mov  -1, %l6
40001634:	84 08 7f df 	and  %g1, -33, %g2
40001638:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000163c:	85 38 a0 18 	sra  %g2, 0x18, %g2
40001640:	80 a0 a0 4c 	cmp  %g2, 0x4c
40001644:	32 80 00 40 	bne,a   40001744 <ee_vsprintf+0x1ec>
40001648:	86 10 3f ff 	mov  -1, %g3
4000164c:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
40001650:	84 08 7f df 	and  %g1, -33, %g2
40001654:	85 28 a0 18 	sll  %g2, 0x18, %g2
40001658:	85 38 a0 18 	sra  %g2, 0x18, %g2
4000165c:	80 a0 a0 4c 	cmp  %g2, 0x4c
40001660:	12 80 02 e6 	bne  400021f8 <ee_vsprintf+0xca0>
40001664:	86 06 60 01 	add  %i1, 1, %g3
40001668:	c2 0e 60 02 	ldub  [ %i1 + 2 ], %g1
4000166c:	86 10 20 6c 	mov  0x6c, %g3
40001670:	b2 06 60 02 	add  %i1, 2, %i1
40001674:	88 10 20 6c 	mov  0x6c, %g4
40001678:	84 00 7f bf 	add  %g1, -65, %g2
4000167c:	84 08 a0 ff 	and  %g2, 0xff, %g2
40001680:	80 a0 a0 37 	cmp  %g2, 0x37
40001684:	08 80 00 2c 	bleu  40001734 <ee_vsprintf+0x1dc>
40001688:	9e 16 e1 60 	or  %i3, 0x160, %o7
4000168c:	83 28 60 18 	sll  %g1, 0x18, %g1
40001690:	83 38 60 18 	sra  %g1, 0x18, %g1
40001694:	80 a0 60 25 	cmp  %g1, 0x25
40001698:	02 80 00 08 	be  400016b8 <ee_vsprintf+0x160>
4000169c:	82 10 20 25 	mov  0x25, %g1
400016a0:	c2 2f 40 00 	stb  %g1, [ %i5 ]
400016a4:	ba 07 60 01 	inc  %i5
400016a8:	c4 4e 40 00 	ldsb  [ %i1 ], %g2
400016ac:	80 a0 a0 00 	cmp  %g2, 0
400016b0:	02 80 00 09 	be  400016d4 <ee_vsprintf+0x17c>
400016b4:	c2 0e 40 00 	ldub  [ %i1 ], %g1
400016b8:	c2 2f 40 00 	stb  %g1, [ %i5 ]
400016bc:	ba 07 60 01 	inc  %i5
400016c0:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
400016c4:	83 28 a0 18 	sll  %g2, 0x18, %g1
400016c8:	80 a0 60 00 	cmp  %g1, 0
400016cc:	12 bf ff b6 	bne  400015a4 <ee_vsprintf+0x4c>
400016d0:	b2 06 60 01 	inc  %i1
400016d4:	b0 27 40 18 	sub  %i5, %i0, %i0
400016d8:	c0 2f 40 00 	clrb  [ %i5 ]
400016dc:	81 c7 e0 08 	ret 
400016e0:	81 e8 00 00 	restore 
400016e4:	88 14 e2 40 	or  %l3, 0x240, %g4
400016e8:	87 28 e0 02 	sll  %g3, 2, %g3
400016ec:	c6 01 00 03 	ld  [ %g4 + %g3 ], %g3
400016f0:	81 c0 c0 00 	jmp  %g3
400016f4:	01 00 00 00 	nop 
400016f8:	aa 15 60 01 	or  %l5, 1, %l5
400016fc:	10 bf ff af 	b  400015b8 <ee_vsprintf+0x60>
40001700:	b2 10 00 02 	mov  %g2, %i1
40001704:	aa 15 60 10 	or  %l5, 0x10, %l5
40001708:	10 bf ff ac 	b  400015b8 <ee_vsprintf+0x60>
4000170c:	b2 10 00 02 	mov  %g2, %i1
40001710:	aa 15 60 04 	or  %l5, 4, %l5
40001714:	10 bf ff a9 	b  400015b8 <ee_vsprintf+0x60>
40001718:	b2 10 00 02 	mov  %g2, %i1
4000171c:	aa 15 60 20 	or  %l5, 0x20, %l5
40001720:	10 bf ff a6 	b  400015b8 <ee_vsprintf+0x60>
40001724:	b2 10 00 02 	mov  %g2, %i1
40001728:	aa 15 60 08 	or  %l5, 8, %l5
4000172c:	10 bf ff a3 	b  400015b8 <ee_vsprintf+0x60>
40001730:	b2 10 00 02 	mov  %g2, %i1
40001734:	85 28 a0 02 	sll  %g2, 2, %g2
40001738:	c4 03 c0 02 	ld  [ %o7 + %g2 ], %g2
4000173c:	81 c0 80 00 	jmp  %g2
40001740:	01 00 00 00 	nop 
40001744:	10 bf ff cd 	b  40001678 <ee_vsprintf+0x120>
40001748:	88 10 20 00 	clr  %g4	! 0 <__DYNAMIC>
4000174c:	89 38 e0 18 	sra  %g3, 0x18, %g4
40001750:	80 a1 20 2a 	cmp  %g4, 0x2a
40001754:	02 80 01 2b 	be  40001c00 <ee_vsprintf+0x6a8>
40001758:	87 38 e0 18 	sra  %g3, 0x18, %g3
4000175c:	b2 10 00 02 	mov  %g2, %i1
40001760:	b8 10 3f ff 	mov  -1, %i4
40001764:	80 a0 e0 2e 	cmp  %g3, 0x2e
40001768:	12 bf ff b3 	bne  40001634 <ee_vsprintf+0xdc>
4000176c:	ac 10 3f ff 	mov  -1, %l6
40001770:	c2 0e 60 01 	ldub  [ %i1 + 1 ], %g1
40001774:	86 00 7f d0 	add  %g1, -48, %g3
40001778:	86 08 e0 ff 	and  %g3, 0xff, %g3
4000177c:	80 a0 e0 09 	cmp  %g3, 9
40001780:	18 80 00 12 	bgu  400017c8 <ee_vsprintf+0x270>
40001784:	84 06 60 01 	add  %i1, 1, %g2
40001788:	ac 10 20 00 	clr  %l6
4000178c:	86 05 80 16 	add  %l6, %l6, %g3
40001790:	83 28 60 18 	sll  %g1, 0x18, %g1
40001794:	83 38 60 18 	sra  %g1, 0x18, %g1
40001798:	ad 2d a0 03 	sll  %l6, 3, %l6
4000179c:	84 00 a0 01 	inc  %g2
400017a0:	ac 00 c0 16 	add  %g3, %l6, %l6
400017a4:	ac 05 80 01 	add  %l6, %g1, %l6
400017a8:	c2 08 80 00 	ldub  [ %g2 ], %g1
400017ac:	86 00 7f d0 	add  %g1, -48, %g3
400017b0:	86 08 e0 ff 	and  %g3, 0xff, %g3
400017b4:	80 a0 e0 09 	cmp  %g3, 9
400017b8:	08 bf ff f5 	bleu  4000178c <ee_vsprintf+0x234>
400017bc:	ac 05 bf d0 	add  %l6, -48, %l6
400017c0:	10 bf ff 9d 	b  40001634 <ee_vsprintf+0xdc>
400017c4:	b2 10 00 02 	mov  %g2, %i1
400017c8:	87 28 60 18 	sll  %g1, 0x18, %g3
400017cc:	87 38 e0 18 	sra  %g3, 0x18, %g3
400017d0:	80 a0 e0 2a 	cmp  %g3, 0x2a
400017d4:	02 80 01 89 	be  40001df8 <ee_vsprintf+0x8a0>
400017d8:	ac 10 20 00 	clr  %l6
400017dc:	10 bf ff 96 	b  40001634 <ee_vsprintf+0xdc>
400017e0:	b2 10 00 02 	mov  %g2, %i1
400017e4:	aa 15 60 40 	or  %l5, 0x40, %l5
400017e8:	80 a0 e0 6c 	cmp  %g3, 0x6c
400017ec:	02 80 01 3a 	be  40001cd4 <ee_vsprintf+0x77c>
400017f0:	84 10 20 00 	clr  %g2
400017f4:	de 06 80 00 	ld  [ %i2 ], %o7
400017f8:	b4 06 a0 04 	add  %i2, 4, %i2
400017fc:	c2 0b c0 02 	ldub  [ %o7 + %g2 ], %g1
40001800:	86 10 20 00 	clr  %g3
40001804:	96 10 20 30 	mov  0x30, %o3
40001808:	80 a0 60 00 	cmp  %g1, 0
4000180c:	12 80 00 0e 	bne  40001844 <ee_vsprintf+0x2ec>
40001810:	98 10 20 2e 	mov  0x2e, %o4
40001814:	82 07 80 03 	add  %fp, %g3, %g1
40001818:	d6 28 7f b0 	stb  %o3, [ %g1 + -80 ]
4000181c:	84 00 a0 01 	inc  %g2
40001820:	80 a0 a0 04 	cmp  %g2, 4
40001824:	02 80 00 2b 	be  400018d0 <ee_vsprintf+0x378>
40001828:	86 00 e0 01 	inc  %g3
4000182c:	82 07 80 03 	add  %fp, %g3, %g1
40001830:	d8 28 7f b0 	stb  %o4, [ %g1 + -80 ]
40001834:	c2 0b c0 02 	ldub  [ %o7 + %g2 ], %g1
40001838:	80 a0 60 00 	cmp  %g1, 0
4000183c:	02 bf ff f6 	be  40001814 <ee_vsprintf+0x2bc>
40001840:	86 00 e0 01 	inc  %g3
40001844:	80 a0 60 63 	cmp  %g1, 0x63
40001848:	04 80 00 f7 	ble  40001c24 <ee_vsprintf+0x6cc>
4000184c:	80 a0 60 09 	cmp  %g1, 9
40001850:	89 38 60 1f 	sra  %g1, 0x1f, %g4
40001854:	81 81 20 00 	mov  %g4, %y
40001858:	01 00 00 00 	nop 
4000185c:	01 00 00 00 	nop 
40001860:	01 00 00 00 	nop 
40001864:	9a 78 60 64 	sdiv  %g1, 0x64, %o5
40001868:	88 14 23 30 	or  %l0, 0x330, %g4
4000186c:	92 5b 60 64 	smul  %o5, 0x64, %o1
40001870:	da 09 00 0d 	ldub  [ %g4 + %o5 ], %o5
40001874:	94 07 80 03 	add  %fp, %g3, %o2
40001878:	82 20 40 09 	sub  %g1, %o1, %g1
4000187c:	da 2a bf b0 	stb  %o5, [ %o2 + -80 ]
40001880:	86 00 e0 02 	add  %g3, 2, %g3
40001884:	93 38 60 1f 	sra  %g1, 0x1f, %o1
40001888:	81 82 60 00 	mov  %o1, %y
4000188c:	01 00 00 00 	nop 
40001890:	01 00 00 00 	nop 
40001894:	01 00 00 00 	nop 
40001898:	9a 78 60 0a 	sdiv  %g1, 0xa, %o5
4000189c:	d0 09 00 0d 	ldub  [ %g4 + %o5 ], %o0
400018a0:	92 03 40 0d 	add  %o5, %o5, %o1
400018a4:	d0 2a bf b1 	stb  %o0, [ %o2 + -79 ]
400018a8:	9b 2b 60 03 	sll  %o5, 3, %o5
400018ac:	9a 02 40 0d 	add  %o1, %o5, %o5
400018b0:	82 20 40 0d 	sub  %g1, %o5, %g1
400018b4:	9a 07 80 03 	add  %fp, %g3, %o5
400018b8:	c2 09 00 01 	ldub  [ %g4 + %g1 ], %g1
400018bc:	c2 2b 7f b0 	stb  %g1, [ %o5 + -80 ]
400018c0:	84 00 a0 01 	inc  %g2
400018c4:	80 a0 a0 04 	cmp  %g2, 4
400018c8:	12 bf ff d9 	bne  4000182c <ee_vsprintf+0x2d4>
400018cc:	86 00 e0 01 	inc  %g3
400018d0:	80 8d 60 10 	btst  0x10, %l5
400018d4:	32 80 00 0f 	bne,a   40001910 <ee_vsprintf+0x3b8>
400018d8:	82 10 20 00 	clr  %g1
400018dc:	80 a7 00 03 	cmp  %i4, %g3
400018e0:	04 80 02 1f 	ble  4000215c <ee_vsprintf+0xc04>
400018e4:	82 07 3f ff 	add  %i4, -1, %g1
400018e8:	82 27 00 03 	sub  %i4, %g3, %g1
400018ec:	84 10 20 20 	mov  0x20, %g2
400018f0:	82 07 40 01 	add  %i5, %g1, %g1
400018f4:	c4 2f 40 00 	stb  %g2, [ %i5 ]
400018f8:	ba 07 60 01 	inc  %i5
400018fc:	80 a7 40 01 	cmp  %i5, %g1
40001900:	32 bf ff fe 	bne,a   400018f8 <ee_vsprintf+0x3a0>
40001904:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001908:	b8 00 ff ff 	add  %g3, -1, %i4
4000190c:	82 10 20 00 	clr  %g1
40001910:	c4 0c 80 01 	ldub  [ %l2 + %g1 ], %g2
40001914:	c4 2f 40 01 	stb  %g2, [ %i5 + %g1 ]
40001918:	82 00 60 01 	inc  %g1
4000191c:	80 a0 40 03 	cmp  %g1, %g3
40001920:	32 bf ff fd 	bne,a   40001914 <ee_vsprintf+0x3bc>
40001924:	c4 0c 80 01 	ldub  [ %l2 + %g1 ], %g2
40001928:	80 a7 00 01 	cmp  %i4, %g1
4000192c:	04 80 00 0a 	ble  40001954 <ee_vsprintf+0x3fc>
40001930:	ba 07 40 01 	add  %i5, %g1, %i5
40001934:	82 27 00 01 	sub  %i4, %g1, %g1
40001938:	84 10 20 20 	mov  0x20, %g2
4000193c:	82 07 40 01 	add  %i5, %g1, %g1
40001940:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001944:	ba 07 60 01 	inc  %i5
40001948:	80 a7 40 01 	cmp  %i5, %g1
4000194c:	32 bf ff fe 	bne,a   40001944 <ee_vsprintf+0x3ec>
40001950:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001954:	10 bf ff 10 	b  40001594 <ee_vsprintf+0x3c>
40001958:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
4000195c:	80 8d 60 10 	btst  0x10, %l5
40001960:	32 80 00 ca 	bne,a   40001c88 <ee_vsprintf+0x730>
40001964:	c2 06 80 00 	ld  [ %i2 ], %g1
40001968:	b8 07 3f ff 	add  %i4, -1, %i4
4000196c:	80 a7 20 00 	cmp  %i4, 0
40001970:	04 80 00 c5 	ble  40001c84 <ee_vsprintf+0x72c>
40001974:	82 10 20 20 	mov  0x20, %g1
40001978:	84 07 40 1c 	add  %i5, %i4, %g2
4000197c:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40001980:	ba 07 60 01 	inc  %i5
40001984:	80 a7 40 02 	cmp  %i5, %g2
40001988:	32 bf ff fe 	bne,a   40001980 <ee_vsprintf+0x428>
4000198c:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40001990:	c2 06 80 00 	ld  [ %i2 ], %g1
40001994:	b4 06 a0 04 	add  %i2, 4, %i2
40001998:	c2 2f 40 00 	stb  %g1, [ %i5 ]
4000199c:	ba 07 60 01 	inc  %i5
400019a0:	10 bf fe fd 	b  40001594 <ee_vsprintf+0x3c>
400019a4:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
400019a8:	aa 15 60 40 	or  %l5, 0x40, %l5
400019ac:	96 10 20 10 	mov  0x10, %o3
400019b0:	86 18 e0 6c 	xor  %g3, 0x6c, %g3
400019b4:	80 a0 00 03 	cmp  %g0, %g3
400019b8:	82 60 3f ff 	subx  %g0, -1, %g1
400019bc:	80 a1 20 6c 	cmp  %g4, 0x6c
400019c0:	02 80 00 19 	be  40001a24 <ee_vsprintf+0x4cc>
400019c4:	80 88 60 ff 	btst  0xff, %g1
400019c8:	80 88 60 ff 	btst  0xff, %g1
400019cc:	32 80 00 ab 	bne,a   40001c78 <ee_vsprintf+0x720>
400019d0:	d4 06 80 00 	ld  [ %i2 ], %o2
400019d4:	80 8d 60 02 	btst  2, %l5
400019d8:	02 80 00 a5 	be  40001c6c <ee_vsprintf+0x714>
400019dc:	d4 06 80 00 	ld  [ %i2 ], %o2
400019e0:	b4 06 a0 04 	add  %i2, 4, %i2
400019e4:	93 3a a0 1f 	sra  %o2, 0x1f, %o1
400019e8:	90 10 00 1d 	mov  %i5, %o0
400019ec:	ea 23 a0 5c 	st  %l5, [ %sp + 0x5c ]
400019f0:	98 10 00 1c 	mov  %i4, %o4
400019f4:	7f ff fe 24 	call  40001284 <number>
400019f8:	9a 10 00 16 	mov  %l6, %o5
400019fc:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
40001a00:	10 bf fe e5 	b  40001594 <ee_vsprintf+0x3c>
40001a04:	ba 10 00 08 	mov  %o0, %i5
40001a08:	86 18 e0 6c 	xor  %g3, 0x6c, %g3
40001a0c:	80 a0 00 03 	cmp  %g0, %g3
40001a10:	82 60 3f ff 	subx  %g0, -1, %g1
40001a14:	80 a1 20 6c 	cmp  %g4, 0x6c
40001a18:	12 bf ff ec 	bne  400019c8 <ee_vsprintf+0x470>
40001a1c:	96 10 20 10 	mov  0x10, %o3
40001a20:	80 88 60 ff 	btst  0xff, %g1
40001a24:	02 bf ff ed 	be  400019d8 <ee_vsprintf+0x480>
40001a28:	80 8d 60 02 	btst  2, %l5
40001a2c:	92 10 00 1a 	mov  %i2, %o1
40001a30:	94 10 20 08 	mov  8, %o2
40001a34:	d6 27 bf 40 	st  %o3, [ %fp + -192 ]
40001a38:	40 00 10 62 	call  40005bc0 <__GI_memcpy>
40001a3c:	90 07 bf 58 	add  %fp, -168, %o0
40001a40:	b4 06 a0 08 	add  %i2, 8, %i2
40001a44:	d2 07 bf 58 	ld  [ %fp + -168 ], %o1
40001a48:	d4 07 bf 5c 	ld  [ %fp + -164 ], %o2
40001a4c:	10 bf ff e7 	b  400019e8 <ee_vsprintf+0x490>
40001a50:	d6 07 bf 40 	ld  [ %fp + -192 ], %o3
40001a54:	10 bf ff d7 	b  400019b0 <ee_vsprintf+0x458>
40001a58:	96 10 20 0a 	mov  0xa, %o3
40001a5c:	c8 06 80 00 	ld  [ %i2 ], %g4
40001a60:	80 a1 20 00 	cmp  %g4, 0
40001a64:	02 80 01 a6 	be  400020fc <ee_vsprintf+0xba4>
40001a68:	b4 06 a0 04 	add  %i2, 4, %i2
40001a6c:	c2 49 00 00 	ldsb  [ %g4 ], %g1
40001a70:	80 a0 60 00 	cmp  %g1, 0
40001a74:	02 80 01 b8 	be  40002154 <ee_vsprintf+0xbfc>
40001a78:	80 a5 a0 00 	cmp  %l6, 0
40001a7c:	02 80 01 b6 	be  40002154 <ee_vsprintf+0xbfc>
40001a80:	82 10 00 04 	mov  %g4, %g1
40001a84:	10 80 00 05 	b  40001a98 <ee_vsprintf+0x540>
40001a88:	82 00 60 01 	inc  %g1
40001a8c:	02 80 00 08 	be  40001aac <ee_vsprintf+0x554>
40001a90:	86 20 40 04 	sub  %g1, %g4, %g3
40001a94:	82 00 60 01 	inc  %g1
40001a98:	c4 48 40 00 	ldsb  [ %g1 ], %g2
40001a9c:	80 a0 a0 00 	cmp  %g2, 0
40001aa0:	32 bf ff fb 	bne,a   40001a8c <ee_vsprintf+0x534>
40001aa4:	ac 85 bf ff 	addcc  %l6, -1, %l6
40001aa8:	86 20 40 04 	sub  %g1, %g4, %g3
40001aac:	80 8d 60 10 	btst  0x10, %l5
40001ab0:	12 80 00 0f 	bne  40001aec <ee_vsprintf+0x594>
40001ab4:	80 a0 e0 00 	cmp  %g3, 0
40001ab8:	80 a7 00 03 	cmp  %i4, %g3
40001abc:	04 80 01 c5 	ble  400021d0 <ee_vsprintf+0xc78>
40001ac0:	82 07 3f ff 	add  %i4, -1, %g1
40001ac4:	82 27 00 03 	sub  %i4, %g3, %g1
40001ac8:	84 10 20 20 	mov  0x20, %g2
40001acc:	82 07 40 01 	add  %i5, %g1, %g1
40001ad0:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001ad4:	ba 07 60 01 	inc  %i5
40001ad8:	80 a7 40 01 	cmp  %i5, %g1
40001adc:	32 bf ff fe 	bne,a   40001ad4 <ee_vsprintf+0x57c>
40001ae0:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001ae4:	b8 00 ff ff 	add  %g3, -1, %i4
40001ae8:	80 a0 e0 00 	cmp  %g3, 0
40001aec:	04 80 00 09 	ble  40001b10 <ee_vsprintf+0x5b8>
40001af0:	82 10 20 00 	clr  %g1
40001af4:	c4 09 00 01 	ldub  [ %g4 + %g1 ], %g2
40001af8:	c4 2f 40 01 	stb  %g2, [ %i5 + %g1 ]
40001afc:	82 00 60 01 	inc  %g1
40001b00:	80 a0 40 03 	cmp  %g1, %g3
40001b04:	32 bf ff fd 	bne,a   40001af8 <ee_vsprintf+0x5a0>
40001b08:	c4 09 00 01 	ldub  [ %g4 + %g1 ], %g2
40001b0c:	ba 07 40 03 	add  %i5, %g3, %i5
40001b10:	82 27 00 03 	sub  %i4, %g3, %g1
40001b14:	84 10 20 20 	mov  0x20, %g2
40001b18:	80 a7 00 03 	cmp  %i4, %g3
40001b1c:	04 bf ff 8e 	ble  40001954 <ee_vsprintf+0x3fc>
40001b20:	82 07 40 01 	add  %i5, %g1, %g1
40001b24:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001b28:	ba 07 60 01 	inc  %i5
40001b2c:	80 a7 40 01 	cmp  %i5, %g1
40001b30:	32 bf ff fe 	bne,a   40001b28 <ee_vsprintf+0x5d0>
40001b34:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001b38:	10 bf fe 97 	b  40001594 <ee_vsprintf+0x3c>
40001b3c:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
40001b40:	80 a7 3f ff 	cmp  %i4, -1
40001b44:	22 80 00 62 	be,a   40001ccc <ee_vsprintf+0x774>
40001b48:	aa 15 60 01 	or  %l5, 1, %l5
40001b4c:	d4 06 80 00 	ld  [ %i2 ], %o2
40001b50:	90 10 00 1d 	mov  %i5, %o0
40001b54:	ea 23 a0 5c 	st  %l5, [ %sp + 0x5c ]
40001b58:	92 10 20 00 	clr  %o1
40001b5c:	96 10 20 10 	mov  0x10, %o3
40001b60:	98 10 00 1c 	mov  %i4, %o4
40001b64:	7f ff fd c8 	call  40001284 <number>
40001b68:	9a 10 00 16 	mov  %l6, %o5
40001b6c:	b4 06 a0 04 	add  %i2, 4, %i2
40001b70:	ba 10 00 08 	mov  %o0, %i5
40001b74:	10 bf fe 88 	b  40001594 <ee_vsprintf+0x3c>
40001b78:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
40001b7c:	92 10 00 1a 	mov  %i2, %o1
40001b80:	90 07 bf 50 	add  %fp, -176, %o0
40001b84:	40 00 10 0f 	call  40005bc0 <__GI_memcpy>
40001b88:	94 10 20 08 	mov  8, %o2
40001b8c:	b4 06 a0 08 	add  %i2, 8, %i2
40001b90:	80 8d 60 10 	btst  0x10, %l5
40001b94:	02 80 00 03 	be  40001ba0 <ee_vsprintf+0x648>
40001b98:	d1 1f bf 50 	ldd  [ %fp + -176 ], %f8
40001b9c:	aa 0d 7f fe 	and  %l5, -2, %l5
40001ba0:	aa 15 60 02 	or  %l5, 2, %l5
40001ba4:	d5 1c 62 d8 	ldd  [ %l1 + 0x2d8 ], %f10
40001ba8:	82 0d 60 01 	and  %l5, 1, %g1
40001bac:	81 aa 0a ca 	fcmped  %f8, %f10
40001bb0:	80 a0 00 01 	cmp  %g0, %g1
40001bb4:	ae 40 3f ff 	addx  %g0, -1, %l7
40001bb8:	ae 0d e0 f0 	and  %l7, 0xf0, %l7
40001bbc:	01 00 00 00 	nop 
40001bc0:	09 80 00 9b 	fbl  40001e2c <ee_vsprintf+0x8d4>
40001bc4:	ae 05 e0 30 	add  %l7, 0x30, %l7
40001bc8:	80 8d 60 04 	btst  4, %l5
40001bcc:	32 80 00 c7 	bne,a   40001ee8 <ee_vsprintf+0x990>
40001bd0:	b8 07 3f ff 	add  %i4, -1, %i4
40001bd4:	80 8d 60 08 	btst  8, %l5
40001bd8:	02 80 00 98 	be  40001e38 <ee_vsprintf+0x8e0>
40001bdc:	82 10 20 00 	clr  %g1
40001be0:	b8 07 3f ff 	add  %i4, -1, %i4
40001be4:	10 80 00 95 	b  40001e38 <ee_vsprintf+0x8e0>
40001be8:	82 10 20 20 	mov  0x20, %g1
40001bec:	aa 15 60 02 	or  %l5, 2, %l5
40001bf0:	10 bf ff 70 	b  400019b0 <ee_vsprintf+0x458>
40001bf4:	96 10 20 0a 	mov  0xa, %o3
40001bf8:	10 bf ff 6e 	b  400019b0 <ee_vsprintf+0x458>
40001bfc:	96 10 20 08 	mov  8, %o3
40001c00:	f8 06 80 00 	ld  [ %i2 ], %i4
40001c04:	84 06 60 02 	add  %i1, 2, %g2
40001c08:	b4 06 a0 04 	add  %i2, 4, %i2
40001c0c:	80 a7 20 00 	cmp  %i4, 0
40001c10:	16 bf fe 83 	bge  4000161c <ee_vsprintf+0xc4>
40001c14:	c2 0e 60 02 	ldub  [ %i1 + 2 ], %g1
40001c18:	b8 20 00 1c 	neg  %i4
40001c1c:	10 bf fe 80 	b  4000161c <ee_vsprintf+0xc4>
40001c20:	aa 15 60 10 	or  %l5, 0x10, %l5
40001c24:	24 bf ff 24 	ble,a   400018b4 <ee_vsprintf+0x35c>
40001c28:	88 14 23 30 	or  %l0, 0x330, %g4
40001c2c:	89 38 60 1f 	sra  %g1, 0x1f, %g4
40001c30:	81 81 20 00 	mov  %g4, %y
40001c34:	01 00 00 00 	nop 
40001c38:	01 00 00 00 	nop 
40001c3c:	01 00 00 00 	nop 
40001c40:	9a 78 60 0a 	sdiv  %g1, 0xa, %o5
40001c44:	92 07 80 03 	add  %fp, %g3, %o1
40001c48:	94 03 40 0d 	add  %o5, %o5, %o2
40001c4c:	88 14 23 30 	or  %l0, 0x330, %g4
40001c50:	86 00 e0 01 	inc  %g3
40001c54:	d0 09 00 0d 	ldub  [ %g4 + %o5 ], %o0
40001c58:	9b 2b 60 03 	sll  %o5, 3, %o5
40001c5c:	d0 2a 7f b0 	stb  %o0, [ %o1 + -80 ]
40001c60:	9a 02 80 0d 	add  %o2, %o5, %o5
40001c64:	10 bf ff 14 	b  400018b4 <ee_vsprintf+0x35c>
40001c68:	82 20 40 0d 	sub  %g1, %o5, %g1
40001c6c:	92 10 20 00 	clr  %o1
40001c70:	10 bf ff 5e 	b  400019e8 <ee_vsprintf+0x490>
40001c74:	b4 06 a0 04 	add  %i2, 4, %i2
40001c78:	92 10 20 00 	clr  %o1
40001c7c:	10 bf ff 5b 	b  400019e8 <ee_vsprintf+0x490>
40001c80:	b4 06 a0 04 	add  %i2, 4, %i2
40001c84:	c2 06 80 00 	ld  [ %i2 ], %g1
40001c88:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40001c8c:	86 07 60 01 	add  %i5, 1, %g3
40001c90:	b4 06 a0 04 	add  %i2, 4, %i2
40001c94:	ba 07 40 1c 	add  %i5, %i4, %i5
40001c98:	82 10 00 03 	mov  %g3, %g1
40001c9c:	80 a7 20 01 	cmp  %i4, 1
40001ca0:	04 80 01 53 	ble  400021ec <ee_vsprintf+0xc94>
40001ca4:	84 10 20 20 	mov  0x20, %g2
40001ca8:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001cac:	82 00 60 01 	inc  %g1
40001cb0:	80 a0 40 1d 	cmp  %g1, %i5
40001cb4:	32 bf ff fe 	bne,a   40001cac <ee_vsprintf+0x754>
40001cb8:	c4 28 40 00 	stb  %g2, [ %g1 ]
40001cbc:	ba 07 3f ff 	add  %i4, -1, %i5
40001cc0:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
40001cc4:	10 bf fe 34 	b  40001594 <ee_vsprintf+0x3c>
40001cc8:	ba 00 c0 1d 	add  %g3, %i5, %i5
40001ccc:	10 bf ff a0 	b  40001b4c <ee_vsprintf+0x5f4>
40001cd0:	b8 10 20 08 	mov  8, %i4
40001cd4:	d6 06 80 00 	ld  [ %i2 ], %o3
40001cd8:	80 8d 60 40 	btst  0x40, %l5
40001cdc:	02 80 00 52 	be  40001e24 <ee_vsprintf+0x8cc>
40001ce0:	b4 06 a0 04 	add  %i2, 4, %i2
40001ce4:	1f 10 00 40 	sethi  %hi(0x40010000), %o7
40001ce8:	9e 13 e3 58 	or  %o7, 0x358, %o7	! 40010358 <__clz_tab+0x180>
40001cec:	82 10 20 00 	clr  %g1
40001cf0:	c8 0a c0 01 	ldub  [ %o3 + %g1 ], %g4
40001cf4:	98 09 20 ff 	and  %g4, 0xff, %o4
40001cf8:	88 09 20 0f 	and  %g4, 0xf, %g4
40001cfc:	84 10 20 00 	clr  %g2
40001d00:	da 0b c0 04 	ldub  [ %o7 + %g4 ], %o5
40001d04:	86 07 80 02 	add  %fp, %g2, %g3
40001d08:	99 33 20 04 	srl  %o4, 4, %o4
40001d0c:	da 28 ff b1 	stb  %o5, [ %g3 + -79 ]
40001d10:	c8 0b c0 0c 	ldub  [ %o7 + %o4 ], %g4
40001d14:	c8 28 ff b0 	stb  %g4, [ %g3 + -80 ]
40001d18:	82 00 60 01 	inc  %g1
40001d1c:	94 10 20 3a 	mov  0x3a, %o2
40001d20:	80 a0 60 06 	cmp  %g1, 6
40001d24:	02 80 00 12 	be  40001d6c <ee_vsprintf+0x814>
40001d28:	86 00 a0 02 	add  %g2, 2, %g3
40001d2c:	86 07 80 03 	add  %fp, %g3, %g3
40001d30:	d4 28 ff b0 	stb  %o2, [ %g3 + -80 ]
40001d34:	c8 0a c0 01 	ldub  [ %o3 + %g1 ], %g4
40001d38:	98 09 20 ff 	and  %g4, 0xff, %o4
40001d3c:	88 09 20 0f 	and  %g4, 0xf, %g4
40001d40:	84 00 a0 03 	add  %g2, 3, %g2
40001d44:	da 0b c0 04 	ldub  [ %o7 + %g4 ], %o5
40001d48:	86 07 80 02 	add  %fp, %g2, %g3
40001d4c:	99 33 20 04 	srl  %o4, 4, %o4
40001d50:	da 28 ff b1 	stb  %o5, [ %g3 + -79 ]
40001d54:	c8 0b c0 0c 	ldub  [ %o7 + %o4 ], %g4
40001d58:	c8 28 ff b0 	stb  %g4, [ %g3 + -80 ]
40001d5c:	82 00 60 01 	inc  %g1
40001d60:	80 a0 60 06 	cmp  %g1, 6
40001d64:	12 bf ff f2 	bne  40001d2c <ee_vsprintf+0x7d4>
40001d68:	86 00 a0 02 	add  %g2, 2, %g3
40001d6c:	80 8d 60 10 	btst  0x10, %l5
40001d70:	32 80 00 0f 	bne,a   40001dac <ee_vsprintf+0x854>
40001d74:	82 10 20 00 	clr  %g1
40001d78:	80 a7 00 03 	cmp  %i4, %g3
40001d7c:	04 80 01 17 	ble  400021d8 <ee_vsprintf+0xc80>
40001d80:	82 07 3f ff 	add  %i4, -1, %g1
40001d84:	82 27 00 03 	sub  %i4, %g3, %g1
40001d88:	84 10 20 20 	mov  0x20, %g2
40001d8c:	82 07 40 01 	add  %i5, %g1, %g1
40001d90:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001d94:	ba 07 60 01 	inc  %i5
40001d98:	80 a7 40 01 	cmp  %i5, %g1
40001d9c:	32 bf ff fe 	bne,a   40001d94 <ee_vsprintf+0x83c>
40001da0:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001da4:	b8 00 ff ff 	add  %g3, -1, %i4
40001da8:	82 10 20 00 	clr  %g1
40001dac:	c4 0c 80 01 	ldub  [ %l2 + %g1 ], %g2
40001db0:	c4 2f 40 01 	stb  %g2, [ %i5 + %g1 ]
40001db4:	82 00 60 01 	inc  %g1
40001db8:	80 a0 40 03 	cmp  %g1, %g3
40001dbc:	32 bf ff fd 	bne,a   40001db0 <ee_vsprintf+0x858>
40001dc0:	c4 0c 80 01 	ldub  [ %l2 + %g1 ], %g2
40001dc4:	80 a7 00 01 	cmp  %i4, %g1
40001dc8:	04 bf fe e3 	ble  40001954 <ee_vsprintf+0x3fc>
40001dcc:	ba 07 40 01 	add  %i5, %g1, %i5
40001dd0:	82 27 00 01 	sub  %i4, %g1, %g1
40001dd4:	84 10 20 20 	mov  0x20, %g2
40001dd8:	82 07 40 01 	add  %i5, %g1, %g1
40001ddc:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001de0:	ba 07 60 01 	inc  %i5
40001de4:	80 a7 40 01 	cmp  %i5, %g1
40001de8:	32 bf ff fe 	bne,a   40001de0 <ee_vsprintf+0x888>
40001dec:	c4 2f 40 00 	stb  %g2, [ %i5 ]
40001df0:	10 bf fd e9 	b  40001594 <ee_vsprintf+0x3c>
40001df4:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
40001df8:	ec 06 80 00 	ld  [ %i2 ], %l6
40001dfc:	84 06 60 02 	add  %i1, 2, %g2
40001e00:	b4 06 a0 04 	add  %i2, 4, %i2
40001e04:	80 a5 a0 00 	cmp  %l6, 0
40001e08:	16 bf fe 6e 	bge  400017c0 <ee_vsprintf+0x268>
40001e0c:	c2 0e 60 02 	ldub  [ %i1 + 2 ], %g1
40001e10:	ac 10 20 00 	clr  %l6
40001e14:	10 bf fe 08 	b  40001634 <ee_vsprintf+0xdc>
40001e18:	b2 10 00 02 	mov  %g2, %i1
40001e1c:	10 bf fe 2f 	b  400016d8 <ee_vsprintf+0x180>
40001e20:	b0 10 20 00 	clr  %i0
40001e24:	10 bf ff b2 	b  40001cec <ee_vsprintf+0x794>
40001e28:	9e 14 23 30 	or  %l0, 0x330, %o7
40001e2c:	91 a0 00 a8 	fnegs  %f8, %f8
40001e30:	b8 07 3f ff 	add  %i4, -1, %i4
40001e34:	82 10 20 2d 	mov  0x2d, %g1
40001e38:	80 a5 bf ff 	cmp  %l6, -1
40001e3c:	22 80 00 02 	be,a   40001e44 <ee_vsprintf+0x8ec>
40001e40:	ac 10 20 06 	mov  6, %l6
40001e44:	d1 3f bf 38 	std  %f8, [ %fp + -200 ]
40001e48:	c2 27 bf 44 	st  %g1, [ %fp + -188 ]
40001e4c:	d0 1f bf 38 	ldd  [ %fp + -200 ], %o0
40001e50:	94 10 00 16 	mov  %l6, %o2
40001e54:	96 07 bf 48 	add  %fp, -184, %o3
40001e58:	98 07 bf 4c 	add  %fp, -180, %o4
40001e5c:	7f ff fa 74 	call  4000082c <fcvtbuf>
40001e60:	9a 10 00 12 	mov  %l2, %o5
40001e64:	c6 07 bf 4c 	ld  [ %fp + -180 ], %g3
40001e68:	84 07 bf 60 	add  %fp, -160, %g2
40001e6c:	80 a0 e0 00 	cmp  %g3, 0
40001e70:	02 80 00 05 	be  40001e84 <ee_vsprintf+0x92c>
40001e74:	c2 07 bf 44 	ld  [ %fp + -188 ], %g1
40001e78:	86 10 20 2d 	mov  0x2d, %g3
40001e7c:	84 07 bf 61 	add  %fp, -159, %g2
40001e80:	c6 2f bf 60 	stb  %g3, [ %fp + -160 ]
40001e84:	c6 4a 00 00 	ldsb  [ %o0 ], %g3
40001e88:	80 a0 e0 00 	cmp  %g3, 0
40001e8c:	02 80 00 9f 	be  40002108 <ee_vsprintf+0xbb0>
40001e90:	c8 0a 00 00 	ldub  [ %o0 ], %g4
40001e94:	da 07 bf 48 	ld  [ %fp + -184 ], %o5
40001e98:	86 10 00 08 	mov  %o0, %g3
40001e9c:	80 a3 60 00 	cmp  %o5, 0
40001ea0:	14 80 00 0b 	bg  40001ecc <ee_vsprintf+0x974>
40001ea4:	98 10 20 2e 	mov  0x2e, %o4
40001ea8:	10 80 00 12 	b  40001ef0 <ee_vsprintf+0x998>
40001eac:	86 10 20 30 	mov  0x30, %g3
40001eb0:	c8 28 80 00 	stb  %g4, [ %g2 ]
40001eb4:	86 00 e0 01 	inc  %g3
40001eb8:	84 00 a0 01 	inc  %g2
40001ebc:	de 48 c0 00 	ldsb  [ %g3 ], %o7
40001ec0:	80 a3 e0 00 	cmp  %o7, 0
40001ec4:	02 80 00 1f 	be  40001f40 <ee_vsprintf+0x9e8>
40001ec8:	c8 08 c0 00 	ldub  [ %g3 ], %g4
40001ecc:	9e 20 c0 08 	sub  %g3, %o0, %o7
40001ed0:	80 a3 40 0f 	cmp  %o5, %o7
40001ed4:	32 bf ff f8 	bne,a   40001eb4 <ee_vsprintf+0x95c>
40001ed8:	c8 28 80 00 	stb  %g4, [ %g2 ]
40001edc:	d8 28 80 00 	stb  %o4, [ %g2 ]
40001ee0:	10 bf ff f4 	b  40001eb0 <ee_vsprintf+0x958>
40001ee4:	84 00 a0 01 	inc  %g2
40001ee8:	10 bf ff d4 	b  40001e38 <ee_vsprintf+0x8e0>
40001eec:	82 10 20 2b 	mov  0x2b, %g1
40001ef0:	c6 28 80 00 	stb  %g3, [ %g2 ]
40001ef4:	86 10 20 2e 	mov  0x2e, %g3
40001ef8:	c6 28 a0 01 	stb  %g3, [ %g2 + 1 ]
40001efc:	9e a0 00 0d 	subcc  %g0, %o5, %o7
40001f00:	02 80 00 09 	be  40001f24 <ee_vsprintf+0x9cc>
40001f04:	84 00 a0 02 	add  %g2, 2, %g2
40001f08:	9e 00 80 0f 	add  %g2, %o7, %o7
40001f0c:	86 10 20 30 	mov  0x30, %g3
40001f10:	c6 28 80 00 	stb  %g3, [ %g2 ]
40001f14:	84 00 a0 01 	inc  %g2
40001f18:	80 a0 80 0f 	cmp  %g2, %o7
40001f1c:	32 bf ff fe 	bne,a   40001f14 <ee_vsprintf+0x9bc>
40001f20:	c6 28 80 00 	stb  %g3, [ %g2 ]
40001f24:	c8 28 80 00 	stb  %g4, [ %g2 ]
40001f28:	90 02 20 01 	inc  %o0
40001f2c:	84 00 a0 01 	inc  %g2
40001f30:	c6 4a 00 00 	ldsb  [ %o0 ], %g3
40001f34:	80 a0 e0 00 	cmp  %g3, 0
40001f38:	12 bf ff fb 	bne  40001f24 <ee_vsprintf+0x9cc>
40001f3c:	c8 0a 00 00 	ldub  [ %o0 ], %g4
40001f40:	80 8d 60 20 	btst  0x20, %l5
40001f44:	02 80 00 05 	be  40001f58 <ee_vsprintf+0xa00>
40001f48:	c0 28 80 00 	clrb  [ %g2 ]
40001f4c:	80 a5 a0 00 	cmp  %l6, 0
40001f50:	02 80 00 4c 	be  40002080 <ee_vsprintf+0xb28>
40001f54:	c6 4f bf 60 	ldsb  [ %fp + -160 ], %g3
40001f58:	c4 0f bf 60 	ldub  [ %fp + -160 ], %g2
40001f5c:	87 28 a0 18 	sll  %g2, 0x18, %g3
40001f60:	80 a0 e0 00 	cmp  %g3, 0
40001f64:	22 80 00 0d 	be,a   40001f98 <ee_vsprintf+0xa40>
40001f68:	88 10 20 00 	clr  %g4
40001f6c:	86 07 bf 60 	add  %fp, -160, %g3
40001f70:	10 80 00 04 	b  40001f80 <ee_vsprintf+0xa28>
40001f74:	88 10 00 03 	mov  %g3, %g4
40001f78:	22 80 00 08 	be,a   40001f98 <ee_vsprintf+0xa40>
40001f7c:	88 25 00 03 	sub  %l4, %g3, %g4
40001f80:	88 01 20 01 	inc  %g4
40001f84:	de 49 00 00 	ldsb  [ %g4 ], %o7
40001f88:	80 a3 e0 00 	cmp  %o7, 0
40001f8c:	12 bf ff fb 	bne  40001f78 <ee_vsprintf+0xa20>
40001f90:	80 a1 00 14 	cmp  %g4, %l4
40001f94:	88 21 00 03 	sub  %g4, %g3, %g4
40001f98:	80 8d 60 11 	btst  0x11, %l5
40001f9c:	12 80 00 0d 	bne  40001fd0 <ee_vsprintf+0xa78>
40001fa0:	b8 27 00 04 	sub  %i4, %g4, %i4
40001fa4:	80 a7 20 00 	cmp  %i4, 0
40001fa8:	04 80 00 88 	ble  400021c8 <ee_vsprintf+0xc70>
40001fac:	86 07 3f ff 	add  %i4, -1, %g3
40001fb0:	b8 07 40 1c 	add  %i5, %i4, %i4
40001fb4:	86 10 20 20 	mov  0x20, %g3
40001fb8:	c6 2f 40 00 	stb  %g3, [ %i5 ]
40001fbc:	ba 07 60 01 	inc  %i5
40001fc0:	80 a7 40 1c 	cmp  %i5, %i4
40001fc4:	32 bf ff fe 	bne,a   40001fbc <ee_vsprintf+0xa64>
40001fc8:	c6 2f 40 00 	stb  %g3, [ %i5 ]
40001fcc:	b8 10 3f ff 	mov  -1, %i4
40001fd0:	80 88 60 ff 	btst  0xff, %g1
40001fd4:	02 80 00 04 	be  40001fe4 <ee_vsprintf+0xa8c>
40001fd8:	80 8d 60 10 	btst  0x10, %l5
40001fdc:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40001fe0:	ba 07 60 01 	inc  %i5
40001fe4:	12 80 00 0d 	bne  40002018 <ee_vsprintf+0xac0>
40001fe8:	80 a1 20 00 	cmp  %g4, 0
40001fec:	80 a7 20 00 	cmp  %i4, 0
40001ff0:	04 80 00 74 	ble  400021c0 <ee_vsprintf+0xc68>
40001ff4:	82 07 3f ff 	add  %i4, -1, %g1
40001ff8:	b8 07 40 1c 	add  %i5, %i4, %i4
40001ffc:	ee 2f 40 00 	stb  %l7, [ %i5 ]
40002000:	ba 07 60 01 	inc  %i5
40002004:	80 a7 40 1c 	cmp  %i5, %i4
40002008:	32 bf ff fe 	bne,a   40002000 <ee_vsprintf+0xaa8>
4000200c:	ee 2f 40 00 	stb  %l7, [ %i5 ]
40002010:	b8 10 3f ff 	mov  -1, %i4
40002014:	80 a1 20 00 	cmp  %g4, 0
40002018:	04 80 00 0b 	ble  40002044 <ee_vsprintf+0xaec>
4000201c:	82 10 20 00 	clr  %g1
40002020:	10 80 00 04 	b  40002030 <ee_vsprintf+0xad8>
40002024:	c4 2f 40 01 	stb  %g2, [ %i5 + %g1 ]
40002028:	c4 08 c0 01 	ldub  [ %g3 + %g1 ], %g2
4000202c:	c4 2f 40 01 	stb  %g2, [ %i5 + %g1 ]
40002030:	82 00 60 01 	inc  %g1
40002034:	80 a0 40 04 	cmp  %g1, %g4
40002038:	12 bf ff fc 	bne  40002028 <ee_vsprintf+0xad0>
4000203c:	86 07 bf 60 	add  %fp, -160, %g3
40002040:	ba 07 40 01 	add  %i5, %g1, %i5
40002044:	80 a7 20 00 	cmp  %i4, 0
40002048:	04 bf fe 43 	ble  40001954 <ee_vsprintf+0x3fc>
4000204c:	82 10 20 20 	mov  0x20, %g1
40002050:	84 07 40 1c 	add  %i5, %i4, %g2
40002054:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40002058:	ba 07 60 01 	inc  %i5
4000205c:	80 a7 40 02 	cmp  %i5, %g2
40002060:	32 bf ff fe 	bne,a   40002058 <ee_vsprintf+0xb00>
40002064:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40002068:	10 bf fd 4b 	b  40001594 <ee_vsprintf+0x3c>
4000206c:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
40002070:	80 8d 60 20 	btst  0x20, %l5
40002074:	02 bf ff b9 	be  40001f58 <ee_vsprintf+0xa00>
40002078:	c0 28 a0 01 	clrb  [ %g2 + 1 ]
4000207c:	c6 4f bf 60 	ldsb  [ %fp + -160 ], %g3
40002080:	80 a0 e0 00 	cmp  %g3, 0
40002084:	02 80 00 57 	be  400021e0 <ee_vsprintf+0xc88>
40002088:	c4 0f bf 60 	ldub  [ %fp + -160 ], %g2
4000208c:	80 a0 e0 2e 	cmp  %g3, 0x2e
40002090:	02 bf ff b8 	be  40001f70 <ee_vsprintf+0xa18>
40002094:	86 07 bf 60 	add  %fp, -160, %g3
40002098:	86 08 bf df 	and  %g2, -33, %g3
4000209c:	87 28 e0 18 	sll  %g3, 0x18, %g3
400020a0:	87 38 e0 18 	sra  %g3, 0x18, %g3
400020a4:	80 a0 e0 45 	cmp  %g3, 0x45
400020a8:	02 80 00 2f 	be  40002164 <ee_vsprintf+0xc0c>
400020ac:	86 07 bf 60 	add  %fp, -160, %g3
400020b0:	10 80 00 0a 	b  400020d8 <ee_vsprintf+0xb80>
400020b4:	88 10 00 03 	mov  %g3, %g4
400020b8:	80 a3 e0 2e 	cmp  %o7, 0x2e
400020bc:	02 bf ff ad 	be  40001f70 <ee_vsprintf+0xa18>
400020c0:	9e 0b 7f df 	and  %o5, -33, %o7
400020c4:	9f 2b e0 18 	sll  %o7, 0x18, %o7
400020c8:	9f 3b e0 18 	sra  %o7, 0x18, %o7
400020cc:	80 a3 e0 45 	cmp  %o7, 0x45
400020d0:	02 80 00 27 	be  4000216c <ee_vsprintf+0xc14>
400020d4:	9e 01 21 00 	add  %g4, 0x100, %o7
400020d8:	88 01 20 01 	inc  %g4
400020dc:	de 49 00 00 	ldsb  [ %g4 ], %o7
400020e0:	80 a3 e0 00 	cmp  %o7, 0
400020e4:	12 bf ff f5 	bne  400020b8 <ee_vsprintf+0xb60>
400020e8:	da 09 00 00 	ldub  [ %g4 ], %o5
400020ec:	c0 29 20 01 	clrb  [ %g4 + 1 ]
400020f0:	84 10 20 2e 	mov  0x2e, %g2
400020f4:	10 bf ff 99 	b  40001f58 <ee_vsprintf+0xa00>
400020f8:	c4 29 00 00 	stb  %g2, [ %g4 ]
400020fc:	09 10 00 40 	sethi  %hi(0x40010000), %g4
40002100:	10 bf fe 5b 	b  40001a6c <ee_vsprintf+0x514>
40002104:	88 11 23 80 	or  %g4, 0x380, %g4	! 40010380 <__clz_tab+0x1a8>
40002108:	86 10 20 30 	mov  0x30, %g3
4000210c:	80 a5 a0 00 	cmp  %l6, 0
40002110:	02 bf ff d8 	be  40002070 <ee_vsprintf+0xb18>
40002114:	c6 28 80 00 	stb  %g3, [ %g2 ]
40002118:	88 10 20 2e 	mov  0x2e, %g4
4000211c:	86 00 a0 02 	add  %g2, 2, %g3
40002120:	c8 28 a0 01 	stb  %g4, [ %g2 + 1 ]
40002124:	84 10 20 00 	clr  %g2
40002128:	88 10 20 30 	mov  0x30, %g4
4000212c:	c8 28 c0 02 	stb  %g4, [ %g3 + %g2 ]
40002130:	84 00 a0 01 	inc  %g2
40002134:	80 a5 80 02 	cmp  %l6, %g2
40002138:	34 bf ff fe 	bg,a   40002130 <ee_vsprintf+0xbd8>
4000213c:	c8 28 c0 02 	stb  %g4, [ %g3 + %g2 ]
40002140:	80 a5 a0 00 	cmp  %l6, 0
40002144:	24 80 00 02 	ble,a   4000214c <ee_vsprintf+0xbf4>
40002148:	ac 10 20 01 	mov  1, %l6
4000214c:	10 bf ff 83 	b  40001f58 <ee_vsprintf+0xa00>
40002150:	c0 28 c0 16 	clrb  [ %g3 + %l6 ]
40002154:	10 bf fe 56 	b  40001aac <ee_vsprintf+0x554>
40002158:	86 10 20 00 	clr  %g3
4000215c:	10 bf fd ec 	b  4000190c <ee_vsprintf+0x3b4>
40002160:	b8 10 00 01 	mov  %g1, %i4
40002164:	88 07 bf 60 	add  %fp, -160, %g4
40002168:	9e 01 21 00 	add  %g4, 0x100, %o7
4000216c:	10 80 00 04 	b  4000217c <ee_vsprintf+0xc24>
40002170:	84 10 00 04 	mov  %g4, %g2
40002174:	22 80 00 08 	be,a   40002194 <ee_vsprintf+0xc3c>
40002178:	84 20 80 04 	sub  %g2, %g4, %g2
4000217c:	84 00 a0 01 	inc  %g2
40002180:	c6 48 80 00 	ldsb  [ %g2 ], %g3
40002184:	80 a0 e0 00 	cmp  %g3, 0
40002188:	12 bf ff fb 	bne  40002174 <ee_vsprintf+0xc1c>
4000218c:	80 a0 80 0f 	cmp  %g2, %o7
40002190:	84 20 80 04 	sub  %g2, %g4, %g2
40002194:	80 a0 a0 00 	cmp  %g2, 0
40002198:	24 bf ff d7 	ble,a   400020f4 <ee_vsprintf+0xb9c>
4000219c:	84 10 20 2e 	mov  0x2e, %g2
400021a0:	de 09 00 02 	ldub  [ %g4 + %g2 ], %o7
400021a4:	86 01 00 02 	add  %g4, %g2, %g3
400021a8:	84 80 bf ff 	addcc  %g2, -1, %g2
400021ac:	12 bf ff fd 	bne  400021a0 <ee_vsprintf+0xc48>
400021b0:	de 28 e0 01 	stb  %o7, [ %g3 + 1 ]
400021b4:	84 10 20 2e 	mov  0x2e, %g2
400021b8:	10 bf ff 68 	b  40001f58 <ee_vsprintf+0xa00>
400021bc:	c4 29 00 00 	stb  %g2, [ %g4 ]
400021c0:	10 bf ff 95 	b  40002014 <ee_vsprintf+0xabc>
400021c4:	b8 10 00 01 	mov  %g1, %i4
400021c8:	10 bf ff 82 	b  40001fd0 <ee_vsprintf+0xa78>
400021cc:	b8 10 00 03 	mov  %g3, %i4
400021d0:	10 bf fe 46 	b  40001ae8 <ee_vsprintf+0x590>
400021d4:	b8 10 00 01 	mov  %g1, %i4
400021d8:	10 bf fe f4 	b  40001da8 <ee_vsprintf+0x850>
400021dc:	b8 10 00 01 	mov  %g1, %i4
400021e0:	88 07 bf 60 	add  %fp, -160, %g4
400021e4:	10 bf ff c3 	b  400020f0 <ee_vsprintf+0xb98>
400021e8:	c0 29 20 01 	clrb  [ %g4 + 1 ]
400021ec:	ba 10 00 03 	mov  %g3, %i5
400021f0:	10 bf fc e9 	b  40001594 <ee_vsprintf+0x3c>
400021f4:	c4 0e 60 01 	ldub  [ %i1 + 1 ], %g2
400021f8:	b2 10 00 03 	mov  %g3, %i1
400021fc:	88 10 20 00 	clr  %g4
40002200:	10 bf fd 1e 	b  40001678 <ee_vsprintf+0x120>
40002204:	86 10 20 6c 	mov  0x6c, %g3

40002208 <uart_send_char>:
40002208:	9d e3 bf a0 	save  %sp, -96, %sp
4000220c:	40 00 06 2a 	call  40003ab4 <__ajit_serial_putchar_via_vmap__>
40002210:	90 10 00 18 	mov  %i0, %o0
40002214:	80 a2 20 00 	cmp  %o0, 0
40002218:	02 bf ff fd 	be  4000220c <uart_send_char+0x4>
4000221c:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40002220:	84 10 a2 00 	or  %g2, 0x200, %g2	! ffff3200 <allocatedLocks+0xbffdbfd8>
40002224:	c2 80 84 00 	lda  [ %g2 ] #ASI_SCRATCHPAD, %g1
40002228:	82 08 60 09 	and  %g1, 9, %g1
4000222c:	80 a0 60 09 	cmp  %g1, 9
40002230:	02 bf ff fd 	be  40002224 <uart_send_char+0x1c>
40002234:	01 00 00 00 	nop 
40002238:	81 c7 e0 08 	ret 
4000223c:	81 e8 00 00 	restore 

40002240 <ee_printf>:
40002240:	9d e3 bb 98 	save  %sp, -1128, %sp
40002244:	94 07 a0 48 	add  %fp, 0x48, %o2
40002248:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000224c:	92 10 00 18 	mov  %i0, %o1
40002250:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40002254:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40002258:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
4000225c:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40002260:	d4 27 bb fc 	st  %o2, [ %fp + -1028 ]
40002264:	ba 07 bc 00 	add  %fp, -1024, %i5
40002268:	7f ff fc bc 	call  40001558 <ee_vsprintf>
4000226c:	90 10 00 1d 	mov  %i5, %o0
40002270:	d0 0f bc 00 	ldub  [ %fp + -1024 ], %o0
40002274:	91 2a 20 18 	sll  %o0, 0x18, %o0
40002278:	80 a2 20 00 	cmp  %o0, 0
4000227c:	02 80 00 0a 	be  400022a4 <ee_printf+0x64>
40002280:	b0 10 20 00 	clr  %i0
40002284:	7f ff ff e1 	call  40002208 <uart_send_char>
40002288:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000228c:	b0 06 20 01 	inc  %i0
40002290:	d0 0f 40 18 	ldub  [ %i5 + %i0 ], %o0
40002294:	91 2a 20 18 	sll  %o0, 0x18, %o0
40002298:	80 a2 20 00 	cmp  %o0, 0
4000229c:	12 bf ff fa 	bne  40002284 <ee_printf+0x44>
400022a0:	01 00 00 00 	nop 
400022a4:	81 c7 e0 08 	ret 
400022a8:	81 e8 00 00 	restore 

400022ac <twiddle_factors>:
400022ac:	9d e3 bf 80 	save  %sp, -128, %sp
400022b0:	c2 07 a0 5c 	ld  [ %fp + 0x5c ], %g1
400022b4:	a5 30 60 1f 	srl  %g1, 0x1f, %l2
400022b8:	a4 04 80 01 	add  %l2, %g1, %l2
400022bc:	a5 3c a0 01 	sra  %l2, 1, %l2
400022c0:	80 a6 40 12 	cmp  %i1, %l2
400022c4:	16 80 00 43 	bge  400023d0 <twiddle_factors+0x124>
400022c8:	85 2e 60 03 	sll  %i1, 3, %g2
400022cc:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
400022d0:	a1 2e a0 03 	sll  %i2, 3, %l0
400022d4:	d3 07 bf e8 	ld  [ %fp + -24 ], %f9
400022d8:	b8 07 00 02 	add  %i4, %g2, %i4
400022dc:	91 a0 19 09 	fitod  %f9, %f8
400022e0:	ba 07 40 02 	add  %i5, %g2, %i5
400022e4:	b6 06 c0 02 	add  %i3, %g2, %i3
400022e8:	a3 2c a0 03 	sll  %l2, 3, %l1
400022ec:	10 80 00 21 	b  40002370 <twiddle_factors+0xc4>
400022f0:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
400022f4:	40 00 07 b9 	call  400041d8 <__GI_sin>
400022f8:	01 00 00 00 	nop 
400022fc:	d5 07 bf ec 	ld  [ %fp + -20 ], %f10
40002300:	d3 07 00 00 	ld  [ %i4 ], %f9
40002304:	d7 07 20 04 	ld  [ %i4 + 4 ], %f11
40002308:	d9 07 40 00 	ld  [ %i5 ], %f12
4000230c:	9b a2 89 29 	fmuls  %f10, %f9, %f13
40002310:	81 a0 18 c0 	fdtos  %f0, %f0
40002314:	95 a2 89 2b 	fmuls  %f10, %f11, %f10
40002318:	91 a0 09 2b 	fmuls  %f0, %f11, %f8
4000231c:	81 a0 09 29 	fmuls  %f0, %f9, %f0
40002320:	91 a3 48 a8 	fsubs  %f13, %f8, %f8
40002324:	95 a2 88 20 	fadds  %f10, %f0, %f10
40002328:	99 a2 08 2c 	fadds  %f8, %f12, %f12
4000232c:	d9 26 c0 00 	st  %f12, [ %i3 ]
40002330:	d3 07 60 04 	ld  [ %i5 + 4 ], %f9
40002334:	93 a2 88 29 	fadds  %f10, %f9, %f9
40002338:	d3 26 e0 04 	st  %f9, [ %i3 + 4 ]
4000233c:	d3 07 40 00 	ld  [ %i5 ], %f9
40002340:	91 a2 48 a8 	fsubs  %f9, %f8, %f8
40002344:	d1 26 c0 11 	st  %f8, [ %i3 + %l1 ]
40002348:	82 06 c0 11 	add  %i3, %l1, %g1
4000234c:	d1 07 60 04 	ld  [ %i5 + 4 ], %f8
40002350:	95 a2 08 aa 	fsubs  %f8, %f10, %f10
40002354:	d5 20 60 04 	st  %f10, [ %g1 + 4 ]
40002358:	b2 06 40 1a 	add  %i1, %i2, %i1
4000235c:	b8 07 00 10 	add  %i4, %l0, %i4
40002360:	ba 07 40 10 	add  %i5, %l0, %i5
40002364:	80 a6 40 12 	cmp  %i1, %l2
40002368:	16 80 00 1a 	bge  400023d0 <twiddle_factors+0x124>
4000236c:	b6 06 c0 10 	add  %i3, %l0, %i3
40002370:	f2 27 bf e8 	st  %i1, [ %fp + -24 ]
40002374:	d5 07 bf e8 	ld  [ %fp + -24 ], %f10
40002378:	03 10 00 40 	sethi  %hi(0x40010000), %g1
4000237c:	91 a0 19 0a 	fitod  %f10, %f8
40002380:	d5 18 63 88 	ldd  [ %g1 + 0x388 ], %f10
40002384:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
40002388:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
4000238c:	91 a2 09 ca 	fdivd  %f8, %f10, %f8
40002390:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
40002394:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
40002398:	40 00 07 54 	call  400040e8 <__GI_cos>
4000239c:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
400023a0:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
400023a4:	95 a0 18 c0 	fdtos  %f0, %f10
400023a8:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
400023ac:	d5 27 bf ec 	st  %f10, [ %fp + -20 ]
400023b0:	80 a6 20 00 	cmp  %i0, 0
400023b4:	12 bf ff d0 	bne  400022f4 <twiddle_factors+0x48>
400023b8:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
400023bc:	40 00 07 87 	call  400041d8 <__GI_sin>
400023c0:	01 00 00 00 	nop 
400023c4:	d5 07 bf ec 	ld  [ %fp + -20 ], %f10
400023c8:	10 bf ff ce 	b  40002300 <twiddle_factors+0x54>
400023cc:	81 a0 00 a0 	fnegs  %f0, %f0
400023d0:	81 c7 e0 08 	ret 
400023d4:	81 e8 00 00 	restore 

400023d8 <fft>:
400023d8:	9d e3 bf 98 	save  %sp, -104, %sp
400023dc:	80 a6 60 01 	cmp  %i1, 1
400023e0:	04 80 00 26 	ble  40002478 <fft+0xa0>
400023e4:	b7 3e 60 01 	sra  %i1, 1, %i3
400023e8:	84 10 00 18 	mov  %i0, %g2
400023ec:	bb 2e e0 03 	sll  %i3, 3, %i5
400023f0:	82 10 20 00 	clr  %g1
400023f4:	ba 06 80 1d 	add  %i2, %i5, %i5
400023f8:	86 10 20 00 	clr  %g3
400023fc:	c8 00 80 00 	ld  [ %g2 ], %g4
40002400:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
40002404:	88 06 80 01 	add  %i2, %g1, %g4
40002408:	f8 00 a0 04 	ld  [ %g2 + 4 ], %i4
4000240c:	f8 21 20 04 	st  %i4, [ %g4 + 4 ]
40002410:	c8 00 a0 08 	ld  [ %g2 + 8 ], %g4
40002414:	c8 27 40 01 	st  %g4, [ %i5 + %g1 ]
40002418:	88 07 40 01 	add  %i5, %g1, %g4
4000241c:	f8 00 a0 0c 	ld  [ %g2 + 0xc ], %i4
40002420:	f8 21 20 04 	st  %i4, [ %g4 + 4 ]
40002424:	86 00 e0 01 	inc  %g3
40002428:	84 00 a0 10 	add  %g2, 0x10, %g2
4000242c:	80 a6 c0 03 	cmp  %i3, %g3
40002430:	14 bf ff f3 	bg  400023fc <fft+0x24>
40002434:	82 00 60 08 	add  %g1, 8, %g1
40002438:	90 10 00 1a 	mov  %i2, %o0
4000243c:	92 10 00 1b 	mov  %i3, %o1
40002440:	7f ff ff e6 	call  400023d8 <fft>
40002444:	94 10 00 18 	mov  %i0, %o2
40002448:	90 10 00 1d 	mov  %i5, %o0
4000244c:	92 10 00 1b 	mov  %i3, %o1
40002450:	7f ff ff e2 	call  400023d8 <fft>
40002454:	94 10 00 18 	mov  %i0, %o2
40002458:	90 10 20 00 	clr  %o0
4000245c:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
40002460:	92 10 20 00 	clr  %o1
40002464:	94 10 20 01 	mov  1, %o2
40002468:	96 10 00 18 	mov  %i0, %o3
4000246c:	98 10 00 1d 	mov  %i5, %o4
40002470:	7f ff ff 8f 	call  400022ac <twiddle_factors>
40002474:	9a 10 00 1a 	mov  %i2, %o5
40002478:	81 c7 e0 08 	ret 
4000247c:	81 e8 00 00 	restore 

40002480 <fft_top>:
40002480:	9d e3 bf 90 	save  %sp, -112, %sp
40002484:	03 10 00 4c 	sethi  %hi(0x40013000), %g1
40002488:	82 10 60 ec 	or  %g1, 0xec, %g1	! 400130ec <tc>
4000248c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40002490:	b7 36 60 1f 	srl  %i1, 0x1f, %i3
40002494:	84 10 00 18 	mov  %i0, %g2
40002498:	b6 06 c0 19 	add  %i3, %i1, %i3
4000249c:	82 10 20 00 	clr  %g1
400024a0:	b7 3e e0 01 	sra  %i3, 1, %i3
400024a4:	b9 2e e0 03 	sll  %i3, 3, %i4
400024a8:	80 a6 e0 00 	cmp  %i3, 0
400024ac:	04 80 00 10 	ble  400024ec <fft_top+0x6c>
400024b0:	ba 06 80 1c 	add  %i2, %i4, %i5
400024b4:	c6 00 80 00 	ld  [ %g2 ], %g3
400024b8:	c6 26 80 01 	st  %g3, [ %i2 + %g1 ]
400024bc:	86 06 80 01 	add  %i2, %g1, %g3
400024c0:	c8 00 a0 04 	ld  [ %g2 + 4 ], %g4
400024c4:	c8 20 e0 04 	st  %g4, [ %g3 + 4 ]
400024c8:	c6 00 a0 08 	ld  [ %g2 + 8 ], %g3
400024cc:	c6 27 40 01 	st  %g3, [ %i5 + %g1 ]
400024d0:	86 07 40 01 	add  %i5, %g1, %g3
400024d4:	c8 00 a0 0c 	ld  [ %g2 + 0xc ], %g4
400024d8:	c8 20 e0 04 	st  %g4, [ %g3 + 4 ]
400024dc:	82 00 60 08 	add  %g1, 8, %g1
400024e0:	80 a7 00 01 	cmp  %i4, %g1
400024e4:	12 bf ff f4 	bne  400024b4 <fft_top+0x34>
400024e8:	84 00 a0 10 	add  %g2, 0x10, %g2
400024ec:	23 10 00 44 	sethi  %hi(0x40011000), %l1
400024f0:	92 10 00 1b 	mov  %i3, %o1
400024f4:	90 14 60 e0 	or  %l1, 0xe0, %o0
400024f8:	94 10 00 1a 	mov  %i2, %o2
400024fc:	96 10 00 18 	mov  %i0, %o3
40002500:	a2 10 00 08 	mov  %o0, %l1
40002504:	40 00 02 36 	call  40002ddc <setXfftArgs>
40002508:	21 10 00 0b 	sethi  %hi(0x40002c00), %l0
4000250c:	a0 14 22 c4 	or  %l0, 0x2c4, %l0	! 40002ec4 <fft_thread>
40002510:	d0 07 bf f8 	ld  [ %fp + -8 ], %o0
40002514:	92 10 00 10 	mov  %l0, %o1
40002518:	7f ff f9 15 	call  4000096c <scheduleChannelJob>
4000251c:	94 10 00 11 	mov  %l1, %o2
40002520:	80 a2 20 00 	cmp  %o0, 0
40002524:	12 bf ff fb 	bne  40002510 <fft_top+0x90>
40002528:	90 10 00 1d 	mov  %i5, %o0
4000252c:	92 10 00 1b 	mov  %i3, %o1
40002530:	7f ff ff aa 	call  400023d8 <fft>
40002534:	94 06 00 1c 	add  %i0, %i4, %o2
40002538:	c0 27 bf fc 	clr  [ %fp + -4 ]
4000253c:	d0 07 bf f8 	ld  [ %fp + -8 ], %o0
40002540:	7f ff f9 27 	call  400009dc <getChannelResponse>
40002544:	92 07 bf fc 	add  %fp, -4, %o1
40002548:	80 a2 20 00 	cmp  %o0, 0
4000254c:	12 bf ff fc 	bne  4000253c <fft_top+0xbc>
40002550:	37 10 00 4c 	sethi  %hi(0x40013000), %i3
40002554:	fa 23 a0 5c 	st  %i5, [ %sp + 0x5c ]
40002558:	90 16 e1 00 	or  %i3, 0x100, %o0
4000255c:	f4 23 a0 60 	st  %i2, [ %sp + 0x60 ]
40002560:	92 10 20 00 	clr  %o1
40002564:	94 10 00 19 	mov  %i1, %o2
40002568:	96 10 20 00 	clr  %o3
4000256c:	98 10 20 02 	mov  2, %o4
40002570:	9a 10 00 18 	mov  %i0, %o5
40002574:	b6 10 00 08 	mov  %o0, %i3
40002578:	40 00 02 1d 	call  40002dec <setXtwiddleArgs>
4000257c:	39 10 00 0b 	sethi  %hi(0x40002c00), %i4
40002580:	b8 17 22 14 	or  %i4, 0x214, %i4	! 40002e14 <twiddle_factors_thread>
40002584:	d0 07 bf f8 	ld  [ %fp + -8 ], %o0
40002588:	92 10 00 1c 	mov  %i4, %o1
4000258c:	7f ff f8 f8 	call  4000096c <scheduleChannelJob>
40002590:	94 10 00 1b 	mov  %i3, %o2
40002594:	80 a2 20 00 	cmp  %o0, 0
40002598:	12 bf ff fb 	bne  40002584 <fft_top+0x104>
4000259c:	92 10 20 01 	mov  1, %o1
400025a0:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
400025a4:	94 10 20 02 	mov  2, %o2
400025a8:	96 10 00 18 	mov  %i0, %o3
400025ac:	98 10 00 1d 	mov  %i5, %o4
400025b0:	7f ff ff 3f 	call  400022ac <twiddle_factors>
400025b4:	9a 10 00 1a 	mov  %i2, %o5
400025b8:	c0 27 bf fc 	clr  [ %fp + -4 ]
400025bc:	d0 07 bf f8 	ld  [ %fp + -8 ], %o0
400025c0:	7f ff f9 07 	call  400009dc <getChannelResponse>
400025c4:	92 07 bf fc 	add  %fp, -4, %o1
400025c8:	80 a2 20 00 	cmp  %o0, 0
400025cc:	12 bf ff fc 	bne  400025bc <fft_top+0x13c>
400025d0:	01 00 00 00 	nop 
400025d4:	81 c7 e0 08 	ret 
400025d8:	81 e8 00 00 	restore 

400025dc <ifft>:
400025dc:	9d e3 bf 98 	save  %sp, -104, %sp
400025e0:	80 a6 60 01 	cmp  %i1, 1
400025e4:	04 80 00 26 	ble  4000267c <ifft+0xa0>
400025e8:	b7 3e 60 01 	sra  %i1, 1, %i3
400025ec:	84 10 00 18 	mov  %i0, %g2
400025f0:	bb 2e e0 03 	sll  %i3, 3, %i5
400025f4:	82 10 20 00 	clr  %g1
400025f8:	ba 06 80 1d 	add  %i2, %i5, %i5
400025fc:	86 10 20 00 	clr  %g3
40002600:	c8 00 80 00 	ld  [ %g2 ], %g4
40002604:	c8 26 80 01 	st  %g4, [ %i2 + %g1 ]
40002608:	88 06 80 01 	add  %i2, %g1, %g4
4000260c:	f8 00 a0 04 	ld  [ %g2 + 4 ], %i4
40002610:	f8 21 20 04 	st  %i4, [ %g4 + 4 ]
40002614:	c8 00 a0 08 	ld  [ %g2 + 8 ], %g4
40002618:	c8 27 40 01 	st  %g4, [ %i5 + %g1 ]
4000261c:	88 07 40 01 	add  %i5, %g1, %g4
40002620:	f8 00 a0 0c 	ld  [ %g2 + 0xc ], %i4
40002624:	f8 21 20 04 	st  %i4, [ %g4 + 4 ]
40002628:	86 00 e0 01 	inc  %g3
4000262c:	84 00 a0 10 	add  %g2, 0x10, %g2
40002630:	80 a6 c0 03 	cmp  %i3, %g3
40002634:	14 bf ff f3 	bg  40002600 <ifft+0x24>
40002638:	82 00 60 08 	add  %g1, 8, %g1
4000263c:	90 10 00 1a 	mov  %i2, %o0
40002640:	92 10 00 1b 	mov  %i3, %o1
40002644:	7f ff ff e6 	call  400025dc <ifft>
40002648:	94 10 00 18 	mov  %i0, %o2
4000264c:	90 10 00 1d 	mov  %i5, %o0
40002650:	92 10 00 1b 	mov  %i3, %o1
40002654:	7f ff ff e2 	call  400025dc <ifft>
40002658:	94 10 00 18 	mov  %i0, %o2
4000265c:	90 10 20 01 	mov  1, %o0
40002660:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
40002664:	92 10 20 00 	clr  %o1
40002668:	94 10 20 01 	mov  1, %o2
4000266c:	96 10 00 18 	mov  %i0, %o3
40002670:	98 10 00 1d 	mov  %i5, %o4
40002674:	7f ff ff 0e 	call  400022ac <twiddle_factors>
40002678:	9a 10 00 1a 	mov  %i2, %o5
4000267c:	81 c7 e0 08 	ret 
40002680:	81 e8 00 00 	restore 

40002684 <ifft_top>:
40002684:	9d e3 bf 90 	save  %sp, -112, %sp
40002688:	82 10 20 00 	clr  %g1
4000268c:	b7 36 60 1f 	srl  %i1, 0x1f, %i3
40002690:	84 10 00 18 	mov  %i0, %g2
40002694:	b6 06 c0 19 	add  %i3, %i1, %i3
40002698:	b7 3e e0 01 	sra  %i3, 1, %i3
4000269c:	b9 2e e0 03 	sll  %i3, 3, %i4
400026a0:	80 a6 e0 00 	cmp  %i3, 0
400026a4:	04 80 00 10 	ble  400026e4 <ifft_top+0x60>
400026a8:	ba 06 80 1c 	add  %i2, %i4, %i5
400026ac:	c6 00 80 00 	ld  [ %g2 ], %g3
400026b0:	c6 26 80 01 	st  %g3, [ %i2 + %g1 ]
400026b4:	86 06 80 01 	add  %i2, %g1, %g3
400026b8:	c8 00 a0 04 	ld  [ %g2 + 4 ], %g4
400026bc:	c8 20 e0 04 	st  %g4, [ %g3 + 4 ]
400026c0:	c6 00 a0 08 	ld  [ %g2 + 8 ], %g3
400026c4:	c6 27 40 01 	st  %g3, [ %i5 + %g1 ]
400026c8:	86 07 40 01 	add  %i5, %g1, %g3
400026cc:	c8 00 a0 0c 	ld  [ %g2 + 0xc ], %g4
400026d0:	c8 20 e0 04 	st  %g4, [ %g3 + 4 ]
400026d4:	82 00 60 08 	add  %g1, 8, %g1
400026d8:	80 a7 00 01 	cmp  %i4, %g1
400026dc:	12 bf ff f4 	bne  400026ac <ifft_top+0x28>
400026e0:	84 00 a0 10 	add  %g2, 0x10, %g2
400026e4:	96 10 00 18 	mov  %i0, %o3
400026e8:	21 10 00 44 	sethi  %hi(0x40011000), %l0
400026ec:	92 10 00 1b 	mov  %i3, %o1
400026f0:	90 14 20 e0 	or  %l0, 0xe0, %o0
400026f4:	40 00 01 ba 	call  40002ddc <setXfftArgs>
400026f8:	94 10 00 1a 	mov  %i2, %o2
400026fc:	23 10 00 4c 	sethi  %hi(0x40013000), %l1
40002700:	94 14 20 e0 	or  %l0, 0xe0, %o2
40002704:	90 14 60 ec 	or  %l1, 0xec, %o0
40002708:	13 10 00 0b 	sethi  %hi(0x40002c00), %o1
4000270c:	7f ff f8 98 	call  4000096c <scheduleChannelJob>
40002710:	92 12 62 e0 	or  %o1, 0x2e0, %o1	! 40002ee0 <ifft_thread>
40002714:	94 06 00 1c 	add  %i0, %i4, %o2
40002718:	90 10 00 1d 	mov  %i5, %o0
4000271c:	92 10 00 1b 	mov  %i3, %o1
40002720:	7f ff ff af 	call  400025dc <ifft>
40002724:	b8 14 60 ec 	or  %l1, 0xec, %i4
40002728:	c0 27 bf fc 	clr  [ %fp + -4 ]
4000272c:	90 10 00 1c 	mov  %i4, %o0
40002730:	7f ff f8 ab 	call  400009dc <getChannelResponse>
40002734:	92 07 bf fc 	add  %fp, -4, %o1
40002738:	80 a2 20 00 	cmp  %o0, 0
4000273c:	12 bf ff fd 	bne  40002730 <ifft_top+0xac>
40002740:	90 10 00 1c 	mov  %i4, %o0
40002744:	96 10 20 00 	clr  %o3
40002748:	98 10 20 02 	mov  2, %o4
4000274c:	9a 10 00 18 	mov  %i0, %o5
40002750:	37 10 00 4c 	sethi  %hi(0x40013000), %i3
40002754:	92 10 20 01 	mov  1, %o1
40002758:	94 10 00 19 	mov  %i1, %o2
4000275c:	90 16 e1 00 	or  %i3, 0x100, %o0
40002760:	fa 23 a0 5c 	st  %i5, [ %sp + 0x5c ]
40002764:	40 00 01 a2 	call  40002dec <setXtwiddleArgs>
40002768:	f4 23 a0 60 	st  %i2, [ %sp + 0x60 ]
4000276c:	94 16 e1 00 	or  %i3, 0x100, %o2
40002770:	90 10 00 1c 	mov  %i4, %o0
40002774:	13 10 00 0b 	sethi  %hi(0x40002c00), %o1
40002778:	7f ff f8 7d 	call  4000096c <scheduleChannelJob>
4000277c:	92 12 62 14 	or  %o1, 0x214, %o1	! 40002e14 <twiddle_factors_thread>
40002780:	90 10 20 01 	mov  1, %o0
40002784:	f2 23 a0 5c 	st  %i1, [ %sp + 0x5c ]
40002788:	92 10 20 01 	mov  1, %o1
4000278c:	94 10 20 02 	mov  2, %o2
40002790:	96 10 00 18 	mov  %i0, %o3
40002794:	98 10 00 1d 	mov  %i5, %o4
40002798:	7f ff fe c5 	call  400022ac <twiddle_factors>
4000279c:	9a 10 00 1a 	mov  %i2, %o5
400027a0:	c0 27 bf fc 	clr  [ %fp + -4 ]
400027a4:	90 10 00 1c 	mov  %i4, %o0
400027a8:	7f ff f8 8d 	call  400009dc <getChannelResponse>
400027ac:	92 07 bf fc 	add  %fp, -4, %o1
400027b0:	80 a2 20 00 	cmp  %o0, 0
400027b4:	12 bf ff fd 	bne  400027a8 <ifft_top+0x124>
400027b8:	90 10 00 1c 	mov  %i4, %o0
400027bc:	81 c7 e0 08 	ret 
400027c0:	81 e8 00 00 	restore 

400027c4 <setup>:
400027c4:	9d e3 bf a0 	save  %sp, -96, %sp
400027c8:	94 10 20 00 	clr  %o2
400027cc:	90 10 20 01 	mov  1, %o0
400027d0:	40 00 04 55 	call  40003924 <__ajit_serial_configure_via_vmap__>
400027d4:	92 10 20 00 	clr  %o1
400027d8:	13 01 31 2d 	sethi  %hi(0x4c4b400), %o1
400027dc:	11 00 00 70 	sethi  %hi(0x1c000), %o0
400027e0:	40 00 03 d9 	call  40003744 <__ajit_serial_set_baudrate_via_vmap__>
400027e4:	90 12 22 00 	or  %o0, 0x200, %o0	! 1c200 <__DYNAMIC+0x1c200>
400027e8:	40 00 05 63 	call  40003d74 <__ajit_serial_set_uart_reset_via_vmap__>
400027ec:	90 10 20 00 	clr  %o0
400027f0:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400027f4:	31 10 00 4c 	sethi  %hi(0x40013000), %i0
400027f8:	90 12 23 b0 	or  %o0, 0x3b0, %o0
400027fc:	7f ff fa 12 	call  40001044 <cortos_printf>
40002800:	b2 10 20 01 	mov  1, %i1
40002804:	7f ff f8 53 	call  40000950 <initChannel>
40002808:	91 ee 20 ec 	restore  %i0, 0xec, %o0

4000280c <set_values>:
4000280c:	9d e3 bf 88 	save  %sp, -120, %sp
40002810:	21 10 00 40 	sethi  %hi(0x40010000), %l0
40002814:	35 10 00 54 	sethi  %hi(0x40015000), %i2
40002818:	31 10 00 40 	sethi  %hi(0x40010000), %i0
4000281c:	37 10 00 4c 	sethi  %hi(0x40013000), %i3
40002820:	33 10 00 40 	sethi  %hi(0x40010000), %i1
40002824:	ba 10 20 00 	clr  %i5
40002828:	a0 14 23 98 	or  %l0, 0x398, %l0
4000282c:	b4 16 a1 1c 	or  %i2, 0x11c, %i2
40002830:	b0 16 23 a0 	or  %i0, 0x3a0, %i0
40002834:	b6 16 e1 1c 	or  %i3, 0x11c, %i3
40002838:	b2 16 63 a8 	or  %i1, 0x3a8, %i1
4000283c:	fa 27 bf ec 	st  %i5, [ %fp + -20 ]
40002840:	d5 07 bf ec 	ld  [ %fp + -20 ], %f10
40002844:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40002848:	91 a0 19 0a 	fitod  %f10, %f8
4000284c:	d5 18 63 88 	ldd  [ %g1 + 0x388 ], %f10
40002850:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40002854:	91 a2 09 4a 	fmuld  %f8, %f10, %f8
40002858:	d5 18 63 90 	ldd  [ %g1 + 0x390 ], %f10
4000285c:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
40002860:	d5 3f bf f8 	std  %f10, [ %fp + -8 ]
40002864:	40 00 06 21 	call  400040e8 <__GI_cos>
40002868:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
4000286c:	b9 2f 60 03 	sll  %i5, 3, %i4
40002870:	d1 1c 00 00 	ldd  [ %l0 ], %f8
40002874:	81 a0 09 48 	fmuld  %f0, %f8, %f0
40002878:	81 a0 18 c0 	fdtos  %f0, %f0
4000287c:	c1 26 80 1c 	st  %f0, [ %i2 + %i4 ]
40002880:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
40002884:	40 00 06 55 	call  400041d8 <__GI_sin>
40002888:	d1 3f bf f0 	std  %f8, [ %fp + -16 ]
4000288c:	d1 1f bf f0 	ldd  [ %fp + -16 ], %f8
40002890:	82 06 80 1c 	add  %i2, %i4, %g1
40002894:	81 a0 09 48 	fmuld  %f0, %f8, %f0
40002898:	91 a0 18 c0 	fdtos  %f0, %f8
4000289c:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
400028a0:	d1 20 60 04 	st  %f8, [ %g1 + 4 ]
400028a4:	40 00 06 11 	call  400040e8 <__GI_cos>
400028a8:	01 00 00 00 	nop 
400028ac:	d1 1e 00 00 	ldd  [ %i0 ], %f8
400028b0:	81 a0 09 48 	fmuld  %f0, %f8, %f0
400028b4:	91 a0 18 c0 	fdtos  %f0, %f8
400028b8:	d0 1f bf f8 	ldd  [ %fp + -8 ], %o0
400028bc:	d1 26 c0 1c 	st  %f8, [ %i3 + %i4 ]
400028c0:	40 00 06 46 	call  400041d8 <__GI_sin>
400028c4:	b8 06 c0 1c 	add  %i3, %i4, %i4
400028c8:	d1 1e 40 00 	ldd  [ %i1 ], %f8
400028cc:	81 a0 09 48 	fmuld  %f0, %f8, %f0
400028d0:	91 a0 18 c0 	fdtos  %f0, %f8
400028d4:	d1 27 20 04 	st  %f8, [ %i4 + 4 ]
400028d8:	ba 07 60 01 	inc  %i5
400028dc:	80 a7 64 00 	cmp  %i5, 0x400
400028e0:	32 bf ff d8 	bne,a   40002840 <set_values+0x34>
400028e4:	fa 27 bf ec 	st  %i5, [ %fp + -20 ]
400028e8:	81 c7 e0 08 	ret 
400028ec:	81 e8 00 00 	restore 

400028f0 <main_00>:
400028f0:	9d e3 bf 50 	save  %sp, -176, %sp
400028f4:	2d 10 00 54 	sethi  %hi(0x40015000), %l6
400028f8:	2f 10 00 44 	sethi  %hi(0x40011000), %l7
400028fc:	2b 10 00 40 	sethi  %hi(0x40010000), %l5
40002900:	29 10 00 40 	sethi  %hi(0x40010000), %l4
40002904:	27 10 00 40 	sethi  %hi(0x40010000), %l3
40002908:	a4 10 20 10 	mov  0x10, %l2
4000290c:	ac 15 a1 1c 	or  %l6, 0x11c, %l6
40002910:	ae 15 e0 ec 	or  %l7, 0xec, %l7
40002914:	aa 15 63 c0 	or  %l5, 0x3c0, %l5
40002918:	a8 15 23 d8 	or  %l4, 0x3d8, %l4
4000291c:	a6 14 e3 f0 	or  %l3, 0x3f0, %l3
40002920:	7f ff ff bb 	call  4000280c <set_values>
40002924:	01 00 00 00 	nop 
40002928:	40 00 02 5c 	call  40003298 <__ajit_get_clock_time>
4000292c:	01 00 00 00 	nop 
40002930:	94 10 00 17 	mov  %l7, %o2
40002934:	b0 10 00 08 	mov  %o0, %i0
40002938:	b2 10 00 09 	mov  %o1, %i1
4000293c:	90 10 00 16 	mov  %l6, %o0
40002940:	7f ff fe a6 	call  400023d8 <fft>
40002944:	92 10 24 00 	mov  0x400, %o1
40002948:	40 00 02 54 	call  40003298 <__ajit_get_clock_time>
4000294c:	01 00 00 00 	nop 
40002950:	94 10 24 00 	mov  0x400, %o2	! 400 <__DYNAMIC+0x400>
40002954:	a0 10 00 08 	mov  %o0, %l0
40002958:	a2 10 00 09 	mov  %o1, %l1
4000295c:	90 10 00 15 	mov  %l5, %o0
40002960:	40 00 01 39 	call  40002e44 <print_vector>
40002964:	92 10 00 16 	mov  %l6, %o1
40002968:	40 00 02 4c 	call  40003298 <__ajit_get_clock_time>
4000296c:	01 00 00 00 	nop 
40002970:	94 10 00 17 	mov  %l7, %o2
40002974:	b8 10 00 08 	mov  %o0, %i4
40002978:	ba 10 00 09 	mov  %o1, %i5
4000297c:	90 10 00 16 	mov  %l6, %o0
40002980:	7f ff ff 17 	call  400025dc <ifft>
40002984:	92 10 24 00 	mov  0x400, %o1
40002988:	40 00 02 44 	call  40003298 <__ajit_get_clock_time>
4000298c:	01 00 00 00 	nop 
40002990:	94 10 24 00 	mov  0x400, %o2	! 400 <__DYNAMIC+0x400>
40002994:	b4 10 00 08 	mov  %o0, %i2
40002998:	b6 10 00 09 	mov  %o1, %i3
4000299c:	90 10 00 14 	mov  %l4, %o0
400029a0:	40 00 01 29 	call  40002e44 <print_vector>
400029a4:	92 10 00 16 	mov  %l6, %o1
400029a8:	92 a4 40 19 	subcc  %l1, %i1, %o1
400029ac:	40 00 10 a2 	call  40006c34 <__floatundidf>
400029b0:	90 64 00 18 	subx  %l0, %i0, %o0
400029b4:	91 a0 00 20 	fmovs  %f0, %f8
400029b8:	93 a0 00 21 	fmovs  %f1, %f9
400029bc:	92 a6 c0 1d 	subcc  %i3, %i5, %o1
400029c0:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
400029c4:	40 00 10 9c 	call  40006c34 <__floatundidf>
400029c8:	90 66 80 1c 	subx  %i2, %i4, %o0
400029cc:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
400029d0:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
400029d4:	c4 1f bf c8 	ldd  [ %fp + -56 ], %g2
400029d8:	c1 3f bf c8 	std  %f0, [ %fp + -56 ]
400029dc:	92 10 00 02 	mov  %g2, %o1
400029e0:	94 10 00 03 	mov  %g3, %o2
400029e4:	c4 1f bf c8 	ldd  [ %fp + -56 ], %g2
400029e8:	90 10 00 13 	mov  %l3, %o0
400029ec:	96 10 00 02 	mov  %g2, %o3
400029f0:	7f ff f9 95 	call  40001044 <cortos_printf>
400029f4:	98 10 00 03 	mov  %g3, %o4
400029f8:	a4 84 bf ff 	addcc  %l2, -1, %l2
400029fc:	12 bf ff c9 	bne  40002920 <main_00+0x30>
40002a00:	01 00 00 00 	nop 
40002a04:	7f ff ff 82 	call  4000280c <set_values>
40002a08:	3b 10 00 41 	sethi  %hi(0x40010400), %i5
40002a0c:	94 10 24 00 	mov  0x400, %o2
40002a10:	92 10 00 16 	mov  %l6, %o1
40002a14:	40 00 01 0c 	call  40002e44 <print_vector>
40002a18:	90 17 60 10 	or  %i5, 0x10, %o0
40002a1c:	40 00 02 1f 	call  40003298 <__ajit_get_clock_time>
40002a20:	01 00 00 00 	nop 
40002a24:	94 10 00 17 	mov  %l7, %o2
40002a28:	a4 10 00 08 	mov  %o0, %l2
40002a2c:	a6 10 00 09 	mov  %o1, %l3
40002a30:	90 10 00 16 	mov  %l6, %o0
40002a34:	7f ff fe 93 	call  40002480 <fft_top>
40002a38:	92 10 24 00 	mov  0x400, %o1
40002a3c:	40 00 02 17 	call  40003298 <__ajit_get_clock_time>
40002a40:	01 00 00 00 	nop 
40002a44:	05 10 00 41 	sethi  %hi(0x40010400), %g2
40002a48:	a8 10 00 08 	mov  %o0, %l4
40002a4c:	c4 27 bf e8 	st  %g2, [ %fp + -24 ]
40002a50:	90 10 a0 18 	or  %g2, 0x18, %o0
40002a54:	aa 10 00 09 	mov  %o1, %l5
40002a58:	94 10 24 00 	mov  0x400, %o2
40002a5c:	40 00 00 fa 	call  40002e44 <print_vector>
40002a60:	92 10 00 16 	mov  %l6, %o1
40002a64:	40 00 02 0d 	call  40003298 <__ajit_get_clock_time>
40002a68:	01 00 00 00 	nop 
40002a6c:	94 10 00 17 	mov  %l7, %o2
40002a70:	b0 10 00 08 	mov  %o0, %i0
40002a74:	b2 10 00 09 	mov  %o1, %i1
40002a78:	90 10 00 16 	mov  %l6, %o0
40002a7c:	7f ff ff 02 	call  40002684 <ifft_top>
40002a80:	92 10 24 00 	mov  0x400, %o1
40002a84:	40 00 02 05 	call  40003298 <__ajit_get_clock_time>
40002a88:	01 00 00 00 	nop 
40002a8c:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40002a90:	a0 10 00 08 	mov  %o0, %l0
40002a94:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40002a98:	90 10 60 20 	or  %g1, 0x20, %o0
40002a9c:	a2 10 00 09 	mov  %o1, %l1
40002aa0:	94 10 24 00 	mov  0x400, %o2
40002aa4:	40 00 00 e8 	call  40002e44 <print_vector>
40002aa8:	92 10 00 16 	mov  %l6, %o1
40002aac:	2d 10 00 4c 	sethi  %hi(0x40013000), %l6
40002ab0:	94 10 24 00 	mov  0x400, %o2
40002ab4:	90 17 60 10 	or  %i5, 0x10, %o0
40002ab8:	40 00 00 e3 	call  40002e44 <print_vector>
40002abc:	92 15 a1 1c 	or  %l6, 0x11c, %o1
40002ac0:	40 00 01 f6 	call  40003298 <__ajit_get_clock_time>
40002ac4:	01 00 00 00 	nop 
40002ac8:	94 10 00 17 	mov  %l7, %o2
40002acc:	b8 10 00 08 	mov  %o0, %i4
40002ad0:	ba 10 00 09 	mov  %o1, %i5
40002ad4:	90 15 a1 1c 	or  %l6, 0x11c, %o0
40002ad8:	7f ff fe 6a 	call  40002480 <fft_top>
40002adc:	92 10 24 00 	mov  0x400, %o1
40002ae0:	40 00 01 ee 	call  40003298 <__ajit_get_clock_time>
40002ae4:	01 00 00 00 	nop 
40002ae8:	c4 07 bf e8 	ld  [ %fp + -24 ], %g2
40002aec:	b4 10 00 08 	mov  %o0, %i2
40002af0:	b6 10 00 09 	mov  %o1, %i3
40002af4:	90 10 a0 18 	or  %g2, 0x18, %o0
40002af8:	94 10 24 00 	mov  0x400, %o2
40002afc:	40 00 00 d2 	call  40002e44 <print_vector>
40002b00:	92 15 a1 1c 	or  %l6, 0x11c, %o1
40002b04:	40 00 01 e5 	call  40003298 <__ajit_get_clock_time>
40002b08:	01 00 00 00 	nop 
40002b0c:	98 10 00 08 	mov  %o0, %o4
40002b10:	9a 10 00 09 	mov  %o1, %o5
40002b14:	94 10 00 17 	mov  %l7, %o2
40002b18:	d8 3f bf e0 	std  %o4, [ %fp + -32 ]
40002b1c:	90 15 a1 1c 	or  %l6, 0x11c, %o0
40002b20:	7f ff fe d9 	call  40002684 <ifft_top>
40002b24:	92 10 24 00 	mov  0x400, %o1
40002b28:	40 00 01 dc 	call  40003298 <__ajit_get_clock_time>
40002b2c:	01 00 00 00 	nop 
40002b30:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40002b34:	84 10 00 08 	mov  %o0, %g2
40002b38:	86 10 00 09 	mov  %o1, %g3
40002b3c:	90 10 60 20 	or  %g1, 0x20, %o0
40002b40:	94 10 24 00 	mov  0x400, %o2
40002b44:	c4 3f bf e8 	std  %g2, [ %fp + -24 ]
40002b48:	40 00 00 bf 	call  40002e44 <print_vector>
40002b4c:	92 15 a1 1c 	or  %l6, 0x11c, %o1
40002b50:	92 a5 40 13 	subcc  %l5, %l3, %o1
40002b54:	40 00 10 38 	call  40006c34 <__floatundidf>
40002b58:	90 65 00 12 	subx  %l4, %l2, %o0
40002b5c:	95 a0 00 20 	fmovs  %f0, %f10
40002b60:	97 a0 00 21 	fmovs  %f1, %f11
40002b64:	92 a4 40 19 	subcc  %l1, %i1, %o1
40002b68:	d5 3f bf d0 	std  %f10, [ %fp + -48 ]
40002b6c:	40 00 10 32 	call  40006c34 <__floatundidf>
40002b70:	90 64 00 18 	subx  %l0, %i0, %o0
40002b74:	91 a0 00 20 	fmovs  %f0, %f8
40002b78:	93 a0 00 21 	fmovs  %f1, %f9
40002b7c:	92 a6 c0 1d 	subcc  %i3, %i5, %o1
40002b80:	d1 3f bf d8 	std  %f8, [ %fp + -40 ]
40002b84:	40 00 10 2c 	call  40006c34 <__floatundidf>
40002b88:	90 66 80 1c 	subx  %i2, %i4, %o0
40002b8c:	d8 1f bf e0 	ldd  [ %fp + -32 ], %o4
40002b90:	c4 1f bf e8 	ldd  [ %fp + -24 ], %g2
40002b94:	c1 27 bf c4 	st  %f0, [ %fp + -60 ]
40002b98:	92 a0 c0 0d 	subcc  %g3, %o5, %o1
40002b9c:	fa 07 bf c4 	ld  [ %fp + -60 ], %i5
40002ba0:	90 60 80 0c 	subx  %g2, %o4, %o0
40002ba4:	40 00 10 24 	call  40006c34 <__floatundidf>
40002ba8:	c3 27 bf c4 	st  %f1, [ %fp + -60 ]
40002bac:	d5 1f bf d0 	ldd  [ %fp + -48 ], %f10
40002bb0:	c1 3f bf f8 	std  %f0, [ %fp + -8 ]
40002bb4:	d5 3f bf c8 	std  %f10, [ %fp + -56 ]
40002bb8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40002bbc:	c4 1f bf c8 	ldd  [ %fp + -56 ], %g2
40002bc0:	d1 1f bf d8 	ldd  [ %fp + -40 ], %f8
40002bc4:	92 10 00 02 	mov  %g2, %o1
40002bc8:	94 10 00 03 	mov  %g3, %o2
40002bcc:	d1 3f bf c8 	std  %f8, [ %fp + -56 ]
40002bd0:	c2 23 a0 60 	st  %g1, [ %sp + 0x60 ]
40002bd4:	c4 1f bf c8 	ldd  [ %fp + -56 ], %g2
40002bd8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002bdc:	f8 07 bf c4 	ld  [ %fp + -60 ], %i4
40002be0:	96 10 00 02 	mov  %g2, %o3
40002be4:	98 10 00 03 	mov  %g3, %o4
40002be8:	c2 23 a0 64 	st  %g1, [ %sp + 0x64 ]
40002bec:	84 10 00 1d 	mov  %i5, %g2
40002bf0:	86 10 00 1c 	mov  %i4, %g3
40002bf4:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
40002bf8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40002bfc:	9a 10 00 1d 	mov  %i5, %o5
40002c00:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002c04:	11 10 00 41 	sethi  %hi(0x40010400), %o0
40002c08:	7f ff f9 0f 	call  40001044 <cortos_printf>
40002c0c:	90 12 20 28 	or  %o0, 0x28, %o0	! 40010428 <__clz_tab+0x250>
40002c10:	b0 10 20 01 	mov  1, %i0
40002c14:	92 10 20 00 	clr  %o1
40002c18:	94 10 20 00 	clr  %o2
40002c1c:	11 10 00 4c 	sethi  %hi(0x40013000), %o0
40002c20:	7f ff f7 53 	call  4000096c <scheduleChannelJob>
40002c24:	90 12 20 ec 	or  %o0, 0xec, %o0	! 400130ec <tc>
40002c28:	81 c7 e0 08 	ret 
40002c2c:	81 e8 00 00 	restore 

40002c30 <main_01>:
40002c30:	9d e3 bf 98 	save  %sp, -104, %sp
40002c34:	3b 10 00 4c 	sethi  %hi(0x40013000), %i5
40002c38:	ba 17 60 ec 	or  %i5, 0xec, %i5	! 400130ec <tc>
40002c3c:	b8 10 00 1d 	mov  %i5, %i4
40002c40:	92 07 bf f8 	add  %fp, -8, %o1
40002c44:	94 07 bf fc 	add  %fp, -4, %o2
40002c48:	7f ff f7 73 	call  40000a14 <getChannelJob>
40002c4c:	90 10 00 1d 	mov  %i5, %o0
40002c50:	80 a2 20 00 	cmp  %o0, 0
40002c54:	12 bf ff fc 	bne  40002c44 <main_01+0x14>
40002c58:	92 07 bf f8 	add  %fp, -8, %o1
40002c5c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40002c60:	80 a0 60 00 	cmp  %g1, 0
40002c64:	02 80 00 09 	be  40002c88 <main_01+0x58>
40002c68:	01 00 00 00 	nop 
40002c6c:	9f c0 40 00 	call  %g1
40002c70:	d0 07 bf fc 	ld  [ %fp + -4 ], %o0
40002c74:	90 10 00 1c 	mov  %i4, %o0
40002c78:	7f ff f7 4d 	call  400009ac <setChannelResponse>
40002c7c:	d2 07 bf fc 	ld  [ %fp + -4 ], %o1
40002c80:	10 bf ff f1 	b  40002c44 <main_01+0x14>
40002c84:	92 07 bf f8 	add  %fp, -8, %o1
40002c88:	81 c7 e0 08 	ret 
40002c8c:	91 e8 20 01 	restore  %g0, 1, %o0

40002c90 <cortos_init_hw_traps>:
40002c90:	82 13 c0 00 	mov  %o7, %g1
40002c94:	7f ff f7 6f 	call  40000a50 <ajit_initialize_interrupt_handlers_to_null>
40002c98:	9e 10 40 00 	mov  %g1, %o7

40002c9c <cortos_init_sw_traps>:
40002c9c:	82 13 c0 00 	mov  %o7, %g1
40002ca0:	7f ff f9 09 	call  400010c4 <ajit_initialize_sw_trap_handlers_to_null>
40002ca4:	9e 10 40 00 	mov  %g1, %o7

40002ca8 <cortos_init_locks>:
40002ca8:	84 10 20 01 	mov  1, %g2
40002cac:	03 10 00 5c 	sethi  %hi(0x40017000), %g1
40002cb0:	c4 28 61 28 	stb  %g2, [ %g1 + 0x128 ]	! 40017128 <allocatedLocksNc>
40002cb4:	05 10 00 64 	sethi  %hi(0x40019000), %g2
40002cb8:	03 10 00 5c 	sethi  %hi(0x40017000), %g1
40002cbc:	81 c3 e0 08 	retl 
40002cc0:	c4 20 61 20 	st  %g2, [ %g1 + 0x120 ]	! 40017120 <cortos_reservedLockAddr>

40002cc4 <cortos_reserveLock>:
40002cc4:	9d e3 bf a0 	save  %sp, -96, %sp
40002cc8:	80 a6 20 00 	cmp  %i0, 0
40002ccc:	22 80 00 1b 	be,a   40002d38 <cortos_reserveLock+0x74>
40002cd0:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40002cd4:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40002cd8:	39 10 00 5c 	sethi  %hi(0x40017000), %i4
40002cdc:	f0 00 61 78 	ld  [ %g1 + 0x178 ], %i0
40002ce0:	b8 17 21 28 	or  %i4, 0x128, %i4
40002ce4:	3b 10 00 5c 	sethi  %hi(0x40017000), %i5
40002ce8:	7f ff f5 86 	call  40000300 <cortos_lock_acquire_buzy>
40002cec:	d0 07 61 20 	ld  [ %i5 + 0x120 ], %o0	! 40017120 <cortos_reservedLockAddr>
40002cf0:	82 10 00 1c 	mov  %i4, %g1
40002cf4:	10 80 00 06 	b  40002d0c <cortos_reserveLock+0x48>
40002cf8:	84 10 20 00 	clr  %g2
40002cfc:	84 00 a0 01 	inc  %g2
40002d00:	80 a0 a1 00 	cmp  %g2, 0x100
40002d04:	02 80 00 11 	be  40002d48 <cortos_reserveLock+0x84>
40002d08:	82 00 60 01 	inc  %g1
40002d0c:	c6 48 40 00 	ldsb  [ %g1 ], %g3
40002d10:	80 a0 e0 00 	cmp  %g3, 0
40002d14:	12 bf ff fa 	bne  40002cfc <cortos_reserveLock+0x38>
40002d18:	b8 10 00 02 	mov  %g2, %i4
40002d1c:	86 10 20 01 	mov  1, %g3
40002d20:	d0 07 61 20 	ld  [ %i5 + 0x120 ], %o0
40002d24:	c6 28 40 00 	stb  %g3, [ %g1 ]
40002d28:	7f ff f5 90 	call  40000368 <cortos_lock_release>
40002d2c:	b0 06 00 1c 	add  %i0, %i4, %i0
40002d30:	81 c7 e0 08 	ret 
40002d34:	81 e8 00 00 	restore 
40002d38:	39 10 00 5c 	sethi  %hi(0x40017000), %i4
40002d3c:	f0 00 61 7c 	ld  [ %g1 + 0x17c ], %i0
40002d40:	10 bf ff e9 	b  40002ce4 <cortos_reserveLock+0x20>
40002d44:	b8 17 22 28 	or  %i4, 0x228, %i4
40002d48:	b8 10 21 00 	mov  0x100, %i4
40002d4c:	d0 07 61 20 	ld  [ %i5 + 0x120 ], %o0
40002d50:	7f ff f5 86 	call  40000368 <cortos_lock_release>
40002d54:	b0 06 00 1c 	add  %i0, %i4, %i0
40002d58:	81 c7 e0 08 	ret 
40002d5c:	81 e8 00 00 	restore 

40002d60 <cortos_freeLock>:
40002d60:	9d e3 bf a0 	save  %sp, -96, %sp
40002d64:	3b 10 00 41 	sethi  %hi(0x40010400), %i5
40002d68:	c2 07 61 7c 	ld  [ %i5 + 0x17c ], %g1	! 4001057c <lockStartAddr>
40002d6c:	80 a0 40 18 	cmp  %g1, %i0
40002d70:	18 80 00 05 	bgu  40002d84 <cortos_freeLock+0x24>
40002d74:	82 00 61 00 	add  %g1, 0x100, %g1
40002d78:	80 a6 00 01 	cmp  %i0, %g1
40002d7c:	0a 80 00 0e 	bcs  40002db4 <cortos_freeLock+0x54>
40002d80:	39 10 00 5c 	sethi  %hi(0x40017000), %i4
40002d84:	3b 10 00 5c 	sethi  %hi(0x40017000), %i5
40002d88:	7f ff f5 5e 	call  40000300 <cortos_lock_acquire_buzy>
40002d8c:	d0 07 61 20 	ld  [ %i5 + 0x120 ], %o0	! 40017120 <cortos_reservedLockAddr>
40002d90:	03 10 00 41 	sethi  %hi(0x40010400), %g1
40002d94:	05 10 00 5c 	sethi  %hi(0x40017000), %g2
40002d98:	c2 00 61 78 	ld  [ %g1 + 0x178 ], %g1
40002d9c:	84 10 a1 28 	or  %g2, 0x128, %g2
40002da0:	82 26 00 01 	sub  %i0, %g1, %g1
40002da4:	f0 07 61 20 	ld  [ %i5 + 0x120 ], %i0
40002da8:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
40002dac:	7f ff f5 6f 	call  40000368 <cortos_lock_release>
40002db0:	81 e8 00 00 	restore 
40002db4:	7f ff f5 53 	call  40000300 <cortos_lock_acquire_buzy>
40002db8:	d0 07 21 20 	ld  [ %i4 + 0x120 ], %o0
40002dbc:	c2 07 61 7c 	ld  [ %i5 + 0x17c ], %g1
40002dc0:	05 10 00 5c 	sethi  %hi(0x40017000), %g2
40002dc4:	82 26 00 01 	sub  %i0, %g1, %g1
40002dc8:	84 10 a2 28 	or  %g2, 0x228, %g2
40002dcc:	f0 07 21 20 	ld  [ %i4 + 0x120 ], %i0
40002dd0:	c0 28 80 01 	clrb  [ %g2 + %g1 ]
40002dd4:	7f ff f5 65 	call  40000368 <cortos_lock_release>
40002dd8:	81 e8 00 00 	restore 

40002ddc <setXfftArgs>:
40002ddc:	d2 22 00 00 	st  %o1, [ %o0 ]
40002de0:	d4 22 20 04 	st  %o2, [ %o0 + 4 ]
40002de4:	81 c3 e0 08 	retl 
40002de8:	d6 22 20 08 	st  %o3, [ %o0 + 8 ]

40002dec <setXtwiddleArgs>:
40002dec:	c2 03 a0 5c 	ld  [ %sp + 0x5c ], %g1
40002df0:	d2 22 00 00 	st  %o1, [ %o0 ]
40002df4:	c2 22 20 14 	st  %g1, [ %o0 + 0x14 ]
40002df8:	d4 22 20 04 	st  %o2, [ %o0 + 4 ]
40002dfc:	c2 03 a0 60 	ld  [ %sp + 0x60 ], %g1
40002e00:	d6 22 20 08 	st  %o3, [ %o0 + 8 ]
40002e04:	d8 22 20 0c 	st  %o4, [ %o0 + 0xc ]
40002e08:	da 22 20 10 	st  %o5, [ %o0 + 0x10 ]
40002e0c:	81 c3 e0 08 	retl 
40002e10:	c2 22 20 18 	st  %g1, [ %o0 + 0x18 ]

40002e14 <twiddle_factors_thread>:
40002e14:	9d e3 bf 98 	save  %sp, -104, %sp
40002e18:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
40002e1c:	d0 06 00 00 	ld  [ %i0 ], %o0
40002e20:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40002e24:	d2 06 20 08 	ld  [ %i0 + 8 ], %o1
40002e28:	d4 06 20 0c 	ld  [ %i0 + 0xc ], %o2
40002e2c:	d6 06 20 10 	ld  [ %i0 + 0x10 ], %o3
40002e30:	d8 06 20 14 	ld  [ %i0 + 0x14 ], %o4
40002e34:	7f ff fd 1e 	call  400022ac <twiddle_factors>
40002e38:	da 06 20 18 	ld  [ %i0 + 0x18 ], %o5
40002e3c:	81 c7 e0 08 	ret 
40002e40:	81 e8 00 00 	restore 

40002e44 <print_vector>:
40002e44:	9d e3 bf 98 	save  %sp, -104, %sp
40002e48:	11 10 00 41 	sethi  %hi(0x40010400), %o0
40002e4c:	92 10 00 18 	mov  %i0, %o1
40002e50:	90 12 20 40 	or  %o0, 0x40, %o0
40002e54:	7f ff f8 7c 	call  40001044 <cortos_printf>
40002e58:	94 10 00 1a 	mov  %i2, %o2
40002e5c:	39 10 00 41 	sethi  %hi(0x40010400), %i4
40002e60:	ba 10 20 00 	clr  %i5
40002e64:	80 a6 a0 00 	cmp  %i2, 0
40002e68:	04 80 00 14 	ble  40002eb8 <print_vector+0x74>
40002e6c:	b8 17 20 50 	or  %i4, 0x50, %i4
40002e70:	d1 06 60 04 	ld  [ %i1 + 4 ], %f8
40002e74:	d5 06 40 00 	ld  [ %i1 ], %f10
40002e78:	95 a0 19 2a 	fstod  %f10, %f10
40002e7c:	d5 3f bf f8 	std  %f10, [ %fp + -8 ]
40002e80:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40002e84:	91 a0 19 28 	fstod  %f8, %f8
40002e88:	92 10 00 02 	mov  %g2, %o1
40002e8c:	94 10 00 03 	mov  %g3, %o2
40002e90:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40002e94:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40002e98:	90 10 00 1c 	mov  %i4, %o0
40002e9c:	96 10 00 02 	mov  %g2, %o3
40002ea0:	7f ff f8 69 	call  40001044 <cortos_printf>
40002ea4:	98 10 00 03 	mov  %g3, %o4
40002ea8:	ba 07 60 01 	inc  %i5
40002eac:	80 a7 40 1a 	cmp  %i5, %i2
40002eb0:	12 bf ff f0 	bne  40002e70 <print_vector+0x2c>
40002eb4:	b2 06 60 08 	add  %i1, 8, %i1
40002eb8:	31 10 00 40 	sethi  %hi(0x40010000), %i0
40002ebc:	7f ff f8 62 	call  40001044 <cortos_printf>
40002ec0:	91 ee 23 28 	restore  %i0, 0x328, %o0

40002ec4 <fft_thread>:
40002ec4:	82 10 00 08 	mov  %o0, %g1
40002ec8:	d0 02 20 04 	ld  [ %o0 + 4 ], %o0
40002ecc:	d2 00 40 00 	ld  [ %g1 ], %o1
40002ed0:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
40002ed4:	82 13 c0 00 	mov  %o7, %g1
40002ed8:	7f ff fd 40 	call  400023d8 <fft>
40002edc:	9e 10 40 00 	mov  %g1, %o7

40002ee0 <ifft_thread>:
40002ee0:	82 10 00 08 	mov  %o0, %g1
40002ee4:	d0 02 20 04 	ld  [ %o0 + 4 ], %o0
40002ee8:	d2 00 40 00 	ld  [ %g1 ], %o1
40002eec:	d4 00 60 08 	ld  [ %g1 + 8 ], %o2
40002ef0:	82 13 c0 00 	mov  %o7, %g1
40002ef4:	7f ff fd ba 	call  400025dc <ifft>
40002ef8:	9e 10 40 00 	mov  %g1, %o7
40002efc:	40 00 33 74 	call  4000fccc <__sparc_get_pc_thunk.l7+0x4ccc>
40002f00:	40 00 33 ac 	call  4000fdb0 <__sparc_get_pc_thunk.l7+0x4db0>
40002f04:	40 00 33 b8 	call  4000fde4 <__sparc_get_pc_thunk.l7+0x4de4>
40002f08:	40 00 33 c4 	call  4000fe18 <__sparc_get_pc_thunk.l7+0x4e18>
40002f0c:	40 00 33 d0 	call  4000fe4c <__sparc_get_pc_thunk.l7+0x4e4c>
40002f10:	40 00 33 dc 	call  4000fe80 <__sparc_get_pc_thunk.l7+0x4e80>
40002f14:	40 00 33 e8 	call  4000feb4 <__sparc_get_pc_thunk.l7+0x4eb4>
40002f18:	40 00 33 f4 	call  4000fee8 <__sparc_get_pc_thunk.l7+0x4ee8>
40002f1c:	40 00 34 00 	call  4000ff1c <__sparc_get_pc_thunk.l7+0x4f1c>
40002f20:	40 00 34 0c 	call  4000ff50 <__sparc_get_pc_thunk.l7+0x4f50>
40002f24:	40 00 34 18 	call  4000ff84 <__sparc_get_pc_thunk.l7+0x4f84>
40002f28:	40 00 34 24 	call  4000ffb8 <__sparc_get_pc_thunk.l7+0x4fb8>
40002f2c:	40 00 34 30 	call  4000ffec <__sparc_get_pc_thunk.l7+0x4fec>
40002f30:	40 00 34 3c 	call  40010020 <npio2_hw+0x20>
40002f34:	40 00 33 94 	call  4000fd84 <__sparc_get_pc_thunk.l7+0x4d84>
40002f38:	40 00 33 a0 	call  4000fdb8 <__sparc_get_pc_thunk.l7+0x4db8>
40002f3c:	40 00 34 58 	call  4001009c <two_over_pi+0x1c>
40002f40:	40 00 34 90 	call  40010180 <two_over_pi+0x100>
40002f44:	40 00 34 9c 	call  400101b4 <PIo2+0x1c>
40002f48:	40 00 34 a8 	call  400101e8 <__clz_tab+0x10>
40002f4c:	40 00 34 b4 	call  4001021c <__clz_tab+0x44>
40002f50:	40 00 34 c0 	call  40010250 <__clz_tab+0x78>
40002f54:	40 00 34 cc 	call  40010284 <__clz_tab+0xac>
40002f58:	40 00 34 d8 	call  400102b8 <__clz_tab+0xe0>
40002f5c:	40 00 34 e4 	call  400102ec <__clz_tab+0x114>
40002f60:	40 00 34 f0 	call  40010320 <__clz_tab+0x148>
40002f64:	40 00 34 fc 	call  40010354 <__clz_tab+0x17c>
40002f68:	40 00 35 08 	call  40010388 <__clz_tab+0x1b0>
40002f6c:	40 00 35 14 	call  400103bc <__clz_tab+0x1e4>
40002f70:	40 00 35 20 	call  400103f0 <__clz_tab+0x218>
40002f74:	40 00 34 78 	call  40010154 <two_over_pi+0xd4>
40002f78:	40 00 34 84 	call  40010188 <init_jk>

40002f7c <__ajit_clear_all_gp_registers__>:
40002f7c:	82 10 00 00 	mov  %g0, %g1
40002f80:	84 10 00 00 	mov  %g0, %g2
40002f84:	86 10 00 00 	mov  %g0, %g3
40002f88:	88 10 00 00 	mov  %g0, %g4
40002f8c:	8a 10 00 00 	mov  %g0, %g5
40002f90:	8c 10 00 00 	mov  %g0, %g6
40002f94:	8e 10 00 00 	mov  %g0, %g7
40002f98:	b0 10 00 00 	mov  %g0, %i0
40002f9c:	b2 10 00 00 	mov  %g0, %i1
40002fa0:	b4 10 00 00 	mov  %g0, %i2
40002fa4:	b6 10 00 00 	mov  %g0, %i3
40002fa8:	b8 10 00 00 	mov  %g0, %i4
40002fac:	ba 10 00 00 	mov  %g0, %i5
40002fb0:	bc 10 00 00 	mov  %g0, %fp
40002fb4:	be 10 00 00 	mov  %g0, %i7
40002fb8:	a0 10 00 00 	mov  %g0, %l0
40002fbc:	a2 10 00 00 	mov  %g0, %l1
40002fc0:	a4 10 00 00 	mov  %g0, %l2
40002fc4:	a6 10 00 00 	mov  %g0, %l3
40002fc8:	a8 10 00 00 	mov  %g0, %l4
40002fcc:	aa 10 00 00 	mov  %g0, %l5
40002fd0:	ac 10 00 00 	mov  %g0, %l6
40002fd4:	ae 10 00 00 	mov  %g0, %l7
40002fd8:	90 10 00 00 	mov  %g0, %o0
40002fdc:	92 10 00 00 	mov  %g0, %o1
40002fe0:	94 10 00 00 	mov  %g0, %o2
40002fe4:	96 10 00 00 	mov  %g0, %o3
40002fe8:	98 10 00 00 	mov  %g0, %o4
40002fec:	9a 10 00 00 	mov  %g0, %o5
40002ff0:	9c 10 00 00 	mov  %g0, %sp
40002ff4:	9e 10 00 00 	mov  %g0, %o7
40002ff8:	82 10 20 07 	mov  7, %g1
40002ffc:	81 e0 00 00 	save 
40003000:	a0 10 00 00 	mov  %g0, %l0
40003004:	a2 10 00 00 	mov  %g0, %l1
40003008:	a4 10 00 00 	mov  %g0, %l2
4000300c:	a6 10 00 00 	mov  %g0, %l3
40003010:	a8 10 00 00 	mov  %g0, %l4
40003014:	aa 10 00 00 	mov  %g0, %l5
40003018:	ac 10 00 00 	mov  %g0, %l6
4000301c:	ae 10 00 00 	mov  %g0, %l7
40003020:	90 10 00 00 	mov  %g0, %o0
40003024:	92 10 00 00 	mov  %g0, %o1
40003028:	94 10 00 00 	mov  %g0, %o2
4000302c:	96 10 00 00 	mov  %g0, %o3
40003030:	98 10 00 00 	mov  %g0, %o4
40003034:	9a 10 00 00 	mov  %g0, %o5
40003038:	9c 10 00 00 	mov  %g0, %sp
4000303c:	9e 10 00 00 	mov  %g0, %o7
40003040:	82 80 7f ff 	addcc  %g1, -1, %g1
40003044:	12 bf ff ee 	bne  40002ffc <__ajit_clear_all_gp_registers__+0x80>
40003048:	01 00 00 00 	nop 
4000304c:	82 10 20 07 	mov  7, %g1	! 7 <__DYNAMIC+0x7>
40003050:	81 e8 00 00 	restore 
40003054:	82 80 7f ff 	addcc  %g1, -1, %g1
40003058:	12 bf ff fe 	bne  40003050 <__ajit_clear_all_gp_registers__+0xd4>
4000305c:	01 00 00 00 	nop 
40003060:	81 c3 e0 08 	retl 
40003064:	01 00 00 00 	nop 

40003068 <ajit_read_from_scratch_pad>:
40003068:	80 a2 20 1f 	cmp  %o0, 0x1f
4000306c:	18 80 00 05 	bgu  40003080 <ajit_read_from_scratch_pad+0x18>
40003070:	82 10 20 00 	clr  %g1
40003074:	91 2a 20 02 	sll  %o0, 2, %o0
40003078:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
4000307c:	c2 02 00 01 	ld  [ %o0 + %g1 ], %g1
40003080:	81 c3 e0 08 	retl 
40003084:	90 10 00 01 	mov  %g1, %o0

40003088 <ajit_write_to_scratch_pad>:
40003088:	80 a2 20 1f 	cmp  %o0, 0x1f
4000308c:	18 80 00 04 	bgu  4000309c <ajit_write_to_scratch_pad+0x14>
40003090:	91 2a 20 02 	sll  %o0, 2, %o0
40003094:	03 3f ff cb 	sethi  %hi(0xffff2c00), %g1
40003098:	d2 22 00 01 	st  %o1, [ %o0 + %g1 ]
4000309c:	81 c3 e0 08 	retl 
400030a0:	01 00 00 00 	nop 

400030a4 <ajit_configure_i2c_master>:
400030a4:	81 80 20 00 	mov  %g0, %y
400030a8:	01 00 00 00 	nop 
400030ac:	01 00 00 00 	nop 
400030b0:	01 00 00 00 	nop 
400030b4:	92 72 00 09 	udiv  %o0, %o1, %o1
400030b8:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400030bc:	93 32 60 02 	srl  %o1, 2, %o1
400030c0:	82 10 62 00 	or  %g1, 0x200, %g1
400030c4:	90 10 20 00 	clr  %o0
400030c8:	81 c3 e0 08 	retl 
400030cc:	d2 20 40 00 	st  %o1, [ %g1 ]

400030d0 <ajit_i2c_master_is_ready>:
400030d0:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400030d4:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <allocatedLocks+0xbffdc3e0>
400030d8:	d0 00 40 00 	ld  [ %g1 ], %o0
400030dc:	91 32 20 0a 	srl  %o0, 0xa, %o0
400030e0:	81 c3 e0 08 	retl 
400030e4:	90 0a 20 01 	and  %o0, 1, %o0

400030e8 <ajit_i2c_master_write_command>:
400030e8:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400030ec:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3604 <allocatedLocks+0xbffdc3dc>
400030f0:	81 c3 e0 08 	retl 
400030f4:	d0 20 40 00 	st  %o0, [ %g1 ]

400030f8 <ajit_i2c_master_read_status>:
400030f8:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
400030fc:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3608 <allocatedLocks+0xbffdc3e0>
40003100:	81 c3 e0 08 	retl 
40003104:	d0 00 40 00 	ld  [ %g1 ], %o0

40003108 <ajit_i2c_master_access_slave_memory_device>:
40003108:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
4000310c:	84 10 62 08 	or  %g1, 0x208, %g2	! ffff3608 <allocatedLocks+0xbffdc3e0>
40003110:	c4 00 80 00 	ld  [ %g2 ], %g2
40003114:	80 88 a4 00 	btst  0x400, %g2
40003118:	02 80 00 11 	be  4000315c <ajit_i2c_master_access_slave_memory_device+0x54>
4000311c:	82 10 62 04 	or  %g1, 0x204, %g1
40003120:	91 2a 20 10 	sll  %o0, 0x10, %o0
40003124:	87 2a 60 1f 	sll  %o1, 0x1f, %g3
40003128:	09 18 00 00 	sethi  %hi(0x60000000), %g4
4000312c:	95 2a a0 08 	sll  %o2, 8, %o2
40003130:	90 12 00 04 	or  %o0, %g4, %o0
40003134:	90 12 00 03 	or  %o0, %g3, %o0
40003138:	94 12 00 0a 	or  %o0, %o2, %o2
4000313c:	96 12 80 0b 	or  %o2, %o3, %o3
40003140:	d6 20 40 00 	st  %o3, [ %g1 ]
40003144:	80 a2 60 00 	cmp  %o1, 0
40003148:	02 80 00 03 	be  40003154 <ajit_i2c_master_access_slave_memory_device+0x4c>
4000314c:	90 10 20 00 	clr  %o0
40003150:	90 10 00 02 	mov  %g2, %o0
40003154:	81 c3 e0 08 	retl 
40003158:	90 0a 20 ff 	and  %o0, 0xff, %o0
4000315c:	30 80 00 00 	b,a   4000315c <ajit_i2c_master_access_slave_memory_device+0x54>

40003160 <__ajit_read_core_thread_id_word__>:
40003160:	91 47 40 00 	rd  %asr29, %o0
40003164:	81 c3 e0 08 	retl 
40003168:	01 00 00 00 	nop 

4000316c <ajit_read_thread_descriptor>:
4000316c:	9d e3 bf a0 	save  %sp, -96, %sp
40003170:	83 47 00 00 	rd  %asr28, %g1
40003174:	87 30 60 1e 	srl  %g1, 0x1e, %g3
40003178:	80 a0 e0 03 	cmp  %g3, 3
4000317c:	02 80 00 0a 	be  400031a4 <ajit_read_thread_descriptor+0x38>
40003180:	84 10 20 20 	mov  0x20, %g2
40003184:	80 a0 e0 02 	cmp  %g3, 2
40003188:	02 80 00 07 	be  400031a4 <ajit_read_thread_descriptor+0x38>
4000318c:	84 10 20 10 	mov  0x10, %g2
40003190:	86 18 e0 01 	xor  %g3, 1, %g3
40003194:	80 a0 00 03 	cmp  %g0, %g3
40003198:	84 60 20 00 	subx  %g0, 0, %g2
4000319c:	84 08 a0 fc 	and  %g2, 0xfc, %g2
400031a0:	84 00 a0 08 	add  %g2, 8, %g2
400031a4:	87 30 60 1c 	srl  %g1, 0x1c, %g3
400031a8:	86 08 e0 03 	and  %g3, 3, %g3
400031ac:	80 a0 e0 03 	cmp  %g3, 3
400031b0:	02 80 00 2d 	be  40003264 <ajit_read_thread_descriptor+0xf8>
400031b4:	c4 2e 00 00 	stb  %g2, [ %i0 ]
400031b8:	80 a0 e0 02 	cmp  %g3, 2
400031bc:	02 80 00 07 	be  400031d8 <ajit_read_thread_descriptor+0x6c>
400031c0:	84 10 20 10 	mov  0x10, %g2
400031c4:	86 18 e0 01 	xor  %g3, 1, %g3
400031c8:	80 a0 00 03 	cmp  %g0, %g3
400031cc:	84 60 20 00 	subx  %g0, 0, %g2
400031d0:	84 08 a0 fc 	and  %g2, 0xfc, %g2
400031d4:	84 00 a0 08 	add  %g2, 8, %g2
400031d8:	99 30 60 1a 	srl  %g1, 0x1a, %o4
400031dc:	9b 30 60 18 	srl  %g1, 0x18, %o5
400031e0:	9f 30 60 14 	srl  %g1, 0x14, %o7
400031e4:	b3 30 60 10 	srl  %g1, 0x10, %i1
400031e8:	b5 30 60 0c 	srl  %g1, 0xc, %i2
400031ec:	b7 30 60 09 	srl  %g1, 9, %i3
400031f0:	b9 30 60 07 	srl  %g1, 7, %i4
400031f4:	bb 30 60 05 	srl  %g1, 5, %i5
400031f8:	89 30 60 02 	srl  %g1, 2, %g4
400031fc:	87 30 60 01 	srl  %g1, 1, %g3
40003200:	98 0b 20 03 	and  %o4, 3, %o4
40003204:	9a 0b 60 03 	and  %o5, 3, %o5
40003208:	9e 0b e0 0f 	and  %o7, 0xf, %o7
4000320c:	b2 0e 60 0f 	and  %i1, 0xf, %i1
40003210:	b4 0e a0 0f 	and  %i2, 0xf, %i2
40003214:	b6 0e e0 07 	and  %i3, 7, %i3
40003218:	b8 0f 20 03 	and  %i4, 3, %i4
4000321c:	ba 0f 60 03 	and  %i5, 3, %i5
40003220:	88 09 20 01 	and  %g4, 1, %g4
40003224:	86 08 e0 01 	and  %g3, 1, %g3
40003228:	82 08 60 01 	and  %g1, 1, %g1
4000322c:	c4 2e 20 01 	stb  %g2, [ %i0 + 1 ]
40003230:	d8 2e 20 02 	stb  %o4, [ %i0 + 2 ]
40003234:	da 2e 20 03 	stb  %o5, [ %i0 + 3 ]
40003238:	de 2e 20 04 	stb  %o7, [ %i0 + 4 ]
4000323c:	f2 2e 20 05 	stb  %i1, [ %i0 + 5 ]
40003240:	f4 2e 20 06 	stb  %i2, [ %i0 + 6 ]
40003244:	f6 2e 20 07 	stb  %i3, [ %i0 + 7 ]
40003248:	f8 2e 20 08 	stb  %i4, [ %i0 + 8 ]
4000324c:	fa 2e 20 09 	stb  %i5, [ %i0 + 9 ]
40003250:	c8 2e 20 0a 	stb  %g4, [ %i0 + 0xa ]
40003254:	c6 2e 20 0b 	stb  %g3, [ %i0 + 0xb ]
40003258:	c2 2e 20 0c 	stb  %g1, [ %i0 + 0xc ]
4000325c:	81 c7 e0 08 	ret 
40003260:	81 e8 00 00 	restore 
40003264:	10 bf ff dd 	b  400031d8 <ajit_read_thread_descriptor+0x6c>
40003268:	84 10 20 20 	mov  0x20, %g2

4000326c <ajit_get_core_and_thread_id>:
4000326c:	83 47 40 00 	rd  %asr29, %g1
40003270:	85 30 60 08 	srl  %g1, 8, %g2
40003274:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40003278:	81 c3 e0 08 	retl 
4000327c:	c2 2a 40 00 	stb  %g1, [ %o1 ]

40003280 <__ajit_read_cycle_count_register_high__>:
40003280:	91 47 80 00 	rd  %asr30, %o0
40003284:	81 c3 e0 08 	retl 
40003288:	01 00 00 00 	nop 

4000328c <__ajit_read_cycle_count_register_low__>:
4000328c:	91 47 c0 00 	rd  %asr31, %o0
40003290:	81 c3 e0 08 	retl 
40003294:	01 00 00 00 	nop 

40003298 <__ajit_get_clock_time>:
40003298:	99 47 c0 00 	rd  %asr31, %o4
4000329c:	83 47 80 00 	rd  %asr30, %g1
400032a0:	86 10 20 00 	clr  %g3
400032a4:	9a 10 00 0c 	mov  %o4, %o5
400032a8:	98 10 20 00 	clr  %o4
400032ac:	86 10 c0 0d 	or  %g3, %o5, %g3
400032b0:	84 10 40 0c 	or  %g1, %o4, %g2
400032b4:	92 10 00 03 	mov  %g3, %o1
400032b8:	81 c3 e0 08 	retl 
400032bc:	90 10 00 02 	mov  %g2, %o0

400032c0 <__ajit_sleep__>:
400032c0:	95 47 c0 00 	rd  %asr31, %o2
400032c4:	83 47 80 00 	rd  %asr30, %g1
400032c8:	9a 10 20 00 	clr  %o5
400032cc:	96 10 00 0a 	mov  %o2, %o3
400032d0:	9a 13 40 0b 	or  %o5, %o3, %o5
400032d4:	92 83 40 08 	addcc  %o5, %o0, %o1
400032d8:	94 10 20 00 	clr  %o2
400032dc:	98 10 40 0a 	or  %g1, %o2, %o4
400032e0:	90 43 20 00 	addx  %o4, 0, %o0
400032e4:	80 a2 00 0c 	cmp  %o0, %o4
400032e8:	08 80 00 0c 	bleu  40003318 <__ajit_sleep__+0x58>
400032ec:	01 00 00 00 	nop 
400032f0:	99 47 c0 00 	rd  %asr31, %o4
400032f4:	83 47 80 00 	rd  %asr30, %g1
400032f8:	86 10 20 00 	clr  %g3
400032fc:	9a 10 00 0c 	mov  %o4, %o5
40003300:	98 10 20 00 	clr  %o4
40003304:	98 10 40 0c 	or  %g1, %o4, %o4
40003308:	80 a2 00 0c 	cmp  %o0, %o4
4000330c:	18 bf ff f9 	bgu  400032f0 <__ajit_sleep__+0x30>
40003310:	9a 10 c0 0d 	or  %g3, %o5, %o5
40003314:	80 a2 00 0c 	cmp  %o0, %o4
40003318:	12 80 00 04 	bne  40003328 <__ajit_sleep__+0x68>
4000331c:	80 a2 40 0d 	cmp  %o1, %o5
40003320:	18 bf ff f4 	bgu  400032f0 <__ajit_sleep__+0x30>
40003324:	01 00 00 00 	nop 
40003328:	81 c3 e0 08 	retl 
4000332c:	01 00 00 00 	nop 

40003330 <__ajit_set_mmu_default_cacheable_bit__>:
40003330:	80 a0 00 08 	cmp  %g0, %o0
40003334:	84 10 20 00 	clr  %g2
40003338:	82 40 20 00 	addx  %g0, 0, %g1
4000333c:	83 28 60 08 	sll  %g1, 8, %g1
40003340:	c2 a0 80 80 	sta  %g1, [ %g2 ] #ASI_N
40003344:	81 c3 e0 08 	retl 
40003348:	01 00 00 00 	nop 

4000334c <__ajit_store_word_mmu_reg__>:
4000334c:	d0 a2 40 80 	sta  %o0, [ %o1 ] #ASI_N
40003350:	81 c3 e0 08 	retl 
40003354:	01 00 00 00 	nop 

40003358 <__ajit_store_word_mmu_bypass__>:
40003358:	d0 a2 44 00 	sta  %o0, [ %o1 ] #ASI_SCRATCHPAD
4000335c:	81 c3 e0 08 	retl 
40003360:	01 00 00 00 	nop 

40003364 <__ajit_store_word_to_physical_address__>:
40003364:	86 0a 60 0f 	and  %o1, 0xf, %g3
40003368:	80 a0 e0 0f 	cmp  %g3, 0xf
4000336c:	08 80 00 05 	bleu  40003380 <__ajit_store_word_to_physical_address__+0x1c>
40003370:	83 28 e0 02 	sll  %g3, 2, %g1
40003374:	d0 a2 84 00 	sta  %o0, [ %o2 ] #ASI_SCRATCHPAD
40003378:	81 c3 e0 08 	retl 
4000337c:	01 00 00 00 	nop 
40003380:	05 10 00 0b 	sethi  %hi(0x40002c00), %g2
40003384:	84 10 a2 fc 	or  %g2, 0x2fc, %g2	! 40002efc <ifft_thread+0x1c>
40003388:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
4000338c:	81 c0 40 00 	jmp  %g1
40003390:	01 00 00 00 	nop 
40003394:	d0 a2 85 c0 	sta  %o0, [ %o2 ] (46)
40003398:	81 c3 e0 08 	retl 
4000339c:	01 00 00 00 	nop 
400033a0:	d0 a2 85 e0 	sta  %o0, [ %o2 ] (47)
400033a4:	81 c3 e0 08 	retl 
400033a8:	01 00 00 00 	nop 
400033ac:	d0 a2 84 20 	sta  %o0, [ %o2 ] #ASI_MMU
400033b0:	81 c3 e0 08 	retl 
400033b4:	01 00 00 00 	nop 
400033b8:	d0 a2 84 40 	sta  %o0, [ %o2 ] (34)
400033bc:	81 c3 e0 08 	retl 
400033c0:	01 00 00 00 	nop 
400033c4:	d0 a2 84 60 	sta  %o0, [ %o2 ] #ASI_BLK_INIT_QUAD_LDD_AIUS
400033c8:	81 c3 e0 08 	retl 
400033cc:	01 00 00 00 	nop 
400033d0:	d0 a2 84 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD
400033d4:	81 c3 e0 08 	retl 
400033d8:	01 00 00 00 	nop 
400033dc:	d0 a2 84 a0 	sta  %o0, [ %o2 ] #ASI_QUEUE
400033e0:	81 c3 e0 08 	retl 
400033e4:	01 00 00 00 	nop 
400033e8:	d0 a2 84 c0 	sta  %o0, [ %o2 ] #ASI_QUAD_LDD_PHYS_4V
400033ec:	81 c3 e0 08 	retl 
400033f0:	01 00 00 00 	nop 
400033f4:	d0 a2 84 e0 	sta  %o0, [ %o2 ] (39)
400033f8:	81 c3 e0 08 	retl 
400033fc:	01 00 00 00 	nop 
40003400:	d0 a2 85 00 	sta  %o0, [ %o2 ] (40)
40003404:	81 c3 e0 08 	retl 
40003408:	01 00 00 00 	nop 
4000340c:	d0 a2 85 20 	sta  %o0, [ %o2 ] (41)
40003410:	81 c3 e0 08 	retl 
40003414:	01 00 00 00 	nop 
40003418:	d0 a2 85 40 	sta  %o0, [ %o2 ] (42)
4000341c:	81 c3 e0 08 	retl 
40003420:	01 00 00 00 	nop 
40003424:	d0 a2 85 60 	sta  %o0, [ %o2 ] (43)
40003428:	81 c3 e0 08 	retl 
4000342c:	01 00 00 00 	nop 
40003430:	d0 a2 85 80 	sta  %o0, [ %o2 ] #ASI_NUCLEUS_QUAD_LDD_L
40003434:	81 c3 e0 08 	retl 
40003438:	01 00 00 00 	nop 
4000343c:	d0 a2 85 a0 	sta  %o0, [ %o2 ] (45)
40003440:	81 c3 e0 08 	retl 
40003444:	01 00 00 00 	nop 

40003448 <__ajit_load_word_from_physical_address__>:
40003448:	86 0a 20 0f 	and  %o0, 0xf, %g3
4000344c:	80 a0 e0 0f 	cmp  %g3, 0xf
40003450:	08 80 00 05 	bleu  40003464 <__ajit_load_word_from_physical_address__+0x1c>
40003454:	83 28 e0 02 	sll  %g3, 2, %g1
40003458:	d0 82 44 00 	lda  [ %o1 ] #ASI_SCRATCHPAD, %o0
4000345c:	81 c3 e0 08 	retl 
40003460:	01 00 00 00 	nop 
40003464:	05 10 00 0b 	sethi  %hi(0x40002c00), %g2
40003468:	84 10 a3 3c 	or  %g2, 0x33c, %g2	! 40002f3c <ifft_thread+0x5c>
4000346c:	c2 00 80 01 	ld  [ %g2 + %g1 ], %g1
40003470:	81 c0 40 00 	jmp  %g1
40003474:	01 00 00 00 	nop 
40003478:	d0 82 45 c0 	lda  [ %o1 ] (46), %o0
4000347c:	81 c3 e0 08 	retl 
40003480:	01 00 00 00 	nop 
40003484:	d0 82 45 e0 	lda  [ %o1 ] (47), %o0
40003488:	81 c3 e0 08 	retl 
4000348c:	01 00 00 00 	nop 
40003490:	d0 82 44 20 	lda  [ %o1 ] #ASI_MMU, %o0
40003494:	81 c3 e0 08 	retl 
40003498:	01 00 00 00 	nop 
4000349c:	d0 82 44 40 	lda  [ %o1 ] (34), %o0
400034a0:	81 c3 e0 08 	retl 
400034a4:	01 00 00 00 	nop 
400034a8:	d0 82 44 60 	lda  [ %o1 ] #ASI_BLK_INIT_QUAD_LDD_AIUS, %o0
400034ac:	81 c3 e0 08 	retl 
400034b0:	01 00 00 00 	nop 
400034b4:	d0 82 44 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD, %o0
400034b8:	81 c3 e0 08 	retl 
400034bc:	01 00 00 00 	nop 
400034c0:	d0 82 44 a0 	lda  [ %o1 ] #ASI_QUEUE, %o0
400034c4:	81 c3 e0 08 	retl 
400034c8:	01 00 00 00 	nop 
400034cc:	d0 82 44 c0 	lda  [ %o1 ] #ASI_QUAD_LDD_PHYS_4V, %o0
400034d0:	81 c3 e0 08 	retl 
400034d4:	01 00 00 00 	nop 
400034d8:	d0 82 44 e0 	lda  [ %o1 ] (39), %o0
400034dc:	81 c3 e0 08 	retl 
400034e0:	01 00 00 00 	nop 
400034e4:	d0 82 45 00 	lda  [ %o1 ] (40), %o0
400034e8:	81 c3 e0 08 	retl 
400034ec:	01 00 00 00 	nop 
400034f0:	d0 82 45 20 	lda  [ %o1 ] (41), %o0
400034f4:	81 c3 e0 08 	retl 
400034f8:	01 00 00 00 	nop 
400034fc:	d0 82 45 40 	lda  [ %o1 ] (42), %o0
40003500:	81 c3 e0 08 	retl 
40003504:	01 00 00 00 	nop 
40003508:	d0 82 45 60 	lda  [ %o1 ] (43), %o0
4000350c:	81 c3 e0 08 	retl 
40003510:	01 00 00 00 	nop 
40003514:	d0 82 45 80 	lda  [ %o1 ] #ASI_NUCLEUS_QUAD_LDD_L, %o0
40003518:	81 c3 e0 08 	retl 
4000351c:	01 00 00 00 	nop 
40003520:	d0 82 45 a0 	lda  [ %o1 ] (45), %o0
40003524:	81 c3 e0 08 	retl 
40003528:	01 00 00 00 	nop 

4000352c <__ajit_load_word_mmu_reg__>:
4000352c:	d0 82 00 80 	lda  [ %o0 ] #ASI_N, %o0
40003530:	81 c3 e0 08 	retl 
40003534:	01 00 00 00 	nop 

40003538 <__ajit_load_word_mmu_bypass__>:
40003538:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
4000353c:	81 c3 e0 08 	retl 
40003540:	01 00 00 00 	nop 

40003544 <__ajit_flush_icache__>:
40003544:	81 d8 20 00 	flush  %g0
40003548:	81 c3 e0 08 	retl 
4000354c:	01 00 00 00 	nop 

40003550 <__ajit_flush_dcache__>:
40003550:	c0 a0 02 60 	sta  %g0, [ %g0 ] (19)
40003554:	81 c3 e0 08 	retl 
40003558:	01 00 00 00 	nop 

4000355c <__ajit_write_timer_control_register_via_bypass__>:
4000355c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003560:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <allocatedLocks+0xbffdbed8>
40003564:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003568:	81 c3 e0 08 	retl 
4000356c:	01 00 00 00 	nop 

40003570 <__ajit_read_timer_control_register_via_bypass__>:
40003570:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003574:	90 12 21 00 	or  %o0, 0x100, %o0	! ffff3100 <allocatedLocks+0xbffdbed8>
40003578:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
4000357c:	81 c3 e0 08 	retl 
40003580:	01 00 00 00 	nop 

40003584 <__ajit_write_timer_control_register_via_vmap__>:
40003584:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003588:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <allocatedLocks+0xbffdbed8>
4000358c:	81 c3 e0 08 	retl 
40003590:	d0 20 40 00 	st  %o0, [ %g1 ]

40003594 <__ajit_read_timer_control_register_via_vmap__>:
40003594:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003598:	82 10 61 00 	or  %g1, 0x100, %g1	! ffff3100 <allocatedLocks+0xbffdbed8>
4000359c:	81 c3 e0 08 	retl 
400035a0:	d0 00 40 00 	ld  [ %g1 ], %o0

400035a4 <__ajit_write_serial_control_register_via_bypass__>:
400035a4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400035a8:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <allocatedLocks+0xbffdbfd8>
400035ac:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
400035b0:	81 c3 e0 08 	retl 
400035b4:	01 00 00 00 	nop 

400035b8 <__ajit_read_serial_control_register_via_bypass__>:
400035b8:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400035bc:	90 12 22 00 	or  %o0, 0x200, %o0	! ffff3200 <allocatedLocks+0xbffdbfd8>
400035c0:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
400035c4:	81 c3 e0 08 	retl 
400035c8:	01 00 00 00 	nop 

400035cc <__ajit_write_serial_tx_register_via_bypass__>:
400035cc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400035d0:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <allocatedLocks+0xbffdbfdc>
400035d4:	d0 a8 44 00 	stba  %o0, [ %g1 ] #ASI_SCRATCHPAD
400035d8:	81 c3 e0 08 	retl 
400035dc:	01 00 00 00 	nop 

400035e0 <__ajit_read_serial_tx_register_via_bypass__>:
400035e0:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400035e4:	90 12 22 04 	or  %o0, 0x204, %o0	! ffff3204 <allocatedLocks+0xbffdbfdc>
400035e8:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
400035ec:	81 c3 e0 08 	retl 
400035f0:	90 0a 20 ff 	and  %o0, 0xff, %o0

400035f4 <__ajit_read_serial_rx_register_via_bypass__>:
400035f4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
400035f8:	90 12 22 08 	or  %o0, 0x208, %o0	! ffff3208 <allocatedLocks+0xbffdbfe0>
400035fc:	d0 8a 04 00 	lduba  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003600:	81 c3 e0 08 	retl 
40003604:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003608 <__ajit_write_serial_baud_limit_register_via_bypass__>:
40003608:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
4000360c:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <allocatedLocks+0xbffdbfe4>
40003610:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003614:	81 c3 e0 08 	retl 
40003618:	01 00 00 00 	nop 

4000361c <__ajit_read_serial_baud_limit_register_via_bypass__>:
4000361c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003620:	90 12 22 0c 	or  %o0, 0x20c, %o0	! ffff320c <allocatedLocks+0xbffdbfe4>
40003624:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003628:	81 c3 e0 08 	retl 
4000362c:	01 00 00 00 	nop 

40003630 <__ajit_write_serial_baud_frequency_register_via_bypass__>:
40003630:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003634:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <allocatedLocks+0xbffdbfe8>
40003638:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
4000363c:	81 c3 e0 08 	retl 
40003640:	01 00 00 00 	nop 

40003644 <__ajit_read_serial_baud_frequency_register_via_bypass__>:
40003644:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003648:	90 12 22 10 	or  %o0, 0x210, %o0	! ffff3210 <allocatedLocks+0xbffdbfe8>
4000364c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003650:	81 c3 e0 08 	retl 
40003654:	01 00 00 00 	nop 

40003658 <__ajit_serial_set_baudrate_via_bypass__>:
40003658:	91 2a 20 04 	sll  %o0, 4, %o0
4000365c:	80 a2 00 09 	cmp  %o0, %o1
40003660:	1a 80 00 1f 	bcc  400036dc <__ajit_serial_set_baudrate_via_bypass__+0x84>
40003664:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003668:	80 a2 20 00 	cmp  %o0, 0
4000366c:	02 80 00 1d 	be  400036e0 <__ajit_serial_set_baudrate_via_bypass__+0x88>
40003670:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003674:	84 10 00 09 	mov  %o1, %g2
40003678:	10 80 00 03 	b  40003684 <__ajit_serial_set_baudrate_via_bypass__+0x2c>
4000367c:	82 10 00 08 	mov  %o0, %g1
40003680:	82 10 00 03 	mov  %g3, %g1
40003684:	81 80 20 00 	mov  %g0, %y
40003688:	01 00 00 00 	nop 
4000368c:	01 00 00 00 	nop 
40003690:	01 00 00 00 	nop 
40003694:	86 70 80 01 	udiv  %g2, %g1, %g3
40003698:	86 58 c0 01 	smul  %g3, %g1, %g3
4000369c:	86 20 80 03 	sub  %g2, %g3, %g3
400036a0:	80 a0 e0 00 	cmp  %g3, 0
400036a4:	12 bf ff f7 	bne  40003680 <__ajit_serial_set_baudrate_via_bypass__+0x28>
400036a8:	84 10 00 01 	mov  %g1, %g2
400036ac:	81 80 20 00 	mov  %g0, %y
400036b0:	01 00 00 00 	nop 
400036b4:	01 00 00 00 	nop 
400036b8:	01 00 00 00 	nop 
400036bc:	84 72 00 01 	udiv  %o0, %g1, %g2
400036c0:	81 80 20 00 	mov  %g0, %y
400036c4:	01 00 00 00 	nop 
400036c8:	01 00 00 00 	nop 
400036cc:	01 00 00 00 	nop 
400036d0:	88 72 40 01 	udiv  %o1, %g1, %g4
400036d4:	88 21 00 02 	sub  %g4, %g2, %g4
400036d8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400036dc:	86 10 62 0c 	or  %g1, 0x20c, %g3	! ffff320c <allocatedLocks+0xbffdbfe4>
400036e0:	c8 a0 c4 00 	sta  %g4, [ %g3 ] #ASI_SCRATCHPAD
400036e4:	82 10 62 10 	or  %g1, 0x210, %g1
400036e8:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
400036ec:	81 c3 e0 08 	retl 
400036f0:	01 00 00 00 	nop 

400036f4 <__ajit_write_serial_control_register_via_vmap__>:
400036f4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400036f8:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <allocatedLocks+0xbffdbfd8>
400036fc:	81 c3 e0 08 	retl 
40003700:	d0 20 40 00 	st  %o0, [ %g1 ]

40003704 <__ajit_read_serial_control_register_via_vmap__>:
40003704:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003708:	82 10 62 00 	or  %g1, 0x200, %g1	! ffff3200 <allocatedLocks+0xbffdbfd8>
4000370c:	81 c3 e0 08 	retl 
40003710:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003714 <__ajit_write_serial_tx_register_via_vmap__>:
40003714:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003718:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <allocatedLocks+0xbffdbfdc>
4000371c:	81 c3 e0 08 	retl 
40003720:	d0 28 40 00 	stb  %o0, [ %g1 ]

40003724 <__ajit_read_serial_tx_register_via_vmap__>:
40003724:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003728:	82 10 62 04 	or  %g1, 0x204, %g1	! ffff3204 <allocatedLocks+0xbffdbfdc>
4000372c:	81 c3 e0 08 	retl 
40003730:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003734 <__ajit_read_serial_rx_register_via_vmap__>:
40003734:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003738:	82 10 62 08 	or  %g1, 0x208, %g1	! ffff3208 <allocatedLocks+0xbffdbfe0>
4000373c:	81 c3 e0 08 	retl 
40003740:	d0 08 40 00 	ldub  [ %g1 ], %o0

40003744 <__ajit_serial_set_baudrate_via_vmap__>:
40003744:	91 2a 20 04 	sll  %o0, 4, %o0
40003748:	80 a2 00 09 	cmp  %o0, %o1
4000374c:	1a 80 00 1f 	bcc  400037c8 <__ajit_serial_set_baudrate_via_vmap__+0x84>
40003750:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003754:	80 a2 20 00 	cmp  %o0, 0
40003758:	02 80 00 1d 	be  400037cc <__ajit_serial_set_baudrate_via_vmap__+0x88>
4000375c:	86 10 62 0c 	or  %g1, 0x20c, %g3
40003760:	84 10 00 09 	mov  %o1, %g2
40003764:	10 80 00 03 	b  40003770 <__ajit_serial_set_baudrate_via_vmap__+0x2c>
40003768:	82 10 00 08 	mov  %o0, %g1
4000376c:	82 10 00 03 	mov  %g3, %g1
40003770:	81 80 20 00 	mov  %g0, %y
40003774:	01 00 00 00 	nop 
40003778:	01 00 00 00 	nop 
4000377c:	01 00 00 00 	nop 
40003780:	86 70 80 01 	udiv  %g2, %g1, %g3
40003784:	86 58 c0 01 	smul  %g3, %g1, %g3
40003788:	86 20 80 03 	sub  %g2, %g3, %g3
4000378c:	80 a0 e0 00 	cmp  %g3, 0
40003790:	12 bf ff f7 	bne  4000376c <__ajit_serial_set_baudrate_via_vmap__+0x28>
40003794:	84 10 00 01 	mov  %g1, %g2
40003798:	81 80 20 00 	mov  %g0, %y
4000379c:	01 00 00 00 	nop 
400037a0:	01 00 00 00 	nop 
400037a4:	01 00 00 00 	nop 
400037a8:	84 72 00 01 	udiv  %o0, %g1, %g2
400037ac:	81 80 20 00 	mov  %g0, %y
400037b0:	01 00 00 00 	nop 
400037b4:	01 00 00 00 	nop 
400037b8:	01 00 00 00 	nop 
400037bc:	88 72 40 01 	udiv  %o1, %g1, %g4
400037c0:	88 21 00 02 	sub  %g4, %g2, %g4
400037c4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400037c8:	86 10 62 0c 	or  %g1, 0x20c, %g3	! ffff320c <allocatedLocks+0xbffdbfe4>
400037cc:	c8 20 c0 00 	st  %g4, [ %g3 ]
400037d0:	82 10 62 10 	or  %g1, 0x210, %g1
400037d4:	81 c3 e0 08 	retl 
400037d8:	c4 20 40 00 	st  %g2, [ %g1 ]

400037dc <__ajit_read_serial_baud_limit_register_via_vmap__>:
400037dc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400037e0:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <allocatedLocks+0xbffdbfe4>
400037e4:	81 c3 e0 08 	retl 
400037e8:	d0 00 40 00 	ld  [ %g1 ], %o0

400037ec <__ajit_write_serial_baud_limit_register_via_vmap__>:
400037ec:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
400037f0:	82 10 62 0c 	or  %g1, 0x20c, %g1	! ffff320c <allocatedLocks+0xbffdbfe4>
400037f4:	81 c3 e0 08 	retl 
400037f8:	d0 20 40 00 	st  %o0, [ %g1 ]

400037fc <__ajit_read_serial_baud_frequency_register_via_vmap__>:
400037fc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003800:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <allocatedLocks+0xbffdbfe8>
40003804:	81 c3 e0 08 	retl 
40003808:	d0 00 40 00 	ld  [ %g1 ], %o0

4000380c <__ajit_write_serial_baud_frequency_register_via_vmap__>:
4000380c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003810:	82 10 62 10 	or  %g1, 0x210, %g1	! ffff3210 <allocatedLocks+0xbffdbfe8>
40003814:	81 c3 e0 08 	retl 
40003818:	d0 20 40 00 	st  %o0, [ %g1 ]

4000381c <calculate_baud_control_values_for_uart>:
4000381c:	91 2a 20 04 	sll  %o0, 4, %o0
40003820:	80 a2 00 09 	cmp  %o0, %o1
40003824:	1a 80 00 1e 	bcc  4000389c <calculate_baud_control_values_for_uart+0x80>
40003828:	80 a2 20 00 	cmp  %o0, 0
4000382c:	02 80 00 1c 	be  4000389c <calculate_baud_control_values_for_uart+0x80>
40003830:	84 10 00 09 	mov  %o1, %g2
40003834:	10 80 00 03 	b  40003840 <calculate_baud_control_values_for_uart+0x24>
40003838:	82 10 00 08 	mov  %o0, %g1
4000383c:	82 10 00 03 	mov  %g3, %g1
40003840:	81 80 20 00 	mov  %g0, %y
40003844:	01 00 00 00 	nop 
40003848:	01 00 00 00 	nop 
4000384c:	01 00 00 00 	nop 
40003850:	86 70 80 01 	udiv  %g2, %g1, %g3
40003854:	86 58 c0 01 	smul  %g3, %g1, %g3
40003858:	86 20 80 03 	sub  %g2, %g3, %g3
4000385c:	80 a0 e0 00 	cmp  %g3, 0
40003860:	12 bf ff f7 	bne  4000383c <calculate_baud_control_values_for_uart+0x20>
40003864:	84 10 00 01 	mov  %g1, %g2
40003868:	81 80 20 00 	mov  %g0, %y
4000386c:	01 00 00 00 	nop 
40003870:	01 00 00 00 	nop 
40003874:	01 00 00 00 	nop 
40003878:	84 72 00 01 	udiv  %o0, %g1, %g2
4000387c:	c4 22 c0 00 	st  %g2, [ %o3 ]
40003880:	81 80 20 00 	mov  %g0, %y
40003884:	01 00 00 00 	nop 
40003888:	01 00 00 00 	nop 
4000388c:	01 00 00 00 	nop 
40003890:	86 72 40 01 	udiv  %o1, %g1, %g3
40003894:	84 20 c0 02 	sub  %g3, %g2, %g2
40003898:	c4 22 80 00 	st  %g2, [ %o2 ]
4000389c:	81 c3 e0 08 	retl 
400038a0:	01 00 00 00 	nop 

400038a4 <__ajit_serial_configure_inner__>:
400038a4:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
400038a8:	80 a2 60 00 	cmp  %o1, 0
400038ac:	12 80 00 03 	bne  400038b8 <__ajit_serial_configure_inner__+0x14>
400038b0:	82 10 a2 40 	or  %g2, 0x240, %g1
400038b4:	82 10 a2 00 	or  %g2, 0x200, %g1
400038b8:	80 a2 20 00 	cmp  %o0, 0
400038bc:	02 80 00 15 	be  40003910 <__ajit_serial_configure_inner__+0x6c>
400038c0:	01 00 00 00 	nop 
400038c4:	c4 00 40 00 	ld  [ %g1 ], %g2
400038c8:	80 a2 a0 00 	cmp  %o2, 0
400038cc:	02 80 00 03 	be  400038d8 <__ajit_serial_configure_inner__+0x34>
400038d0:	86 08 bf fe 	and  %g2, -2, %g3
400038d4:	86 10 a0 01 	or  %g2, 1, %g3
400038d8:	80 a2 e0 00 	cmp  %o3, 0
400038dc:	02 80 00 03 	be  400038e8 <__ajit_serial_configure_inner__+0x44>
400038e0:	84 08 ff fd 	and  %g3, -3, %g2
400038e4:	84 10 e0 02 	or  %g3, 2, %g2
400038e8:	80 a3 20 00 	cmp  %o4, 0
400038ec:	02 80 00 03 	be  400038f8 <__ajit_serial_configure_inner__+0x54>
400038f0:	86 08 bf fb 	and  %g2, -5, %g3
400038f4:	86 10 a0 04 	or  %g2, 4, %g3
400038f8:	80 a2 20 00 	cmp  %o0, 0
400038fc:	12 80 00 08 	bne  4000391c <__ajit_serial_configure_inner__+0x78>
40003900:	01 00 00 00 	nop 
40003904:	c6 a0 44 00 	sta  %g3, [ %g1 ] #ASI_SCRATCHPAD
40003908:	81 c3 e0 08 	retl 
4000390c:	01 00 00 00 	nop 
40003910:	c4 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g2
40003914:	10 bf ff ee 	b  400038cc <__ajit_serial_configure_inner__+0x28>
40003918:	80 a2 a0 00 	cmp  %o2, 0
4000391c:	81 c3 e0 08 	retl 
40003920:	c6 20 40 00 	st  %g3, [ %g1 ]

40003924 <__ajit_serial_configure_via_vmap__>:
40003924:	82 10 00 08 	mov  %o0, %g1
40003928:	96 10 00 09 	mov  %o1, %o3
4000392c:	98 10 00 0a 	mov  %o2, %o4
40003930:	90 10 20 01 	mov  1, %o0
40003934:	92 10 20 00 	clr  %o1
40003938:	94 10 00 01 	mov  %g1, %o2
4000393c:	82 13 c0 00 	mov  %o7, %g1
40003940:	7f ff ff d9 	call  400038a4 <__ajit_serial_configure_inner__>
40003944:	9e 10 40 00 	mov  %g1, %o7

40003948 <__ajit_serial_configure_via_bypass__>:
40003948:	82 10 00 08 	mov  %o0, %g1
4000394c:	96 10 00 09 	mov  %o1, %o3
40003950:	98 10 00 0a 	mov  %o2, %o4
40003954:	90 10 20 00 	clr  %o0
40003958:	92 10 20 00 	clr  %o1
4000395c:	94 10 00 01 	mov  %g1, %o2
40003960:	82 13 c0 00 	mov  %o7, %g1
40003964:	7f ff ff d0 	call  400038a4 <__ajit_serial_configure_inner__>
40003968:	9e 10 40 00 	mov  %g1, %o7

4000396c <__ajit_serial_set_baudrate_inner__>:
4000396c:	95 2a a0 04 	sll  %o2, 4, %o2
40003970:	80 a2 80 0b 	cmp  %o2, %o3
40003974:	1a 80 00 06 	bcc  4000398c <__ajit_serial_set_baudrate_inner__+0x20>
40003978:	80 a2 60 00 	cmp  %o1, 0
4000397c:	80 a2 a0 00 	cmp  %o2, 0
40003980:	32 80 00 0d 	bne,a   400039b4 <__ajit_serial_set_baudrate_inner__+0x48>
40003984:	84 10 00 0b 	mov  %o3, %g2
40003988:	80 a2 60 00 	cmp  %o1, 0
4000398c:	02 80 00 25 	be  40003a20 <__ajit_serial_set_baudrate_inner__+0xb4>
40003990:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003994:	86 10 62 4c 	or  %g1, 0x24c, %g3	! ffff324c <allocatedLocks+0xbffdc024>
40003998:	80 a2 20 00 	cmp  %o0, 0
4000399c:	12 80 00 25 	bne  40003a30 <__ajit_serial_set_baudrate_inner__+0xc4>
400039a0:	82 10 62 50 	or  %g1, 0x250, %g1
400039a4:	c8 a0 c4 00 	sta  %g4, [ %g3 ] #ASI_SCRATCHPAD
400039a8:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
400039ac:	81 c3 e0 08 	retl 
400039b0:	01 00 00 00 	nop 
400039b4:	10 80 00 03 	b  400039c0 <__ajit_serial_set_baudrate_inner__+0x54>
400039b8:	82 10 00 0a 	mov  %o2, %g1
400039bc:	82 10 00 03 	mov  %g3, %g1
400039c0:	81 80 20 00 	mov  %g0, %y
400039c4:	01 00 00 00 	nop 
400039c8:	01 00 00 00 	nop 
400039cc:	01 00 00 00 	nop 
400039d0:	86 70 80 01 	udiv  %g2, %g1, %g3
400039d4:	86 58 c0 01 	smul  %g3, %g1, %g3
400039d8:	86 20 80 03 	sub  %g2, %g3, %g3
400039dc:	80 a0 e0 00 	cmp  %g3, 0
400039e0:	12 bf ff f7 	bne  400039bc <__ajit_serial_set_baudrate_inner__+0x50>
400039e4:	84 10 00 01 	mov  %g1, %g2
400039e8:	81 80 20 00 	mov  %g0, %y
400039ec:	01 00 00 00 	nop 
400039f0:	01 00 00 00 	nop 
400039f4:	01 00 00 00 	nop 
400039f8:	84 72 80 01 	udiv  %o2, %g1, %g2
400039fc:	81 80 20 00 	mov  %g0, %y
40003a00:	01 00 00 00 	nop 
40003a04:	01 00 00 00 	nop 
40003a08:	01 00 00 00 	nop 
40003a0c:	88 72 c0 01 	udiv  %o3, %g1, %g4
40003a10:	80 a2 60 00 	cmp  %o1, 0
40003a14:	88 21 00 02 	sub  %g4, %g2, %g4
40003a18:	12 bf ff df 	bne  40003994 <__ajit_serial_set_baudrate_inner__+0x28>
40003a1c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003a20:	86 10 62 0c 	or  %g1, 0x20c, %g3	! ffff320c <allocatedLocks+0xbffdbfe4>
40003a24:	80 a2 20 00 	cmp  %o0, 0
40003a28:	02 bf ff df 	be  400039a4 <__ajit_serial_set_baudrate_inner__+0x38>
40003a2c:	82 10 62 10 	or  %g1, 0x210, %g1
40003a30:	c8 20 c0 00 	st  %g4, [ %g3 ]
40003a34:	81 c3 e0 08 	retl 
40003a38:	c4 20 40 00 	st  %g2, [ %g1 ]

40003a3c <__ajit_serial_putchar_inner__>:
40003a3c:	84 10 00 08 	mov  %o0, %g2
40003a40:	80 a2 60 00 	cmp  %o1, 0
40003a44:	02 80 00 17 	be  40003aa0 <__ajit_serial_putchar_inner__+0x64>
40003a48:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003a4c:	82 10 e2 40 	or  %g3, 0x240, %g1	! ffff3240 <allocatedLocks+0xbffdc018>
40003a50:	86 10 e2 44 	or  %g3, 0x244, %g3
40003a54:	80 a0 a0 00 	cmp  %g2, 0
40003a58:	02 80 00 0f 	be  40003a94 <__ajit_serial_putchar_inner__+0x58>
40003a5c:	01 00 00 00 	nop 
40003a60:	c2 00 40 00 	ld  [ %g1 ], %g1
40003a64:	80 88 60 01 	btst  1, %g1
40003a68:	02 80 00 09 	be  40003a8c <__ajit_serial_putchar_inner__+0x50>
40003a6c:	90 10 20 00 	clr  %o0
40003a70:	80 88 60 08 	btst  8, %g1
40003a74:	12 80 00 06 	bne  40003a8c <__ajit_serial_putchar_inner__+0x50>
40003a78:	80 a0 a0 00 	cmp  %g2, 0
40003a7c:	32 80 00 0c 	bne,a   40003aac <__ajit_serial_putchar_inner__+0x70>
40003a80:	d4 28 c0 00 	stb  %o2, [ %g3 ]
40003a84:	d4 a8 c4 00 	stba  %o2, [ %g3 ] #ASI_SCRATCHPAD
40003a88:	90 10 20 01 	mov  1, %o0
40003a8c:	81 c3 e0 08 	retl 
40003a90:	01 00 00 00 	nop 
40003a94:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40003a98:	10 bf ff f4 	b  40003a68 <__ajit_serial_putchar_inner__+0x2c>
40003a9c:	80 88 60 01 	btst  1, %g1
40003aa0:	82 10 e2 00 	or  %g3, 0x200, %g1
40003aa4:	10 bf ff ec 	b  40003a54 <__ajit_serial_putchar_inner__+0x18>
40003aa8:	86 10 e2 04 	or  %g3, 0x204, %g3
40003aac:	81 c3 e0 08 	retl 
40003ab0:	90 10 20 01 	mov  1, %o0

40003ab4 <__ajit_serial_putchar_via_vmap__>:
40003ab4:	94 10 00 08 	mov  %o0, %o2
40003ab8:	92 10 20 00 	clr  %o1
40003abc:	90 10 20 01 	mov  1, %o0
40003ac0:	82 13 c0 00 	mov  %o7, %g1
40003ac4:	7f ff ff de 	call  40003a3c <__ajit_serial_putchar_inner__>
40003ac8:	9e 10 40 00 	mov  %g1, %o7

40003acc <__ajit_serial_putchar_via_bypass__>:
40003acc:	94 10 00 08 	mov  %o0, %o2
40003ad0:	92 10 20 00 	clr  %o1
40003ad4:	90 10 20 00 	clr  %o0
40003ad8:	82 13 c0 00 	mov  %o7, %g1
40003adc:	7f ff ff d8 	call  40003a3c <__ajit_serial_putchar_inner__>
40003ae0:	9e 10 40 00 	mov  %g1, %o7

40003ae4 <__ajit_serial_getchar_inner__>:
40003ae4:	80 a2 60 00 	cmp  %o1, 0
40003ae8:	02 80 00 0f 	be  40003b24 <__ajit_serial_getchar_inner__+0x40>
40003aec:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003af0:	82 10 a2 40 	or  %g2, 0x240, %g1	! ffff3240 <allocatedLocks+0xbffdc018>
40003af4:	80 a2 20 00 	cmp  %o0, 0
40003af8:	02 80 00 0f 	be  40003b34 <__ajit_serial_getchar_inner__+0x50>
40003afc:	84 10 a2 48 	or  %g2, 0x248, %g2
40003b00:	c2 00 40 00 	ld  [ %g1 ], %g1
40003b04:	82 08 60 12 	and  %g1, 0x12, %g1
40003b08:	80 a0 60 12 	cmp  %g1, 0x12
40003b0c:	12 80 00 13 	bne  40003b58 <__ajit_serial_getchar_inner__+0x74>
40003b10:	01 00 00 00 	nop 
40003b14:	c2 08 80 00 	ldub  [ %g2 ], %g1
40003b18:	90 10 20 01 	mov  1, %o0
40003b1c:	81 c3 e0 08 	retl 
40003b20:	c2 2a 80 00 	stb  %g1, [ %o2 ]
40003b24:	82 10 a2 00 	or  %g2, 0x200, %g1
40003b28:	80 a2 20 00 	cmp  %o0, 0
40003b2c:	12 bf ff f5 	bne  40003b00 <__ajit_serial_getchar_inner__+0x1c>
40003b30:	84 10 a2 08 	or  %g2, 0x208, %g2
40003b34:	c2 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g1
40003b38:	82 08 60 12 	and  %g1, 0x12, %g1
40003b3c:	80 a0 60 12 	cmp  %g1, 0x12
40003b40:	12 80 00 06 	bne  40003b58 <__ajit_serial_getchar_inner__+0x74>
40003b44:	01 00 00 00 	nop 
40003b48:	c4 88 84 00 	lduba  [ %g2 ] #ASI_SCRATCHPAD, %g2
40003b4c:	90 10 20 01 	mov  1, %o0
40003b50:	81 c3 e0 08 	retl 
40003b54:	c4 2a 80 00 	stb  %g2, [ %o2 ]
40003b58:	81 c3 e0 08 	retl 
40003b5c:	90 10 20 00 	clr  %o0

40003b60 <__ajit_serial_getchar_via_vmap__>:
40003b60:	9d e3 bf 98 	save  %sp, -104, %sp
40003b64:	90 10 20 01 	mov  1, %o0
40003b68:	92 10 20 00 	clr  %o1
40003b6c:	7f ff ff de 	call  40003ae4 <__ajit_serial_getchar_inner__>
40003b70:	94 07 bf ff 	add  %fp, -1, %o2
40003b74:	80 a2 20 00 	cmp  %o0, 0
40003b78:	22 bf ff fc 	be,a   40003b68 <__ajit_serial_getchar_via_vmap__+0x8>
40003b7c:	90 10 20 01 	mov  1, %o0
40003b80:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
40003b84:	81 c7 e0 08 	ret 
40003b88:	81 e8 00 00 	restore 

40003b8c <__ajit_serial_getchar_via_bypass__>:
40003b8c:	9d e3 bf 98 	save  %sp, -104, %sp
40003b90:	90 10 20 00 	clr  %o0
40003b94:	92 10 20 00 	clr  %o1
40003b98:	7f ff ff d3 	call  40003ae4 <__ajit_serial_getchar_inner__>
40003b9c:	94 07 bf ff 	add  %fp, -1, %o2
40003ba0:	80 a2 20 00 	cmp  %o0, 0
40003ba4:	22 bf ff fc 	be,a   40003b94 <__ajit_serial_getchar_via_bypass__+0x8>
40003ba8:	90 10 20 00 	clr  %o0
40003bac:	f0 4f bf ff 	ldsb  [ %fp + -1 ], %i0
40003bb0:	81 c7 e0 08 	ret 
40003bb4:	81 e8 00 00 	restore 

40003bb8 <__ajit_serial_puts_inner__>:
40003bb8:	9d e3 bf a0 	save  %sp, -96, %sp
40003bbc:	80 a6 e0 00 	cmp  %i3, 0
40003bc0:	02 80 00 1a 	be  40003c28 <__ajit_serial_puts_inner__+0x70>
40003bc4:	01 00 00 00 	nop 
40003bc8:	d4 0e 80 00 	ldub  [ %i2 ], %o2
40003bcc:	95 2a a0 18 	sll  %o2, 0x18, %o2
40003bd0:	80 a2 a0 00 	cmp  %o2, 0
40003bd4:	02 80 00 15 	be  40003c28 <__ajit_serial_puts_inner__+0x70>
40003bd8:	ba 06 a0 01 	add  %i2, 1, %i5
40003bdc:	10 80 00 03 	b  40003be8 <__ajit_serial_puts_inner__+0x30>
40003be0:	b8 06 80 1b 	add  %i2, %i3, %i4
40003be4:	95 2a a0 18 	sll  %o2, 0x18, %o2
40003be8:	95 3a a0 18 	sra  %o2, 0x18, %o2
40003bec:	90 10 00 18 	mov  %i0, %o0
40003bf0:	7f ff ff 93 	call  40003a3c <__ajit_serial_putchar_inner__>
40003bf4:	92 10 00 19 	mov  %i1, %o1
40003bf8:	80 a2 20 00 	cmp  %o0, 0
40003bfc:	22 bf ff fa 	be,a   40003be4 <__ajit_serial_puts_inner__+0x2c>
40003c00:	d4 0e 80 00 	ldub  [ %i2 ], %o2
40003c04:	80 a7 40 1c 	cmp  %i5, %i4
40003c08:	02 80 00 08 	be  40003c28 <__ajit_serial_puts_inner__+0x70>
40003c0c:	b4 10 00 1d 	mov  %i5, %i2
40003c10:	ba 07 60 01 	inc  %i5
40003c14:	d4 0f 7f ff 	ldub  [ %i5 + -1 ], %o2
40003c18:	95 2a a0 18 	sll  %o2, 0x18, %o2
40003c1c:	80 a2 a0 00 	cmp  %o2, 0
40003c20:	12 bf ff f3 	bne  40003bec <__ajit_serial_puts_inner__+0x34>
40003c24:	95 3a a0 18 	sra  %o2, 0x18, %o2
40003c28:	81 c7 e0 08 	ret 
40003c2c:	81 e8 00 00 	restore 

40003c30 <__ajit_serial_puts_via_vmap__>:
40003c30:	94 10 00 08 	mov  %o0, %o2
40003c34:	96 10 00 09 	mov  %o1, %o3
40003c38:	90 10 20 01 	mov  1, %o0
40003c3c:	92 10 20 00 	clr  %o1
40003c40:	82 13 c0 00 	mov  %o7, %g1
40003c44:	7f ff ff dd 	call  40003bb8 <__ajit_serial_puts_inner__>
40003c48:	9e 10 40 00 	mov  %g1, %o7

40003c4c <__ajit_serial_puts_via_bypass__>:
40003c4c:	94 10 00 08 	mov  %o0, %o2
40003c50:	96 10 00 09 	mov  %o1, %o3
40003c54:	90 10 20 00 	clr  %o0
40003c58:	92 10 20 00 	clr  %o1
40003c5c:	82 13 c0 00 	mov  %o7, %g1
40003c60:	7f ff ff d6 	call  40003bb8 <__ajit_serial_puts_inner__>
40003c64:	9e 10 40 00 	mov  %g1, %o7

40003c68 <__ajit_serial_gets_inner__>:
40003c68:	9d e3 bf 98 	save  %sp, -104, %sp
40003c6c:	80 a6 e0 01 	cmp  %i3, 1
40003c70:	22 80 00 18 	be,a   40003cd0 <__ajit_serial_gets_inner__+0x68>
40003c74:	b6 06 80 1b 	add  %i2, %i3, %i3
40003c78:	a0 06 ff ff 	add  %i3, -1, %l0
40003c7c:	b8 10 20 00 	clr  %i4
40003c80:	ba 10 20 00 	clr  %i5
40003c84:	c0 2f bf ff 	clrb  [ %fp + -1 ]
40003c88:	90 10 00 18 	mov  %i0, %o0
40003c8c:	92 10 00 19 	mov  %i1, %o1
40003c90:	7f ff ff 95 	call  40003ae4 <__ajit_serial_getchar_inner__>
40003c94:	94 07 bf ff 	add  %fp, -1, %o2
40003c98:	80 a2 20 00 	cmp  %o0, 0
40003c9c:	22 bf ff fc 	be,a   40003c8c <__ajit_serial_gets_inner__+0x24>
40003ca0:	90 10 00 18 	mov  %i0, %o0
40003ca4:	c2 0f bf ff 	ldub  [ %fp + -1 ], %g1
40003ca8:	c2 2e 80 1c 	stb  %g1, [ %i2 + %i4 ]
40003cac:	83 28 60 18 	sll  %g1, 0x18, %g1
40003cb0:	80 a0 60 00 	cmp  %g1, 0
40003cb4:	22 80 00 07 	be,a   40003cd0 <__ajit_serial_gets_inner__+0x68>
40003cb8:	b6 06 80 1b 	add  %i2, %i3, %i3
40003cbc:	ba 07 60 01 	inc  %i5
40003cc0:	80 a7 40 10 	cmp  %i5, %l0
40003cc4:	12 bf ff f0 	bne  40003c84 <__ajit_serial_gets_inner__+0x1c>
40003cc8:	b8 10 00 1d 	mov  %i5, %i4
40003ccc:	b6 06 80 1b 	add  %i2, %i3, %i3
40003cd0:	c0 2e ff ff 	clrb  [ %i3 + -1 ]
40003cd4:	81 c7 e0 08 	ret 
40003cd8:	81 e8 00 00 	restore 

40003cdc <__ajit_serial_gets_via_vmap__>:
40003cdc:	94 10 00 08 	mov  %o0, %o2
40003ce0:	96 10 00 09 	mov  %o1, %o3
40003ce4:	90 10 20 01 	mov  1, %o0
40003ce8:	92 10 20 00 	clr  %o1
40003cec:	82 13 c0 00 	mov  %o7, %g1
40003cf0:	7f ff ff de 	call  40003c68 <__ajit_serial_gets_inner__>
40003cf4:	9e 10 40 00 	mov  %g1, %o7

40003cf8 <__ajit_serial_gets_via_bypass__>:
40003cf8:	94 10 00 08 	mov  %o0, %o2
40003cfc:	96 10 00 09 	mov  %o1, %o3
40003d00:	90 10 20 00 	clr  %o0
40003d04:	92 10 20 00 	clr  %o1
40003d08:	82 13 c0 00 	mov  %o7, %g1
40003d0c:	7f ff ff d7 	call  40003c68 <__ajit_serial_gets_inner__>
40003d10:	9e 10 40 00 	mov  %g1, %o7

40003d14 <__ajit_serial_set_uart_reset_inner__>:
40003d14:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003d18:	80 a2 60 00 	cmp  %o1, 0
40003d1c:	12 80 00 03 	bne  40003d28 <__ajit_serial_set_uart_reset_inner__+0x14>
40003d20:	82 10 a2 40 	or  %g2, 0x240, %g1
40003d24:	82 10 a2 00 	or  %g2, 0x200, %g1
40003d28:	80 a2 20 00 	cmp  %o0, 0
40003d2c:	02 80 00 0d 	be  40003d60 <__ajit_serial_set_uart_reset_inner__+0x4c>
40003d30:	01 00 00 00 	nop 
40003d34:	c6 00 40 00 	ld  [ %g1 ], %g3
40003d38:	80 a2 a0 00 	cmp  %o2, 0
40003d3c:	12 80 00 03 	bne  40003d48 <__ajit_serial_set_uart_reset_inner__+0x34>
40003d40:	84 10 e0 20 	or  %g3, 0x20, %g2
40003d44:	84 08 ff df 	and  %g3, -33, %g2
40003d48:	80 a2 20 00 	cmp  %o0, 0
40003d4c:	12 80 00 08 	bne  40003d6c <__ajit_serial_set_uart_reset_inner__+0x58>
40003d50:	01 00 00 00 	nop 
40003d54:	c4 a0 44 00 	sta  %g2, [ %g1 ] #ASI_SCRATCHPAD
40003d58:	81 c3 e0 08 	retl 
40003d5c:	01 00 00 00 	nop 
40003d60:	c6 80 44 00 	lda  [ %g1 ] #ASI_SCRATCHPAD, %g3
40003d64:	10 bf ff f6 	b  40003d3c <__ajit_serial_set_uart_reset_inner__+0x28>
40003d68:	80 a2 a0 00 	cmp  %o2, 0
40003d6c:	81 c3 e0 08 	retl 
40003d70:	c4 20 40 00 	st  %g2, [ %g1 ]

40003d74 <__ajit_serial_set_uart_reset_via_vmap__>:
40003d74:	94 10 00 08 	mov  %o0, %o2
40003d78:	92 10 20 00 	clr  %o1
40003d7c:	90 10 20 01 	mov  1, %o0
40003d80:	82 13 c0 00 	mov  %o7, %g1
40003d84:	7f ff ff e4 	call  40003d14 <__ajit_serial_set_uart_reset_inner__>
40003d88:	9e 10 40 00 	mov  %g1, %o7

40003d8c <__ajit_serial_set_uart_reset_via_bypass__>:
40003d8c:	94 10 00 08 	mov  %o0, %o2
40003d90:	92 10 20 00 	clr  %o1
40003d94:	90 10 20 00 	clr  %o0
40003d98:	82 13 c0 00 	mov  %o7, %g1
40003d9c:	7f ff ff de 	call  40003d14 <__ajit_serial_set_uart_reset_inner__>
40003da0:	9e 10 40 00 	mov  %g1, %o7

40003da4 <__ajit_write_irc_control_register_via_bypass__>:
40003da4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003da8:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003dac:	81 c3 e0 08 	retl 
40003db0:	01 00 00 00 	nop 

40003db4 <__ajit_read_irc_control_register_via_bypass__>:
40003db4:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003db8:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003dbc:	81 c3 e0 08 	retl 
40003dc0:	01 00 00 00 	nop 

40003dc4 <__ajit_write_irc_control_register_via_vmap__>:
40003dc4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003dc8:	81 c3 e0 08 	retl 
40003dcc:	d0 20 40 00 	st  %o0, [ %g1 ]

40003dd0 <__ajit_read_irc_control_register_via_vmap__>:
40003dd0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003dd4:	81 c3 e0 08 	retl 
40003dd8:	d0 00 40 00 	ld  [ %g1 ], %o0

40003ddc <__ajit_write_spi_master_register_via_bypass__>:
40003ddc:	91 2a 20 02 	sll  %o0, 2, %o0
40003de0:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003de4:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003de8:	90 02 00 01 	add  %o0, %g1, %o0
40003dec:	d2 a2 04 00 	sta  %o1, [ %o0 ] #ASI_SCRATCHPAD
40003df0:	81 c3 e0 08 	retl 
40003df4:	01 00 00 00 	nop 

40003df8 <__ajit_write_spi_master_register_via_vmap__>:
40003df8:	91 2a 20 02 	sll  %o0, 2, %o0
40003dfc:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003e00:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003e04:	81 c3 e0 08 	retl 
40003e08:	d2 2a 00 01 	stb  %o1, [ %o0 + %g1 ]

40003e0c <__ajit_read_spi_master_register_via_bypass__>:
40003e0c:	91 2a 20 02 	sll  %o0, 2, %o0
40003e10:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003e14:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003e18:	90 02 00 01 	add  %o0, %g1, %o0
40003e1c:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003e20:	81 c3 e0 08 	retl 
40003e24:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003e28 <__ajit_read_spi_master_register_via_vmap__>:
40003e28:	91 2a 20 02 	sll  %o0, 2, %o0
40003e2c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003e30:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003e34:	81 c3 e0 08 	retl 
40003e38:	d0 0a 00 01 	ldub  [ %o0 + %g1 ], %o0

40003e3c <__ajit_do_spi_transfer_via_bypass__>:
40003e3c:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003e40:	82 10 e3 00 	or  %g3, 0x300, %g1	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003e44:	d2 a0 44 00 	sta  %o1, [ %g1 ] #ASI_SCRATCHPAD
40003e48:	82 0a 20 07 	and  %o0, 7, %g1
40003e4c:	94 0a a0 01 	and  %o2, 1, %o2
40003e50:	83 28 60 03 	sll  %g1, 3, %g1
40003e54:	94 02 80 0a 	add  %o2, %o2, %o2
40003e58:	82 10 60 01 	or  %g1, 1, %g1
40003e5c:	86 10 e3 08 	or  %g3, 0x308, %g3
40003e60:	94 12 80 01 	or  %o2, %g1, %o2
40003e64:	d4 a0 c4 00 	sta  %o2, [ %g3 ] #ASI_SCRATCHPAD
40003e68:	10 80 00 04 	b  40003e78 <__ajit_do_spi_transfer_via_bypass__+0x3c>
40003e6c:	03 00 00 08 	sethi  %hi(0x2000), %g1
40003e70:	02 80 00 07 	be  40003e8c <__ajit_do_spi_transfer_via_bypass__+0x50>
40003e74:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003e78:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
40003e7c:	80 88 a0 01 	btst  1, %g2
40003e80:	32 bf ff fc 	bne,a   40003e70 <__ajit_do_spi_transfer_via_bypass__+0x34>
40003e84:	82 80 7f ff 	addcc  %g1, -1, %g1
40003e88:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003e8c:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003e90:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003e94:	81 c3 e0 08 	retl 
40003e98:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003e9c <__ajit_do_spi_transfer_via_vmap__>:
40003e9c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003ea0:	90 0a 20 07 	and  %o0, 7, %o0
40003ea4:	84 10 63 00 	or  %g1, 0x300, %g2
40003ea8:	91 2a 20 03 	sll  %o0, 3, %o0
40003eac:	d2 20 80 00 	st  %o1, [ %g2 ]
40003eb0:	90 12 20 01 	or  %o0, 1, %o0
40003eb4:	82 10 63 08 	or  %g1, 0x308, %g1
40003eb8:	94 0a a0 01 	and  %o2, 1, %o2
40003ebc:	94 02 80 0a 	add  %o2, %o2, %o2
40003ec0:	94 12 80 08 	or  %o2, %o0, %o2
40003ec4:	90 10 00 09 	mov  %o1, %o0
40003ec8:	81 c3 e0 08 	retl 
40003ecc:	d4 20 40 00 	st  %o2, [ %g1 ]

40003ed0 <__ajit_configure_spi_master_via_bypass___>:
40003ed0:	90 0a 20 0f 	and  %o0, 0xf, %o0
40003ed4:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003ed8:	90 12 20 10 	or  %o0, 0x10, %o0
40003edc:	82 10 63 0c 	or  %g1, 0x30c, %g1
40003ee0:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40003ee4:	81 c3 e0 08 	retl 
40003ee8:	01 00 00 00 	nop 

40003eec <__ajit_configure_spi_master_via_vmap___>:
40003eec:	90 0a 20 0f 	and  %o0, 0xf, %o0
40003ef0:	05 3f ff cc 	sethi  %hi(0xffff3000), %g2
40003ef4:	82 12 20 10 	or  %o0, 0x10, %g1
40003ef8:	84 10 a3 0c 	or  %g2, 0x30c, %g2
40003efc:	81 c3 e0 08 	retl 
40003f00:	c2 20 80 00 	st  %g1, [ %g2 ]

40003f04 <__ajit_do_spi_transfer_inner__>:
40003f04:	92 0a 60 07 	and  %o1, 7, %o1
40003f08:	83 2a 60 03 	sll  %o1, 3, %g1
40003f0c:	82 10 60 01 	or  %g1, 1, %g1
40003f10:	96 0a e0 01 	and  %o3, 1, %o3
40003f14:	80 a2 20 00 	cmp  %o0, 0
40003f18:	96 02 c0 0b 	add  %o3, %o3, %o3
40003f1c:	96 12 c0 01 	or  %o3, %g1, %o3
40003f20:	02 80 00 20 	be  40003fa0 <__ajit_do_spi_transfer_inner__+0x9c>
40003f24:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f28:	84 10 63 00 	or  %g1, 0x300, %g2	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003f2c:	d4 20 80 00 	st  %o2, [ %g2 ]
40003f30:	96 0a e0 ff 	and  %o3, 0xff, %o3
40003f34:	82 10 63 08 	or  %g1, 0x308, %g1
40003f38:	d6 20 40 00 	st  %o3, [ %g1 ]
40003f3c:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003f40:	03 00 00 08 	sethi  %hi(0x2000), %g1
40003f44:	10 80 00 08 	b  40003f64 <__ajit_do_spi_transfer_inner__+0x60>
40003f48:	86 10 e3 08 	or  %g3, 0x308, %g3
40003f4c:	80 88 a0 01 	btst  1, %g2
40003f50:	02 80 00 0d 	be  40003f84 <__ajit_do_spi_transfer_inner__+0x80>
40003f54:	80 a2 20 00 	cmp  %o0, 0
40003f58:	82 80 7f ff 	addcc  %g1, -1, %g1
40003f5c:	02 80 00 0a 	be  40003f84 <__ajit_do_spi_transfer_inner__+0x80>
40003f60:	80 a2 20 00 	cmp  %o0, 0
40003f64:	80 a2 20 00 	cmp  %o0, 0
40003f68:	32 bf ff f9 	bne,a   40003f4c <__ajit_do_spi_transfer_inner__+0x48>
40003f6c:	c4 00 c0 00 	ld  [ %g3 ], %g2
40003f70:	c4 80 c4 00 	lda  [ %g3 ] #ASI_SCRATCHPAD, %g2
40003f74:	80 88 a0 01 	btst  1, %g2
40003f78:	32 bf ff f9 	bne,a   40003f5c <__ajit_do_spi_transfer_inner__+0x58>
40003f7c:	82 80 7f ff 	addcc  %g1, -1, %g1
40003f80:	80 a2 20 00 	cmp  %o0, 0
40003f84:	32 80 00 0d 	bne,a   40003fb8 <__ajit_do_spi_transfer_inner__+0xb4>
40003f88:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003f8c:	11 3f ff cc 	sethi  %hi(0xffff3000), %o0
40003f90:	90 12 23 00 	or  %o0, 0x300, %o0	! ffff3300 <allocatedLocks+0xbffdc0d8>
40003f94:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40003f98:	81 c3 e0 08 	retl 
40003f9c:	90 0a 20 ff 	and  %o0, 0xff, %o0
40003fa0:	84 10 63 00 	or  %g1, 0x300, %g2
40003fa4:	d4 a0 84 00 	sta  %o2, [ %g2 ] #ASI_SCRATCHPAD
40003fa8:	82 10 63 08 	or  %g1, 0x308, %g1
40003fac:	d6 a0 44 00 	sta  %o3, [ %g1 ] #ASI_SCRATCHPAD
40003fb0:	10 bf ff e4 	b  40003f40 <__ajit_do_spi_transfer_inner__+0x3c>
40003fb4:	07 3f ff cc 	sethi  %hi(0xffff3000), %g3
40003fb8:	82 10 63 00 	or  %g1, 0x300, %g1
40003fbc:	d0 00 40 00 	ld  [ %g1 ], %o0
40003fc0:	81 c3 e0 08 	retl 
40003fc4:	90 0a 20 ff 	and  %o0, 0xff, %o0

40003fc8 <__ajit_gpio_xfer__>:
40003fc8:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40003fcc:	90 0a 20 07 	and  %o0, 7, %o0
40003fd0:	88 10 63 00 	or  %g1, 0x300, %g4
40003fd4:	87 2a 20 03 	sll  %o0, 3, %g3
40003fd8:	82 10 63 08 	or  %g1, 0x308, %g1
40003fdc:	d2 29 00 00 	stb  %o1, [ %g4 ]
40003fe0:	84 10 e0 03 	or  %g3, 3, %g2
40003fe4:	c4 28 40 00 	stb  %g2, [ %g1 ]
40003fe8:	86 10 00 02 	mov  %g2, %g3
40003fec:	82 10 21 00 	mov  0x100, %g1
40003ff0:	82 00 7f ff 	add  %g1, -1, %g1
40003ff4:	85 38 60 1f 	sra  %g1, 0x1f, %g2
40003ff8:	84 20 80 01 	sub  %g2, %g1, %g2
40003ffc:	85 30 a0 1f 	srl  %g2, 0x1f, %g2
40004000:	80 88 c0 02 	btst  %g3, %g2
40004004:	12 bf ff fc 	bne  40003ff4 <__ajit_gpio_xfer__+0x2c>
40004008:	82 00 7f ff 	add  %g1, -1, %g1
4000400c:	03 3f ff cc 	sethi  %hi(0xffff3000), %g1
40004010:	82 10 63 00 	or  %g1, 0x300, %g1	! ffff3300 <allocatedLocks+0xbffdc0d8>
40004014:	81 c3 e0 08 	retl 
40004018:	d0 08 40 00 	ldub  [ %g1 ], %o0

4000401c <__ajit_read_gpio_32_via_vmap__>:
4000401c:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004020:	82 10 60 04 	or  %g1, 4, %g1	! ffff3404 <allocatedLocks+0xbffdc1dc>
40004024:	81 c3 e0 08 	retl 
40004028:	d0 00 40 00 	ld  [ %g1 ], %o0

4000402c <__ajit_write_gpio_32_via_vmap__>:
4000402c:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004030:	81 c3 e0 08 	retl 
40004034:	d0 20 40 00 	st  %o0, [ %g1 ]

40004038 <__ajit_read_gpio_32_via_bypass__>:
40004038:	11 3f ff cd 	sethi  %hi(0xffff3400), %o0
4000403c:	90 12 20 04 	or  %o0, 4, %o0	! ffff3404 <allocatedLocks+0xbffdc1dc>
40004040:	d0 82 04 00 	lda  [ %o0 ] #ASI_SCRATCHPAD, %o0
40004044:	81 c3 e0 08 	retl 
40004048:	01 00 00 00 	nop 

4000404c <__ajit_write_gpio_32_via_bypass__>:
4000404c:	03 3f ff cd 	sethi  %hi(0xffff3400), %g1
40004050:	d0 a0 44 00 	sta  %o0, [ %g1 ] #ASI_SCRATCHPAD
40004054:	81 c3 e0 08 	retl 
40004058:	01 00 00 00 	nop 

4000405c <__ajit_ta_0__>:
4000405c:	91 d0 20 00 	ta  0
40004060:	01 00 00 00 	nop 
40004064:	01 00 00 00 	nop 
40004068:	81 c3 e0 08 	retl 
4000406c:	01 00 00 00 	nop 

40004070 <__ajit_fsqrtd__>:
40004070:	c1 1a 00 00 	ldd  [ %o0 ], %f0
40004074:	85 a0 05 40 	fsqrtd  %f0, %f2
40004078:	c5 3a 40 00 	std  %f2, [ %o1 ]
4000407c:	81 c3 e0 08 	retl 
40004080:	01 00 00 00 	nop 

40004084 <__ajit_fsqrts__>:
40004084:	c1 02 00 00 	ld  [ %o0 ], %f0
40004088:	83 a0 05 20 	fsqrts  %f0, %f1
4000408c:	c3 22 40 00 	st  %f1, [ %o1 ]
40004090:	81 c3 e0 08 	retl 
40004094:	01 00 00 00 	nop 

40004098 <__ajit_fitod__>:
40004098:	c1 02 00 00 	ld  [ %o0 ], %f0
4000409c:	85 a0 19 00 	fitod  %f0, %f2
400040a0:	c5 3a 40 00 	std  %f2, [ %o1 ]
400040a4:	81 c3 e0 08 	retl 
400040a8:	01 00 00 00 	nop 

400040ac <__ajit_fitos__>:
400040ac:	c1 02 00 00 	ld  [ %o0 ], %f0
400040b0:	83 a0 18 80 	fitos  %f0, %f1
400040b4:	c3 22 40 00 	st  %f1, [ %o1 ]
400040b8:	81 c3 e0 08 	retl 
400040bc:	01 00 00 00 	nop 

400040c0 <__ajit_fdtoi__>:
400040c0:	c1 1a 00 00 	ldd  [ %o0 ], %f0
400040c4:	85 a0 1a 40 	fdtoi  %f0, %f2
400040c8:	c5 22 40 00 	st  %f2, [ %o1 ]
400040cc:	81 c3 e0 08 	retl 
400040d0:	01 00 00 00 	nop 

400040d4 <__ajit_fstoi__>:
400040d4:	c1 02 00 00 	ld  [ %o0 ], %f0
400040d8:	83 a0 1a 20 	fstoi  %f0, %f1
400040dc:	c3 22 40 00 	st  %f1, [ %o1 ]
400040e0:	81 c3 e0 08 	retl 
400040e4:	01 00 00 00 	nop 

400040e8 <__GI_cos>:
400040e8:	9d e3 bf 88 	save  %sp, -120, %sp
400040ec:	03 20 00 00 	sethi  %hi(0x80000000), %g1
400040f0:	f0 3f bf e8 	std  %i0, [ %fp + -24 ]
400040f4:	84 2e 00 01 	andn  %i0, %g1, %g2
400040f8:	2f 00 00 31 	sethi  %hi(0xc400), %l7
400040fc:	40 00 1b c1 	call  4000b000 <__sparc_get_pc_thunk.l7>
40004100:	ae 05 e0 84 	add  %l7, 0x84, %l7	! c484 <__DYNAMIC+0xc484>
40004104:	03 0f fa 48 	sethi  %hi(0x3fe92000), %g1
40004108:	82 10 61 fb 	or  %g1, 0x1fb, %g1	! 3fe921fb <__DYNAMIC+0x3fe921fb>
4000410c:	80 a0 80 01 	cmp  %g2, %g1
40004110:	14 80 00 09 	bg  40004134 <__GI_cos+0x4c>
40004114:	c1 1f bf e8 	ldd  [ %fp + -24 ], %f0
40004118:	03 00 00 00 	sethi  %hi(0), %g1
4000411c:	90 10 00 18 	mov  %i0, %o0
40004120:	82 18 7d 58 	xor  %g1, -680, %g1
40004124:	92 10 00 19 	mov  %i1, %o1
40004128:	82 05 c0 01 	add  %l7, %g1, %g1
4000412c:	10 80 00 16 	b  40004184 <__GI_cos+0x9c>
40004130:	d4 18 40 00 	ldd  [ %g1 ], %o2
40004134:	03 1f fb ff 	sethi  %hi(0x7feffc00), %g1
40004138:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fefffff <allocatedLocks+0x3fee8dd7>
4000413c:	80 a0 80 01 	cmp  %g2, %g1
40004140:	24 80 00 05 	ble,a   40004154 <__GI_cos+0x6c>
40004144:	c1 3f bf e8 	std  %f0, [ %fp + -24 ]
40004148:	81 a0 08 c0 	fsubd  %f0, %f0, %f0
4000414c:	81 c7 e0 08 	ret 
40004150:	81 e8 00 00 	restore 
40004154:	94 07 bf f0 	add  %fp, -16, %o2
40004158:	40 00 00 5e 	call  400042d0 <__ieee754_rem_pio2>
4000415c:	d0 1f bf e8 	ldd  [ %fp + -24 ], %o0
40004160:	90 0a 20 03 	and  %o0, 3, %o0
40004164:	80 a2 20 01 	cmp  %o0, 1
40004168:	02 80 00 0b 	be  40004194 <__GI_cos+0xac>
4000416c:	80 a2 20 02 	cmp  %o0, 2
40004170:	02 80 00 10 	be  400041b0 <__GI_cos+0xc8>
40004174:	80 a2 20 00 	cmp  %o0, 0
40004178:	d4 1f bf f8 	ldd  [ %fp + -8 ], %o2
4000417c:	12 80 00 13 	bne  400041c8 <__GI_cos+0xe0>
40004180:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
40004184:	40 00 01 4c 	call  400046b4 <__kernel_cos>
40004188:	01 00 00 00 	nop 
4000418c:	81 c7 e0 08 	ret 
40004190:	81 e8 00 00 	restore 
40004194:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
40004198:	d4 1f bf f8 	ldd  [ %fp + -8 ], %o2
4000419c:	40 00 03 cb 	call  400050c8 <__kernel_sin>
400041a0:	98 10 20 01 	mov  1, %o4
400041a4:	81 a0 00 a0 	fnegs  %f0, %f0
400041a8:	81 c7 e0 08 	ret 
400041ac:	81 e8 00 00 	restore 
400041b0:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
400041b4:	40 00 01 40 	call  400046b4 <__kernel_cos>
400041b8:	d4 1f bf f8 	ldd  [ %fp + -8 ], %o2
400041bc:	81 a0 00 a0 	fnegs  %f0, %f0
400041c0:	81 c7 e0 08 	ret 
400041c4:	81 e8 00 00 	restore 
400041c8:	40 00 03 c0 	call  400050c8 <__kernel_sin>
400041cc:	98 10 20 01 	mov  1, %o4
400041d0:	81 c7 e0 08 	ret 
400041d4:	81 e8 00 00 	restore 

400041d8 <__GI_sin>:
400041d8:	9d e3 bf 88 	save  %sp, -120, %sp
400041dc:	03 20 00 00 	sethi  %hi(0x80000000), %g1
400041e0:	f0 3f bf e8 	std  %i0, [ %fp + -24 ]
400041e4:	84 2e 00 01 	andn  %i0, %g1, %g2
400041e8:	2f 00 00 30 	sethi  %hi(0xc000), %l7
400041ec:	40 00 1b 85 	call  4000b000 <__sparc_get_pc_thunk.l7>
400041f0:	ae 05 e3 94 	add  %l7, 0x394, %l7	! c394 <__DYNAMIC+0xc394>
400041f4:	03 0f fa 48 	sethi  %hi(0x3fe92000), %g1
400041f8:	82 10 61 fb 	or  %g1, 0x1fb, %g1	! 3fe921fb <__DYNAMIC+0x3fe921fb>
400041fc:	80 a0 80 01 	cmp  %g2, %g1
40004200:	14 80 00 0a 	bg  40004228 <__GI_sin+0x50>
40004204:	c1 1f bf e8 	ldd  [ %fp + -24 ], %f0
40004208:	03 00 00 00 	sethi  %hi(0), %g1
4000420c:	90 10 00 18 	mov  %i0, %o0
40004210:	82 18 7d 58 	xor  %g1, -680, %g1
40004214:	92 10 00 19 	mov  %i1, %o1
40004218:	82 05 c0 01 	add  %l7, %g1, %g1
4000421c:	98 10 20 00 	clr  %o4
40004220:	10 80 00 17 	b  4000427c <__GI_sin+0xa4>
40004224:	d4 18 40 00 	ldd  [ %g1 ], %o2
40004228:	03 1f fb ff 	sethi  %hi(0x7feffc00), %g1
4000422c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fefffff <allocatedLocks+0x3fee8dd7>
40004230:	80 a0 80 01 	cmp  %g2, %g1
40004234:	24 80 00 05 	ble,a   40004248 <__GI_sin+0x70>
40004238:	c1 3f bf e8 	std  %f0, [ %fp + -24 ]
4000423c:	81 a0 08 c0 	fsubd  %f0, %f0, %f0
40004240:	81 c7 e0 08 	ret 
40004244:	81 e8 00 00 	restore 
40004248:	94 07 bf f0 	add  %fp, -16, %o2
4000424c:	40 00 00 21 	call  400042d0 <__ieee754_rem_pio2>
40004250:	d0 1f bf e8 	ldd  [ %fp + -24 ], %o0
40004254:	90 0a 20 03 	and  %o0, 3, %o0
40004258:	80 a2 20 01 	cmp  %o0, 1
4000425c:	02 80 00 0c 	be  4000428c <__GI_sin+0xb4>
40004260:	80 a2 20 02 	cmp  %o0, 2
40004264:	02 80 00 0f 	be  400042a0 <__GI_sin+0xc8>
40004268:	80 a2 20 00 	cmp  %o0, 0
4000426c:	d4 1f bf f8 	ldd  [ %fp + -8 ], %o2
40004270:	12 80 00 13 	bne  400042bc <__GI_sin+0xe4>
40004274:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
40004278:	98 10 20 01 	mov  1, %o4
4000427c:	40 00 03 93 	call  400050c8 <__kernel_sin>
40004280:	01 00 00 00 	nop 
40004284:	81 c7 e0 08 	ret 
40004288:	81 e8 00 00 	restore 
4000428c:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
40004290:	40 00 01 09 	call  400046b4 <__kernel_cos>
40004294:	d4 1f bf f8 	ldd  [ %fp + -8 ], %o2
40004298:	81 c7 e0 08 	ret 
4000429c:	81 e8 00 00 	restore 
400042a0:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
400042a4:	d4 1f bf f8 	ldd  [ %fp + -8 ], %o2
400042a8:	40 00 03 88 	call  400050c8 <__kernel_sin>
400042ac:	98 10 20 01 	mov  1, %o4
400042b0:	81 a0 00 a0 	fnegs  %f0, %f0
400042b4:	81 c7 e0 08 	ret 
400042b8:	81 e8 00 00 	restore 
400042bc:	40 00 00 fe 	call  400046b4 <__kernel_cos>
400042c0:	01 00 00 00 	nop 
400042c4:	81 a0 00 a0 	fnegs  %f0, %f0
400042c8:	81 c7 e0 08 	ret 
400042cc:	81 e8 00 00 	restore 

400042d0 <__ieee754_rem_pio2>:
400042d0:	9d e3 bf 78 	save  %sp, -136, %sp
400042d4:	f0 3f bf e0 	std  %i0, [ %fp + -32 ]
400042d8:	2f 00 00 30 	sethi  %hi(0xc000), %l7
400042dc:	40 00 1b 49 	call  4000b000 <__sparc_get_pc_thunk.l7>
400042e0:	ae 05 e2 a4 	add  %l7, 0x2a4, %l7	! c2a4 <__DYNAMIC+0xc2a4>
400042e4:	39 20 00 00 	sethi  %hi(0x80000000), %i4
400042e8:	09 0f fa 48 	sethi  %hi(0x3fe92000), %g4
400042ec:	b8 2e 00 1c 	andn  %i0, %i4, %i4
400042f0:	88 11 21 fb 	or  %g4, 0x1fb, %g4
400042f4:	80 a7 00 04 	cmp  %i4, %g4
400042f8:	14 80 00 09 	bg  4000431c <__ieee754_rem_pio2+0x4c>
400042fc:	d1 1f bf e0 	ldd  [ %fp + -32 ], %f8
40004300:	d1 3e 80 00 	std  %f8, [ %i2 ]
40004304:	03 00 00 00 	sethi  %hi(0), %g1
40004308:	82 18 7d 58 	xor  %g1, -680, %g1
4000430c:	82 05 c0 01 	add  %l7, %g1, %g1
40004310:	d1 18 40 00 	ldd  [ %g1 ], %f8
40004314:	10 80 00 b1 	b  400045d8 <__ieee754_rem_pio2+0x308>
40004318:	d1 3e a0 08 	std  %f8, [ %i2 + 8 ]
4000431c:	05 10 00 b6 	sethi  %hi(0x4002d800), %g2
40004320:	84 10 a1 7b 	or  %g2, 0x17b, %g2	! 4002d97b <allocatedLocks+0x16753>
40004324:	80 a7 00 02 	cmp  %i4, %g2
40004328:	14 80 00 3a 	bg  40004410 <__ieee754_rem_pio2+0x140>
4000432c:	ba 10 00 18 	mov  %i0, %i5
40004330:	3b 00 00 00 	sethi  %hi(0), %i5
40004334:	80 a6 20 00 	cmp  %i0, 0
40004338:	ba 1f 7e e0 	xor  %i5, -288, %i5
4000433c:	ba 05 c0 1d 	add  %l7, %i5, %i5
40004340:	04 80 00 1b 	ble  400043ac <__ieee754_rem_pio2+0xdc>
40004344:	d5 1f 40 00 	ldd  [ %i5 ], %f10
40004348:	03 0f fe 48 	sethi  %hi(0x3ff92000), %g1
4000434c:	82 10 61 fb 	or  %g1, 0x1fb, %g1	! 3ff921fb <__DYNAMIC+0x3ff921fb>
40004350:	80 a7 00 01 	cmp  %i4, %g1
40004354:	02 80 00 06 	be  4000436c <__ieee754_rem_pio2+0x9c>
40004358:	91 a2 08 ca 	fsubd  %f8, %f10, %f8
4000435c:	03 00 00 00 	sethi  %hi(0), %g1
40004360:	82 18 7e e8 	xor  %g1, -280, %g1
40004364:	10 80 00 0a 	b  4000438c <__ieee754_rem_pio2+0xbc>
40004368:	82 05 c0 01 	add  %l7, %g1, %g1
4000436c:	03 00 00 00 	sethi  %hi(0), %g1
40004370:	82 18 7e f0 	xor  %g1, -272, %g1
40004374:	82 05 c0 01 	add  %l7, %g1, %g1
40004378:	d9 18 40 00 	ldd  [ %g1 ], %f12
4000437c:	03 00 00 00 	sethi  %hi(0), %g1
40004380:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
40004384:	82 18 7e f8 	xor  %g1, -264, %g1
40004388:	82 05 c0 01 	add  %l7, %g1, %g1
4000438c:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004390:	99 a2 08 ca 	fsubd  %f8, %f10, %f12
40004394:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
40004398:	d9 3e 80 00 	std  %f12, [ %i2 ]
4000439c:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
400043a0:	d5 3e a0 08 	std  %f10, [ %i2 + 8 ]
400043a4:	81 c7 e0 08 	ret 
400043a8:	91 e8 20 01 	restore  %g0, 1, %o0
400043ac:	03 0f fe 48 	sethi  %hi(0x3ff92000), %g1
400043b0:	82 10 61 fb 	or  %g1, 0x1fb, %g1	! 3ff921fb <__DYNAMIC+0x3ff921fb>
400043b4:	80 a7 00 01 	cmp  %i4, %g1
400043b8:	02 80 00 06 	be  400043d0 <__ieee754_rem_pio2+0x100>
400043bc:	91 a2 08 4a 	faddd  %f8, %f10, %f8
400043c0:	03 00 00 00 	sethi  %hi(0), %g1
400043c4:	82 18 7e e8 	xor  %g1, -280, %g1
400043c8:	10 80 00 0a 	b  400043f0 <__ieee754_rem_pio2+0x120>
400043cc:	82 05 c0 01 	add  %l7, %g1, %g1
400043d0:	03 00 00 00 	sethi  %hi(0), %g1
400043d4:	82 18 7e f0 	xor  %g1, -272, %g1
400043d8:	82 05 c0 01 	add  %l7, %g1, %g1
400043dc:	d9 18 40 00 	ldd  [ %g1 ], %f12
400043e0:	03 00 00 00 	sethi  %hi(0), %g1
400043e4:	91 a2 08 4c 	faddd  %f8, %f12, %f8
400043e8:	82 18 7e f8 	xor  %g1, -264, %g1
400043ec:	82 05 c0 01 	add  %l7, %g1, %g1
400043f0:	d5 18 40 00 	ldd  [ %g1 ], %f10
400043f4:	99 a2 08 4a 	faddd  %f8, %f10, %f12
400043f8:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
400043fc:	d9 3e 80 00 	std  %f12, [ %i2 ]
40004400:	95 a2 08 4a 	faddd  %f8, %f10, %f10
40004404:	d5 3e a0 08 	std  %f10, [ %i2 + 8 ]
40004408:	81 c7 e0 08 	ret 
4000440c:	91 e8 3f ff 	restore  %g0, -1, %o0
40004410:	03 10 4e 48 	sethi  %hi(0x41392000), %g1
40004414:	82 10 61 fb 	or  %g1, 0x1fb, %g1	! 413921fb <allocatedLocks+0x137afd3>
40004418:	80 a7 00 01 	cmp  %i4, %g1
4000441c:	14 80 00 68 	bg  400045bc <__ieee754_rem_pio2+0x2ec>
40004420:	03 1f fb ff 	sethi  %hi(0x7feffc00), %g1
40004424:	d1 3f bf e0 	std  %f8, [ %fp + -32 ]
40004428:	40 00 03 78 	call  40005208 <__GI_fabs>
4000442c:	d0 1f bf e0 	ldd  [ %fp + -32 ], %o0
40004430:	03 00 00 00 	sethi  %hi(0), %g1
40004434:	82 18 7f 00 	xor  %g1, -256, %g1
40004438:	82 05 c0 01 	add  %l7, %g1, %g1
4000443c:	d1 18 40 00 	ldd  [ %g1 ], %f8
40004440:	03 00 00 00 	sethi  %hi(0), %g1
40004444:	91 a0 09 48 	fmuld  %f0, %f8, %f8
40004448:	82 18 7f 08 	xor  %g1, -248, %g1
4000444c:	82 05 c0 01 	add  %l7, %g1, %g1
40004450:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004454:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40004458:	03 00 00 00 	sethi  %hi(0), %g1
4000445c:	95 a0 1a 48 	fdtoi  %f8, %f10
40004460:	82 18 7e e0 	xor  %g1, -288, %g1
40004464:	d5 27 bf dc 	st  %f10, [ %fp + -36 ]
40004468:	82 05 c0 01 	add  %l7, %g1, %g1
4000446c:	95 a0 19 0a 	fitod  %f10, %f10
40004470:	d1 18 40 00 	ldd  [ %g1 ], %f8
40004474:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40004478:	f0 07 bf dc 	ld  [ %fp + -36 ], %i0
4000447c:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
40004480:	03 00 00 00 	sethi  %hi(0), %g1
40004484:	80 a6 20 1f 	cmp  %i0, 0x1f
40004488:	82 18 7e e8 	xor  %g1, -280, %g1
4000448c:	82 05 c0 01 	add  %l7, %g1, %g1
40004490:	d1 18 40 00 	ldd  [ %g1 ], %f8
40004494:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40004498:	14 80 00 0d 	bg  400044cc <__ieee754_rem_pio2+0x1fc>
4000449c:	99 a0 08 c8 	fsubd  %f0, %f8, %f12
400044a0:	03 00 00 01 	sethi  %hi(0x400), %g1
400044a4:	84 06 3f ff 	add  %i0, -1, %g2
400044a8:	82 18 7e 80 	xor  %g1, -384, %g1
400044ac:	85 28 a0 02 	sll  %g2, 2, %g2
400044b0:	82 05 c0 01 	add  %l7, %g1, %g1
400044b4:	c2 00 40 02 	ld  [ %g1 + %g2 ], %g1
400044b8:	80 a7 00 01 	cmp  %i4, %g1
400044bc:	22 80 00 05 	be,a   400044d0 <__ieee754_rem_pio2+0x200>
400044c0:	d9 27 bf dc 	st  %f12, [ %fp + -36 ]
400044c4:	10 80 00 35 	b  40004598 <__ieee754_rem_pio2+0x2c8>
400044c8:	d9 3e 80 00 	std  %f12, [ %i2 ]
400044cc:	d9 27 bf dc 	st  %f12, [ %fp + -36 ]
400044d0:	d9 3e 80 00 	std  %f12, [ %i2 ]
400044d4:	b9 3f 20 14 	sra  %i4, 0x14, %i4
400044d8:	c4 07 bf dc 	ld  [ %fp + -36 ], %g2
400044dc:	83 30 a0 14 	srl  %g2, 0x14, %g1
400044e0:	82 08 67 ff 	and  %g1, 0x7ff, %g1
400044e4:	82 27 00 01 	sub  %i4, %g1, %g1
400044e8:	80 a0 60 10 	cmp  %g1, 0x10
400044ec:	24 80 00 2c 	ble,a   4000459c <__ieee754_rem_pio2+0x2cc>
400044f0:	d5 1e 80 00 	ldd  [ %i2 ], %f10
400044f4:	03 00 00 00 	sethi  %hi(0), %g1
400044f8:	82 18 7e f0 	xor  %g1, -272, %g1
400044fc:	82 05 c0 01 	add  %l7, %g1, %g1
40004500:	d1 18 40 00 	ldd  [ %g1 ], %f8
40004504:	91 a2 89 48 	fmuld  %f10, %f8, %f8
40004508:	99 a0 08 c8 	fsubd  %f0, %f8, %f12
4000450c:	81 a0 08 cc 	fsubd  %f0, %f12, %f0
40004510:	03 00 00 00 	sethi  %hi(0), %g1
40004514:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
40004518:	82 18 7e f8 	xor  %g1, -264, %g1
4000451c:	82 05 c0 01 	add  %l7, %g1, %g1
40004520:	c1 18 40 00 	ldd  [ %g1 ], %f0
40004524:	81 a2 89 40 	fmuld  %f10, %f0, %f0
40004528:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
4000452c:	9d a3 08 c8 	fsubd  %f12, %f8, %f14
40004530:	dd 27 bf dc 	st  %f14, [ %fp + -36 ]
40004534:	dd 3e 80 00 	std  %f14, [ %i2 ]
40004538:	c4 07 bf dc 	ld  [ %fp + -36 ], %g2
4000453c:	81 a0 00 2c 	fmovs  %f12, %f0
40004540:	83 30 a0 14 	srl  %g2, 0x14, %g1
40004544:	82 08 67 ff 	and  %g1, 0x7ff, %g1
40004548:	b8 27 00 01 	sub  %i4, %g1, %i4
4000454c:	80 a7 20 31 	cmp  %i4, 0x31
40004550:	04 80 00 12 	ble  40004598 <__ieee754_rem_pio2+0x2c8>
40004554:	83 a0 00 2d 	fmovs  %f13, %f1
40004558:	03 00 00 00 	sethi  %hi(0), %g1
4000455c:	82 18 7f 10 	xor  %g1, -240, %g1
40004560:	82 05 c0 01 	add  %l7, %g1, %g1
40004564:	d1 18 40 00 	ldd  [ %g1 ], %f8
40004568:	91 a2 89 48 	fmuld  %f10, %f8, %f8
4000456c:	81 a0 08 c8 	fsubd  %f0, %f8, %f0
40004570:	99 a3 08 c0 	fsubd  %f12, %f0, %f12
40004574:	03 00 00 00 	sethi  %hi(0), %g1
40004578:	91 a3 08 c8 	fsubd  %f12, %f8, %f8
4000457c:	82 18 7f 18 	xor  %g1, -232, %g1
40004580:	82 05 c0 01 	add  %l7, %g1, %g1
40004584:	d9 18 40 00 	ldd  [ %g1 ], %f12
40004588:	95 a2 89 4c 	fmuld  %f10, %f12, %f10
4000458c:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40004590:	95 a0 08 c8 	fsubd  %f0, %f8, %f10
40004594:	d5 3e 80 00 	std  %f10, [ %i2 ]
40004598:	d5 1e 80 00 	ldd  [ %i2 ], %f10
4000459c:	81 a0 08 ca 	fsubd  %f0, %f10, %f0
400045a0:	91 a0 08 c8 	fsubd  %f0, %f8, %f8
400045a4:	80 a7 60 00 	cmp  %i5, 0
400045a8:	16 80 00 41 	bge  400046ac <__ieee754_rem_pio2+0x3dc>
400045ac:	d1 3e a0 08 	std  %f8, [ %i2 + 8 ]
400045b0:	95 a0 00 aa 	fnegs  %f10, %f10
400045b4:	10 80 00 3b 	b  400046a0 <__ieee754_rem_pio2+0x3d0>
400045b8:	d5 3e 80 00 	std  %f10, [ %i2 ]
400045bc:	82 10 63 ff 	or  %g1, 0x3ff, %g1
400045c0:	80 a7 00 01 	cmp  %i4, %g1
400045c4:	04 80 00 07 	ble  400045e0 <__ieee754_rem_pio2+0x310>
400045c8:	03 00 00 00 	sethi  %hi(0), %g1
400045cc:	91 a2 08 c8 	fsubd  %f8, %f8, %f8
400045d0:	d1 3e a0 08 	std  %f8, [ %i2 + 8 ]
400045d4:	d1 3e 80 00 	std  %f8, [ %i2 ]
400045d8:	81 c7 e0 08 	ret 
400045dc:	91 e8 20 00 	restore  %g0, 0, %o0
400045e0:	82 18 7d 58 	xor  %g1, -680, %g1
400045e4:	9b a0 00 29 	fmovs  %f9, %f13
400045e8:	84 05 c0 01 	add  %l7, %g1, %g2
400045ec:	95 3f 20 14 	sra  %i4, 0x14, %o2
400045f0:	94 02 bb ea 	add  %o2, -1046, %o2
400045f4:	83 2a a0 14 	sll  %o2, 0x14, %g1
400045f8:	82 27 00 01 	sub  %i4, %g1, %g1
400045fc:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40004600:	d9 07 bf dc 	ld  [ %fp + -36 ], %f12
40004604:	91 a0 1a 4c 	fdtoi  %f12, %f8
40004608:	91 a0 19 08 	fitod  %f8, %f8
4000460c:	03 00 00 00 	sethi  %hi(0), %g1
40004610:	99 a3 08 c8 	fsubd  %f12, %f8, %f12
40004614:	d1 3f bf e8 	std  %f8, [ %fp + -24 ]
40004618:	82 18 7f 20 	xor  %g1, -224, %g1
4000461c:	82 05 c0 01 	add  %l7, %g1, %g1
40004620:	d1 18 40 00 	ldd  [ %g1 ], %f8
40004624:	99 a3 09 48 	fmuld  %f12, %f8, %f12
40004628:	95 a0 1a 4c 	fdtoi  %f12, %f10
4000462c:	95 a0 19 0a 	fitod  %f10, %f10
40004630:	d5 3f bf f0 	std  %f10, [ %fp + -16 ]
40004634:	95 a3 08 ca 	fsubd  %f12, %f10, %f10
40004638:	91 a2 89 48 	fmuld  %f10, %f8, %f8
4000463c:	96 10 20 03 	mov  3, %o3
40004640:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40004644:	d1 18 80 00 	ldd  [ %g2 ], %f8
40004648:	82 02 ff ff 	add  %o3, -1, %g1
4000464c:	85 28 60 03 	sll  %g1, 3, %g2
40004650:	84 07 80 02 	add  %fp, %g2, %g2
40004654:	d5 18 bf e8 	ldd  [ %g2 + -24 ], %f10
40004658:	81 aa 8a 48 	fcmpd  %f10, %f8
4000465c:	01 00 00 00 	nop 
40004660:	33 bf ff fa 	fbe,a   40004648 <__ieee754_rem_pio2+0x378>
40004664:	96 10 00 01 	mov  %g1, %o3
40004668:	90 07 bf e8 	add  %fp, -24, %o0
4000466c:	92 10 00 1a 	mov  %i2, %o1
40004670:	98 10 20 02 	mov  2, %o4
40004674:	1b 00 00 01 	sethi  %hi(0x400), %o5
40004678:	9a 1b 7f 00 	xor  %o5, -256, %o5
4000467c:	40 00 00 7a 	call  40004864 <__kernel_rem_pio2>
40004680:	9a 05 c0 0d 	add  %l7, %o5, %o5
40004684:	80 a7 60 00 	cmp  %i5, 0
40004688:	16 80 00 09 	bge  400046ac <__ieee754_rem_pio2+0x3dc>
4000468c:	b0 10 00 08 	mov  %o0, %i0
40004690:	d1 1e 80 00 	ldd  [ %i2 ], %f8
40004694:	91 a0 00 a8 	fnegs  %f8, %f8
40004698:	d1 3e 80 00 	std  %f8, [ %i2 ]
4000469c:	d1 1e a0 08 	ldd  [ %i2 + 8 ], %f8
400046a0:	91 a0 00 a8 	fnegs  %f8, %f8
400046a4:	b0 20 00 18 	neg  %i0
400046a8:	d1 3e a0 08 	std  %f8, [ %i2 + 8 ]
400046ac:	81 c7 e0 08 	ret 
400046b0:	81 e8 00 00 	restore 

400046b4 <__kernel_cos>:
400046b4:	9d e3 bf 90 	save  %sp, -112, %sp
400046b8:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
400046bc:	d5 1f bf f8 	ldd  [ %fp + -8 ], %f10
400046c0:	f4 3f bf f8 	std  %i2, [ %fp + -8 ]
400046c4:	2f 00 00 2f 	sethi  %hi(0xbc00), %l7
400046c8:	40 00 1a 4e 	call  4000b000 <__sparc_get_pc_thunk.l7>
400046cc:	ae 05 e2 b8 	add  %l7, 0x2b8, %l7	! beb8 <__DYNAMIC+0xbeb8>
400046d0:	03 20 00 00 	sethi  %hi(0x80000000), %g1
400046d4:	05 0f 8f ff 	sethi  %hi(0x3e3ffc00), %g2
400046d8:	82 2e 00 01 	andn  %i0, %g1, %g1
400046dc:	84 10 a3 ff 	or  %g2, 0x3ff, %g2
400046e0:	80 a0 40 02 	cmp  %g1, %g2
400046e4:	14 80 00 08 	bg  40004704 <__kernel_cos+0x50>
400046e8:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
400046ec:	91 a0 1a 4a 	fdtoi  %f10, %f8
400046f0:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
400046f4:	c4 07 bf f4 	ld  [ %fp + -12 ], %g2
400046f8:	80 a0 a0 00 	cmp  %g2, 0
400046fc:	22 80 00 55 	be,a   40004850 <__kernel_cos+0x19c>
40004700:	03 00 00 00 	sethi  %hi(0), %g1
40004704:	05 00 00 00 	sethi  %hi(0), %g2
40004708:	84 18 bf 30 	xor  %g2, -208, %g2
4000470c:	84 05 c0 02 	add  %l7, %g2, %g2
40004710:	dd 18 80 00 	ldd  [ %g2 ], %f14
40004714:	05 00 00 00 	sethi  %hi(0), %g2
40004718:	84 18 bf 38 	xor  %g2, -200, %g2
4000471c:	84 05 c0 02 	add  %l7, %g2, %g2
40004720:	e1 18 80 00 	ldd  [ %g2 ], %f16
40004724:	05 00 00 00 	sethi  %hi(0), %g2
40004728:	84 18 bf 40 	xor  %g2, -192, %g2
4000472c:	84 05 c0 02 	add  %l7, %g2, %g2
40004730:	91 a2 89 4a 	fmuld  %f10, %f10, %f8
40004734:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40004738:	9d a3 88 50 	faddd  %f14, %f16, %f14
4000473c:	e1 18 80 00 	ldd  [ %g2 ], %f16
40004740:	05 00 00 00 	sethi  %hi(0), %g2
40004744:	84 18 bf 48 	xor  %g2, -184, %g2
40004748:	84 05 c0 02 	add  %l7, %g2, %g2
4000474c:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40004750:	9d a3 88 d0 	fsubd  %f14, %f16, %f14
40004754:	e1 18 80 00 	ldd  [ %g2 ], %f16
40004758:	05 00 00 00 	sethi  %hi(0), %g2
4000475c:	84 18 bf 50 	xor  %g2, -176, %g2
40004760:	84 05 c0 02 	add  %l7, %g2, %g2
40004764:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40004768:	9d a3 88 50 	faddd  %f14, %f16, %f14
4000476c:	e1 18 80 00 	ldd  [ %g2 ], %f16
40004770:	05 00 00 00 	sethi  %hi(0), %g2
40004774:	84 18 bf 58 	xor  %g2, -168, %g2
40004778:	84 05 c0 02 	add  %l7, %g2, %g2
4000477c:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40004780:	95 a2 89 4c 	fmuld  %f10, %f12, %f10
40004784:	9d a3 88 d0 	fsubd  %f14, %f16, %f14
40004788:	e1 18 80 00 	ldd  [ %g2 ], %f16
4000478c:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40004790:	05 0f f4 cc 	sethi  %hi(0x3fd33000), %g2
40004794:	9d a3 88 50 	faddd  %f14, %f16, %f14
40004798:	84 10 a3 32 	or  %g2, 0x332, %g2
4000479c:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
400047a0:	80 a0 40 02 	cmp  %g1, %g2
400047a4:	14 80 00 0e 	bg  400047dc <__kernel_cos+0x128>
400047a8:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
400047ac:	03 00 00 00 	sethi  %hi(0), %g1
400047b0:	82 18 7f 08 	xor  %g1, -248, %g1
400047b4:	82 05 c0 01 	add  %l7, %g1, %g1
400047b8:	c1 18 40 00 	ldd  [ %g1 ], %f0
400047bc:	95 a3 88 ca 	fsubd  %f14, %f10, %f10
400047c0:	91 a2 09 40 	fmuld  %f8, %f0, %f8
400047c4:	03 00 00 00 	sethi  %hi(0), %g1
400047c8:	95 a2 08 ca 	fsubd  %f8, %f10, %f10
400047cc:	82 18 7d 70 	xor  %g1, -656, %g1
400047d0:	82 05 c0 01 	add  %l7, %g1, %g1
400047d4:	10 80 00 1c 	b  40004844 <__kernel_cos+0x190>
400047d8:	c1 18 40 00 	ldd  [ %g1 ], %f0
400047dc:	05 0f fa 40 	sethi  %hi(0x3fe90000), %g2
400047e0:	80 a0 40 02 	cmp  %g1, %g2
400047e4:	34 80 00 08 	bg,a   40004804 <__kernel_cos+0x150>
400047e8:	03 00 00 00 	sethi  %hi(0), %g1
400047ec:	09 3f f8 00 	sethi  %hi(0xffe00000), %g4
400047f0:	86 10 20 00 	clr  %g3
400047f4:	84 00 40 04 	add  %g1, %g4, %g2
400047f8:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
400047fc:	10 80 00 05 	b  40004810 <__kernel_cos+0x15c>
40004800:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
40004804:	82 18 7f 28 	xor  %g1, -216, %g1
40004808:	82 05 c0 01 	add  %l7, %g1, %g1
4000480c:	d9 18 40 00 	ldd  [ %g1 ], %f12
40004810:	03 00 00 00 	sethi  %hi(0), %g1
40004814:	82 18 7d 70 	xor  %g1, -656, %g1
40004818:	82 05 c0 01 	add  %l7, %g1, %g1
4000481c:	95 a3 88 ca 	fsubd  %f14, %f10, %f10
40004820:	c1 18 40 00 	ldd  [ %g1 ], %f0
40004824:	03 00 00 00 	sethi  %hi(0), %g1
40004828:	81 a0 08 cc 	fsubd  %f0, %f12, %f0
4000482c:	82 18 7f 08 	xor  %g1, -248, %g1
40004830:	82 05 c0 01 	add  %l7, %g1, %g1
40004834:	e1 18 40 00 	ldd  [ %g1 ], %f16
40004838:	91 a2 09 50 	fmuld  %f8, %f16, %f8
4000483c:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
40004840:	95 a3 08 ca 	fsubd  %f12, %f10, %f10
40004844:	81 a0 08 ca 	fsubd  %f0, %f10, %f0
40004848:	81 c7 e0 08 	ret 
4000484c:	81 e8 00 00 	restore 
40004850:	82 18 7d 70 	xor  %g1, -656, %g1
40004854:	82 05 c0 01 	add  %l7, %g1, %g1
40004858:	c1 18 40 00 	ldd  [ %g1 ], %f0
4000485c:	81 c7 e0 08 	ret 
40004860:	81 e8 00 00 	restore 

40004864 <__kernel_rem_pio2>:
40004864:	9d e3 bd 40 	save  %sp, -704, %sp
40004868:	2f 00 00 2f 	sethi  %hi(0xbc00), %l7
4000486c:	40 00 19 e5 	call  4000b000 <__sparc_get_pc_thunk.l7>
40004870:	ae 05 e1 14 	add  %l7, 0x114, %l7	! bd14 <__DYNAMIC+0xbd14>
40004874:	03 00 00 00 	sethi  %hi(0), %g1
40004878:	82 18 7c 08 	xor  %g1, -1016, %g1
4000487c:	82 05 c0 01 	add  %l7, %g1, %g1
40004880:	85 2f 20 02 	sll  %i4, 2, %g2
40004884:	e2 00 40 02 	ld  [ %g1 + %g2 ], %l1
40004888:	82 06 bf fd 	add  %i2, -3, %g1
4000488c:	87 38 60 1f 	sra  %g1, 0x1f, %g3
40004890:	81 80 e0 00 	mov  %g3, %y
40004894:	01 00 00 00 	nop 
40004898:	01 00 00 00 	nop 
4000489c:	01 00 00 00 	nop 
400048a0:	82 78 60 18 	sdiv  %g1, 0x18, %g1
400048a4:	88 38 00 01 	xnor  %g0, %g1, %g4
400048a8:	89 39 20 1f 	sra  %g4, 0x1f, %g4
400048ac:	88 08 40 04 	and  %g1, %g4, %g4
400048b0:	82 38 00 04 	xnor  %g0, %g4, %g1
400048b4:	86 00 40 01 	add  %g1, %g1, %g3
400048b8:	82 00 c0 01 	add  %g3, %g1, %g1
400048bc:	83 28 60 03 	sll  %g1, 3, %g1
400048c0:	84 06 ff ff 	add  %i3, -1, %g2
400048c4:	b4 06 80 01 	add  %i2, %g1, %i2
400048c8:	1f 00 00 00 	sethi  %hi(0), %o7
400048cc:	9e 1b fd 58 	xor  %o7, -680, %o7
400048d0:	86 21 00 02 	sub  %g4, %g2, %g3
400048d4:	b6 00 80 11 	add  %g2, %l1, %i3
400048d8:	82 10 20 00 	clr  %g1
400048dc:	10 80 00 0d 	b  40004910 <__kernel_rem_pio2+0xac>
400048e0:	9e 05 c0 0f 	add  %l7, %o7, %o7
400048e4:	06 80 00 05 	bl  400048f8 <__kernel_rem_pio2+0x94>
400048e8:	9b 28 e0 02 	sll  %g3, 2, %o5
400048ec:	d1 07 40 0d 	ld  [ %i5 + %o5 ], %f8
400048f0:	10 80 00 03 	b  400048fc <__kernel_rem_pio2+0x98>
400048f4:	91 a0 19 08 	fitod  %f8, %f8
400048f8:	d1 1b c0 00 	ldd  [ %o7 ], %f8
400048fc:	9b 28 60 03 	sll  %g1, 3, %o5
40004900:	86 00 e0 01 	inc  %g3
40004904:	9a 07 80 0d 	add  %fp, %o5, %o5
40004908:	82 00 60 01 	inc  %g1
4000490c:	d1 3b 7e 20 	std  %f8, [ %o5 + -480 ]
40004910:	80 a0 40 1b 	cmp  %g1, %i3
40004914:	04 bf ff f4 	ble  400048e4 <__kernel_rem_pio2+0x80>
40004918:	80 a0 e0 00 	cmp  %g3, 0
4000491c:	1f 00 00 00 	sethi  %hi(0), %o7
40004920:	82 10 20 00 	clr  %g1
40004924:	9e 1b fd 58 	xor  %o7, -680, %o7
40004928:	10 80 00 11 	b  4000496c <__kernel_rem_pio2+0x108>
4000492c:	9e 05 c0 0f 	add  %l7, %o7, %o7
40004930:	9a 26 c0 03 	sub  %i3, %g3, %o5
40004934:	d9 1e 00 0c 	ldd  [ %i0 + %o4 ], %f12
40004938:	9b 2b 60 03 	sll  %o5, 3, %o5
4000493c:	86 00 e0 01 	inc  %g3
40004940:	9a 07 80 0d 	add  %fp, %o5, %o5
40004944:	d5 1b 7e 20 	ldd  [ %o5 + -480 ], %f10
40004948:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
4000494c:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40004950:	80 a0 c0 02 	cmp  %g3, %g2
40004954:	04 bf ff f7 	ble  40004930 <__kernel_rem_pio2+0xcc>
40004958:	99 28 e0 03 	sll  %g3, 3, %o4
4000495c:	87 28 60 03 	sll  %g1, 3, %g3
40004960:	82 00 60 01 	inc  %g1
40004964:	86 07 80 03 	add  %fp, %g3, %g3
40004968:	d1 38 ff 60 	std  %f8, [ %g3 + -160 ]
4000496c:	80 a0 40 11 	cmp  %g1, %l1
40004970:	14 80 00 06 	bg  40004988 <__kernel_rem_pio2+0x124>
40004974:	29 00 00 00 	sethi  %hi(0), %l4
40004978:	d1 1b c0 00 	ldd  [ %o7 ], %f8
4000497c:	86 10 20 00 	clr  %g3
40004980:	10 bf ff f4 	b  40004950 <__kernel_rem_pio2+0xec>
40004984:	b6 00 80 01 	add  %g2, %g1, %i3
40004988:	2b 00 00 00 	sethi  %hi(0), %l5
4000498c:	a8 1d 3f 60 	xor  %l4, -160, %l4
40004990:	aa 1d 7f 20 	xor  %l5, -224, %l5
40004994:	a8 05 c0 14 	add  %l7, %l4, %l4
40004998:	2d 00 00 00 	sethi  %hi(0), %l6
4000499c:	37 00 00 00 	sethi  %hi(0), %i3
400049a0:	ac 1d be 18 	xor  %l6, -488, %l6
400049a4:	b6 1e ff 68 	xor  %i3, -152, %i3
400049a8:	27 00 00 00 	sethi  %hi(0), %l3
400049ac:	a0 10 00 11 	mov  %l1, %l0
400049b0:	a6 1c fd 58 	xor  %l3, -680, %l3
400049b4:	e8 27 bd cc 	st  %l4, [ %fp + -564 ]
400049b8:	aa 05 c0 15 	add  %l7, %l5, %l5
400049bc:	ac 05 c0 16 	add  %l7, %l6, %l6
400049c0:	b6 05 c0 1b 	add  %l7, %i3, %i3
400049c4:	a6 05 c0 13 	add  %l7, %l3, %l3
400049c8:	83 2c 20 03 	sll  %l0, 3, %g1
400049cc:	82 07 80 01 	add  %fp, %g1, %g1
400049d0:	86 10 20 00 	clr  %g3
400049d4:	d1 18 7f 60 	ldd  [ %g1 + -160 ], %f8
400049d8:	10 80 00 13 	b  40004a24 <__kernel_rem_pio2+0x1c0>
400049dc:	82 10 00 10 	mov  %l0, %g1
400049e0:	d5 1b c0 00 	ldd  [ %o7 ], %f10
400049e4:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
400049e8:	9f 28 e0 02 	sll  %g3, 2, %o7
400049ec:	95 a0 1a 4a 	fdtoi  %f10, %f10
400049f0:	9e 07 80 0f 	add  %fp, %o7, %o7
400049f4:	95 a0 19 0a 	fitod  %f10, %f10
400049f8:	d9 1d 40 00 	ldd  [ %l5 ], %f12
400049fc:	99 a2 89 4c 	fmuld  %f10, %f12, %f12
40004a00:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
40004a04:	91 a0 1a 48 	fdtoi  %f8, %f8
40004a08:	82 00 7f ff 	add  %g1, -1, %g1
40004a0c:	d1 23 fd d0 	st  %f8, [ %o7 + -560 ]
40004a10:	86 00 e0 01 	inc  %g3
40004a14:	9f 28 60 03 	sll  %g1, 3, %o7
40004a18:	9e 07 80 0f 	add  %fp, %o7, %o7
40004a1c:	d1 1b ff 60 	ldd  [ %o7 + -160 ], %f8
40004a20:	91 a2 88 48 	faddd  %f10, %f8, %f8
40004a24:	80 a0 60 00 	cmp  %g1, 0
40004a28:	14 bf ff ee 	bg  400049e0 <__kernel_rem_pio2+0x17c>
40004a2c:	de 07 bd cc 	ld  [ %fp + -564 ], %o7
40004a30:	d1 3f bd a8 	std  %f8, [ %fp + -600 ]
40004a34:	c4 27 bd c8 	st  %g2, [ %fp + -568 ]
40004a38:	c8 27 bd c4 	st  %g4, [ %fp + -572 ]
40004a3c:	d0 1f bd a8 	ldd  [ %fp + -600 ], %o0
40004a40:	40 00 02 70 	call  40005400 <__GI_scalbln>
40004a44:	94 10 00 1a 	mov  %i2, %o2
40004a48:	d1 1d 80 00 	ldd  [ %l6 ], %f8
40004a4c:	95 a0 00 20 	fmovs  %f0, %f10
40004a50:	97 a0 00 21 	fmovs  %f1, %f11
40004a54:	99 a2 89 48 	fmuld  %f10, %f8, %f12
40004a58:	d5 3f bd b0 	std  %f10, [ %fp + -592 ]
40004a5c:	d9 3f bd a8 	std  %f12, [ %fp + -600 ]
40004a60:	40 00 01 f3 	call  4000522c <__GI_floor>
40004a64:	d0 1f bd a8 	ldd  [ %fp + -600 ], %o0
40004a68:	d1 1e c0 00 	ldd  [ %i3 ], %f8
40004a6c:	d5 1f bd b0 	ldd  [ %fp + -592 ], %f10
40004a70:	81 a0 09 48 	fmuld  %f0, %f8, %f0
40004a74:	95 a2 88 c0 	fsubd  %f10, %f0, %f10
40004a78:	9b a0 1a 4a 	fdtoi  %f10, %f13
40004a7c:	db 27 bd a4 	st  %f13, [ %fp + -604 ]
40004a80:	91 a0 19 0d 	fitod  %f13, %f8
40004a84:	e4 07 bd a4 	ld  [ %fp + -604 ], %l2
40004a88:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40004a8c:	80 a6 a0 00 	cmp  %i2, 0
40004a90:	c4 07 bd c8 	ld  [ %fp + -568 ], %g2
40004a94:	04 80 00 11 	ble  40004ad8 <__kernel_rem_pio2+0x274>
40004a98:	c8 07 bd c4 	ld  [ %fp + -572 ], %g4
40004a9c:	9e 04 3f ff 	add  %l0, -1, %o7
40004aa0:	86 10 20 18 	mov  0x18, %g3
40004aa4:	9f 2b e0 02 	sll  %o7, 2, %o7
40004aa8:	86 20 c0 1a 	sub  %g3, %i2, %g3
40004aac:	9e 07 80 0f 	add  %fp, %o7, %o7
40004ab0:	da 03 fd d0 	ld  [ %o7 + -560 ], %o5
40004ab4:	83 3b 40 03 	sra  %o5, %g3, %g1
40004ab8:	87 28 40 03 	sll  %g1, %g3, %g3
40004abc:	a4 04 80 01 	add  %l2, %g1, %l2
40004ac0:	86 23 40 03 	sub  %o5, %g3, %g3
40004ac4:	82 10 20 17 	mov  0x17, %g1
40004ac8:	c6 23 fd d0 	st  %g3, [ %o7 + -560 ]
40004acc:	82 20 40 1a 	sub  %g1, %i2, %g1
40004ad0:	10 80 00 13 	b  40004b1c <__kernel_rem_pio2+0x2b8>
40004ad4:	a9 38 c0 01 	sra  %g3, %g1, %l4
40004ad8:	12 80 00 08 	bne  40004af8 <__kernel_rem_pio2+0x294>
40004adc:	03 00 00 00 	sethi  %hi(0), %g1
40004ae0:	82 04 3f ff 	add  %l0, -1, %g1
40004ae4:	83 28 60 02 	sll  %g1, 2, %g1
40004ae8:	82 07 80 01 	add  %fp, %g1, %g1
40004aec:	c2 00 7d d0 	ld  [ %g1 + -560 ], %g1
40004af0:	10 80 00 0b 	b  40004b1c <__kernel_rem_pio2+0x2b8>
40004af4:	a9 38 60 17 	sra  %g1, 0x17, %l4
40004af8:	82 18 7f 08 	xor  %g1, -248, %g1
40004afc:	82 05 c0 01 	add  %l7, %g1, %g1
40004b00:	d5 18 40 00 	ldd  [ %g1 ], %f10
40004b04:	81 aa 0a ca 	fcmped  %f8, %f10
40004b08:	01 00 00 00 	nop 
40004b0c:	07 80 00 49 	fbul  40004c30 <__kernel_rem_pio2+0x3cc>
40004b10:	a8 10 20 00 	clr  %l4	! 0 <__DYNAMIC>
40004b14:	10 80 00 07 	b  40004b30 <__kernel_rem_pio2+0x2cc>
40004b18:	a8 10 20 02 	mov  2, %l4
40004b1c:	80 a5 20 00 	cmp  %l4, 0
40004b20:	14 80 00 05 	bg  40004b34 <__kernel_rem_pio2+0x2d0>
40004b24:	17 00 3f ff 	sethi  %hi(0xfffc00), %o3
40004b28:	10 80 00 43 	b  40004c34 <__kernel_rem_pio2+0x3d0>
40004b2c:	d5 1c c0 00 	ldd  [ %l3 ], %f10
40004b30:	17 00 3f ff 	sethi  %hi(0xfffc00), %o3
40004b34:	a4 04 a0 01 	inc  %l2
40004b38:	9e 10 20 00 	clr  %o7
40004b3c:	86 10 20 00 	clr  %g3
40004b40:	96 12 e3 ff 	or  %o3, 0x3ff, %o3
40004b44:	10 80 00 0f 	b  40004b80 <__kernel_rem_pio2+0x31c>
40004b48:	15 00 40 00 	sethi  %hi(0x1000000), %o2
40004b4c:	80 a0 e0 00 	cmp  %g3, 0
40004b50:	9a 07 80 0d 	add  %fp, %o5, %o5
40004b54:	12 80 00 07 	bne  40004b70 <__kernel_rem_pio2+0x30c>
40004b58:	d8 03 7d d0 	ld  [ %o5 + -560 ], %o4
40004b5c:	80 a3 20 00 	cmp  %o4, 0
40004b60:	22 80 00 08 	be,a   40004b80 <__kernel_rem_pio2+0x31c>
40004b64:	9e 03 e0 01 	inc  %o7
40004b68:	10 80 00 03 	b  40004b74 <__kernel_rem_pio2+0x310>
40004b6c:	98 22 80 0c 	sub  %o2, %o4, %o4
40004b70:	98 22 c0 0c 	sub  %o3, %o4, %o4
40004b74:	d8 23 7d d0 	st  %o4, [ %o5 + -560 ]
40004b78:	86 10 20 01 	mov  1, %g3
40004b7c:	9e 03 e0 01 	inc  %o7
40004b80:	80 a3 c0 10 	cmp  %o7, %l0
40004b84:	06 bf ff f2 	bl  40004b4c <__kernel_rem_pio2+0x2e8>
40004b88:	9b 2b e0 02 	sll  %o7, 2, %o5
40004b8c:	80 a6 a0 00 	cmp  %i2, 0
40004b90:	04 80 00 14 	ble  40004be0 <__kernel_rem_pio2+0x37c>
40004b94:	80 a6 a0 01 	cmp  %i2, 1
40004b98:	02 80 00 06 	be  40004bb0 <__kernel_rem_pio2+0x34c>
40004b9c:	80 a6 a0 02 	cmp  %i2, 2
40004ba0:	12 80 00 11 	bne  40004be4 <__kernel_rem_pio2+0x380>
40004ba4:	80 a5 20 02 	cmp  %l4, 2
40004ba8:	10 80 00 08 	b  40004bc8 <__kernel_rem_pio2+0x364>
40004bac:	9e 04 3f ff 	add  %l0, -1, %o7
40004bb0:	9e 04 3f ff 	add  %l0, -1, %o7
40004bb4:	19 3f e0 00 	sethi  %hi(0xff800000), %o4
40004bb8:	9f 2b e0 02 	sll  %o7, 2, %o7
40004bbc:	9e 07 80 0f 	add  %fp, %o7, %o7
40004bc0:	10 80 00 06 	b  40004bd8 <__kernel_rem_pio2+0x374>
40004bc4:	da 03 fd d0 	ld  [ %o7 + -560 ], %o5
40004bc8:	19 3f f0 00 	sethi  %hi(0xffc00000), %o4
40004bcc:	9f 2b e0 02 	sll  %o7, 2, %o7
40004bd0:	9e 07 80 0f 	add  %fp, %o7, %o7
40004bd4:	da 03 fd d0 	ld  [ %o7 + -560 ], %o5
40004bd8:	9a 2b 40 0c 	andn  %o5, %o4, %o5
40004bdc:	da 23 fd d0 	st  %o5, [ %o7 + -560 ]
40004be0:	80 a5 20 02 	cmp  %l4, 2
40004be4:	32 80 00 14 	bne,a   40004c34 <__kernel_rem_pio2+0x3d0>
40004be8:	d5 1c c0 00 	ldd  [ %l3 ], %f10
40004bec:	1f 00 00 00 	sethi  %hi(0), %o7
40004bf0:	80 a0 e0 00 	cmp  %g3, 0
40004bf4:	9e 1b fd 70 	xor  %o7, -656, %o7
40004bf8:	9e 05 c0 0f 	add  %l7, %o7, %o7
40004bfc:	d5 1b c0 00 	ldd  [ %o7 ], %f10
40004c00:	02 80 00 0c 	be  40004c30 <__kernel_rem_pio2+0x3cc>
40004c04:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40004c08:	c4 27 bd c8 	st  %g2, [ %fp + -568 ]
40004c0c:	c8 27 bd c4 	st  %g4, [ %fp + -572 ]
40004c10:	d1 3f bd b8 	std  %f8, [ %fp + -584 ]
40004c14:	d0 1b c0 00 	ldd  [ %o7 ], %o0
40004c18:	40 00 01 fa 	call  40005400 <__GI_scalbln>
40004c1c:	94 10 00 1a 	mov  %i2, %o2
40004c20:	d1 1f bd b8 	ldd  [ %fp + -584 ], %f8
40004c24:	c8 07 bd c4 	ld  [ %fp + -572 ], %g4
40004c28:	91 a2 08 c0 	fsubd  %f8, %f0, %f8
40004c2c:	c4 07 bd c8 	ld  [ %fp + -568 ], %g2
40004c30:	d5 1c c0 00 	ldd  [ %l3 ], %f10
40004c34:	81 aa 0a 4a 	fcmpd  %f8, %f10
40004c38:	01 00 00 00 	nop 
40004c3c:	03 80 00 38 	fbne  40004d1c <__kernel_rem_pio2+0x4b8>
40004c40:	86 04 3f ff 	add  %l0, -1, %g3
40004c44:	10 80 00 06 	b  40004c5c <__kernel_rem_pio2+0x3f8>
40004c48:	9e 10 20 00 	clr  %o7
40004c4c:	86 00 ff ff 	add  %g3, -1, %g3
40004c50:	9a 07 80 0d 	add  %fp, %o5, %o5
40004c54:	da 03 7d d0 	ld  [ %o5 + -560 ], %o5
40004c58:	9e 13 c0 0d 	or  %o7, %o5, %o7
40004c5c:	80 a0 c0 11 	cmp  %g3, %l1
40004c60:	16 bf ff fb 	bge  40004c4c <__kernel_rem_pio2+0x3e8>
40004c64:	9b 28 e0 02 	sll  %g3, 2, %o5
40004c68:	80 a3 e0 00 	cmp  %o7, 0
40004c6c:	22 80 00 04 	be,a   40004c7c <__kernel_rem_pio2+0x418>
40004c70:	86 10 20 01 	mov  1, %g3
40004c74:	10 80 00 2b 	b  40004d20 <__kernel_rem_pio2+0x4bc>
40004c78:	05 00 00 00 	sethi  %hi(0), %g2
40004c7c:	82 24 40 03 	sub  %l1, %g3, %g1
40004c80:	83 28 60 02 	sll  %g1, 2, %g1
40004c84:	82 07 80 01 	add  %fp, %g1, %g1
40004c88:	c2 00 7d d0 	ld  [ %g1 + -560 ], %g1
40004c8c:	80 a0 60 00 	cmp  %g1, 0
40004c90:	22 bf ff fb 	be,a   40004c7c <__kernel_rem_pio2+0x418>
40004c94:	86 00 e0 01 	inc  %g3
40004c98:	82 04 20 01 	add  %l0, 1, %g1
40004c9c:	10 80 00 1b 	b  40004d08 <__kernel_rem_pio2+0x4a4>
40004ca0:	a0 04 00 03 	add  %l0, %g3, %l0
40004ca4:	9a 01 00 01 	add  %g4, %g1, %o5
40004ca8:	87 2b e0 03 	sll  %o7, 3, %g3
40004cac:	9b 2b 60 02 	sll  %o5, 2, %o5
40004cb0:	86 07 80 03 	add  %fp, %g3, %g3
40004cb4:	d1 07 40 0d 	ld  [ %i5 + %o5 ], %f8
40004cb8:	91 a0 19 08 	fitod  %f8, %f8
40004cbc:	d1 38 fe 20 	std  %f8, [ %g3 + -480 ]
40004cc0:	d1 1c c0 00 	ldd  [ %l3 ], %f8
40004cc4:	10 80 00 0a 	b  40004cec <__kernel_rem_pio2+0x488>
40004cc8:	86 10 20 00 	clr  %g3
40004ccc:	9a 23 c0 03 	sub  %o7, %g3, %o5
40004cd0:	d9 1e 00 0c 	ldd  [ %i0 + %o4 ], %f12
40004cd4:	9b 2b 60 03 	sll  %o5, 3, %o5
40004cd8:	86 00 e0 01 	inc  %g3
40004cdc:	9a 07 80 0d 	add  %fp, %o5, %o5
40004ce0:	d5 1b 7e 20 	ldd  [ %o5 + -480 ], %f10
40004ce4:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
40004ce8:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40004cec:	80 a0 c0 02 	cmp  %g3, %g2
40004cf0:	04 bf ff f7 	ble  40004ccc <__kernel_rem_pio2+0x468>
40004cf4:	99 28 e0 03 	sll  %g3, 3, %o4
40004cf8:	87 28 60 03 	sll  %g1, 3, %g3
40004cfc:	82 00 60 01 	inc  %g1
40004d00:	86 07 80 03 	add  %fp, %g3, %g3
40004d04:	d1 38 ff 60 	std  %f8, [ %g3 + -160 ]
40004d08:	80 a0 40 10 	cmp  %g1, %l0
40004d0c:	24 bf ff e6 	ble,a   40004ca4 <__kernel_rem_pio2+0x440>
40004d10:	9e 00 80 01 	add  %g2, %g1, %o7
40004d14:	10 bf ff 2e 	b  400049cc <__kernel_rem_pio2+0x168>
40004d18:	83 2c 20 03 	sll  %l0, 3, %g1
40004d1c:	05 00 00 00 	sethi  %hi(0), %g2
40004d20:	84 18 bd 58 	xor  %g2, -680, %g2
40004d24:	84 05 c0 02 	add  %l7, %g2, %g2
40004d28:	d5 18 80 00 	ldd  [ %g2 ], %f10
40004d2c:	81 aa 0a 4a 	fcmpd  %f8, %f10
40004d30:	01 00 00 00 	nop 
40004d34:	23 80 00 0b 	fbne,a   40004d60 <__kernel_rem_pio2+0x4fc>
40004d38:	d1 3f bd a8 	std  %f8, [ %fp + -600 ]
40004d3c:	a0 04 3f ff 	add  %l0, -1, %l0
40004d40:	85 2c 20 02 	sll  %l0, 2, %g2
40004d44:	84 07 80 02 	add  %fp, %g2, %g2
40004d48:	c4 00 bd d0 	ld  [ %g2 + -560 ], %g2
40004d4c:	80 a0 a0 00 	cmp  %g2, 0
40004d50:	02 bf ff fb 	be  40004d3c <__kernel_rem_pio2+0x4d8>
40004d54:	b4 06 bf e8 	add  %i2, -24, %i2
40004d58:	10 80 00 26 	b  40004df0 <__kernel_rem_pio2+0x58c>
40004d5c:	05 00 00 00 	sethi  %hi(0), %g2
40004d60:	94 20 00 1a 	neg  %i2, %o2
40004d64:	40 00 01 a7 	call  40005400 <__GI_scalbln>
40004d68:	d0 1f bd a8 	ldd  [ %fp + -600 ], %o0
40004d6c:	05 00 00 00 	sethi  %hi(0), %g2
40004d70:	84 18 bf 20 	xor  %g2, -224, %g2
40004d74:	84 05 c0 02 	add  %l7, %g2, %g2
40004d78:	d5 18 80 00 	ldd  [ %g2 ], %f10
40004d7c:	81 a8 0a ca 	fcmped  %f0, %f10
40004d80:	01 00 00 00 	nop 
40004d84:	07 80 00 16 	fbul  40004ddc <__kernel_rem_pio2+0x578>
40004d88:	01 00 00 00 	nop 
40004d8c:	05 00 00 00 	sethi  %hi(0), %g2
40004d90:	84 18 bf 60 	xor  %g2, -160, %g2
40004d94:	84 05 c0 02 	add  %l7, %g2, %g2
40004d98:	d1 18 80 00 	ldd  [ %g2 ], %f8
40004d9c:	91 a0 09 48 	fmuld  %f0, %f8, %f8
40004da0:	85 2c 20 02 	sll  %l0, 2, %g2
40004da4:	91 a0 1a 48 	fdtoi  %f8, %f8
40004da8:	84 07 80 02 	add  %fp, %g2, %g2
40004dac:	91 a0 19 08 	fitod  %f8, %f8
40004db0:	95 a2 09 4a 	fmuld  %f8, %f10, %f10
40004db4:	81 a0 08 ca 	fsubd  %f0, %f10, %f0
40004db8:	81 a0 1a 40 	fdtoi  %f0, %f0
40004dbc:	c1 20 bd d0 	st  %f0, [ %g2 + -560 ]
40004dc0:	a0 04 20 01 	inc  %l0
40004dc4:	91 a0 1a 48 	fdtoi  %f8, %f8
40004dc8:	85 2c 20 02 	sll  %l0, 2, %g2
40004dcc:	b4 06 a0 18 	add  %i2, 0x18, %i2
40004dd0:	84 07 80 02 	add  %fp, %g2, %g2
40004dd4:	10 80 00 06 	b  40004dec <__kernel_rem_pio2+0x588>
40004dd8:	d1 20 bd d0 	st  %f8, [ %g2 + -560 ]
40004ddc:	85 2c 20 02 	sll  %l0, 2, %g2
40004de0:	81 a0 1a 40 	fdtoi  %f0, %f0
40004de4:	84 07 80 02 	add  %fp, %g2, %g2
40004de8:	c1 20 bd d0 	st  %f0, [ %g2 + -560 ]
40004dec:	05 00 00 00 	sethi  %hi(0), %g2
40004df0:	84 18 bd 70 	xor  %g2, -656, %g2
40004df4:	84 05 c0 02 	add  %l7, %g2, %g2
40004df8:	94 10 00 1a 	mov  %i2, %o2
40004dfc:	40 00 01 81 	call  40005400 <__GI_scalbln>
40004e00:	d0 18 80 00 	ldd  [ %g2 ], %o0
40004e04:	07 00 00 00 	sethi  %hi(0), %g3
40004e08:	84 10 00 10 	mov  %l0, %g2
40004e0c:	86 18 ff 60 	xor  %g3, -160, %g3
40004e10:	10 80 00 0c 	b  40004e40 <__kernel_rem_pio2+0x5dc>
40004e14:	86 05 c0 03 	add  %l7, %g3, %g3
40004e18:	ba 07 80 1d 	add  %fp, %i5, %i5
40004e1c:	d1 07 7d d0 	ld  [ %i5 + -560 ], %f8
40004e20:	91 a0 19 08 	fitod  %f8, %f8
40004e24:	91 a0 09 48 	fmuld  %f0, %f8, %f8
40004e28:	89 28 a0 03 	sll  %g2, 3, %g4
40004e2c:	84 00 bf ff 	add  %g2, -1, %g2
40004e30:	88 07 80 04 	add  %fp, %g4, %g4
40004e34:	d1 39 3f 60 	std  %f8, [ %g4 + -160 ]
40004e38:	d1 18 c0 00 	ldd  [ %g3 ], %f8
40004e3c:	81 a0 09 48 	fmuld  %f0, %f8, %f0
40004e40:	80 a0 a0 00 	cmp  %g2, 0
40004e44:	36 bf ff f5 	bge,a   40004e18 <__kernel_rem_pio2+0x5b4>
40004e48:	bb 28 a0 02 	sll  %g2, 2, %i5
40004e4c:	3b 00 00 00 	sethi  %hi(0), %i5
40004e50:	37 00 00 00 	sethi  %hi(0), %i3
40004e54:	ba 1f 7d 58 	xor  %i5, -680, %i5
40004e58:	b6 1e fc 18 	xor  %i3, -1000, %i3
40004e5c:	86 10 00 10 	mov  %l0, %g3
40004e60:	ba 05 c0 1d 	add  %l7, %i5, %i5
40004e64:	10 80 00 13 	b  40004eb0 <__kernel_rem_pio2+0x64c>
40004e68:	b6 05 c0 1b 	add  %l7, %i3, %i3
40004e6c:	b4 00 c0 02 	add  %g3, %g2, %i2
40004e70:	d9 1e c0 18 	ldd  [ %i3 + %i0 ], %f12
40004e74:	b5 2e a0 03 	sll  %i2, 3, %i2
40004e78:	84 00 a0 01 	inc  %g2
40004e7c:	b4 07 80 1a 	add  %fp, %i2, %i2
40004e80:	d5 1e bf 60 	ldd  [ %i2 + -160 ], %f10
40004e84:	95 a3 09 4a 	fmuld  %f12, %f10, %f10
40004e88:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40004e8c:	80 a0 80 11 	cmp  %g2, %l1
40004e90:	14 80 00 04 	bg  40004ea0 <__kernel_rem_pio2+0x63c>
40004e94:	80 a0 80 04 	cmp  %g2, %g4
40004e98:	04 bf ff f5 	ble  40004e6c <__kernel_rem_pio2+0x608>
40004e9c:	b1 28 a0 03 	sll  %g2, 3, %i0
40004ea0:	89 29 20 03 	sll  %g4, 3, %g4
40004ea4:	86 00 ff ff 	add  %g3, -1, %g3
40004ea8:	88 07 80 04 	add  %fp, %g4, %g4
40004eac:	d1 39 3e c0 	std  %f8, [ %g4 + -320 ]
40004eb0:	80 a0 e0 00 	cmp  %g3, 0
40004eb4:	06 80 00 05 	bl  40004ec8 <__kernel_rem_pio2+0x664>
40004eb8:	84 10 20 00 	clr  %g2
40004ebc:	d1 1f 40 00 	ldd  [ %i5 ], %f8
40004ec0:	10 bf ff f3 	b  40004e8c <__kernel_rem_pio2+0x628>
40004ec4:	88 24 00 03 	sub  %l0, %g3, %g4
40004ec8:	80 a7 20 02 	cmp  %i4, 2
40004ecc:	14 80 00 0b 	bg  40004ef8 <__kernel_rem_pio2+0x694>
40004ed0:	80 a7 20 03 	cmp  %i4, 3
40004ed4:	80 a7 20 01 	cmp  %i4, 1
40004ed8:	16 80 00 21 	bge  40004f5c <__kernel_rem_pio2+0x6f8>
40004edc:	07 00 00 00 	sethi  %hi(0), %g3
40004ee0:	80 a7 20 00 	cmp  %i4, 0
40004ee4:	02 80 00 0e 	be  40004f1c <__kernel_rem_pio2+0x6b8>
40004ee8:	05 00 00 00 	sethi  %hi(0), %g2
40004eec:	b0 0c a0 07 	and  %l2, 7, %i0
40004ef0:	81 c7 e0 08 	ret 
40004ef4:	81 e8 00 00 	restore 
40004ef8:	12 80 00 72 	bne  400050c0 <__kernel_rem_pio2+0x85c>
40004efc:	b0 0c a0 07 	and  %l2, 7, %i0
40004f00:	10 80 00 41 	b  40005004 <__kernel_rem_pio2+0x7a0>
40004f04:	84 10 00 10 	mov  %l0, %g2
40004f08:	a0 04 3f ff 	add  %l0, -1, %l0
40004f0c:	84 07 80 02 	add  %fp, %g2, %g2
40004f10:	d5 18 be c0 	ldd  [ %g2 + -320 ], %f10
40004f14:	10 80 00 05 	b  40004f28 <__kernel_rem_pio2+0x6c4>
40004f18:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40004f1c:	84 18 bd 58 	xor  %g2, -680, %g2
40004f20:	84 05 c0 02 	add  %l7, %g2, %g2
40004f24:	d1 18 80 00 	ldd  [ %g2 ], %f8
40004f28:	80 a4 20 00 	cmp  %l0, 0
40004f2c:	16 bf ff f7 	bge  40004f08 <__kernel_rem_pio2+0x6a4>
40004f30:	85 2c 20 03 	sll  %l0, 3, %g2
40004f34:	80 a5 20 00 	cmp  %l4, 0
40004f38:	32 80 00 02 	bne,a   40004f40 <__kernel_rem_pio2+0x6dc>
40004f3c:	91 a0 00 a8 	fnegs  %f8, %f8
40004f40:	10 80 00 5f 	b  400050bc <__kernel_rem_pio2+0x858>
40004f44:	d1 3e 40 00 	std  %f8, [ %i1 ]
40004f48:	84 00 bf ff 	add  %g2, -1, %g2
40004f4c:	86 07 80 03 	add  %fp, %g3, %g3
40004f50:	d5 18 fe c0 	ldd  [ %g3 + -320 ], %f10
40004f54:	10 80 00 06 	b  40004f6c <__kernel_rem_pio2+0x708>
40004f58:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40004f5c:	84 10 00 10 	mov  %l0, %g2
40004f60:	86 18 fd 58 	xor  %g3, -680, %g3
40004f64:	86 05 c0 03 	add  %l7, %g3, %g3
40004f68:	d1 18 c0 00 	ldd  [ %g3 ], %f8
40004f6c:	80 a0 a0 00 	cmp  %g2, 0
40004f70:	16 bf ff f6 	bge  40004f48 <__kernel_rem_pio2+0x6e4>
40004f74:	87 28 a0 03 	sll  %g2, 3, %g3
40004f78:	95 a0 00 28 	fmovs  %f8, %f10
40004f7c:	80 a5 20 00 	cmp  %l4, 0
40004f80:	02 80 00 04 	be  40004f90 <__kernel_rem_pio2+0x72c>
40004f84:	97 a0 00 29 	fmovs  %f9, %f11
40004f88:	95 a0 00 a8 	fnegs  %f8, %f10
40004f8c:	97 a0 00 29 	fmovs  %f9, %f11
40004f90:	d5 3e 40 00 	std  %f10, [ %i1 ]
40004f94:	84 10 20 01 	mov  1, %g2
40004f98:	d5 1f be c0 	ldd  [ %fp + -320 ], %f10
40004f9c:	10 80 00 06 	b  40004fb4 <__kernel_rem_pio2+0x750>
40004fa0:	91 a2 88 c8 	fsubd  %f10, %f8, %f8
40004fa4:	84 00 a0 01 	inc  %g2
40004fa8:	86 07 80 03 	add  %fp, %g3, %g3
40004fac:	d5 18 fe c0 	ldd  [ %g3 + -320 ], %f10
40004fb0:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40004fb4:	80 a0 80 10 	cmp  %g2, %l0
40004fb8:	04 bf ff fb 	ble  40004fa4 <__kernel_rem_pio2+0x740>
40004fbc:	87 28 a0 03 	sll  %g2, 3, %g3
40004fc0:	80 a5 20 00 	cmp  %l4, 0
40004fc4:	32 80 00 02 	bne,a   40004fcc <__kernel_rem_pio2+0x768>
40004fc8:	91 a0 00 a8 	fnegs  %f8, %f8
40004fcc:	10 80 00 3c 	b  400050bc <__kernel_rem_pio2+0x858>
40004fd0:	d1 3e 60 08 	std  %f8, [ %i1 + 8 ]
40004fd4:	85 28 a0 03 	sll  %g2, 3, %g2
40004fd8:	89 28 e0 03 	sll  %g3, 3, %g4
40004fdc:	84 07 80 02 	add  %fp, %g2, %g2
40004fe0:	88 07 80 04 	add  %fp, %g4, %g4
40004fe4:	d5 18 be c0 	ldd  [ %g2 + -320 ], %f10
40004fe8:	d9 19 3e c0 	ldd  [ %g4 + -320 ], %f12
40004fec:	91 a3 08 4a 	faddd  %f12, %f10, %f8
40004ff0:	99 a3 08 c8 	fsubd  %f12, %f8, %f12
40004ff4:	95 a2 88 4c 	faddd  %f10, %f12, %f10
40004ff8:	d5 38 be c0 	std  %f10, [ %g2 + -320 ]
40004ffc:	d1 39 3e c0 	std  %f8, [ %g4 + -320 ]
40005000:	84 10 00 03 	mov  %g3, %g2
40005004:	80 a0 a0 00 	cmp  %g2, 0
40005008:	14 bf ff f3 	bg  40004fd4 <__kernel_rem_pio2+0x770>
4000500c:	86 00 bf ff 	add  %g2, -1, %g3
40005010:	10 80 00 0e 	b  40005048 <__kernel_rem_pio2+0x7e4>
40005014:	84 10 00 10 	mov  %l0, %g2
40005018:	85 28 a0 03 	sll  %g2, 3, %g2
4000501c:	89 28 e0 03 	sll  %g3, 3, %g4
40005020:	84 07 80 02 	add  %fp, %g2, %g2
40005024:	88 07 80 04 	add  %fp, %g4, %g4
40005028:	d5 18 be c0 	ldd  [ %g2 + -320 ], %f10
4000502c:	d9 19 3e c0 	ldd  [ %g4 + -320 ], %f12
40005030:	91 a3 08 4a 	faddd  %f12, %f10, %f8
40005034:	99 a3 08 c8 	fsubd  %f12, %f8, %f12
40005038:	95 a2 88 4c 	faddd  %f10, %f12, %f10
4000503c:	d5 38 be c0 	std  %f10, [ %g2 + -320 ]
40005040:	d1 39 3e c0 	std  %f8, [ %g4 + -320 ]
40005044:	84 10 00 03 	mov  %g3, %g2
40005048:	80 a0 a0 01 	cmp  %g2, 1
4000504c:	14 bf ff f3 	bg  40005018 <__kernel_rem_pio2+0x7b4>
40005050:	86 00 bf ff 	add  %g2, -1, %g3
40005054:	05 00 00 00 	sethi  %hi(0), %g2
40005058:	84 18 bd 58 	xor  %g2, -680, %g2
4000505c:	84 05 c0 02 	add  %l7, %g2, %g2
40005060:	10 80 00 06 	b  40005078 <__kernel_rem_pio2+0x814>
40005064:	d1 18 80 00 	ldd  [ %g2 ], %f8
40005068:	a0 04 3f ff 	add  %l0, -1, %l0
4000506c:	84 07 80 02 	add  %fp, %g2, %g2
40005070:	d5 18 be c0 	ldd  [ %g2 + -320 ], %f10
40005074:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40005078:	80 a4 20 01 	cmp  %l0, 1
4000507c:	14 bf ff fb 	bg  40005068 <__kernel_rem_pio2+0x804>
40005080:	85 2c 20 03 	sll  %l0, 3, %g2
40005084:	80 a5 20 00 	cmp  %l4, 0
40005088:	12 80 00 06 	bne  400050a0 <__kernel_rem_pio2+0x83c>
4000508c:	d5 1f be c0 	ldd  [ %fp + -320 ], %f10
40005090:	d5 3e 40 00 	std  %f10, [ %i1 ]
40005094:	d5 1f be c8 	ldd  [ %fp + -312 ], %f10
40005098:	10 80 00 08 	b  400050b8 <__kernel_rem_pio2+0x854>
4000509c:	d5 3e 60 08 	std  %f10, [ %i1 + 8 ]
400050a0:	95 a0 00 aa 	fnegs  %f10, %f10
400050a4:	91 a0 00 a8 	fnegs  %f8, %f8
400050a8:	d5 3e 40 00 	std  %f10, [ %i1 ]
400050ac:	d5 1f be c8 	ldd  [ %fp + -312 ], %f10
400050b0:	95 a0 00 aa 	fnegs  %f10, %f10
400050b4:	d5 3e 60 08 	std  %f10, [ %i1 + 8 ]
400050b8:	d1 3e 60 10 	std  %f8, [ %i1 + 0x10 ]
400050bc:	b0 0c a0 07 	and  %l2, 7, %i0
400050c0:	81 c7 e0 08 	ret 
400050c4:	81 e8 00 00 	restore 

400050c8 <__kernel_sin>:
400050c8:	9d e3 bf 90 	save  %sp, -112, %sp
400050cc:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
400050d0:	03 20 00 00 	sethi  %hi(0x80000000), %g1
400050d4:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
400050d8:	f4 3f bf f8 	std  %i2, [ %fp + -8 ]
400050dc:	84 2e 00 01 	andn  %i0, %g1, %g2
400050e0:	2f 00 00 2d 	sethi  %hi(0xb400), %l7
400050e4:	40 00 17 c7 	call  4000b000 <__sparc_get_pc_thunk.l7>
400050e8:	ae 05 e0 9c 	add  %l7, 0x9c, %l7	! b49c <__DYNAMIC+0xb49c>
400050ec:	03 0f 8f ff 	sethi  %hi(0x3e3ffc00), %g1
400050f0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 3e3fffff <__DYNAMIC+0x3e3fffff>
400050f4:	80 a0 80 01 	cmp  %g2, %g1
400050f8:	14 80 00 08 	bg  40005118 <__kernel_sin+0x50>
400050fc:	d9 1f bf f8 	ldd  [ %fp + -8 ], %f12
40005100:	91 a0 1a 40 	fdtoi  %f0, %f8
40005104:	d1 27 bf f4 	st  %f8, [ %fp + -12 ]
40005108:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
4000510c:	80 a0 60 00 	cmp  %g1, 0
40005110:	02 80 00 3c 	be  40005200 <__kernel_sin+0x138>
40005114:	01 00 00 00 	nop 
40005118:	03 00 00 00 	sethi  %hi(0), %g1
4000511c:	82 18 7f 70 	xor  %g1, -144, %g1
40005120:	82 05 c0 01 	add  %l7, %g1, %g1
40005124:	dd 18 40 00 	ldd  [ %g1 ], %f14
40005128:	03 00 00 00 	sethi  %hi(0), %g1
4000512c:	82 18 7f 78 	xor  %g1, -136, %g1
40005130:	82 05 c0 01 	add  %l7, %g1, %g1
40005134:	e1 18 40 00 	ldd  [ %g1 ], %f16
40005138:	91 a0 09 40 	fmuld  %f0, %f0, %f8
4000513c:	03 00 00 00 	sethi  %hi(0), %g1
40005140:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40005144:	82 18 7f 80 	xor  %g1, -128, %g1
40005148:	9d a3 88 d0 	fsubd  %f14, %f16, %f14
4000514c:	82 05 c0 01 	add  %l7, %g1, %g1
40005150:	e1 18 40 00 	ldd  [ %g1 ], %f16
40005154:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40005158:	03 00 00 00 	sethi  %hi(0), %g1
4000515c:	9d a3 88 50 	faddd  %f14, %f16, %f14
40005160:	82 18 7f 88 	xor  %g1, -120, %g1
40005164:	82 05 c0 01 	add  %l7, %g1, %g1
40005168:	e1 18 40 00 	ldd  [ %g1 ], %f16
4000516c:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40005170:	03 00 00 00 	sethi  %hi(0), %g1
40005174:	9d a3 88 d0 	fsubd  %f14, %f16, %f14
40005178:	82 18 7f 90 	xor  %g1, -112, %g1
4000517c:	9d a2 09 4e 	fmuld  %f8, %f14, %f14
40005180:	82 05 c0 01 	add  %l7, %g1, %g1
40005184:	95 a2 09 40 	fmuld  %f8, %f0, %f10
40005188:	e1 18 40 00 	ldd  [ %g1 ], %f16
4000518c:	80 a7 20 00 	cmp  %i4, 0
40005190:	12 80 00 0c 	bne  400051c0 <__kernel_sin+0xf8>
40005194:	9d a3 88 50 	faddd  %f14, %f16, %f14
40005198:	91 a2 09 4e 	fmuld  %f8, %f14, %f8
4000519c:	03 00 00 00 	sethi  %hi(0), %g1
400051a0:	82 18 7f 98 	xor  %g1, -104, %g1
400051a4:	82 05 c0 01 	add  %l7, %g1, %g1
400051a8:	d9 18 40 00 	ldd  [ %g1 ], %f12
400051ac:	91 a2 08 cc 	fsubd  %f8, %f12, %f8
400051b0:	95 a2 89 48 	fmuld  %f10, %f8, %f10
400051b4:	81 a0 08 4a 	faddd  %f0, %f10, %f0
400051b8:	81 c7 e0 08 	ret 
400051bc:	81 e8 00 00 	restore 
400051c0:	9d a2 89 4e 	fmuld  %f10, %f14, %f14
400051c4:	03 00 00 00 	sethi  %hi(0), %g1
400051c8:	82 18 7f 08 	xor  %g1, -248, %g1
400051cc:	82 05 c0 01 	add  %l7, %g1, %g1
400051d0:	e1 18 40 00 	ldd  [ %g1 ], %f16
400051d4:	a1 a3 09 50 	fmuld  %f12, %f16, %f16
400051d8:	9d a4 08 ce 	fsubd  %f16, %f14, %f14
400051dc:	91 a2 09 4e 	fmuld  %f8, %f14, %f8
400051e0:	03 00 00 00 	sethi  %hi(0), %g1
400051e4:	99 a2 08 cc 	fsubd  %f8, %f12, %f12
400051e8:	82 18 7f 98 	xor  %g1, -104, %g1
400051ec:	82 05 c0 01 	add  %l7, %g1, %g1
400051f0:	d1 18 40 00 	ldd  [ %g1 ], %f8
400051f4:	95 a2 89 48 	fmuld  %f10, %f8, %f10
400051f8:	95 a3 08 4a 	faddd  %f12, %f10, %f10
400051fc:	81 a0 08 ca 	fsubd  %f0, %f10, %f0
40005200:	81 c7 e0 08 	ret 
40005204:	81 e8 00 00 	restore 

40005208 <__GI_fabs>:
40005208:	9c 03 bf a8 	add  %sp, -88, %sp
4000520c:	d0 3b a0 50 	std  %o0, [ %sp + 0x50 ]
40005210:	c1 1b a0 50 	ldd  [ %sp + 0x50 ], %f0
40005214:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40005218:	82 2a 00 01 	andn  %o0, %g1, %g1
4000521c:	c2 23 a0 4c 	st  %g1, [ %sp + 0x4c ]
40005220:	c1 03 a0 4c 	ld  [ %sp + 0x4c ], %f0
40005224:	81 c3 e0 08 	retl 
40005228:	9c 23 bf a8 	sub  %sp, -88, %sp

4000522c <__GI_floor>:
4000522c:	9d e3 bf 98 	save  %sp, -104, %sp
40005230:	f0 3f bf f8 	std  %i0, [ %fp + -8 ]
40005234:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
40005238:	40 00 17 72 	call  4000b000 <__sparc_get_pc_thunk.l7>
4000523c:	ae 05 e3 48 	add  %l7, 0x348, %l7	! b348 <__DYNAMIC+0xb348>
40005240:	87 3e 20 14 	sra  %i0, 0x14, %g3
40005244:	86 08 e7 ff 	and  %g3, 0x7ff, %g3
40005248:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
4000524c:	84 00 fc 01 	add  %g3, -1023, %g2
40005250:	82 10 00 18 	mov  %i0, %g1
40005254:	80 a0 a0 13 	cmp  %g2, 0x13
40005258:	14 80 00 37 	bg  40005334 <__GI_floor+0x108>
4000525c:	88 10 00 19 	mov  %i1, %g4
40005260:	80 a0 a0 00 	cmp  %g2, 0
40005264:	16 80 00 19 	bge  400052c8 <__GI_floor+0x9c>
40005268:	3b 00 03 ff 	sethi  %hi(0xffc00), %i5
4000526c:	05 00 00 00 	sethi  %hi(0), %g2
40005270:	84 18 bf a0 	xor  %g2, -96, %g2
40005274:	84 05 c0 02 	add  %l7, %g2, %g2
40005278:	d1 18 80 00 	ldd  [ %g2 ], %f8
4000527c:	05 00 00 00 	sethi  %hi(0), %g2
40005280:	81 a0 08 48 	faddd  %f0, %f8, %f0
40005284:	84 18 bd 58 	xor  %g2, -680, %g2
40005288:	84 05 c0 02 	add  %l7, %g2, %g2
4000528c:	d1 18 80 00 	ldd  [ %g2 ], %f8
40005290:	81 a8 0a c8 	fcmped  %f0, %f8
40005294:	01 00 00 00 	nop 
40005298:	1d 80 00 54 	fbule  400053e8 <__GI_floor+0x1bc>
4000529c:	01 00 00 00 	nop 
400052a0:	80 a6 20 00 	cmp  %i0, 0
400052a4:	36 80 00 4e 	bge,a   400053dc <__GI_floor+0x1b0>
400052a8:	88 10 20 00 	clr  %g4
400052ac:	05 20 00 00 	sethi  %hi(0x80000000), %g2
400052b0:	84 2e 00 02 	andn  %i0, %g2, %g2
400052b4:	80 90 80 19 	orcc  %g2, %i1, %g0
400052b8:	32 80 00 4b 	bne,a   400053e4 <__GI_floor+0x1b8>
400052bc:	88 10 20 00 	clr  %g4
400052c0:	10 80 00 4b 	b  400053ec <__GI_floor+0x1c0>
400052c4:	84 10 00 01 	mov  %g1, %g2
400052c8:	ba 17 63 ff 	or  %i5, 0x3ff, %i5
400052cc:	bb 3f 40 02 	sra  %i5, %g2, %i5
400052d0:	86 0f 40 18 	and  %i5, %i0, %g3
400052d4:	80 90 c0 19 	orcc  %g3, %i1, %g0
400052d8:	02 80 00 1e 	be  40005350 <__GI_floor+0x124>
400052dc:	07 00 00 00 	sethi  %hi(0), %g3
400052e0:	86 18 ff a0 	xor  %g3, -96, %g3
400052e4:	86 05 c0 03 	add  %l7, %g3, %g3
400052e8:	d1 18 c0 00 	ldd  [ %g3 ], %f8
400052ec:	07 00 00 00 	sethi  %hi(0), %g3
400052f0:	81 a0 08 48 	faddd  %f0, %f8, %f0
400052f4:	86 18 fd 58 	xor  %g3, -680, %g3
400052f8:	86 05 c0 03 	add  %l7, %g3, %g3
400052fc:	d1 18 c0 00 	ldd  [ %g3 ], %f8
40005300:	81 a8 0a c8 	fcmped  %f0, %f8
40005304:	01 00 00 00 	nop 
40005308:	1d 80 00 38 	fbule  400053e8 <__GI_floor+0x1bc>
4000530c:	01 00 00 00 	nop 
40005310:	80 a6 20 00 	cmp  %i0, 0
40005314:	36 80 00 06 	bge,a   4000532c <__GI_floor+0x100>
40005318:	82 28 40 1d 	andn  %g1, %i5, %g1
4000531c:	07 00 04 00 	sethi  %hi(0x100000), %g3
40005320:	85 38 c0 02 	sra  %g3, %g2, %g2
40005324:	82 06 00 02 	add  %i0, %g2, %g1
40005328:	82 28 40 1d 	andn  %g1, %i5, %g1
4000532c:	10 80 00 2f 	b  400053e8 <__GI_floor+0x1bc>
40005330:	88 10 20 00 	clr  %g4
40005334:	80 a0 a0 33 	cmp  %g2, 0x33
40005338:	04 80 00 08 	ble  40005358 <__GI_floor+0x12c>
4000533c:	ba 00 fb ed 	add  %g3, -1043, %i5
40005340:	80 a0 a4 00 	cmp  %g2, 0x400
40005344:	12 80 00 2d 	bne  400053f8 <__GI_floor+0x1cc>
40005348:	01 00 00 00 	nop 
4000534c:	81 a0 08 40 	faddd  %f0, %f0, %f0
40005350:	81 c7 e0 08 	ret 
40005354:	81 e8 00 00 	restore 
40005358:	b8 10 3f ff 	mov  -1, %i4
4000535c:	b9 37 00 1d 	srl  %i4, %i5, %i4
40005360:	80 8f 00 19 	btst  %i4, %i1
40005364:	02 bf ff fb 	be  40005350 <__GI_floor+0x124>
40005368:	3b 00 00 00 	sethi  %hi(0), %i5
4000536c:	ba 1f 7f a0 	xor  %i5, -96, %i5
40005370:	ba 05 c0 1d 	add  %l7, %i5, %i5
40005374:	d1 1f 40 00 	ldd  [ %i5 ], %f8
40005378:	3b 00 00 00 	sethi  %hi(0), %i5
4000537c:	81 a0 08 48 	faddd  %f0, %f8, %f0
40005380:	ba 1f 7d 58 	xor  %i5, -680, %i5
40005384:	ba 05 c0 1d 	add  %l7, %i5, %i5
40005388:	d1 1f 40 00 	ldd  [ %i5 ], %f8
4000538c:	81 a8 0a c8 	fcmped  %f0, %f8
40005390:	01 00 00 00 	nop 
40005394:	1d 80 00 15 	fbule  400053e8 <__GI_floor+0x1bc>
40005398:	01 00 00 00 	nop 
4000539c:	80 a6 20 00 	cmp  %i0, 0
400053a0:	36 80 00 12 	bge,a   400053e8 <__GI_floor+0x1bc>
400053a4:	88 29 00 1c 	andn  %g4, %i4, %g4
400053a8:	80 a0 a0 14 	cmp  %g2, 0x14
400053ac:	12 80 00 04 	bne  400053bc <__GI_floor+0x190>
400053b0:	84 10 24 33 	mov  0x433, %g2
400053b4:	10 80 00 08 	b  400053d4 <__GI_floor+0x1a8>
400053b8:	82 06 20 01 	add  %i0, 1, %g1
400053bc:	86 20 80 03 	sub  %g2, %g3, %g3
400053c0:	84 10 20 01 	mov  1, %g2
400053c4:	87 28 80 03 	sll  %g2, %g3, %g3
400053c8:	88 06 40 03 	add  %i1, %g3, %g4
400053cc:	80 a1 00 19 	cmp  %g4, %i1
400053d0:	82 40 00 18 	addx  %g0, %i0, %g1
400053d4:	10 80 00 05 	b  400053e8 <__GI_floor+0x1bc>
400053d8:	88 29 00 1c 	andn  %g4, %i4, %g4
400053dc:	10 80 00 03 	b  400053e8 <__GI_floor+0x1bc>
400053e0:	82 10 20 00 	clr  %g1
400053e4:	03 2f fc 00 	sethi  %hi(0xbff00000), %g1
400053e8:	84 10 00 01 	mov  %g1, %g2
400053ec:	86 10 00 04 	mov  %g4, %g3
400053f0:	c4 3f bf f8 	std  %g2, [ %fp + -8 ]
400053f4:	c1 1f bf f8 	ldd  [ %fp + -8 ], %f0
400053f8:	81 c7 e0 08 	ret 
400053fc:	81 e8 00 00 	restore 

40005400 <__GI_scalbln>:
40005400:	9d e3 bf 88 	save  %sp, -120, %sp
40005404:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
40005408:	2f 00 00 2c 	sethi  %hi(0xb000), %l7
4000540c:	40 00 16 fd 	call  4000b000 <__sparc_get_pc_thunk.l7>
40005410:	ae 05 e1 74 	add  %l7, 0x174, %l7	! b174 <__DYNAMIC+0xb174>
40005414:	09 1f fc 00 	sethi  %hi(0x7ff00000), %g4
40005418:	82 0e 00 04 	and  %i0, %g4, %g1
4000541c:	c1 1f bf f0 	ldd  [ %fp + -16 ], %f0
40005420:	83 38 60 14 	sra  %g1, 0x14, %g1
40005424:	80 a0 60 00 	cmp  %g1, 0
40005428:	12 80 00 12 	bne  40005470 <__GI_scalbln+0x70>
4000542c:	84 10 00 18 	mov  %i0, %g2
40005430:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40005434:	ba 2e 00 01 	andn  %i0, %g1, %i5
40005438:	80 97 40 19 	orcc  %i5, %i1, %g0
4000543c:	02 80 00 11 	be  40005480 <__GI_scalbln+0x80>
40005440:	05 00 00 00 	sethi  %hi(0), %g2
40005444:	84 18 bf a8 	xor  %g2, -88, %g2
40005448:	84 05 c0 02 	add  %l7, %g2, %g2
4000544c:	d1 18 80 00 	ldd  [ %g2 ], %f8
40005450:	81 a0 09 48 	fmuld  %f0, %f8, %f0
40005454:	c1 3f bf f0 	std  %f0, [ %fp + -16 ]
40005458:	f8 1f bf f0 	ldd  [ %fp + -16 ], %i4
4000545c:	84 10 00 1c 	mov  %i4, %g2
40005460:	82 08 80 04 	and  %g2, %g4, %g1
40005464:	83 38 60 14 	sra  %g1, 0x14, %g1
40005468:	10 80 00 08 	b  40005488 <__GI_scalbln+0x88>
4000546c:	82 00 7f ca 	add  %g1, -54, %g1
40005470:	80 a0 67 ff 	cmp  %g1, 0x7ff
40005474:	32 80 00 06 	bne,a   4000548c <__GI_scalbln+0x8c>
40005478:	82 00 40 1a 	add  %g1, %i2, %g1
4000547c:	81 a0 08 40 	faddd  %f0, %f0, %f0
40005480:	81 c7 e0 08 	ret 
40005484:	81 e8 00 00 	restore 
40005488:	82 00 40 1a 	add  %g1, %i2, %g1
4000548c:	80 a0 67 fe 	cmp  %g1, 0x7fe
40005490:	04 80 00 04 	ble  400054a0 <__GI_scalbln+0xa0>
40005494:	07 3f ff cf 	sethi  %hi(0xffff3c00), %g3
40005498:	10 80 00 1a 	b  40005500 <__GI_scalbln+0x100>
4000549c:	03 00 00 00 	sethi  %hi(0), %g1
400054a0:	86 10 e0 b0 	or  %g3, 0xb0, %g3
400054a4:	80 a6 80 03 	cmp  %i2, %g3
400054a8:	16 80 00 04 	bge  400054b8 <__GI_scalbln+0xb8>
400054ac:	80 a0 60 00 	cmp  %g1, 0
400054b0:	10 80 00 17 	b  4000550c <__GI_scalbln+0x10c>
400054b4:	03 00 00 00 	sethi  %hi(0), %g1
400054b8:	04 80 00 09 	ble  400054dc <__GI_scalbln+0xdc>
400054bc:	07 1f fc 00 	sethi  %hi(0x7ff00000), %g3
400054c0:	83 28 60 14 	sll  %g1, 0x14, %g1
400054c4:	84 28 80 03 	andn  %g2, %g3, %g2
400054c8:	84 10 40 02 	or  %g1, %g2, %g2
400054cc:	c4 27 bf ec 	st  %g2, [ %fp + -20 ]
400054d0:	c1 07 bf ec 	ld  [ %fp + -20 ], %f0
400054d4:	81 c7 e0 08 	ret 
400054d8:	81 e8 00 00 	restore 
400054dc:	80 a0 7f cb 	cmp  %g1, -53
400054e0:	16 80 00 15 	bge  40005534 <__GI_scalbln+0x134>
400054e4:	82 00 60 36 	add  %g1, 0x36, %g1
400054e8:	03 00 00 30 	sethi  %hi(0xc000), %g1
400054ec:	82 10 63 50 	or  %g1, 0x350, %g1	! c350 <__DYNAMIC+0xc350>
400054f0:	80 a6 80 01 	cmp  %i2, %g1
400054f4:	24 80 00 06 	ble,a   4000550c <__GI_scalbln+0x10c>
400054f8:	03 00 00 00 	sethi  %hi(0), %g1
400054fc:	03 00 00 00 	sethi  %hi(0), %g1
40005500:	82 18 7f a0 	xor  %g1, -96, %g1
40005504:	10 80 00 04 	b  40005514 <__GI_scalbln+0x114>
40005508:	82 05 c0 01 	add  %l7, %g1, %g1
4000550c:	82 18 7f b0 	xor  %g1, -80, %g1
40005510:	82 05 c0 01 	add  %l7, %g1, %g1
40005514:	d1 18 40 00 	ldd  [ %g1 ], %f8
40005518:	c1 3f bf f0 	std  %f0, [ %fp + -16 ]
4000551c:	d1 3f bf f8 	std  %f8, [ %fp + -8 ]
40005520:	d0 18 40 00 	ldd  [ %g1 ], %o0
40005524:	40 00 00 11 	call  40005568 <__GI_copysign>
40005528:	d4 1f bf f0 	ldd  [ %fp + -16 ], %o2
4000552c:	10 80 00 0c 	b  4000555c <__GI_scalbln+0x15c>
40005530:	d1 1f bf f8 	ldd  [ %fp + -8 ], %f8
40005534:	83 28 60 14 	sll  %g1, 0x14, %g1
40005538:	07 1f fc 00 	sethi  %hi(0x7ff00000), %g3
4000553c:	84 28 80 03 	andn  %g2, %g3, %g2
40005540:	84 10 40 02 	or  %g1, %g2, %g2
40005544:	03 00 00 00 	sethi  %hi(0), %g1
40005548:	c4 27 bf ec 	st  %g2, [ %fp + -20 ]
4000554c:	82 18 7f b8 	xor  %g1, -72, %g1
40005550:	c1 07 bf ec 	ld  [ %fp + -20 ], %f0
40005554:	82 05 c0 01 	add  %l7, %g1, %g1
40005558:	d1 18 40 00 	ldd  [ %g1 ], %f8
4000555c:	81 a0 09 48 	fmuld  %f0, %f8, %f0
40005560:	81 c7 e0 08 	ret 
40005564:	81 e8 00 00 	restore 

40005568 <__GI_copysign>:
40005568:	9c 03 bf a8 	add  %sp, -88, %sp
4000556c:	d0 3b a0 50 	std  %o0, [ %sp + 0x50 ]
40005570:	c1 1b a0 50 	ldd  [ %sp + 0x50 ], %f0
40005574:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40005578:	94 0a 80 01 	and  %o2, %g1, %o2
4000557c:	84 2a 00 01 	andn  %o0, %g1, %g2
40005580:	84 12 80 02 	or  %o2, %g2, %g2
40005584:	c4 23 a0 4c 	st  %g2, [ %sp + 0x4c ]
40005588:	c1 03 a0 4c 	ld  [ %sp + 0x4c ], %f0
4000558c:	81 c3 e0 08 	retl 
40005590:	9c 23 bf a8 	sub  %sp, -88, %sp
40005594:	80 8a 60 01 	btst  1, %o1
40005598:	02 80 00 08 	be  400055b8 <__GI_copysign+0x50>
4000559c:	80 8a 60 02 	btst  2, %o1
400055a0:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
400055a4:	92 22 60 01 	dec  %o1
400055a8:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400055ac:	94 22 a0 01 	dec  %o2
400055b0:	02 80 00 1a 	be  40005618 <__GI_memmove+0x3c>
400055b4:	90 22 20 01 	dec  %o0
400055b8:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
400055bc:	92 22 60 02 	sub  %o1, 2, %o1
400055c0:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
400055c4:	94 22 a0 02 	sub  %o2, 2, %o2
400055c8:	10 80 00 14 	b  40005618 <__GI_memmove+0x3c>
400055cc:	90 22 20 02 	sub  %o0, 2, %o0

400055d0 <bcopy>:
400055d0:	96 10 00 08 	mov  %o0, %o3
400055d4:	90 10 00 09 	mov  %o1, %o0
400055d8:	92 10 00 0b 	mov  %o3, %o1

400055dc <__GI_memmove>:
400055dc:	80 a2 00 09 	cmp  %o0, %o1
400055e0:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
400055e4:	08 80 01 79 	bleu  40005bc8 <__GI_memcpy+0x8>
400055e8:	98 22 00 09 	sub  %o0, %o1, %o4
400055ec:	96 02 40 0a 	add  %o1, %o2, %o3
400055f0:	80 a2 c0 08 	cmp  %o3, %o0
400055f4:	08 80 01 76 	bleu  40005bcc <__GI_memcpy+0xc>
400055f8:	9a 8b 20 03 	andcc  %o4, 3, %o5
400055fc:	92 02 40 0a 	add  %o1, %o2, %o1
40005600:	90 02 00 0a 	add  %o0, %o2, %o0
40005604:	12 80 00 f9 	bne  400059e8 <__GI_memmove+0x40c>
40005608:	80 a2 a0 0f 	cmp  %o2, 0xf
4000560c:	08 80 00 eb 	bleu  400059b8 <__GI_memmove+0x3dc>
40005610:	80 8a 60 03 	btst  3, %o1
40005614:	12 bf ff e0 	bne  40005594 <__GI_copysign+0x2c>
40005618:	80 8a 60 04 	btst  4, %o1
4000561c:	02 80 00 07 	be  40005638 <__GI_memmove+0x5c>
40005620:	82 10 00 0a 	mov  %o2, %g1
40005624:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40005628:	82 20 60 04 	sub  %g1, 4, %g1
4000562c:	d8 22 3f fc 	st  %o4, [ %o0 + -4 ]
40005630:	92 22 60 04 	sub  %o1, 4, %o1
40005634:	90 22 20 04 	sub  %o0, 4, %o0
40005638:	8c 88 7f 80 	andcc  %g1, -128, %g6
4000563c:	02 80 00 37 	be  40005718 <__GI_memmove+0x13c>
40005640:	80 8a 20 04 	btst  4, %o0
40005644:	02 80 00 84 	be  40005854 <__GI_memmove+0x278>
40005648:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
4000564c:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40005650:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005654:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005658:	d4 22 3f e0 	st  %o2, [ %o0 + -32 ]
4000565c:	d6 22 3f e4 	st  %o3, [ %o0 + -28 ]
40005660:	d8 22 3f e8 	st  %o4, [ %o0 + -24 ]
40005664:	da 22 3f ec 	st  %o5, [ %o0 + -20 ]
40005668:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
4000566c:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40005670:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
40005674:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
40005678:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
4000567c:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40005680:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005684:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005688:	d4 22 3f c0 	st  %o2, [ %o0 + -64 ]
4000568c:	d6 22 3f c4 	st  %o3, [ %o0 + -60 ]
40005690:	d8 22 3f c8 	st  %o4, [ %o0 + -56 ]
40005694:	da 22 3f cc 	st  %o5, [ %o0 + -52 ]
40005698:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
4000569c:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
400056a0:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
400056a4:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
400056a8:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
400056ac:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
400056b0:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
400056b4:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
400056b8:	d4 22 3f a0 	st  %o2, [ %o0 + -96 ]
400056bc:	d6 22 3f a4 	st  %o3, [ %o0 + -92 ]
400056c0:	d8 22 3f a8 	st  %o4, [ %o0 + -88 ]
400056c4:	da 22 3f ac 	st  %o5, [ %o0 + -84 ]
400056c8:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
400056cc:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
400056d0:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
400056d4:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
400056d8:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
400056dc:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
400056e0:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
400056e4:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
400056e8:	d4 22 3f 80 	st  %o2, [ %o0 + -128 ]
400056ec:	d6 22 3f 84 	st  %o3, [ %o0 + -124 ]
400056f0:	d8 22 3f 88 	st  %o4, [ %o0 + -120 ]
400056f4:	da 22 3f 8c 	st  %o5, [ %o0 + -116 ]
400056f8:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
400056fc:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
40005700:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40005704:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40005708:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
4000570c:	92 22 60 80 	sub  %o1, 0x80, %o1
40005710:	12 bf ff ce 	bne  40005648 <__GI_memmove+0x6c>
40005714:	90 22 20 80 	sub  %o0, 0x80, %o0
40005718:	8c 88 60 70 	andcc  %g1, 0x70, %g6
4000571c:	02 80 00 34 	be  400057ec <__GI_memmove+0x210>
40005720:	80 88 60 08 	btst  8, %g1
40005724:	99 31 a0 01 	srl  %g6, 1, %o4
40005728:	84 10 00 0f 	mov  %o7, %g2
4000572c:	98 01 80 0c 	add  %g6, %o4, %o4
40005730:	40 00 05 3d 	call  40006c24 <__GI_memcpy+0x1064>
40005734:	92 22 40 06 	sub  %o1, %g6, %o1
40005738:	9e 10 00 02 	mov  %g2, %o7
4000573c:	81 c3 60 bc 	jmp  %o5 + 0xbc
40005740:	90 22 00 06 	sub  %o0, %g6, %o0
40005744:	c4 1a 60 60 	ldd  [ %o1 + 0x60 ], %g2
40005748:	c8 1a 60 68 	ldd  [ %o1 + 0x68 ], %g4
4000574c:	c4 22 20 60 	st  %g2, [ %o0 + 0x60 ]
40005750:	c6 22 20 64 	st  %g3, [ %o0 + 0x64 ]
40005754:	c8 22 20 68 	st  %g4, [ %o0 + 0x68 ]
40005758:	ca 22 20 6c 	st  %g5, [ %o0 + 0x6c ]
4000575c:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005760:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40005764:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
40005768:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
4000576c:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40005770:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
40005774:	c4 1a 60 40 	ldd  [ %o1 + 0x40 ], %g2
40005778:	c8 1a 60 48 	ldd  [ %o1 + 0x48 ], %g4
4000577c:	c4 22 20 40 	st  %g2, [ %o0 + 0x40 ]
40005780:	c6 22 20 44 	st  %g3, [ %o0 + 0x44 ]
40005784:	c8 22 20 48 	st  %g4, [ %o0 + 0x48 ]
40005788:	ca 22 20 4c 	st  %g5, [ %o0 + 0x4c ]
4000578c:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005790:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005794:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
40005798:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
4000579c:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
400057a0:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
400057a4:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400057a8:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400057ac:	c4 22 20 20 	st  %g2, [ %o0 + 0x20 ]
400057b0:	c6 22 20 24 	st  %g3, [ %o0 + 0x24 ]
400057b4:	c8 22 20 28 	st  %g4, [ %o0 + 0x28 ]
400057b8:	ca 22 20 2c 	st  %g5, [ %o0 + 0x2c ]
400057bc:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400057c0:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400057c4:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
400057c8:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
400057cc:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
400057d0:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
400057d4:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400057d8:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400057dc:	c4 22 20 00 	st  %g2, [ %o0 ]
400057e0:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
400057e4:	c8 22 20 08 	st  %g4, [ %o0 + 8 ]
400057e8:	ca 22 20 0c 	st  %g5, [ %o0 + 0xc ]
400057ec:	02 80 00 07 	be  40005808 <__GI_memmove+0x22c>
400057f0:	80 88 60 04 	btst  4, %g1
400057f4:	c4 1a 7f f8 	ldd  [ %o1 + -8 ], %g2
400057f8:	90 22 20 08 	sub  %o0, 8, %o0
400057fc:	92 22 60 08 	sub  %o1, 8, %o1
40005800:	c4 22 00 00 	st  %g2, [ %o0 ]
40005804:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40005808:	02 80 00 06 	be  40005820 <__GI_memmove+0x244>
4000580c:	80 88 60 02 	btst  2, %g1
40005810:	c4 02 7f fc 	ld  [ %o1 + -4 ], %g2
40005814:	92 22 60 04 	sub  %o1, 4, %o1
40005818:	c4 22 3f fc 	st  %g2, [ %o0 + -4 ]
4000581c:	90 22 20 04 	sub  %o0, 4, %o0
40005820:	02 80 00 06 	be  40005838 <__GI_memmove+0x25c>
40005824:	80 88 60 01 	btst  1, %g1
40005828:	c4 12 7f fe 	lduh  [ %o1 + -2 ], %g2
4000582c:	92 22 60 02 	sub  %o1, 2, %o1
40005830:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40005834:	90 22 20 02 	sub  %o0, 2, %o0
40005838:	02 80 00 04 	be  40005848 <__GI_memmove+0x26c>
4000583c:	01 00 00 00 	nop 
40005840:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40005844:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40005848:	81 c3 e0 08 	retl 
4000584c:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005850:	d4 1a 7f e0 	ldd  [ %o1 + -32 ], %o2
40005854:	d8 1a 7f e8 	ldd  [ %o1 + -24 ], %o4
40005858:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
4000585c:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005860:	d4 3a 3f e0 	std  %o2, [ %o0 + -32 ]
40005864:	d8 3a 3f e8 	std  %o4, [ %o0 + -24 ]
40005868:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
4000586c:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40005870:	d4 1a 7f c0 	ldd  [ %o1 + -64 ], %o2
40005874:	d8 1a 7f c8 	ldd  [ %o1 + -56 ], %o4
40005878:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
4000587c:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005880:	d4 3a 3f c0 	std  %o2, [ %o0 + -64 ]
40005884:	d8 3a 3f c8 	std  %o4, [ %o0 + -56 ]
40005888:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
4000588c:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40005890:	d4 1a 7f a0 	ldd  [ %o1 + -96 ], %o2
40005894:	d8 1a 7f a8 	ldd  [ %o1 + -88 ], %o4
40005898:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
4000589c:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
400058a0:	d4 3a 3f a0 	std  %o2, [ %o0 + -96 ]
400058a4:	d8 3a 3f a8 	std  %o4, [ %o0 + -88 ]
400058a8:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
400058ac:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
400058b0:	d4 1a 7f 80 	ldd  [ %o1 + -128 ], %o2
400058b4:	d8 1a 7f 88 	ldd  [ %o1 + -120 ], %o4
400058b8:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
400058bc:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
400058c0:	d4 3a 3f 80 	std  %o2, [ %o0 + -128 ]
400058c4:	d8 3a 3f 88 	std  %o4, [ %o0 + -120 ]
400058c8:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
400058cc:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
400058d0:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
400058d4:	92 22 60 80 	sub  %o1, 0x80, %o1
400058d8:	12 bf ff de 	bne  40005850 <__GI_memmove+0x274>
400058dc:	90 22 20 80 	sub  %o0, 0x80, %o0
400058e0:	8c 88 60 70 	andcc  %g1, 0x70, %g6
400058e4:	02 bf ff c2 	be  400057ec <__GI_memmove+0x210>
400058e8:	80 88 60 08 	btst  8, %g1
400058ec:	99 31 a0 01 	srl  %g6, 1, %o4
400058f0:	84 10 00 0f 	mov  %o7, %g2
400058f4:	98 01 80 0c 	add  %g6, %o4, %o4
400058f8:	40 00 04 cb 	call  40006c24 <__GI_memcpy+0x1064>
400058fc:	92 22 40 06 	sub  %o1, %g6, %o1
40005900:	9e 10 00 02 	mov  %g2, %o7
40005904:	81 c3 7e f4 	jmp  %o5 + -268
40005908:	90 22 00 06 	sub  %o0, %g6, %o0
4000590c:	96 0a a0 0e 	and  %o2, 0xe, %o3
40005910:	84 10 00 0f 	mov  %o7, %g2
40005914:	99 2a e0 03 	sll  %o3, 3, %o4
40005918:	90 22 00 0b 	sub  %o0, %o3, %o0
4000591c:	40 00 04 c2 	call  40006c24 <__GI_memcpy+0x1064>
40005920:	92 22 40 0b 	sub  %o1, %o3, %o1
40005924:	9e 10 00 02 	mov  %g2, %o7
40005928:	81 c3 60 84 	jmp  %o5 + 0x84
4000592c:	80 8a a0 01 	btst  1, %o2
40005930:	c4 0a 60 0c 	ldub  [ %o1 + 0xc ], %g2
40005934:	c6 0a 60 0d 	ldub  [ %o1 + 0xd ], %g3
40005938:	c4 2a 20 0c 	stb  %g2, [ %o0 + 0xc ]
4000593c:	c6 2a 20 0d 	stb  %g3, [ %o0 + 0xd ]
40005940:	c4 0a 60 0a 	ldub  [ %o1 + 0xa ], %g2
40005944:	c6 0a 60 0b 	ldub  [ %o1 + 0xb ], %g3
40005948:	c4 2a 20 0a 	stb  %g2, [ %o0 + 0xa ]
4000594c:	c6 2a 20 0b 	stb  %g3, [ %o0 + 0xb ]
40005950:	c4 0a 60 08 	ldub  [ %o1 + 8 ], %g2
40005954:	c6 0a 60 09 	ldub  [ %o1 + 9 ], %g3
40005958:	c4 2a 20 08 	stb  %g2, [ %o0 + 8 ]
4000595c:	c6 2a 20 09 	stb  %g3, [ %o0 + 9 ]
40005960:	c4 0a 60 06 	ldub  [ %o1 + 6 ], %g2
40005964:	c6 0a 60 07 	ldub  [ %o1 + 7 ], %g3
40005968:	c4 2a 20 06 	stb  %g2, [ %o0 + 6 ]
4000596c:	c6 2a 20 07 	stb  %g3, [ %o0 + 7 ]
40005970:	c4 0a 60 04 	ldub  [ %o1 + 4 ], %g2
40005974:	c6 0a 60 05 	ldub  [ %o1 + 5 ], %g3
40005978:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
4000597c:	c6 2a 20 05 	stb  %g3, [ %o0 + 5 ]
40005980:	c4 0a 60 02 	ldub  [ %o1 + 2 ], %g2
40005984:	c6 0a 60 03 	ldub  [ %o1 + 3 ], %g3
40005988:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
4000598c:	c6 2a 20 03 	stb  %g3, [ %o0 + 3 ]
40005990:	c4 0a 60 00 	ldub  [ %o1 ], %g2
40005994:	c6 0a 60 01 	ldub  [ %o1 + 1 ], %g3
40005998:	c4 2a 20 00 	stb  %g2, [ %o0 ]
4000599c:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
400059a0:	02 80 00 04 	be  400059b0 <__GI_memmove+0x3d4>
400059a4:	01 00 00 00 	nop 
400059a8:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
400059ac:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400059b0:	81 c3 e0 08 	retl 
400059b4:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
400059b8:	12 bf ff d5 	bne  4000590c <__GI_memmove+0x330>
400059bc:	80 8a a0 08 	btst  8, %o2
400059c0:	02 80 00 08 	be  400059e0 <__GI_memmove+0x404>
400059c4:	80 8a a0 04 	btst  4, %o2
400059c8:	c4 02 7f f8 	ld  [ %o1 + -8 ], %g2
400059cc:	c6 02 7f fc 	ld  [ %o1 + -4 ], %g3
400059d0:	92 22 60 08 	sub  %o1, 8, %o1
400059d4:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
400059d8:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
400059dc:	90 22 20 08 	sub  %o0, 8, %o0
400059e0:	10 bf ff 8a 	b  40005808 <__GI_memmove+0x22c>
400059e4:	82 10 00 0a 	mov  %o2, %g1
400059e8:	80 a2 a0 0f 	cmp  %o2, 0xf
400059ec:	08 bf ff c8 	bleu  4000590c <__GI_memmove+0x330>
400059f0:	80 8a 20 03 	btst  3, %o0
400059f4:	02 80 00 11 	be  40005a38 <__GI_memmove+0x45c>
400059f8:	80 8a 20 01 	btst  1, %o0
400059fc:	02 80 00 08 	be  40005a1c <__GI_memmove+0x440>
40005a00:	80 8a 20 02 	btst  2, %o0
40005a04:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40005a08:	92 22 60 01 	dec  %o1
40005a0c:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40005a10:	90 22 20 01 	dec  %o0
40005a14:	02 80 00 09 	be  40005a38 <__GI_memmove+0x45c>
40005a18:	94 22 a0 01 	dec  %o2
40005a1c:	ca 0a 7f ff 	ldub  [ %o1 + -1 ], %g5
40005a20:	92 22 60 02 	sub  %o1, 2, %o1
40005a24:	ca 2a 3f ff 	stb  %g5, [ %o0 + -1 ]
40005a28:	90 22 20 02 	sub  %o0, 2, %o0
40005a2c:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005a30:	94 22 a0 02 	sub  %o2, 2, %o2
40005a34:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005a38:	84 0a 60 03 	and  %o1, 3, %g2
40005a3c:	92 0a 7f fc 	and  %o1, -4, %o1
40005a40:	86 0a a0 0c 	and  %o2, 0xc, %g3
40005a44:	92 02 60 04 	add  %o1, 4, %o1
40005a48:	80 a0 e0 04 	cmp  %g3, 4
40005a4c:	89 28 a0 03 	sll  %g2, 3, %g4
40005a50:	84 10 20 20 	mov  0x20, %g2
40005a54:	02 80 00 18 	be  40005ab4 <__GI_memmove+0x4d8>
40005a58:	8c 20 80 04 	sub  %g2, %g4, %g6
40005a5c:	0a 80 00 10 	bcs  40005a9c <__GI_memmove+0x4c0>
40005a60:	80 a0 e0 08 	cmp  %g3, 8
40005a64:	02 80 00 08 	be  40005a84 <__GI_memmove+0x4a8>
40005a68:	87 32 a0 02 	srl  %o2, 2, %g3
40005a6c:	d6 02 7f fc 	ld  [ %o1 + -4 ], %o3
40005a70:	90 02 3f f8 	add  %o0, -8, %o0
40005a74:	d8 02 7f f8 	ld  [ %o1 + -8 ], %o4
40005a78:	92 02 7f f0 	add  %o1, -16, %o1
40005a7c:	10 80 00 1e 	b  40005af4 <__GI_memmove+0x518>
40005a80:	86 00 e0 01 	inc  %g3
40005a84:	d8 02 7f fc 	ld  [ %o1 + -4 ], %o4
40005a88:	90 02 3f fc 	add  %o0, -4, %o0
40005a8c:	c2 02 7f f8 	ld  [ %o1 + -8 ], %g1
40005a90:	92 02 7f f4 	add  %o1, -12, %o1
40005a94:	10 80 00 1d 	b  40005b08 <__GI_memmove+0x52c>
40005a98:	86 00 e0 02 	add  %g3, 2, %g3
40005a9c:	da 02 7f fc 	ld  [ %o1 + -4 ], %o5
40005aa0:	90 02 3f f4 	add  %o0, -12, %o0
40005aa4:	d6 02 7f f8 	ld  [ %o1 + -8 ], %o3
40005aa8:	92 02 7f ec 	add  %o1, -20, %o1
40005aac:	10 80 00 0d 	b  40005ae0 <__GI_memmove+0x504>
40005ab0:	87 32 a0 02 	srl  %o2, 2, %g3
40005ab4:	c2 02 7f fc 	ld  [ %o1 + -4 ], %g1
40005ab8:	87 32 a0 02 	srl  %o2, 2, %g3
40005abc:	da 02 7f f8 	ld  [ %o1 + -8 ], %o5
40005ac0:	92 02 7f e8 	add  %o1, -24, %o1
40005ac4:	90 02 3f f0 	add  %o0, -16, %o0
40005ac8:	86 00 ff ff 	add  %g3, -1, %g3
40005acc:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
40005ad0:	85 2b 40 04 	sll  %o5, %g4, %g2
40005ad4:	8b 30 40 06 	srl  %g1, %g6, %g5
40005ad8:	84 10 80 05 	or  %g2, %g5, %g2
40005adc:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005ae0:	d8 02 60 08 	ld  [ %o1 + 8 ], %o4
40005ae4:	85 2a c0 04 	sll  %o3, %g4, %g2
40005ae8:	8b 33 40 06 	srl  %o5, %g6, %g5
40005aec:	84 10 80 05 	or  %g2, %g5, %g2
40005af0:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
40005af4:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40005af8:	85 2b 00 04 	sll  %o4, %g4, %g2
40005afc:	8b 32 c0 06 	srl  %o3, %g6, %g5
40005b00:	84 10 80 05 	or  %g2, %g5, %g2
40005b04:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
40005b08:	da 02 40 00 	ld  [ %o1 ], %o5
40005b0c:	85 28 40 04 	sll  %g1, %g4, %g2
40005b10:	8b 33 00 06 	srl  %o4, %g6, %g5
40005b14:	86 80 ff fc 	addcc  %g3, -4, %g3
40005b18:	84 10 80 05 	or  %g2, %g5, %g2
40005b1c:	92 02 7f f0 	add  %o1, -16, %o1
40005b20:	c4 22 00 00 	st  %g2, [ %o0 ]
40005b24:	90 02 3f f0 	add  %o0, -16, %o0
40005b28:	32 bf ff ea 	bne,a   40005ad0 <__GI_memmove+0x4f4>
40005b2c:	d6 02 60 0c 	ld  [ %o1 + 0xc ], %o3
40005b30:	85 2b 40 04 	sll  %o5, %g4, %g2
40005b34:	8b 30 40 06 	srl  %g1, %g6, %g5
40005b38:	87 31 20 03 	srl  %g4, 3, %g3
40005b3c:	84 10 80 05 	or  %g2, %g5, %g2
40005b40:	92 02 40 03 	add  %o1, %g3, %o1
40005b44:	80 8a a0 02 	btst  2, %o2
40005b48:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
40005b4c:	02 80 00 08 	be  40005b6c <__GI_memmove+0x590>
40005b50:	80 8a a0 01 	btst  1, %o2
40005b54:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005b58:	92 02 7f fe 	add  %o1, -2, %o1
40005b5c:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
40005b60:	90 02 3f fe 	add  %o0, -2, %o0
40005b64:	ca 0a 60 10 	ldub  [ %o1 + 0x10 ], %g5
40005b68:	ca 2a 20 0c 	stb  %g5, [ %o0 + 0xc ]
40005b6c:	02 80 00 04 	be  40005b7c <__GI_memmove+0x5a0>
40005b70:	01 00 00 00 	nop 
40005b74:	ca 0a 60 0f 	ldub  [ %o1 + 0xf ], %g5
40005b78:	ca 2a 20 0b 	stb  %g5, [ %o0 + 0xb ]
40005b7c:	81 c3 e0 08 	retl 
40005b80:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005b84:	80 8a 60 01 	btst  1, %o1
40005b88:	02 80 00 08 	be  40005ba8 <__GI_memmove+0x5cc>
40005b8c:	80 8a 60 02 	btst  2, %o1
40005b90:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005b94:	92 02 60 01 	inc  %o1
40005b98:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005b9c:	94 22 a0 01 	dec  %o2
40005ba0:	12 80 00 10 	bne  40005be0 <__GI_memcpy+0x20>
40005ba4:	90 02 20 01 	inc  %o0
40005ba8:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005bac:	92 02 60 02 	add  %o1, 2, %o1
40005bb0:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005bb4:	94 22 a0 02 	sub  %o2, 2, %o2
40005bb8:	10 80 00 0a 	b  40005be0 <__GI_memcpy+0x20>
40005bbc:	90 02 20 02 	add  %o0, 2, %o0

40005bc0 <__GI_memcpy>:
40005bc0:	98 22 00 09 	sub  %o0, %o1, %o4
40005bc4:	d0 23 a0 40 	st  %o0, [ %sp + 0x40 ]
40005bc8:	9a 8b 20 03 	andcc  %o4, 3, %o5
40005bcc:	12 80 00 f4 	bne  40005f9c <__GI_memcpy+0x3dc>
40005bd0:	80 a2 a0 0f 	cmp  %o2, 0xf
40005bd4:	08 80 04 08 	bleu  40006bf4 <__GI_memcpy+0x1034>
40005bd8:	80 8a 60 03 	btst  3, %o1
40005bdc:	12 bf ff ea 	bne  40005b84 <__GI_memmove+0x5a8>
40005be0:	80 8a 60 04 	btst  4, %o1
40005be4:	02 80 00 07 	be  40005c00 <__GI_memcpy+0x40>
40005be8:	82 10 00 0a 	mov  %o2, %g1
40005bec:	d8 02 40 00 	ld  [ %o1 ], %o4
40005bf0:	82 20 60 04 	sub  %g1, 4, %g1
40005bf4:	d8 22 00 00 	st  %o4, [ %o0 ]
40005bf8:	92 02 60 04 	add  %o1, 4, %o1
40005bfc:	90 02 20 04 	add  %o0, 4, %o0
40005c00:	8c 88 7f 80 	andcc  %g1, -128, %g6
40005c04:	02 80 00 37 	be  40005ce0 <__GI_memcpy+0x120>
40005c08:	80 8a 20 04 	btst  4, %o0
40005c0c:	02 80 00 84 	be  40005e1c <__GI_memcpy+0x25c>
40005c10:	d4 1a 60 00 	ldd  [ %o1 ], %o2
40005c14:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
40005c18:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005c1c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005c20:	d4 22 20 00 	st  %o2, [ %o0 ]
40005c24:	d6 22 20 04 	st  %o3, [ %o0 + 4 ]
40005c28:	d8 22 20 08 	st  %o4, [ %o0 + 8 ]
40005c2c:	da 22 20 0c 	st  %o5, [ %o0 + 0xc ]
40005c30:	c4 22 20 10 	st  %g2, [ %o0 + 0x10 ]
40005c34:	c6 22 20 14 	st  %g3, [ %o0 + 0x14 ]
40005c38:	c8 22 20 18 	st  %g4, [ %o0 + 0x18 ]
40005c3c:	ca 22 20 1c 	st  %g5, [ %o0 + 0x1c ]
40005c40:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
40005c44:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005c48:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005c4c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005c50:	d4 22 20 20 	st  %o2, [ %o0 + 0x20 ]
40005c54:	d6 22 20 24 	st  %o3, [ %o0 + 0x24 ]
40005c58:	d8 22 20 28 	st  %o4, [ %o0 + 0x28 ]
40005c5c:	da 22 20 2c 	st  %o5, [ %o0 + 0x2c ]
40005c60:	c4 22 20 30 	st  %g2, [ %o0 + 0x30 ]
40005c64:	c6 22 20 34 	st  %g3, [ %o0 + 0x34 ]
40005c68:	c8 22 20 38 	st  %g4, [ %o0 + 0x38 ]
40005c6c:	ca 22 20 3c 	st  %g5, [ %o0 + 0x3c ]
40005c70:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
40005c74:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
40005c78:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005c7c:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40005c80:	d4 22 20 40 	st  %o2, [ %o0 + 0x40 ]
40005c84:	d6 22 20 44 	st  %o3, [ %o0 + 0x44 ]
40005c88:	d8 22 20 48 	st  %o4, [ %o0 + 0x48 ]
40005c8c:	da 22 20 4c 	st  %o5, [ %o0 + 0x4c ]
40005c90:	c4 22 20 50 	st  %g2, [ %o0 + 0x50 ]
40005c94:	c6 22 20 54 	st  %g3, [ %o0 + 0x54 ]
40005c98:	c8 22 20 58 	st  %g4, [ %o0 + 0x58 ]
40005c9c:	ca 22 20 5c 	st  %g5, [ %o0 + 0x5c ]
40005ca0:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
40005ca4:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
40005ca8:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
40005cac:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
40005cb0:	d4 22 20 60 	st  %o2, [ %o0 + 0x60 ]
40005cb4:	d6 22 20 64 	st  %o3, [ %o0 + 0x64 ]
40005cb8:	d8 22 20 68 	st  %o4, [ %o0 + 0x68 ]
40005cbc:	da 22 20 6c 	st  %o5, [ %o0 + 0x6c ]
40005cc0:	c4 22 20 70 	st  %g2, [ %o0 + 0x70 ]
40005cc4:	c6 22 20 74 	st  %g3, [ %o0 + 0x74 ]
40005cc8:	c8 22 20 78 	st  %g4, [ %o0 + 0x78 ]
40005ccc:	ca 22 20 7c 	st  %g5, [ %o0 + 0x7c ]
40005cd0:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005cd4:	92 02 60 80 	add  %o1, 0x80, %o1
40005cd8:	12 bf ff ce 	bne  40005c10 <__GI_memcpy+0x50>
40005cdc:	90 02 20 80 	add  %o0, 0x80, %o0
40005ce0:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005ce4:	02 80 00 34 	be  40005db4 <__GI_memcpy+0x1f4>
40005ce8:	80 88 60 08 	btst  8, %g1
40005cec:	99 31 a0 01 	srl  %g6, 1, %o4
40005cf0:	84 10 00 0f 	mov  %o7, %g2
40005cf4:	98 01 80 0c 	add  %g6, %o4, %o4
40005cf8:	92 02 40 06 	add  %o1, %g6, %o1
40005cfc:	40 00 03 ca 	call  40006c24 <__GI_memcpy+0x1064>
40005d00:	90 02 00 06 	add  %o0, %g6, %o0
40005d04:	81 c3 60 b8 	jmp  %o5 + 0xb8
40005d08:	9e 10 00 02 	mov  %g2, %o7
40005d0c:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40005d10:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005d14:	c4 22 3f 90 	st  %g2, [ %o0 + -112 ]
40005d18:	c6 22 3f 94 	st  %g3, [ %o0 + -108 ]
40005d1c:	c8 22 3f 98 	st  %g4, [ %o0 + -104 ]
40005d20:	ca 22 3f 9c 	st  %g5, [ %o0 + -100 ]
40005d24:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
40005d28:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
40005d2c:	c4 22 3f a0 	st  %g2, [ %o0 + -96 ]
40005d30:	c6 22 3f a4 	st  %g3, [ %o0 + -92 ]
40005d34:	c8 22 3f a8 	st  %g4, [ %o0 + -88 ]
40005d38:	ca 22 3f ac 	st  %g5, [ %o0 + -84 ]
40005d3c:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005d40:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40005d44:	c4 22 3f b0 	st  %g2, [ %o0 + -80 ]
40005d48:	c6 22 3f b4 	st  %g3, [ %o0 + -76 ]
40005d4c:	c8 22 3f b8 	st  %g4, [ %o0 + -72 ]
40005d50:	ca 22 3f bc 	st  %g5, [ %o0 + -68 ]
40005d54:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
40005d58:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
40005d5c:	c4 22 3f c0 	st  %g2, [ %o0 + -64 ]
40005d60:	c6 22 3f c4 	st  %g3, [ %o0 + -60 ]
40005d64:	c8 22 3f c8 	st  %g4, [ %o0 + -56 ]
40005d68:	ca 22 3f cc 	st  %g5, [ %o0 + -52 ]
40005d6c:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005d70:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005d74:	c4 22 3f d0 	st  %g2, [ %o0 + -48 ]
40005d78:	c6 22 3f d4 	st  %g3, [ %o0 + -44 ]
40005d7c:	c8 22 3f d8 	st  %g4, [ %o0 + -40 ]
40005d80:	ca 22 3f dc 	st  %g5, [ %o0 + -36 ]
40005d84:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
40005d88:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
40005d8c:	c4 22 3f e0 	st  %g2, [ %o0 + -32 ]
40005d90:	c6 22 3f e4 	st  %g3, [ %o0 + -28 ]
40005d94:	c8 22 3f e8 	st  %g4, [ %o0 + -24 ]
40005d98:	ca 22 3f ec 	st  %g5, [ %o0 + -20 ]
40005d9c:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005da0:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005da4:	c4 22 3f f0 	st  %g2, [ %o0 + -16 ]
40005da8:	c6 22 3f f4 	st  %g3, [ %o0 + -12 ]
40005dac:	c8 22 3f f8 	st  %g4, [ %o0 + -8 ]
40005db0:	ca 22 3f fc 	st  %g5, [ %o0 + -4 ]
40005db4:	02 80 00 07 	be  40005dd0 <__GI_memcpy+0x210>
40005db8:	80 88 60 04 	btst  4, %g1
40005dbc:	c4 1a 40 00 	ldd  [ %o1 ], %g2
40005dc0:	90 02 20 08 	add  %o0, 8, %o0
40005dc4:	c4 22 3f f8 	st  %g2, [ %o0 + -8 ]
40005dc8:	92 02 60 08 	add  %o1, 8, %o1
40005dcc:	c6 22 3f fc 	st  %g3, [ %o0 + -4 ]
40005dd0:	02 80 00 06 	be  40005de8 <__GI_memcpy+0x228>
40005dd4:	80 88 60 02 	btst  2, %g1
40005dd8:	c4 02 40 00 	ld  [ %o1 ], %g2
40005ddc:	92 02 60 04 	add  %o1, 4, %o1
40005de0:	c4 22 00 00 	st  %g2, [ %o0 ]
40005de4:	90 02 20 04 	add  %o0, 4, %o0
40005de8:	02 80 00 06 	be  40005e00 <__GI_memcpy+0x240>
40005dec:	80 88 60 01 	btst  1, %g1
40005df0:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005df4:	92 02 60 02 	add  %o1, 2, %o1
40005df8:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005dfc:	90 02 20 02 	add  %o0, 2, %o0
40005e00:	02 80 00 04 	be  40005e10 <__GI_memcpy+0x250>
40005e04:	01 00 00 00 	nop 
40005e08:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005e0c:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005e10:	81 c3 e0 08 	retl 
40005e14:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005e18:	d4 1a 60 00 	ldd  [ %o1 ], %o2
40005e1c:	d8 1a 60 08 	ldd  [ %o1 + 8 ], %o4
40005e20:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40005e24:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40005e28:	d4 3a 20 00 	std  %o2, [ %o0 ]
40005e2c:	d8 3a 20 08 	std  %o4, [ %o0 + 8 ]
40005e30:	c4 3a 20 10 	std  %g2, [ %o0 + 0x10 ]
40005e34:	c8 3a 20 18 	std  %g4, [ %o0 + 0x18 ]
40005e38:	d4 1a 60 20 	ldd  [ %o1 + 0x20 ], %o2
40005e3c:	d8 1a 60 28 	ldd  [ %o1 + 0x28 ], %o4
40005e40:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40005e44:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40005e48:	d4 3a 20 20 	std  %o2, [ %o0 + 0x20 ]
40005e4c:	d8 3a 20 28 	std  %o4, [ %o0 + 0x28 ]
40005e50:	c4 3a 20 30 	std  %g2, [ %o0 + 0x30 ]
40005e54:	c8 3a 20 38 	std  %g4, [ %o0 + 0x38 ]
40005e58:	d4 1a 60 40 	ldd  [ %o1 + 0x40 ], %o2
40005e5c:	d8 1a 60 48 	ldd  [ %o1 + 0x48 ], %o4
40005e60:	c4 1a 60 50 	ldd  [ %o1 + 0x50 ], %g2
40005e64:	c8 1a 60 58 	ldd  [ %o1 + 0x58 ], %g4
40005e68:	d4 3a 20 40 	std  %o2, [ %o0 + 0x40 ]
40005e6c:	d8 3a 20 48 	std  %o4, [ %o0 + 0x48 ]
40005e70:	c4 3a 20 50 	std  %g2, [ %o0 + 0x50 ]
40005e74:	c8 3a 20 58 	std  %g4, [ %o0 + 0x58 ]
40005e78:	d4 1a 60 60 	ldd  [ %o1 + 0x60 ], %o2
40005e7c:	d8 1a 60 68 	ldd  [ %o1 + 0x68 ], %o4
40005e80:	c4 1a 60 70 	ldd  [ %o1 + 0x70 ], %g2
40005e84:	c8 1a 60 78 	ldd  [ %o1 + 0x78 ], %g4
40005e88:	d4 3a 20 60 	std  %o2, [ %o0 + 0x60 ]
40005e8c:	d8 3a 20 68 	std  %o4, [ %o0 + 0x68 ]
40005e90:	c4 3a 20 70 	std  %g2, [ %o0 + 0x70 ]
40005e94:	c8 3a 20 78 	std  %g4, [ %o0 + 0x78 ]
40005e98:	8c a1 a0 80 	subcc  %g6, 0x80, %g6
40005e9c:	92 02 60 80 	add  %o1, 0x80, %o1
40005ea0:	12 bf ff de 	bne  40005e18 <__GI_memcpy+0x258>
40005ea4:	90 02 20 80 	add  %o0, 0x80, %o0
40005ea8:	8c 88 60 70 	andcc  %g1, 0x70, %g6
40005eac:	02 80 00 24 	be  40005f3c <__GI_memcpy+0x37c>
40005eb0:	80 88 60 08 	btst  8, %g1
40005eb4:	84 10 00 0f 	mov  %o7, %g2
40005eb8:	40 00 03 5d 	call  40006c2c <__GI_memcpy+0x106c>
40005ebc:	92 02 40 06 	add  %o1, %g6, %o1
40005ec0:	9e 10 00 02 	mov  %g2, %o7
40005ec4:	81 c3 60 84 	jmp  %o5 + 0x84
40005ec8:	90 02 00 06 	add  %o0, %g6, %o0
40005ecc:	c4 1a 7f 90 	ldd  [ %o1 + -112 ], %g2
40005ed0:	c8 1a 7f 98 	ldd  [ %o1 + -104 ], %g4
40005ed4:	c4 3a 3f 90 	std  %g2, [ %o0 + -112 ]
40005ed8:	c8 3a 3f 98 	std  %g4, [ %o0 + -104 ]
40005edc:	c4 1a 7f a0 	ldd  [ %o1 + -96 ], %g2
40005ee0:	c8 1a 7f a8 	ldd  [ %o1 + -88 ], %g4
40005ee4:	c4 3a 3f a0 	std  %g2, [ %o0 + -96 ]
40005ee8:	c8 3a 3f a8 	std  %g4, [ %o0 + -88 ]
40005eec:	c4 1a 7f b0 	ldd  [ %o1 + -80 ], %g2
40005ef0:	c8 1a 7f b8 	ldd  [ %o1 + -72 ], %g4
40005ef4:	c4 3a 3f b0 	std  %g2, [ %o0 + -80 ]
40005ef8:	c8 3a 3f b8 	std  %g4, [ %o0 + -72 ]
40005efc:	c4 1a 7f c0 	ldd  [ %o1 + -64 ], %g2
40005f00:	c8 1a 7f c8 	ldd  [ %o1 + -56 ], %g4
40005f04:	c4 3a 3f c0 	std  %g2, [ %o0 + -64 ]
40005f08:	c8 3a 3f c8 	std  %g4, [ %o0 + -56 ]
40005f0c:	c4 1a 7f d0 	ldd  [ %o1 + -48 ], %g2
40005f10:	c8 1a 7f d8 	ldd  [ %o1 + -40 ], %g4
40005f14:	c4 3a 3f d0 	std  %g2, [ %o0 + -48 ]
40005f18:	c8 3a 3f d8 	std  %g4, [ %o0 + -40 ]
40005f1c:	c4 1a 7f e0 	ldd  [ %o1 + -32 ], %g2
40005f20:	c8 1a 7f e8 	ldd  [ %o1 + -24 ], %g4
40005f24:	c4 3a 3f e0 	std  %g2, [ %o0 + -32 ]
40005f28:	c8 3a 3f e8 	std  %g4, [ %o0 + -24 ]
40005f2c:	c4 1a 7f f0 	ldd  [ %o1 + -16 ], %g2
40005f30:	c8 1a 7f f8 	ldd  [ %o1 + -8 ], %g4
40005f34:	c4 3a 3f f0 	std  %g2, [ %o0 + -16 ]
40005f38:	c8 3a 3f f8 	std  %g4, [ %o0 + -8 ]
40005f3c:	02 80 00 06 	be  40005f54 <__GI_memcpy+0x394>
40005f40:	80 88 60 04 	btst  4, %g1
40005f44:	c4 1a 40 00 	ldd  [ %o1 ], %g2
40005f48:	90 02 20 08 	add  %o0, 8, %o0
40005f4c:	c4 3a 3f f8 	std  %g2, [ %o0 + -8 ]
40005f50:	92 02 60 08 	add  %o1, 8, %o1
40005f54:	02 80 00 06 	be  40005f6c <__GI_memcpy+0x3ac>
40005f58:	80 88 60 02 	btst  2, %g1
40005f5c:	c4 02 40 00 	ld  [ %o1 ], %g2
40005f60:	92 02 60 04 	add  %o1, 4, %o1
40005f64:	c4 22 00 00 	st  %g2, [ %o0 ]
40005f68:	90 02 20 04 	add  %o0, 4, %o0
40005f6c:	02 80 00 06 	be  40005f84 <__GI_memcpy+0x3c4>
40005f70:	80 88 60 01 	btst  1, %g1
40005f74:	c4 12 40 00 	lduh  [ %o1 ], %g2
40005f78:	92 02 60 02 	add  %o1, 2, %o1
40005f7c:	c4 32 00 00 	sth  %g2, [ %o0 ]
40005f80:	90 02 20 02 	add  %o0, 2, %o0
40005f84:	02 80 00 04 	be  40005f94 <__GI_memcpy+0x3d4>
40005f88:	01 00 00 00 	nop 
40005f8c:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40005f90:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40005f94:	81 c3 e0 08 	retl 
40005f98:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40005f9c:	80 a2 a0 06 	cmp  %o2, 6
40005fa0:	08 80 02 ea 	bleu  40006b48 <__GI_memcpy+0xf88>
40005fa4:	80 a2 a1 00 	cmp  %o2, 0x100
40005fa8:	1a 80 00 65 	bcc  4000613c <__GI_memcpy+0x57c>
40005fac:	80 8a 20 03 	btst  3, %o0
40005fb0:	02 80 00 11 	be  40005ff4 <__GI_memcpy+0x434>
40005fb4:	80 8a 20 01 	btst  1, %o0
40005fb8:	02 80 00 08 	be  40005fd8 <__GI_memcpy+0x418>
40005fbc:	80 8a 20 02 	btst  2, %o0
40005fc0:	ca 0a 40 00 	ldub  [ %o1 ], %g5
40005fc4:	92 02 60 01 	inc  %o1
40005fc8:	ca 2a 00 00 	stb  %g5, [ %o0 ]
40005fcc:	94 22 a0 01 	dec  %o2
40005fd0:	12 80 00 09 	bne  40005ff4 <__GI_memcpy+0x434>
40005fd4:	90 02 20 01 	inc  %o0
40005fd8:	c6 0a 40 00 	ldub  [ %o1 ], %g3
40005fdc:	92 02 60 02 	add  %o1, 2, %o1
40005fe0:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40005fe4:	94 22 a0 02 	sub  %o2, 2, %o2
40005fe8:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
40005fec:	90 02 20 02 	add  %o0, 2, %o0
40005ff0:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
40005ff4:	84 0a 60 03 	and  %o1, 3, %g2
40005ff8:	86 0a a0 0c 	and  %o2, 0xc, %g3
40005ffc:	92 0a 7f fc 	and  %o1, -4, %o1
40006000:	80 a0 e0 04 	cmp  %g3, 4
40006004:	89 28 a0 03 	sll  %g2, 3, %g4
40006008:	84 10 20 20 	mov  0x20, %g2
4000600c:	02 80 00 17 	be  40006068 <__GI_memcpy+0x4a8>
40006010:	8c 20 80 04 	sub  %g2, %g4, %g6
40006014:	0a 80 00 0f 	bcs  40006050 <__GI_memcpy+0x490>
40006018:	80 a0 e0 08 	cmp  %g3, 8
4000601c:	02 80 00 07 	be  40006038 <__GI_memcpy+0x478>
40006020:	87 32 a0 02 	srl  %o2, 2, %g3
40006024:	d6 02 40 00 	ld  [ %o1 ], %o3
40006028:	90 02 3f f8 	add  %o0, -8, %o0
4000602c:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40006030:	10 80 00 1f 	b  400060ac <__GI_memcpy+0x4ec>
40006034:	86 00 e0 01 	inc  %g3
40006038:	d8 02 40 00 	ld  [ %o1 ], %o4
4000603c:	90 02 3f f4 	add  %o0, -12, %o0
40006040:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
40006044:	86 00 e0 02 	add  %g3, 2, %g3
40006048:	10 80 00 1e 	b  400060c0 <__GI_memcpy+0x500>
4000604c:	92 02 7f fc 	add  %o1, -4, %o1
40006050:	c2 02 40 00 	ld  [ %o1 ], %g1
40006054:	90 02 3f fc 	add  %o0, -4, %o0
40006058:	d6 02 60 04 	ld  [ %o1 + 4 ], %o3
4000605c:	87 32 a0 02 	srl  %o2, 2, %g3
40006060:	10 80 00 0e 	b  40006098 <__GI_memcpy+0x4d8>
40006064:	92 02 60 04 	add  %o1, 4, %o1
40006068:	da 02 40 00 	ld  [ %o1 ], %o5
4000606c:	80 a2 a0 07 	cmp  %o2, 7
40006070:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40006074:	87 32 a0 02 	srl  %o2, 2, %g3
40006078:	08 80 00 1c 	bleu  400060e8 <__GI_memcpy+0x528>
4000607c:	92 02 60 08 	add  %o1, 8, %o1
40006080:	d6 02 40 00 	ld  [ %o1 ], %o3
40006084:	86 00 ff ff 	add  %g3, -1, %g3
40006088:	85 2b 40 04 	sll  %o5, %g4, %g2
4000608c:	8b 30 40 06 	srl  %g1, %g6, %g5
40006090:	84 10 80 05 	or  %g2, %g5, %g2
40006094:	c4 22 00 00 	st  %g2, [ %o0 ]
40006098:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
4000609c:	85 28 40 04 	sll  %g1, %g4, %g2
400060a0:	8b 32 c0 06 	srl  %o3, %g6, %g5
400060a4:	84 10 80 05 	or  %g2, %g5, %g2
400060a8:	c4 22 20 04 	st  %g2, [ %o0 + 4 ]
400060ac:	da 02 60 08 	ld  [ %o1 + 8 ], %o5
400060b0:	85 2a c0 04 	sll  %o3, %g4, %g2
400060b4:	8b 33 00 06 	srl  %o4, %g6, %g5
400060b8:	84 10 80 05 	or  %g2, %g5, %g2
400060bc:	c4 22 20 08 	st  %g2, [ %o0 + 8 ]
400060c0:	c2 02 60 0c 	ld  [ %o1 + 0xc ], %g1
400060c4:	85 2b 00 04 	sll  %o4, %g4, %g2
400060c8:	8b 33 40 06 	srl  %o5, %g6, %g5
400060cc:	86 80 ff fc 	addcc  %g3, -4, %g3
400060d0:	84 10 80 05 	or  %g2, %g5, %g2
400060d4:	92 02 60 10 	add  %o1, 0x10, %o1
400060d8:	c4 22 20 0c 	st  %g2, [ %o0 + 0xc ]
400060dc:	90 02 20 10 	add  %o0, 0x10, %o0
400060e0:	32 bf ff ea 	bne,a   40006088 <__GI_memcpy+0x4c8>
400060e4:	d6 02 40 00 	ld  [ %o1 ], %o3
400060e8:	85 2b 40 04 	sll  %o5, %g4, %g2
400060ec:	8b 30 40 06 	srl  %g1, %g6, %g5
400060f0:	87 31 a0 03 	srl  %g6, 3, %g3
400060f4:	84 10 80 05 	or  %g2, %g5, %g2
400060f8:	92 22 40 03 	sub  %o1, %g3, %o1
400060fc:	80 8a a0 02 	btst  2, %o2
40006100:	c4 22 00 00 	st  %g2, [ %o0 ]
40006104:	02 80 00 08 	be  40006124 <__GI_memcpy+0x564>
40006108:	80 8a a0 01 	btst  1, %o2
4000610c:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40006110:	92 02 60 02 	add  %o1, 2, %o1
40006114:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40006118:	90 02 20 02 	add  %o0, 2, %o0
4000611c:	c4 0a 7f ff 	ldub  [ %o1 + -1 ], %g2
40006120:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
40006124:	02 80 00 04 	be  40006134 <__GI_memcpy+0x574>
40006128:	01 00 00 00 	nop 
4000612c:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40006130:	c4 2a 20 04 	stb  %g2, [ %o0 + 4 ]
40006134:	81 c3 e0 08 	retl 
40006138:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
4000613c:	80 8a 60 03 	btst  3, %o1
40006140:	02 80 00 11 	be  40006184 <__GI_memcpy+0x5c4>
40006144:	80 8a 60 01 	btst  1, %o1
40006148:	02 80 00 08 	be  40006168 <__GI_memcpy+0x5a8>
4000614c:	80 8a 60 02 	btst  2, %o1
40006150:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40006154:	92 02 60 01 	inc  %o1
40006158:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000615c:	94 22 a0 01 	dec  %o2
40006160:	12 80 00 09 	bne  40006184 <__GI_memcpy+0x5c4>
40006164:	90 02 20 01 	inc  %o0
40006168:	c4 12 40 00 	lduh  [ %o1 ], %g2
4000616c:	92 02 60 02 	add  %o1, 2, %o1
40006170:	87 30 a0 08 	srl  %g2, 8, %g3
40006174:	94 22 a0 02 	sub  %o2, 2, %o2
40006178:	c6 2a 00 00 	stb  %g3, [ %o0 ]
4000617c:	90 02 20 02 	add  %o0, 2, %o0
40006180:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
40006184:	80 8a 60 04 	btst  4, %o1
40006188:	12 80 00 0d 	bne  400061bc <__GI_memcpy+0x5fc>
4000618c:	80 a3 60 01 	cmp  %o5, 1
40006190:	d8 02 40 00 	ld  [ %o1 ], %o4
40006194:	85 33 20 18 	srl  %o4, 0x18, %g2
40006198:	c4 2a 00 00 	stb  %g2, [ %o0 ]
4000619c:	87 33 20 10 	srl  %o4, 0x10, %g3
400061a0:	c6 2a 20 01 	stb  %g3, [ %o0 + 1 ]
400061a4:	85 33 20 08 	srl  %o4, 8, %g2
400061a8:	c4 2a 20 02 	stb  %g2, [ %o0 + 2 ]
400061ac:	94 22 a0 04 	sub  %o2, 4, %o2
400061b0:	d8 2a 20 03 	stb  %o4, [ %o0 + 3 ]
400061b4:	92 02 60 04 	add  %o1, 4, %o1
400061b8:	90 02 20 04 	add  %o0, 4, %o0
400061bc:	02 80 00 da 	be  40006524 <__GI_memcpy+0x964>
400061c0:	80 a3 60 02 	cmp  %o5, 2
400061c4:	02 80 00 6e 	be  4000637c <__GI_memcpy+0x7bc>
400061c8:	94 22 a0 04 	sub  %o2, 4, %o2
400061cc:	c4 02 40 00 	ld  [ %o1 ], %g2
400061d0:	92 02 60 04 	add  %o1, 4, %o1
400061d4:	87 30 a0 18 	srl  %g2, 0x18, %g3
400061d8:	8a 0a 20 07 	and  %o0, 7, %g5
400061dc:	c6 2a 00 00 	stb  %g3, [ %o0 ]
400061e0:	80 a1 60 07 	cmp  %g5, 7
400061e4:	83 28 a0 08 	sll  %g2, 8, %g1
400061e8:	90 02 20 04 	add  %o0, 4, %o0
400061ec:	02 80 01 3b 	be  400066d8 <__GI_memcpy+0xb18>
400061f0:	96 0a bf c0 	and  %o2, -64, %o3
400061f4:	d8 02 3f f9 	ld  [ %o0 + -7 ], %o4
400061f8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400061fc:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006200:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40006204:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40006208:	85 28 a0 08 	sll  %g2, 8, %g2
4000620c:	9a 13 40 01 	or  %o5, %g1, %o5
40006210:	83 28 e0 08 	sll  %g3, 8, %g1
40006214:	84 11 80 02 	or  %g6, %g2, %g2
40006218:	87 31 20 18 	srl  %g4, 0x18, %g3
4000621c:	8d 31 60 18 	srl  %g5, 0x18, %g6
40006220:	89 29 20 08 	sll  %g4, 8, %g4
40006224:	86 10 c0 01 	or  %g3, %g1, %g3
40006228:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
4000622c:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
40006230:	83 29 60 08 	sll  %g5, 8, %g1
40006234:	98 11 80 04 	or  %g6, %g4, %o4
40006238:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000623c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40006240:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40006244:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40006248:	85 28 a0 08 	sll  %g2, 8, %g2
4000624c:	9a 13 40 01 	or  %o5, %g1, %o5
40006250:	83 28 e0 08 	sll  %g3, 8, %g1
40006254:	84 11 80 02 	or  %g6, %g2, %g2
40006258:	87 31 20 18 	srl  %g4, 0x18, %g3
4000625c:	8d 31 60 18 	srl  %g5, 0x18, %g6
40006260:	89 29 20 08 	sll  %g4, 8, %g4
40006264:	86 10 c0 01 	or  %g3, %g1, %g3
40006268:	d8 3a 20 09 	std  %o4, [ %o0 + 9 ]
4000626c:	c4 3a 20 11 	std  %g2, [ %o0 + 0x11 ]
40006270:	83 29 60 08 	sll  %g5, 8, %g1
40006274:	98 11 80 04 	or  %g6, %g4, %o4
40006278:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000627c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006280:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40006284:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40006288:	85 28 a0 08 	sll  %g2, 8, %g2
4000628c:	9a 13 40 01 	or  %o5, %g1, %o5
40006290:	83 28 e0 08 	sll  %g3, 8, %g1
40006294:	84 11 80 02 	or  %g6, %g2, %g2
40006298:	87 31 20 18 	srl  %g4, 0x18, %g3
4000629c:	8d 31 60 18 	srl  %g5, 0x18, %g6
400062a0:	89 29 20 08 	sll  %g4, 8, %g4
400062a4:	86 10 c0 01 	or  %g3, %g1, %g3
400062a8:	d8 3a 20 19 	std  %o4, [ %o0 + 0x19 ]
400062ac:	c4 3a 20 21 	std  %g2, [ %o0 + 0x21 ]
400062b0:	83 29 60 08 	sll  %g5, 8, %g1
400062b4:	98 11 80 04 	or  %g6, %g4, %o4
400062b8:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
400062bc:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
400062c0:	9b 30 a0 18 	srl  %g2, 0x18, %o5
400062c4:	8d 30 e0 18 	srl  %g3, 0x18, %g6
400062c8:	85 28 a0 08 	sll  %g2, 8, %g2
400062cc:	9a 13 40 01 	or  %o5, %g1, %o5
400062d0:	83 28 e0 08 	sll  %g3, 8, %g1
400062d4:	84 11 80 02 	or  %g6, %g2, %g2
400062d8:	87 31 20 18 	srl  %g4, 0x18, %g3
400062dc:	8d 31 60 18 	srl  %g5, 0x18, %g6
400062e0:	89 29 20 08 	sll  %g4, 8, %g4
400062e4:	86 10 c0 01 	or  %g3, %g1, %g3
400062e8:	d8 3a 20 29 	std  %o4, [ %o0 + 0x29 ]
400062ec:	c4 3a 20 31 	std  %g2, [ %o0 + 0x31 ]
400062f0:	83 29 60 08 	sll  %g5, 8, %g1
400062f4:	98 11 80 04 	or  %g6, %g4, %o4
400062f8:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400062fc:	92 02 60 40 	add  %o1, 0x40, %o1
40006300:	12 bf ff be 	bne  400061f8 <__GI_memcpy+0x638>
40006304:	90 02 20 40 	add  %o0, 0x40, %o0
40006308:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000630c:	22 80 00 17 	be,a   40006368 <__GI_memcpy+0x7a8>
40006310:	85 30 60 10 	srl  %g1, 0x10, %g2
40006314:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006318:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000631c:	9b 30 a0 18 	srl  %g2, 0x18, %o5
40006320:	8d 30 e0 18 	srl  %g3, 0x18, %g6
40006324:	85 28 a0 08 	sll  %g2, 8, %g2
40006328:	9a 13 40 01 	or  %o5, %g1, %o5
4000632c:	83 28 e0 08 	sll  %g3, 8, %g1
40006330:	84 11 80 02 	or  %g6, %g2, %g2
40006334:	87 31 20 18 	srl  %g4, 0x18, %g3
40006338:	8d 31 60 18 	srl  %g5, 0x18, %g6
4000633c:	89 29 20 08 	sll  %g4, 8, %g4
40006340:	86 10 c0 01 	or  %g3, %g1, %g3
40006344:	d8 3a 3f f9 	std  %o4, [ %o0 + -7 ]
40006348:	c4 3a 20 01 	std  %g2, [ %o0 + 1 ]
4000634c:	83 29 60 08 	sll  %g5, 8, %g1
40006350:	98 11 80 04 	or  %g6, %g4, %o4
40006354:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006358:	92 02 60 10 	add  %o1, 0x10, %o1
4000635c:	12 bf ff ee 	bne  40006314 <__GI_memcpy+0x754>
40006360:	90 02 20 10 	add  %o0, 0x10, %o0
40006364:	85 30 60 10 	srl  %g1, 0x10, %g2
40006368:	d8 22 3f f9 	st  %o4, [ %o0 + -7 ]
4000636c:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
40006370:	89 30 60 08 	srl  %g1, 8, %g4
40006374:	10 80 01 f5 	b  40006b48 <__GI_memcpy+0xf88>
40006378:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
4000637c:	c4 02 40 00 	ld  [ %o1 ], %g2
40006380:	92 02 60 04 	add  %o1, 4, %o1
40006384:	87 30 a0 10 	srl  %g2, 0x10, %g3
40006388:	8a 0a 20 07 	and  %o0, 7, %g5
4000638c:	c6 32 00 00 	sth  %g3, [ %o0 ]
40006390:	80 a1 60 06 	cmp  %g5, 6
40006394:	83 28 a0 10 	sll  %g2, 0x10, %g1
40006398:	90 02 20 04 	add  %o0, 4, %o0
4000639c:	02 80 01 8e 	be  400069d4 <__GI_memcpy+0xe14>
400063a0:	96 0a bf c0 	and  %o2, -64, %o3
400063a4:	d8 02 3f fa 	ld  [ %o0 + -6 ], %o4
400063a8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400063ac:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400063b0:	9b 30 a0 10 	srl  %g2, 0x10, %o5
400063b4:	8d 30 e0 10 	srl  %g3, 0x10, %g6
400063b8:	85 28 a0 10 	sll  %g2, 0x10, %g2
400063bc:	9a 13 40 01 	or  %o5, %g1, %o5
400063c0:	83 28 e0 10 	sll  %g3, 0x10, %g1
400063c4:	84 11 80 02 	or  %g6, %g2, %g2
400063c8:	87 31 20 10 	srl  %g4, 0x10, %g3
400063cc:	8d 31 60 10 	srl  %g5, 0x10, %g6
400063d0:	89 29 20 10 	sll  %g4, 0x10, %g4
400063d4:	86 10 c0 01 	or  %g3, %g1, %g3
400063d8:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
400063dc:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
400063e0:	83 29 60 10 	sll  %g5, 0x10, %g1
400063e4:	98 11 80 04 	or  %g6, %g4, %o4
400063e8:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400063ec:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400063f0:	9b 30 a0 10 	srl  %g2, 0x10, %o5
400063f4:	8d 30 e0 10 	srl  %g3, 0x10, %g6
400063f8:	85 28 a0 10 	sll  %g2, 0x10, %g2
400063fc:	9a 13 40 01 	or  %o5, %g1, %o5
40006400:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006404:	84 11 80 02 	or  %g6, %g2, %g2
40006408:	87 31 20 10 	srl  %g4, 0x10, %g3
4000640c:	8d 31 60 10 	srl  %g5, 0x10, %g6
40006410:	89 29 20 10 	sll  %g4, 0x10, %g4
40006414:	86 10 c0 01 	or  %g3, %g1, %g3
40006418:	d8 3a 20 0a 	std  %o4, [ %o0 + 0xa ]
4000641c:	c4 3a 20 12 	std  %g2, [ %o0 + 0x12 ]
40006420:	83 29 60 10 	sll  %g5, 0x10, %g1
40006424:	98 11 80 04 	or  %g6, %g4, %o4
40006428:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000642c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006430:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40006434:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40006438:	85 28 a0 10 	sll  %g2, 0x10, %g2
4000643c:	9a 13 40 01 	or  %o5, %g1, %o5
40006440:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006444:	84 11 80 02 	or  %g6, %g2, %g2
40006448:	87 31 20 10 	srl  %g4, 0x10, %g3
4000644c:	8d 31 60 10 	srl  %g5, 0x10, %g6
40006450:	89 29 20 10 	sll  %g4, 0x10, %g4
40006454:	86 10 c0 01 	or  %g3, %g1, %g3
40006458:	d8 3a 20 1a 	std  %o4, [ %o0 + 0x1a ]
4000645c:	c4 3a 20 22 	std  %g2, [ %o0 + 0x22 ]
40006460:	83 29 60 10 	sll  %g5, 0x10, %g1
40006464:	98 11 80 04 	or  %g6, %g4, %o4
40006468:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000646c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006470:	9b 30 a0 10 	srl  %g2, 0x10, %o5
40006474:	8d 30 e0 10 	srl  %g3, 0x10, %g6
40006478:	85 28 a0 10 	sll  %g2, 0x10, %g2
4000647c:	9a 13 40 01 	or  %o5, %g1, %o5
40006480:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006484:	84 11 80 02 	or  %g6, %g2, %g2
40006488:	87 31 20 10 	srl  %g4, 0x10, %g3
4000648c:	8d 31 60 10 	srl  %g5, 0x10, %g6
40006490:	89 29 20 10 	sll  %g4, 0x10, %g4
40006494:	86 10 c0 01 	or  %g3, %g1, %g3
40006498:	d8 3a 20 2a 	std  %o4, [ %o0 + 0x2a ]
4000649c:	c4 3a 20 32 	std  %g2, [ %o0 + 0x32 ]
400064a0:	83 29 60 10 	sll  %g5, 0x10, %g1
400064a4:	98 11 80 04 	or  %g6, %g4, %o4
400064a8:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400064ac:	92 02 60 40 	add  %o1, 0x40, %o1
400064b0:	12 bf ff be 	bne  400063a8 <__GI_memcpy+0x7e8>
400064b4:	90 02 20 40 	add  %o0, 0x40, %o0
400064b8:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400064bc:	22 80 00 17 	be,a   40006518 <__GI_memcpy+0x958>
400064c0:	85 30 60 10 	srl  %g1, 0x10, %g2
400064c4:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400064c8:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400064cc:	9b 30 a0 10 	srl  %g2, 0x10, %o5
400064d0:	8d 30 e0 10 	srl  %g3, 0x10, %g6
400064d4:	85 28 a0 10 	sll  %g2, 0x10, %g2
400064d8:	9a 13 40 01 	or  %o5, %g1, %o5
400064dc:	83 28 e0 10 	sll  %g3, 0x10, %g1
400064e0:	84 11 80 02 	or  %g6, %g2, %g2
400064e4:	87 31 20 10 	srl  %g4, 0x10, %g3
400064e8:	8d 31 60 10 	srl  %g5, 0x10, %g6
400064ec:	89 29 20 10 	sll  %g4, 0x10, %g4
400064f0:	86 10 c0 01 	or  %g3, %g1, %g3
400064f4:	d8 3a 3f fa 	std  %o4, [ %o0 + -6 ]
400064f8:	c4 3a 20 02 	std  %g2, [ %o0 + 2 ]
400064fc:	83 29 60 10 	sll  %g5, 0x10, %g1
40006500:	98 11 80 04 	or  %g6, %g4, %o4
40006504:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006508:	92 02 60 10 	add  %o1, 0x10, %o1
4000650c:	12 bf ff ee 	bne  400064c4 <__GI_memcpy+0x904>
40006510:	90 02 20 10 	add  %o0, 0x10, %o0
40006514:	85 30 60 10 	srl  %g1, 0x10, %g2
40006518:	d8 22 3f fa 	st  %o4, [ %o0 + -6 ]
4000651c:	10 80 01 8b 	b  40006b48 <__GI_memcpy+0xf88>
40006520:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40006524:	c4 02 40 00 	ld  [ %o1 ], %g2
40006528:	94 22 a0 04 	sub  %o2, 4, %o2
4000652c:	87 30 a0 18 	srl  %g2, 0x18, %g3
40006530:	8a 0a 20 07 	and  %o0, 7, %g5
40006534:	c6 2a 00 00 	stb  %g3, [ %o0 ]
40006538:	80 a1 60 05 	cmp  %g5, 5
4000653c:	89 30 a0 08 	srl  %g2, 8, %g4
40006540:	83 28 a0 18 	sll  %g2, 0x18, %g1
40006544:	c8 32 20 01 	sth  %g4, [ %o0 + 1 ]
40006548:	92 02 60 04 	add  %o1, 4, %o1
4000654c:	02 80 00 c3 	be  40006858 <__GI_memcpy+0xc98>
40006550:	96 0a bf c0 	and  %o2, -64, %o3
40006554:	d8 02 3f ff 	ld  [ %o0 + -1 ], %o4
40006558:	90 02 20 04 	add  %o0, 4, %o0
4000655c:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006560:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006564:	9b 30 a0 08 	srl  %g2, 8, %o5
40006568:	8d 30 e0 08 	srl  %g3, 8, %g6
4000656c:	85 28 a0 18 	sll  %g2, 0x18, %g2
40006570:	9a 13 40 01 	or  %o5, %g1, %o5
40006574:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006578:	84 11 80 02 	or  %g6, %g2, %g2
4000657c:	87 31 20 08 	srl  %g4, 8, %g3
40006580:	8d 31 60 08 	srl  %g5, 8, %g6
40006584:	89 29 20 18 	sll  %g4, 0x18, %g4
40006588:	86 10 c0 01 	or  %g3, %g1, %g3
4000658c:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
40006590:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40006594:	83 29 60 18 	sll  %g5, 0x18, %g1
40006598:	98 11 80 04 	or  %g6, %g4, %o4
4000659c:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
400065a0:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400065a4:	9b 30 a0 08 	srl  %g2, 8, %o5
400065a8:	8d 30 e0 08 	srl  %g3, 8, %g6
400065ac:	85 28 a0 18 	sll  %g2, 0x18, %g2
400065b0:	9a 13 40 01 	or  %o5, %g1, %o5
400065b4:	83 28 e0 18 	sll  %g3, 0x18, %g1
400065b8:	84 11 80 02 	or  %g6, %g2, %g2
400065bc:	87 31 20 08 	srl  %g4, 8, %g3
400065c0:	8d 31 60 08 	srl  %g5, 8, %g6
400065c4:	89 29 20 18 	sll  %g4, 0x18, %g4
400065c8:	86 10 c0 01 	or  %g3, %g1, %g3
400065cc:	d8 3a 20 0b 	std  %o4, [ %o0 + 0xb ]
400065d0:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
400065d4:	83 29 60 18 	sll  %g5, 0x18, %g1
400065d8:	98 11 80 04 	or  %g6, %g4, %o4
400065dc:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400065e0:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400065e4:	9b 30 a0 08 	srl  %g2, 8, %o5
400065e8:	8d 30 e0 08 	srl  %g3, 8, %g6
400065ec:	85 28 a0 18 	sll  %g2, 0x18, %g2
400065f0:	9a 13 40 01 	or  %o5, %g1, %o5
400065f4:	83 28 e0 18 	sll  %g3, 0x18, %g1
400065f8:	84 11 80 02 	or  %g6, %g2, %g2
400065fc:	87 31 20 08 	srl  %g4, 8, %g3
40006600:	8d 31 60 08 	srl  %g5, 8, %g6
40006604:	89 29 20 18 	sll  %g4, 0x18, %g4
40006608:	86 10 c0 01 	or  %g3, %g1, %g3
4000660c:	d8 3a 20 1b 	std  %o4, [ %o0 + 0x1b ]
40006610:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40006614:	83 29 60 18 	sll  %g5, 0x18, %g1
40006618:	98 11 80 04 	or  %g6, %g4, %o4
4000661c:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006620:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006624:	9b 30 a0 08 	srl  %g2, 8, %o5
40006628:	8d 30 e0 08 	srl  %g3, 8, %g6
4000662c:	85 28 a0 18 	sll  %g2, 0x18, %g2
40006630:	9a 13 40 01 	or  %o5, %g1, %o5
40006634:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006638:	84 11 80 02 	or  %g6, %g2, %g2
4000663c:	87 31 20 08 	srl  %g4, 8, %g3
40006640:	8d 31 60 08 	srl  %g5, 8, %g6
40006644:	89 29 20 18 	sll  %g4, 0x18, %g4
40006648:	86 10 c0 01 	or  %g3, %g1, %g3
4000664c:	d8 3a 20 2b 	std  %o4, [ %o0 + 0x2b ]
40006650:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40006654:	83 29 60 18 	sll  %g5, 0x18, %g1
40006658:	98 11 80 04 	or  %g6, %g4, %o4
4000665c:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40006660:	92 02 60 40 	add  %o1, 0x40, %o1
40006664:	12 bf ff be 	bne  4000655c <__GI_memcpy+0x99c>
40006668:	90 02 20 40 	add  %o0, 0x40, %o0
4000666c:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40006670:	22 80 00 17 	be,a   400066cc <__GI_memcpy+0xb0c>
40006674:	85 30 60 18 	srl  %g1, 0x18, %g2
40006678:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000667c:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006680:	9b 30 a0 08 	srl  %g2, 8, %o5
40006684:	8d 30 e0 08 	srl  %g3, 8, %g6
40006688:	85 28 a0 18 	sll  %g2, 0x18, %g2
4000668c:	9a 13 40 01 	or  %o5, %g1, %o5
40006690:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006694:	84 11 80 02 	or  %g6, %g2, %g2
40006698:	87 31 20 08 	srl  %g4, 8, %g3
4000669c:	8d 31 60 08 	srl  %g5, 8, %g6
400066a0:	89 29 20 18 	sll  %g4, 0x18, %g4
400066a4:	86 10 c0 01 	or  %g3, %g1, %g3
400066a8:	d8 3a 3f fb 	std  %o4, [ %o0 + -5 ]
400066ac:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400066b0:	83 29 60 18 	sll  %g5, 0x18, %g1
400066b4:	98 11 80 04 	or  %g6, %g4, %o4
400066b8:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400066bc:	92 02 60 10 	add  %o1, 0x10, %o1
400066c0:	12 bf ff ee 	bne  40006678 <__GI_memcpy+0xab8>
400066c4:	90 02 20 10 	add  %o0, 0x10, %o0
400066c8:	85 30 60 18 	srl  %g1, 0x18, %g2
400066cc:	d8 22 3f fb 	st  %o4, [ %o0 + -5 ]
400066d0:	10 80 01 1e 	b  40006b48 <__GI_memcpy+0xf88>
400066d4:	c4 2a 3f ff 	stb  %g2, [ %o0 + -1 ]
400066d8:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400066dc:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400066e0:	99 30 a0 18 	srl  %g2, 0x18, %o4
400066e4:	9b 30 e0 18 	srl  %g3, 0x18, %o5
400066e8:	8d 28 a0 08 	sll  %g2, 8, %g6
400066ec:	84 13 00 01 	or  %o4, %g1, %g2
400066f0:	83 28 e0 08 	sll  %g3, 8, %g1
400066f4:	86 13 40 06 	or  %o5, %g6, %g3
400066f8:	99 31 20 18 	srl  %g4, 0x18, %o4
400066fc:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006700:	8d 29 20 08 	sll  %g4, 8, %g6
40006704:	88 13 00 01 	or  %o4, %g1, %g4
40006708:	83 29 60 08 	sll  %g5, 8, %g1
4000670c:	8a 13 40 06 	or  %o5, %g6, %g5
40006710:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40006714:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40006718:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000671c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40006720:	99 30 a0 18 	srl  %g2, 0x18, %o4
40006724:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006728:	8d 28 a0 08 	sll  %g2, 8, %g6
4000672c:	84 13 00 01 	or  %o4, %g1, %g2
40006730:	83 28 e0 08 	sll  %g3, 8, %g1
40006734:	86 13 40 06 	or  %o5, %g6, %g3
40006738:	99 31 20 18 	srl  %g4, 0x18, %o4
4000673c:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006740:	8d 29 20 08 	sll  %g4, 8, %g6
40006744:	88 13 00 01 	or  %o4, %g1, %g4
40006748:	83 29 60 08 	sll  %g5, 8, %g1
4000674c:	8a 13 40 06 	or  %o5, %g6, %g5
40006750:	c4 3a 20 0d 	std  %g2, [ %o0 + 0xd ]
40006754:	c8 3a 20 15 	std  %g4, [ %o0 + 0x15 ]
40006758:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
4000675c:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006760:	99 30 a0 18 	srl  %g2, 0x18, %o4
40006764:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006768:	8d 28 a0 08 	sll  %g2, 8, %g6
4000676c:	84 13 00 01 	or  %o4, %g1, %g2
40006770:	83 28 e0 08 	sll  %g3, 8, %g1
40006774:	86 13 40 06 	or  %o5, %g6, %g3
40006778:	99 31 20 18 	srl  %g4, 0x18, %o4
4000677c:	9b 31 60 18 	srl  %g5, 0x18, %o5
40006780:	8d 29 20 08 	sll  %g4, 8, %g6
40006784:	88 13 00 01 	or  %o4, %g1, %g4
40006788:	83 29 60 08 	sll  %g5, 8, %g1
4000678c:	8a 13 40 06 	or  %o5, %g6, %g5
40006790:	c4 3a 20 1d 	std  %g2, [ %o0 + 0x1d ]
40006794:	c8 3a 20 25 	std  %g4, [ %o0 + 0x25 ]
40006798:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000679c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
400067a0:	99 30 a0 18 	srl  %g2, 0x18, %o4
400067a4:	9b 30 e0 18 	srl  %g3, 0x18, %o5
400067a8:	8d 28 a0 08 	sll  %g2, 8, %g6
400067ac:	84 13 00 01 	or  %o4, %g1, %g2
400067b0:	83 28 e0 08 	sll  %g3, 8, %g1
400067b4:	86 13 40 06 	or  %o5, %g6, %g3
400067b8:	99 31 20 18 	srl  %g4, 0x18, %o4
400067bc:	9b 31 60 18 	srl  %g5, 0x18, %o5
400067c0:	8d 29 20 08 	sll  %g4, 8, %g6
400067c4:	88 13 00 01 	or  %o4, %g1, %g4
400067c8:	83 29 60 08 	sll  %g5, 8, %g1
400067cc:	8a 13 40 06 	or  %o5, %g6, %g5
400067d0:	c4 3a 20 2d 	std  %g2, [ %o0 + 0x2d ]
400067d4:	c8 3a 20 35 	std  %g4, [ %o0 + 0x35 ]
400067d8:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
400067dc:	92 02 60 40 	add  %o1, 0x40, %o1
400067e0:	12 bf ff be 	bne  400066d8 <__GI_memcpy+0xb18>
400067e4:	90 02 20 40 	add  %o0, 0x40, %o0
400067e8:	96 8a a0 30 	andcc  %o2, 0x30, %o3
400067ec:	22 80 00 17 	be,a   40006848 <__GI_memcpy+0xc88>
400067f0:	85 30 60 10 	srl  %g1, 0x10, %g2
400067f4:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400067f8:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400067fc:	99 30 a0 18 	srl  %g2, 0x18, %o4
40006800:	9b 30 e0 18 	srl  %g3, 0x18, %o5
40006804:	8d 28 a0 08 	sll  %g2, 8, %g6
40006808:	84 13 00 01 	or  %o4, %g1, %g2
4000680c:	83 28 e0 08 	sll  %g3, 8, %g1
40006810:	86 13 40 06 	or  %o5, %g6, %g3
40006814:	99 31 20 18 	srl  %g4, 0x18, %o4
40006818:	9b 31 60 18 	srl  %g5, 0x18, %o5
4000681c:	8d 29 20 08 	sll  %g4, 8, %g6
40006820:	88 13 00 01 	or  %o4, %g1, %g4
40006824:	83 29 60 08 	sll  %g5, 8, %g1
40006828:	8a 13 40 06 	or  %o5, %g6, %g5
4000682c:	c4 3a 3f fd 	std  %g2, [ %o0 + -3 ]
40006830:	c8 3a 20 05 	std  %g4, [ %o0 + 5 ]
40006834:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006838:	92 02 60 10 	add  %o1, 0x10, %o1
4000683c:	12 bf ff ee 	bne  400067f4 <__GI_memcpy+0xc34>
40006840:	90 02 20 10 	add  %o0, 0x10, %o0
40006844:	85 30 60 10 	srl  %g1, 0x10, %g2
40006848:	c4 32 3f fd 	sth  %g2, [ %o0 + -3 ]
4000684c:	89 30 60 08 	srl  %g1, 8, %g4
40006850:	10 80 00 be 	b  40006b48 <__GI_memcpy+0xf88>
40006854:	c8 2a 3f ff 	stb  %g4, [ %o0 + -1 ]
40006858:	c4 1a 60 00 	ldd  [ %o1 ], %g2
4000685c:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006860:	99 30 a0 08 	srl  %g2, 8, %o4
40006864:	9b 30 e0 08 	srl  %g3, 8, %o5
40006868:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000686c:	84 13 00 01 	or  %o4, %g1, %g2
40006870:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006874:	86 13 40 06 	or  %o5, %g6, %g3
40006878:	99 31 20 08 	srl  %g4, 8, %o4
4000687c:	9b 31 60 08 	srl  %g5, 8, %o5
40006880:	8d 29 20 18 	sll  %g4, 0x18, %g6
40006884:	88 13 00 01 	or  %o4, %g1, %g4
40006888:	83 29 60 18 	sll  %g5, 0x18, %g1
4000688c:	8a 13 40 06 	or  %o5, %g6, %g5
40006890:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
40006894:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
40006898:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
4000689c:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
400068a0:	99 30 a0 08 	srl  %g2, 8, %o4
400068a4:	9b 30 e0 08 	srl  %g3, 8, %o5
400068a8:	8d 28 a0 18 	sll  %g2, 0x18, %g6
400068ac:	84 13 00 01 	or  %o4, %g1, %g2
400068b0:	83 28 e0 18 	sll  %g3, 0x18, %g1
400068b4:	86 13 40 06 	or  %o5, %g6, %g3
400068b8:	99 31 20 08 	srl  %g4, 8, %o4
400068bc:	9b 31 60 08 	srl  %g5, 8, %o5
400068c0:	8d 29 20 18 	sll  %g4, 0x18, %g6
400068c4:	88 13 00 01 	or  %o4, %g1, %g4
400068c8:	83 29 60 18 	sll  %g5, 0x18, %g1
400068cc:	8a 13 40 06 	or  %o5, %g6, %g5
400068d0:	c4 3a 20 13 	std  %g2, [ %o0 + 0x13 ]
400068d4:	c8 3a 20 1b 	std  %g4, [ %o0 + 0x1b ]
400068d8:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
400068dc:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
400068e0:	99 30 a0 08 	srl  %g2, 8, %o4
400068e4:	9b 30 e0 08 	srl  %g3, 8, %o5
400068e8:	8d 28 a0 18 	sll  %g2, 0x18, %g6
400068ec:	84 13 00 01 	or  %o4, %g1, %g2
400068f0:	83 28 e0 18 	sll  %g3, 0x18, %g1
400068f4:	86 13 40 06 	or  %o5, %g6, %g3
400068f8:	99 31 20 08 	srl  %g4, 8, %o4
400068fc:	9b 31 60 08 	srl  %g5, 8, %o5
40006900:	8d 29 20 18 	sll  %g4, 0x18, %g6
40006904:	88 13 00 01 	or  %o4, %g1, %g4
40006908:	83 29 60 18 	sll  %g5, 0x18, %g1
4000690c:	8a 13 40 06 	or  %o5, %g6, %g5
40006910:	c4 3a 20 23 	std  %g2, [ %o0 + 0x23 ]
40006914:	c8 3a 20 2b 	std  %g4, [ %o0 + 0x2b ]
40006918:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
4000691c:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006920:	99 30 a0 08 	srl  %g2, 8, %o4
40006924:	9b 30 e0 08 	srl  %g3, 8, %o5
40006928:	8d 28 a0 18 	sll  %g2, 0x18, %g6
4000692c:	84 13 00 01 	or  %o4, %g1, %g2
40006930:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006934:	86 13 40 06 	or  %o5, %g6, %g3
40006938:	99 31 20 08 	srl  %g4, 8, %o4
4000693c:	9b 31 60 08 	srl  %g5, 8, %o5
40006940:	8d 29 20 18 	sll  %g4, 0x18, %g6
40006944:	88 13 00 01 	or  %o4, %g1, %g4
40006948:	83 29 60 18 	sll  %g5, 0x18, %g1
4000694c:	8a 13 40 06 	or  %o5, %g6, %g5
40006950:	c4 3a 20 33 	std  %g2, [ %o0 + 0x33 ]
40006954:	c8 3a 20 3b 	std  %g4, [ %o0 + 0x3b ]
40006958:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
4000695c:	92 02 60 40 	add  %o1, 0x40, %o1
40006960:	12 bf ff be 	bne  40006858 <__GI_memcpy+0xc98>
40006964:	90 02 20 40 	add  %o0, 0x40, %o0
40006968:	96 8a a0 30 	andcc  %o2, 0x30, %o3
4000696c:	22 80 00 17 	be,a   400069c8 <__GI_memcpy+0xe08>
40006970:	85 30 60 18 	srl  %g1, 0x18, %g2
40006974:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006978:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
4000697c:	99 30 a0 08 	srl  %g2, 8, %o4
40006980:	9b 30 e0 08 	srl  %g3, 8, %o5
40006984:	8d 28 a0 18 	sll  %g2, 0x18, %g6
40006988:	84 13 00 01 	or  %o4, %g1, %g2
4000698c:	83 28 e0 18 	sll  %g3, 0x18, %g1
40006990:	86 13 40 06 	or  %o5, %g6, %g3
40006994:	99 31 20 08 	srl  %g4, 8, %o4
40006998:	9b 31 60 08 	srl  %g5, 8, %o5
4000699c:	8d 29 20 18 	sll  %g4, 0x18, %g6
400069a0:	88 13 00 01 	or  %o4, %g1, %g4
400069a4:	83 29 60 18 	sll  %g5, 0x18, %g1
400069a8:	8a 13 40 06 	or  %o5, %g6, %g5
400069ac:	c4 3a 20 03 	std  %g2, [ %o0 + 3 ]
400069b0:	c8 3a 20 0b 	std  %g4, [ %o0 + 0xb ]
400069b4:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
400069b8:	92 02 60 10 	add  %o1, 0x10, %o1
400069bc:	12 bf ff ee 	bne  40006974 <__GI_memcpy+0xdb4>
400069c0:	90 02 20 10 	add  %o0, 0x10, %o0
400069c4:	85 30 60 18 	srl  %g1, 0x18, %g2
400069c8:	c4 2a 20 03 	stb  %g2, [ %o0 + 3 ]
400069cc:	10 80 00 5f 	b  40006b48 <__GI_memcpy+0xf88>
400069d0:	90 02 20 04 	add  %o0, 4, %o0
400069d4:	c4 1a 60 00 	ldd  [ %o1 ], %g2
400069d8:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
400069dc:	99 30 a0 10 	srl  %g2, 0x10, %o4
400069e0:	9b 30 e0 10 	srl  %g3, 0x10, %o5
400069e4:	8d 28 a0 10 	sll  %g2, 0x10, %g6
400069e8:	84 13 00 01 	or  %o4, %g1, %g2
400069ec:	83 28 e0 10 	sll  %g3, 0x10, %g1
400069f0:	86 13 40 06 	or  %o5, %g6, %g3
400069f4:	99 31 20 10 	srl  %g4, 0x10, %o4
400069f8:	9b 31 60 10 	srl  %g5, 0x10, %o5
400069fc:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006a00:	88 13 00 01 	or  %o4, %g1, %g4
40006a04:	83 29 60 10 	sll  %g5, 0x10, %g1
40006a08:	8a 13 40 06 	or  %o5, %g6, %g5
40006a0c:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
40006a10:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
40006a14:	c4 1a 60 10 	ldd  [ %o1 + 0x10 ], %g2
40006a18:	c8 1a 60 18 	ldd  [ %o1 + 0x18 ], %g4
40006a1c:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006a20:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006a24:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006a28:	84 13 00 01 	or  %o4, %g1, %g2
40006a2c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006a30:	86 13 40 06 	or  %o5, %g6, %g3
40006a34:	99 31 20 10 	srl  %g4, 0x10, %o4
40006a38:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006a3c:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006a40:	88 13 00 01 	or  %o4, %g1, %g4
40006a44:	83 29 60 10 	sll  %g5, 0x10, %g1
40006a48:	8a 13 40 06 	or  %o5, %g6, %g5
40006a4c:	c4 3a 20 0e 	std  %g2, [ %o0 + 0xe ]
40006a50:	c8 3a 20 16 	std  %g4, [ %o0 + 0x16 ]
40006a54:	c4 1a 60 20 	ldd  [ %o1 + 0x20 ], %g2
40006a58:	c8 1a 60 28 	ldd  [ %o1 + 0x28 ], %g4
40006a5c:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006a60:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006a64:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006a68:	84 13 00 01 	or  %o4, %g1, %g2
40006a6c:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006a70:	86 13 40 06 	or  %o5, %g6, %g3
40006a74:	99 31 20 10 	srl  %g4, 0x10, %o4
40006a78:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006a7c:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006a80:	88 13 00 01 	or  %o4, %g1, %g4
40006a84:	83 29 60 10 	sll  %g5, 0x10, %g1
40006a88:	8a 13 40 06 	or  %o5, %g6, %g5
40006a8c:	c4 3a 20 1e 	std  %g2, [ %o0 + 0x1e ]
40006a90:	c8 3a 20 26 	std  %g4, [ %o0 + 0x26 ]
40006a94:	c4 1a 60 30 	ldd  [ %o1 + 0x30 ], %g2
40006a98:	c8 1a 60 38 	ldd  [ %o1 + 0x38 ], %g4
40006a9c:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006aa0:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006aa4:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006aa8:	84 13 00 01 	or  %o4, %g1, %g2
40006aac:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006ab0:	86 13 40 06 	or  %o5, %g6, %g3
40006ab4:	99 31 20 10 	srl  %g4, 0x10, %o4
40006ab8:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006abc:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006ac0:	88 13 00 01 	or  %o4, %g1, %g4
40006ac4:	83 29 60 10 	sll  %g5, 0x10, %g1
40006ac8:	8a 13 40 06 	or  %o5, %g6, %g5
40006acc:	c4 3a 20 2e 	std  %g2, [ %o0 + 0x2e ]
40006ad0:	c8 3a 20 36 	std  %g4, [ %o0 + 0x36 ]
40006ad4:	96 a2 e0 40 	subcc  %o3, 0x40, %o3
40006ad8:	92 02 60 40 	add  %o1, 0x40, %o1
40006adc:	12 bf ff be 	bne  400069d4 <__GI_memcpy+0xe14>
40006ae0:	90 02 20 40 	add  %o0, 0x40, %o0
40006ae4:	96 8a a0 30 	andcc  %o2, 0x30, %o3
40006ae8:	22 80 00 17 	be,a   40006b44 <__GI_memcpy+0xf84>
40006aec:	85 30 60 10 	srl  %g1, 0x10, %g2
40006af0:	c4 1a 60 00 	ldd  [ %o1 ], %g2
40006af4:	c8 1a 60 08 	ldd  [ %o1 + 8 ], %g4
40006af8:	99 30 a0 10 	srl  %g2, 0x10, %o4
40006afc:	9b 30 e0 10 	srl  %g3, 0x10, %o5
40006b00:	8d 28 a0 10 	sll  %g2, 0x10, %g6
40006b04:	84 13 00 01 	or  %o4, %g1, %g2
40006b08:	83 28 e0 10 	sll  %g3, 0x10, %g1
40006b0c:	86 13 40 06 	or  %o5, %g6, %g3
40006b10:	99 31 20 10 	srl  %g4, 0x10, %o4
40006b14:	9b 31 60 10 	srl  %g5, 0x10, %o5
40006b18:	8d 29 20 10 	sll  %g4, 0x10, %g6
40006b1c:	88 13 00 01 	or  %o4, %g1, %g4
40006b20:	83 29 60 10 	sll  %g5, 0x10, %g1
40006b24:	8a 13 40 06 	or  %o5, %g6, %g5
40006b28:	c4 3a 3f fe 	std  %g2, [ %o0 + -2 ]
40006b2c:	c8 3a 20 06 	std  %g4, [ %o0 + 6 ]
40006b30:	96 a2 e0 10 	subcc  %o3, 0x10, %o3
40006b34:	92 02 60 10 	add  %o1, 0x10, %o1
40006b38:	12 bf ff ee 	bne  40006af0 <__GI_memcpy+0xf30>
40006b3c:	90 02 20 10 	add  %o0, 0x10, %o0
40006b40:	85 30 60 10 	srl  %g1, 0x10, %g2
40006b44:	c4 32 3f fe 	sth  %g2, [ %o0 + -2 ]
40006b48:	96 0a a0 0e 	and  %o2, 0xe, %o3
40006b4c:	84 10 00 0f 	mov  %o7, %g2
40006b50:	99 2a e0 03 	sll  %o3, 3, %o4
40006b54:	90 02 00 0b 	add  %o0, %o3, %o0
40006b58:	40 00 00 33 	call  40006c24 <__GI_memcpy+0x1064>
40006b5c:	92 02 40 0b 	add  %o1, %o3, %o1
40006b60:	9e 10 00 02 	mov  %g2, %o7
40006b64:	81 c3 60 84 	jmp  %o5 + 0x84
40006b68:	80 8a a0 01 	btst  1, %o2
40006b6c:	c4 0a 7f f2 	ldub  [ %o1 + -14 ], %g2
40006b70:	c6 0a 7f f3 	ldub  [ %o1 + -13 ], %g3
40006b74:	c4 2a 3f f2 	stb  %g2, [ %o0 + -14 ]
40006b78:	c6 2a 3f f3 	stb  %g3, [ %o0 + -13 ]
40006b7c:	c4 0a 7f f4 	ldub  [ %o1 + -12 ], %g2
40006b80:	c6 0a 7f f5 	ldub  [ %o1 + -11 ], %g3
40006b84:	c4 2a 3f f4 	stb  %g2, [ %o0 + -12 ]
40006b88:	c6 2a 3f f5 	stb  %g3, [ %o0 + -11 ]
40006b8c:	c4 0a 7f f6 	ldub  [ %o1 + -10 ], %g2
40006b90:	c6 0a 7f f7 	ldub  [ %o1 + -9 ], %g3
40006b94:	c4 2a 3f f6 	stb  %g2, [ %o0 + -10 ]
40006b98:	c6 2a 3f f7 	stb  %g3, [ %o0 + -9 ]
40006b9c:	c4 0a 7f f8 	ldub  [ %o1 + -8 ], %g2
40006ba0:	c6 0a 7f f9 	ldub  [ %o1 + -7 ], %g3
40006ba4:	c4 2a 3f f8 	stb  %g2, [ %o0 + -8 ]
40006ba8:	c6 2a 3f f9 	stb  %g3, [ %o0 + -7 ]
40006bac:	c4 0a 7f fa 	ldub  [ %o1 + -6 ], %g2
40006bb0:	c6 0a 7f fb 	ldub  [ %o1 + -5 ], %g3
40006bb4:	c4 2a 3f fa 	stb  %g2, [ %o0 + -6 ]
40006bb8:	c6 2a 3f fb 	stb  %g3, [ %o0 + -5 ]
40006bbc:	c4 0a 7f fc 	ldub  [ %o1 + -4 ], %g2
40006bc0:	c6 0a 7f fd 	ldub  [ %o1 + -3 ], %g3
40006bc4:	c4 2a 3f fc 	stb  %g2, [ %o0 + -4 ]
40006bc8:	c6 2a 3f fd 	stb  %g3, [ %o0 + -3 ]
40006bcc:	c4 0a 7f fe 	ldub  [ %o1 + -2 ], %g2
40006bd0:	c6 0a 7f ff 	ldub  [ %o1 + -1 ], %g3
40006bd4:	c4 2a 3f fe 	stb  %g2, [ %o0 + -2 ]
40006bd8:	c6 2a 3f ff 	stb  %g3, [ %o0 + -1 ]
40006bdc:	02 80 00 04 	be  40006bec <__GI_memcpy+0x102c>
40006be0:	01 00 00 00 	nop 
40006be4:	c4 0a 40 00 	ldub  [ %o1 ], %g2
40006be8:	c4 2a 00 00 	stb  %g2, [ %o0 ]
40006bec:	81 c3 e0 08 	retl 
40006bf0:	d0 03 a0 40 	ld  [ %sp + 0x40 ], %o0
40006bf4:	12 bf ff d5 	bne  40006b48 <__GI_memcpy+0xf88>
40006bf8:	80 8a a0 08 	btst  8, %o2
40006bfc:	02 80 00 08 	be  40006c1c <__GI_memcpy+0x105c>
40006c00:	80 8a a0 04 	btst  4, %o2
40006c04:	c4 02 60 00 	ld  [ %o1 ], %g2
40006c08:	c6 02 60 04 	ld  [ %o1 + 4 ], %g3
40006c0c:	92 02 60 08 	add  %o1, 8, %o1
40006c10:	c4 22 20 00 	st  %g2, [ %o0 ]
40006c14:	c6 22 20 04 	st  %g3, [ %o0 + 4 ]
40006c18:	90 02 20 08 	add  %o0, 8, %o0
40006c1c:	10 bf fc 6d 	b  40005dd0 <__GI_memcpy+0x210>
40006c20:	82 10 00 0a 	mov  %o2, %g1
40006c24:	81 c3 e0 08 	retl 
40006c28:	9a 23 c0 0c 	sub  %o7, %o4, %o5
40006c2c:	81 c3 e0 08 	retl 
40006c30:	9a 23 c0 06 	sub  %o7, %g6, %o5

40006c34 <__floatundidf>:
40006c34:	9d e3 bf 98 	save  %sp, -104, %sp
40006c38:	f0 27 bf fc 	st  %i0, [ %fp + -4 ]
40006c3c:	2f 00 00 26 	sethi  %hi(0x9800), %l7
40006c40:	40 00 10 f0 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006c44:	ae 05 e1 40 	add  %l7, 0x140, %l7	! 9940 <__DYNAMIC+0x9940>
40006c48:	d1 07 bf fc 	ld  [ %fp + -4 ], %f8
40006c4c:	80 a6 20 00 	cmp  %i0, 0
40006c50:	16 80 00 07 	bge  40006c6c <__floatundidf+0x38>
40006c54:	81 a0 19 08 	fitod  %f8, %f0
40006c58:	03 00 00 00 	sethi  %hi(0), %g1
40006c5c:	82 18 7f c0 	xor  %g1, -64, %g1
40006c60:	82 05 c0 01 	add  %l7, %g1, %g1
40006c64:	d1 18 40 00 	ldd  [ %g1 ], %f8
40006c68:	81 a0 08 48 	faddd  %f0, %f8, %f0
40006c6c:	f2 27 bf fc 	st  %i1, [ %fp + -4 ]
40006c70:	03 00 00 00 	sethi  %hi(0), %g1
40006c74:	d9 07 bf fc 	ld  [ %fp + -4 ], %f12
40006c78:	82 18 7f c0 	xor  %g1, -64, %g1
40006c7c:	91 a0 19 0c 	fitod  %f12, %f8
40006c80:	82 05 c0 01 	add  %l7, %g1, %g1
40006c84:	80 a6 60 00 	cmp  %i1, 0
40006c88:	d5 18 40 00 	ldd  [ %g1 ], %f10
40006c8c:	16 80 00 03 	bge  40006c98 <__floatundidf+0x64>
40006c90:	81 a0 09 4a 	fmuld  %f0, %f10, %f0
40006c94:	91 a2 08 4a 	faddd  %f8, %f10, %f8
40006c98:	81 a0 08 48 	faddd  %f0, %f8, %f0
40006c9c:	81 c7 e0 08 	ret 
40006ca0:	81 e8 00 00 	restore 

40006ca4 <__udivdi3>:
40006ca4:	9d e3 bf a0 	save  %sp, -96, %sp
40006ca8:	2f 00 00 26 	sethi  %hi(0x9800), %l7
40006cac:	40 00 10 d5 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006cb0:	ae 05 e0 d4 	add  %l7, 0xd4, %l7	! 98d4 <__DYNAMIC+0x98d4>
40006cb4:	80 a6 a0 00 	cmp  %i2, 0
40006cb8:	12 80 00 50 	bne  40006df8 <__udivdi3+0x154>
40006cbc:	84 10 00 1b 	mov  %i3, %g2
40006cc0:	80 a6 c0 18 	cmp  %i3, %i0
40006cc4:	08 80 00 1a 	bleu  40006d2c <__udivdi3+0x88>
40006cc8:	80 a6 e0 00 	cmp  %i3, 0
40006ccc:	84 10 00 19 	mov  %i1, %g2
40006cd0:	82 10 20 20 	mov  0x20, %g1
40006cd4:	80 a6 00 1b 	cmp  %i0, %i3
40006cd8:	0a 80 00 0c 	bcs  40006d08 <__udivdi3+0x64>
40006cdc:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006ce0:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006ce4:	b0 46 00 18 	addx  %i0, %i0, %i0
40006ce8:	82 a0 60 01 	deccc  %g1
40006cec:	12 bf ff fb 	bne  40006cd8 <__udivdi3+0x34>
40006cf0:	80 a6 00 1b 	cmp  %i0, %i3
40006cf4:	0a 80 00 0b 	bcs  40006d20 <__udivdi3+0x7c>
40006cf8:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006cfc:	10 80 00 09 	b  40006d20 <__udivdi3+0x7c>
40006d00:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006d04:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006d08:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006d0c:	1a bf ff f8 	bcc  40006cec <__udivdi3+0x48>
40006d10:	82 a0 60 01 	deccc  %g1
40006d14:	12 bf ff fc 	bne  40006d04 <__udivdi3+0x60>
40006d18:	84 80 80 02 	addcc  %g2, %g2, %g2
40006d1c:	b0 26 00 1b 	sub  %i0, %i3, %i0
40006d20:	84 38 a0 00 	xnor  %g2, 0, %g2
40006d24:	10 80 00 aa 	b  40006fcc <__udivdi3+0x328>
40006d28:	b0 10 20 00 	clr  %i0
40006d2c:	12 80 00 05 	bne  40006d40 <__udivdi3+0x9c>
40006d30:	90 10 20 01 	mov  1, %o0
40006d34:	40 00 01 65 	call  400072c8 <.udiv>
40006d38:	92 10 20 00 	clr  %o1
40006d3c:	b6 10 00 08 	mov  %o0, %i3
40006d40:	84 10 20 00 	clr  %g2
40006d44:	82 10 20 20 	mov  0x20, %g1
40006d48:	80 a0 80 1b 	cmp  %g2, %i3
40006d4c:	0a 80 00 0c 	bcs  40006d7c <__udivdi3+0xd8>
40006d50:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006d54:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d58:	84 40 80 02 	addx  %g2, %g2, %g2
40006d5c:	82 a0 60 01 	deccc  %g1
40006d60:	12 bf ff fb 	bne  40006d4c <__udivdi3+0xa8>
40006d64:	80 a0 80 1b 	cmp  %g2, %i3
40006d68:	0a 80 00 0b 	bcs  40006d94 <__udivdi3+0xf0>
40006d6c:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006d70:	10 80 00 09 	b  40006d94 <__udivdi3+0xf0>
40006d74:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d78:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d7c:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006d80:	1a bf ff f8 	bcc  40006d60 <__udivdi3+0xbc>
40006d84:	82 a0 60 01 	deccc  %g1
40006d88:	12 bf ff fc 	bne  40006d78 <__udivdi3+0xd4>
40006d8c:	b0 86 00 18 	addcc  %i0, %i0, %i0
40006d90:	84 20 80 1b 	sub  %g2, %i3, %g2
40006d94:	b0 3e 20 00 	xnor  %i0, 0, %i0
40006d98:	86 10 00 02 	mov  %g2, %g3
40006d9c:	84 10 00 19 	mov  %i1, %g2
40006da0:	82 10 20 20 	mov  0x20, %g1
40006da4:	80 a0 c0 1b 	cmp  %g3, %i3
40006da8:	0a 80 00 0c 	bcs  40006dd8 <__udivdi3+0x134>
40006dac:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006db0:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006db4:	86 40 c0 03 	addx  %g3, %g3, %g3
40006db8:	82 a0 60 01 	deccc  %g1
40006dbc:	12 bf ff fb 	bne  40006da8 <__udivdi3+0x104>
40006dc0:	80 a0 c0 1b 	cmp  %g3, %i3
40006dc4:	0a 80 00 0b 	bcs  40006df0 <__udivdi3+0x14c>
40006dc8:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40006dcc:	10 80 00 09 	b  40006df0 <__udivdi3+0x14c>
40006dd0:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006dd4:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006dd8:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006ddc:	1a bf ff f8 	bcc  40006dbc <__udivdi3+0x118>
40006de0:	82 a0 60 01 	deccc  %g1
40006de4:	12 bf ff fc 	bne  40006dd4 <__udivdi3+0x130>
40006de8:	84 80 80 02 	addcc  %g2, %g2, %g2
40006dec:	86 20 c0 1b 	sub  %g3, %i3, %g3
40006df0:	84 38 a0 00 	xnor  %g2, 0, %g2
40006df4:	30 80 00 76 	b,a   40006fcc <__udivdi3+0x328>
40006df8:	80 a6 80 18 	cmp  %i2, %i0
40006dfc:	18 80 00 70 	bgu  40006fbc <__udivdi3+0x318>
40006e00:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40006e04:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
40006e08:	80 a6 80 01 	cmp  %i2, %g1
40006e0c:	38 80 00 07 	bgu,a   40006e28 <__udivdi3+0x184>
40006e10:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
40006e14:	80 a6 a0 ff 	cmp  %i2, 0xff
40006e18:	18 80 00 09 	bgu  40006e3c <__udivdi3+0x198>
40006e1c:	82 10 20 08 	mov  8, %g1
40006e20:	10 80 00 07 	b  40006e3c <__udivdi3+0x198>
40006e24:	82 10 20 00 	clr  %g1
40006e28:	82 10 63 ff 	or  %g1, 0x3ff, %g1
40006e2c:	80 a0 40 1a 	cmp  %g1, %i2
40006e30:	82 60 20 00 	subx  %g0, 0, %g1
40006e34:	82 08 60 08 	and  %g1, 8, %g1
40006e38:	82 00 60 10 	add  %g1, 0x10, %g1
40006e3c:	89 36 80 01 	srl  %i2, %g1, %g4
40006e40:	07 00 00 00 	sethi  %hi(0), %g3
40006e44:	86 18 fc 58 	xor  %g3, -936, %g3
40006e48:	86 05 c0 03 	add  %l7, %g3, %g3
40006e4c:	c6 08 c0 04 	ldub  [ %g3 + %g4 ], %g3
40006e50:	88 10 20 20 	mov  0x20, %g4
40006e54:	82 00 c0 01 	add  %g3, %g1, %g1
40006e58:	88 a1 00 01 	subcc  %g4, %g1, %g4
40006e5c:	32 80 00 0a 	bne,a   40006e84 <__udivdi3+0x1e0>
40006e60:	87 30 80 01 	srl  %g2, %g1, %g3
40006e64:	80 a6 40 02 	cmp  %i1, %g2
40006e68:	3a 80 00 05 	bcc,a   40006e7c <__udivdi3+0x1d8>
40006e6c:	b0 10 20 00 	clr  %i0
40006e70:	80 a6 80 18 	cmp  %i2, %i0
40006e74:	1a 80 00 53 	bcc  40006fc0 <__udivdi3+0x31c>
40006e78:	b0 10 20 00 	clr  %i0
40006e7c:	10 80 00 54 	b  40006fcc <__udivdi3+0x328>
40006e80:	84 10 20 01 	mov  1, %g2
40006e84:	bb 28 80 04 	sll  %g2, %g4, %i5
40006e88:	b5 2e 80 04 	sll  %i2, %g4, %i2
40006e8c:	b4 16 80 03 	or  %i2, %g3, %i2
40006e90:	87 36 00 01 	srl  %i0, %g1, %g3
40006e94:	83 36 40 01 	srl  %i1, %g1, %g1
40006e98:	b1 2e 00 04 	sll  %i0, %g4, %i0
40006e9c:	b0 16 00 01 	or  %i0, %g1, %i0
40006ea0:	82 10 20 20 	mov  0x20, %g1
40006ea4:	80 a0 c0 1a 	cmp  %g3, %i2
40006ea8:	0a 80 00 0c 	bcs  40006ed8 <__udivdi3+0x234>
40006eac:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006eb0:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006eb4:	86 40 c0 03 	addx  %g3, %g3, %g3
40006eb8:	82 a0 60 01 	deccc  %g1
40006ebc:	12 bf ff fb 	bne  40006ea8 <__udivdi3+0x204>
40006ec0:	80 a0 c0 1a 	cmp  %g3, %i2
40006ec4:	0a 80 00 0b 	bcs  40006ef0 <__udivdi3+0x24c>
40006ec8:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40006ecc:	10 80 00 09 	b  40006ef0 <__udivdi3+0x24c>
40006ed0:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006ed4:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006ed8:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
40006edc:	1a bf ff f8 	bcc  40006ebc <__udivdi3+0x218>
40006ee0:	82 a0 60 01 	deccc  %g1
40006ee4:	12 bf ff fc 	bne  40006ed4 <__udivdi3+0x230>
40006ee8:	b0 86 00 18 	addcc  %i0, %i0, %i0
40006eec:	86 20 c0 1a 	sub  %g3, %i2, %g3
40006ef0:	b0 3e 20 00 	xnor  %i0, 0, %i0
40006ef4:	81 80 00 18 	mov  %i0, %y
40006ef8:	9b 3f 60 1f 	sra  %i5, 0x1f, %o5
40006efc:	9a 0e 00 0d 	and  %i0, %o5, %o5
40006f00:	82 88 20 00 	andcc  %g0, 0, %g1
40006f04:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f08:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f0c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f10:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f14:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f18:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f1c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f20:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f24:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f28:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f2c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f30:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f34:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f38:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f3c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f40:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f44:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f48:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f4c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f50:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f54:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f58:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f5c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f60:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f64:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f68:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f6c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f70:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f74:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f78:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f7c:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f80:	83 20 40 1d 	mulscc  %g1, %i5, %g1
40006f84:	83 20 60 00 	mulscc  %g1, 0, %g1
40006f88:	ba 00 40 0d 	add  %g1, %o5, %i5
40006f8c:	b9 40 00 00 	rd  %y, %i4
40006f90:	80 a7 40 03 	cmp  %i5, %g3
40006f94:	18 80 00 08 	bgu  40006fb4 <__udivdi3+0x310>
40006f98:	84 10 00 18 	mov  %i0, %g2
40006f9c:	b3 2e 40 04 	sll  %i1, %g4, %i1
40006fa0:	80 a6 40 1c 	cmp  %i1, %i4
40006fa4:	1a 80 00 09 	bcc  40006fc8 <__udivdi3+0x324>
40006fa8:	80 a7 40 03 	cmp  %i5, %g3
40006fac:	32 80 00 08 	bne,a   40006fcc <__udivdi3+0x328>
40006fb0:	b0 10 20 00 	clr  %i0
40006fb4:	10 80 00 05 	b  40006fc8 <__udivdi3+0x324>
40006fb8:	84 06 3f ff 	add  %i0, -1, %g2
40006fbc:	b0 10 20 00 	clr  %i0
40006fc0:	10 80 00 03 	b  40006fcc <__udivdi3+0x328>
40006fc4:	84 10 20 00 	clr  %g2
40006fc8:	b0 10 20 00 	clr  %i0
40006fcc:	b2 10 00 02 	mov  %g2, %i1
40006fd0:	81 c7 e0 08 	ret 
40006fd4:	81 e8 00 00 	restore 

40006fd8 <__umoddi3>:
40006fd8:	9d e3 bf a0 	save  %sp, -96, %sp
40006fdc:	2f 00 00 25 	sethi  %hi(0x9400), %l7
40006fe0:	40 00 10 08 	call  4000b000 <__sparc_get_pc_thunk.l7>
40006fe4:	ae 05 e1 a0 	add  %l7, 0x1a0, %l7	! 95a0 <__DYNAMIC+0x95a0>
40006fe8:	b8 10 00 1b 	mov  %i3, %i4
40006fec:	84 10 00 19 	mov  %i1, %g2
40006ff0:	80 a6 a0 00 	cmp  %i2, 0
40006ff4:	12 80 00 39 	bne  400070d8 <__umoddi3+0x100>
40006ff8:	86 10 00 18 	mov  %i0, %g3
40006ffc:	80 a6 c0 18 	cmp  %i3, %i0
40007000:	18 80 00 1f 	bgu  4000707c <__umoddi3+0xa4>
40007004:	84 10 00 18 	mov  %i0, %g2
40007008:	80 a6 e0 00 	cmp  %i3, 0
4000700c:	32 80 00 07 	bne,a   40007028 <__umoddi3+0x50>
40007010:	84 10 20 00 	clr  %g2
40007014:	90 10 20 01 	mov  1, %o0
40007018:	40 00 00 ac 	call  400072c8 <.udiv>
4000701c:	92 10 20 00 	clr  %o1
40007020:	b6 10 00 08 	mov  %o0, %i3
40007024:	84 10 20 00 	clr  %g2
40007028:	82 10 20 20 	mov  0x20, %g1
4000702c:	80 a0 80 1b 	cmp  %g2, %i3
40007030:	0a 80 00 0c 	bcs  40007060 <__umoddi3+0x88>
40007034:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40007038:	84 20 80 1b 	sub  %g2, %i3, %g2
4000703c:	84 40 80 02 	addx  %g2, %g2, %g2
40007040:	82 a0 60 01 	deccc  %g1
40007044:	12 bf ff fb 	bne  40007030 <__umoddi3+0x58>
40007048:	80 a0 80 1b 	cmp  %g2, %i3
4000704c:	0a 80 00 0b 	bcs  40007078 <__umoddi3+0xa0>
40007050:	b0 c6 00 18 	addxcc  %i0, %i0, %i0
40007054:	10 80 00 09 	b  40007078 <__umoddi3+0xa0>
40007058:	84 20 80 1b 	sub  %g2, %i3, %g2
4000705c:	84 20 80 1b 	sub  %g2, %i3, %g2
40007060:	84 c0 80 02 	addxcc  %g2, %g2, %g2
40007064:	1a bf ff f8 	bcc  40007044 <__umoddi3+0x6c>
40007068:	82 a0 60 01 	deccc  %g1
4000706c:	12 bf ff fc 	bne  4000705c <__umoddi3+0x84>
40007070:	b0 86 00 18 	addcc  %i0, %i0, %i0
40007074:	84 20 80 1b 	sub  %g2, %i3, %g2
40007078:	b0 3e 20 00 	xnor  %i0, 0, %i0
4000707c:	82 10 20 20 	mov  0x20, %g1
40007080:	80 a0 80 1b 	cmp  %g2, %i3
40007084:	0a 80 00 0c 	bcs  400070b4 <__umoddi3+0xdc>
40007088:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
4000708c:	84 20 80 1b 	sub  %g2, %i3, %g2
40007090:	84 40 80 02 	addx  %g2, %g2, %g2
40007094:	82 a0 60 01 	deccc  %g1
40007098:	12 bf ff fb 	bne  40007084 <__umoddi3+0xac>
4000709c:	80 a0 80 1b 	cmp  %g2, %i3
400070a0:	0a 80 00 0b 	bcs  400070cc <__umoddi3+0xf4>
400070a4:	b2 c6 40 19 	addxcc  %i1, %i1, %i1
400070a8:	10 80 00 09 	b  400070cc <__umoddi3+0xf4>
400070ac:	84 20 80 1b 	sub  %g2, %i3, %g2
400070b0:	84 20 80 1b 	sub  %g2, %i3, %g2
400070b4:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400070b8:	1a bf ff f8 	bcc  40007098 <__umoddi3+0xc0>
400070bc:	82 a0 60 01 	deccc  %g1
400070c0:	12 bf ff fc 	bne  400070b0 <__umoddi3+0xd8>
400070c4:	b2 86 40 19 	addcc  %i1, %i1, %i1
400070c8:	84 20 80 1b 	sub  %g2, %i3, %g2
400070cc:	b2 3e 60 00 	xnor  %i1, 0, %i1
400070d0:	10 80 00 25 	b  40007164 <__umoddi3+0x18c>
400070d4:	b0 10 20 00 	clr  %i0
400070d8:	80 a6 80 18 	cmp  %i2, %i0
400070dc:	18 80 00 79 	bgu  400072c0 <__umoddi3+0x2e8>
400070e0:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
400070e4:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <__DYNAMIC+0xffff>
400070e8:	80 a6 80 01 	cmp  %i2, %g1
400070ec:	38 80 00 07 	bgu,a   40007108 <__umoddi3+0x130>
400070f0:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
400070f4:	80 a6 a0 ff 	cmp  %i2, 0xff
400070f8:	18 80 00 09 	bgu  4000711c <__umoddi3+0x144>
400070fc:	82 10 20 08 	mov  8, %g1
40007100:	10 80 00 07 	b  4000711c <__umoddi3+0x144>
40007104:	82 10 20 00 	clr  %g1
40007108:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000710c:	80 a0 40 1a 	cmp  %g1, %i2
40007110:	82 60 20 00 	subx  %g0, 0, %g1
40007114:	82 08 60 08 	and  %g1, 8, %g1
40007118:	82 00 60 10 	add  %g1, 0x10, %g1
4000711c:	89 36 80 01 	srl  %i2, %g1, %g4
40007120:	37 00 00 00 	sethi  %hi(0), %i3
40007124:	b6 1e fc 58 	xor  %i3, -936, %i3
40007128:	b6 05 c0 1b 	add  %l7, %i3, %i3
4000712c:	fa 0e c0 04 	ldub  [ %i3 + %g4 ], %i5
40007130:	88 10 20 20 	mov  0x20, %g4
40007134:	ba 07 40 01 	add  %i5, %g1, %i5
40007138:	88 a1 00 1d 	subcc  %g4, %i5, %g4
4000713c:	32 80 00 0c 	bne,a   4000716c <__umoddi3+0x194>
40007140:	83 37 00 1d 	srl  %i4, %i5, %g1
40007144:	80 a6 40 1c 	cmp  %i1, %i4
40007148:	1a 80 00 04 	bcc  40007158 <__umoddi3+0x180>
4000714c:	80 a6 80 18 	cmp  %i2, %i0
40007150:	3a 80 00 05 	bcc,a   40007164 <__umoddi3+0x18c>
40007154:	b0 10 00 03 	mov  %g3, %i0
40007158:	84 a6 40 1c 	subcc  %i1, %i4, %g2
4000715c:	86 66 00 1a 	subx  %i0, %i2, %g3
40007160:	b0 10 00 03 	mov  %g3, %i0
40007164:	10 80 00 57 	b  400072c0 <__umoddi3+0x2e8>
40007168:	b2 10 00 02 	mov  %g2, %i1
4000716c:	b5 2e 80 04 	sll  %i2, %g4, %i2
40007170:	b4 16 80 01 	or  %i2, %g1, %i2
40007174:	83 36 40 1d 	srl  %i1, %i5, %g1
40007178:	87 36 00 1d 	srl  %i0, %i5, %g3
4000717c:	85 2e 00 04 	sll  %i0, %g4, %g2
40007180:	b9 2f 00 04 	sll  %i4, %g4, %i4
40007184:	84 10 80 01 	or  %g2, %g1, %g2
40007188:	b3 2e 40 04 	sll  %i1, %g4, %i1
4000718c:	82 10 20 20 	mov  0x20, %g1
40007190:	80 a0 c0 1a 	cmp  %g3, %i2
40007194:	0a 80 00 0c 	bcs  400071c4 <__umoddi3+0x1ec>
40007198:	84 c0 80 02 	addxcc  %g2, %g2, %g2
4000719c:	86 20 c0 1a 	sub  %g3, %i2, %g3
400071a0:	86 40 c0 03 	addx  %g3, %g3, %g3
400071a4:	82 a0 60 01 	deccc  %g1
400071a8:	12 bf ff fb 	bne  40007194 <__umoddi3+0x1bc>
400071ac:	80 a0 c0 1a 	cmp  %g3, %i2
400071b0:	0a 80 00 0b 	bcs  400071dc <__umoddi3+0x204>
400071b4:	84 c0 80 02 	addxcc  %g2, %g2, %g2
400071b8:	10 80 00 09 	b  400071dc <__umoddi3+0x204>
400071bc:	86 20 c0 1a 	sub  %g3, %i2, %g3
400071c0:	86 20 c0 1a 	sub  %g3, %i2, %g3
400071c4:	86 c0 c0 03 	addxcc  %g3, %g3, %g3
400071c8:	1a bf ff f8 	bcc  400071a8 <__umoddi3+0x1d0>
400071cc:	82 a0 60 01 	deccc  %g1
400071d0:	12 bf ff fc 	bne  400071c0 <__umoddi3+0x1e8>
400071d4:	84 80 80 02 	addcc  %g2, %g2, %g2
400071d8:	86 20 c0 1a 	sub  %g3, %i2, %g3
400071dc:	84 38 a0 00 	xnor  %g2, 0, %g2
400071e0:	81 80 00 02 	mov  %g2, %y
400071e4:	9b 3f 20 1f 	sra  %i4, 0x1f, %o5
400071e8:	9a 08 80 0d 	and  %g2, %o5, %o5
400071ec:	82 88 20 00 	andcc  %g0, 0, %g1
400071f0:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071f4:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071f8:	83 20 40 1c 	mulscc  %g1, %i4, %g1
400071fc:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007200:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007204:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007208:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000720c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007210:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007214:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007218:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000721c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007220:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007224:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007228:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000722c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007230:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007234:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007238:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000723c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007240:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007244:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007248:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000724c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007250:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007254:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007258:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000725c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007260:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007264:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007268:	83 20 40 1c 	mulscc  %g1, %i4, %g1
4000726c:	83 20 40 1c 	mulscc  %g1, %i4, %g1
40007270:	83 20 60 00 	mulscc  %g1, 0, %g1
40007274:	84 00 40 0d 	add  %g1, %o5, %g2
40007278:	b7 40 00 00 	rd  %y, %i3
4000727c:	82 10 00 02 	mov  %g2, %g1
40007280:	80 a0 80 03 	cmp  %g2, %g3
40007284:	18 80 00 07 	bgu  400072a0 <__umoddi3+0x2c8>
40007288:	b0 10 00 1b 	mov  %i3, %i0
4000728c:	80 a6 40 1b 	cmp  %i1, %i3
40007290:	1a 80 00 06 	bcc  400072a8 <__umoddi3+0x2d0>
40007294:	80 a0 80 03 	cmp  %g2, %g3
40007298:	12 80 00 04 	bne  400072a8 <__umoddi3+0x2d0>
4000729c:	01 00 00 00 	nop 
400072a0:	b0 a6 c0 1c 	subcc  %i3, %i4, %i0
400072a4:	82 60 80 1a 	subx  %g2, %i2, %g1
400072a8:	84 a6 40 18 	subcc  %i1, %i0, %g2
400072ac:	b0 60 c0 01 	subx  %g3, %g1, %i0
400072b0:	bb 2e 00 1d 	sll  %i0, %i5, %i5
400072b4:	b3 30 80 04 	srl  %g2, %g4, %i1
400072b8:	b1 36 00 04 	srl  %i0, %g4, %i0
400072bc:	b2 16 40 1d 	or  %i1, %i5, %i1
400072c0:	81 c7 e0 08 	ret 
400072c4:	81 e8 00 00 	restore 

400072c8 <.udiv>:
400072c8:	10 80 00 0b 	b  400072f4 <ready_to_divide>
400072cc:	86 10 20 00 	clr  %g3

400072d0 <.div>:
400072d0:	80 92 40 08 	orcc  %o1, %o0, %g0
400072d4:	16 80 00 08 	bge  400072f4 <ready_to_divide>
400072d8:	86 1a 40 08 	xor  %o1, %o0, %g3
400072dc:	80 92 40 00 	tst  %o1
400072e0:	16 80 00 04 	bge  400072f0 <.div+0x20>
400072e4:	80 92 00 00 	tst  %o0
400072e8:	16 80 00 03 	bge  400072f4 <ready_to_divide>
400072ec:	92 20 00 09 	neg  %o1
400072f0:	90 20 00 08 	neg  %o0

400072f4 <ready_to_divide>:
400072f4:	9a 92 40 00 	orcc  %o1, %g0, %o5
400072f8:	12 80 00 05 	bne  4000730c <ready_to_divide+0x18>
400072fc:	96 10 00 08 	mov  %o0, %o3
40007300:	91 d0 20 02 	ta  2
40007304:	81 c3 e0 08 	retl 
40007308:	90 10 00 00 	mov  %g0, %o0
4000730c:	80 a2 c0 0d 	cmp  %o3, %o5
40007310:	0a 80 00 95 	bcs  40007564 <got_result>
40007314:	94 10 00 00 	mov  %g0, %o2
40007318:	03 02 00 00 	sethi  %hi(0x8000000), %g1
4000731c:	80 a2 c0 01 	cmp  %o3, %g1
40007320:	0a 80 00 28 	bcs  400073c0 <not_really_big>
40007324:	98 10 00 00 	mov  %g0, %o4
40007328:	80 a3 40 01 	cmp  %o5, %g1
4000732c:	1a 80 00 0d 	bcc  40007360 <not_too_big>
40007330:	84 10 20 01 	mov  1, %g2
40007334:	9b 2b 60 04 	sll  %o5, 4, %o5
40007338:	10 bf ff fc 	b  40007328 <ready_to_divide+0x34>
4000733c:	98 03 20 01 	inc  %o4
40007340:	9a 83 40 0d 	addcc  %o5, %o5, %o5
40007344:	1a 80 00 07 	bcc  40007360 <not_too_big>
40007348:	84 00 a0 01 	inc  %g2
4000734c:	83 28 60 04 	sll  %g1, 4, %g1
40007350:	9b 33 60 01 	srl  %o5, 1, %o5
40007354:	9a 03 40 01 	add  %o5, %g1, %o5
40007358:	10 80 00 07 	b  40007374 <do_single_div>
4000735c:	84 20 a0 01 	dec  %g2

40007360 <not_too_big>:
40007360:	80 a3 40 0b 	cmp  %o5, %o3
40007364:	0a bf ff f7 	bcs  40007340 <ready_to_divide+0x4c>
40007368:	01 00 00 00 	nop 
4000736c:	02 80 00 02 	be  40007374 <do_single_div>
40007370:	01 00 00 00 	nop 

40007374 <do_single_div>:
40007374:	84 a0 a0 01 	deccc  %g2
40007378:	06 80 00 76 	bl  40007550 <end_regular_divide>
4000737c:	01 00 00 00 	nop 
40007380:	96 22 c0 0d 	sub  %o3, %o5, %o3
40007384:	94 10 20 01 	mov  1, %o2
40007388:	10 80 00 0a 	b  400073b0 <end_single_divloop>
4000738c:	01 00 00 00 	nop 

40007390 <single_divloop>:
40007390:	95 2a a0 01 	sll  %o2, 1, %o2
40007394:	06 80 00 05 	bl  400073a8 <single_divloop+0x18>
40007398:	9b 33 60 01 	srl  %o5, 1, %o5
4000739c:	96 22 c0 0d 	sub  %o3, %o5, %o3
400073a0:	10 80 00 04 	b  400073b0 <end_single_divloop>
400073a4:	94 02 a0 01 	inc  %o2
400073a8:	96 02 c0 0d 	add  %o3, %o5, %o3
400073ac:	94 22 a0 01 	dec  %o2

400073b0 <end_single_divloop>:
400073b0:	84 a0 a0 01 	deccc  %g2
400073b4:	16 bf ff f7 	bge  40007390 <single_divloop>
400073b8:	80 92 c0 00 	tst  %o3
400073bc:	30 80 00 65 	b,a   40007550 <end_regular_divide>

400073c0 <not_really_big>:
400073c0:	9b 2b 60 04 	sll  %o5, 4, %o5
400073c4:	80 a3 40 0b 	cmp  %o5, %o3
400073c8:	08 bf ff fe 	bleu  400073c0 <not_really_big>
400073cc:	98 83 20 01 	inccc  %o4
400073d0:	02 80 00 65 	be  40007564 <got_result>
400073d4:	98 23 20 01 	dec  %o4
400073d8:	80 92 c0 00 	tst  %o3

400073dc <divloop>:
400073dc:	95 2a a0 04 	sll  %o2, 4, %o2
400073e0:	06 80 00 2f 	bl  4000749c <L1.16>
400073e4:	9b 33 60 01 	srl  %o5, 1, %o5
400073e8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073ec:	06 80 00 17 	bl  40007448 <L2.17>
400073f0:	9b 33 60 01 	srl  %o5, 1, %o5
400073f4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400073f8:	06 80 00 0b 	bl  40007424 <L3.19>
400073fc:	9b 33 60 01 	srl  %o5, 1, %o5
40007400:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007404:	06 80 00 05 	bl  40007418 <L4.23>
40007408:	9b 33 60 01 	srl  %o5, 1, %o5
4000740c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007410:	10 80 00 50 	b  40007550 <end_regular_divide>
40007414:	94 02 a0 0f 	add  %o2, 0xf, %o2

40007418 <L4.23>:
40007418:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000741c:	10 80 00 4d 	b  40007550 <end_regular_divide>
40007420:	94 02 a0 0d 	add  %o2, 0xd, %o2

40007424 <L3.19>:
40007424:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007428:	06 80 00 05 	bl  4000743c <L4.21>
4000742c:	9b 33 60 01 	srl  %o5, 1, %o5
40007430:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007434:	10 80 00 47 	b  40007550 <end_regular_divide>
40007438:	94 02 a0 0b 	add  %o2, 0xb, %o2

4000743c <L4.21>:
4000743c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007440:	10 80 00 44 	b  40007550 <end_regular_divide>
40007444:	94 02 a0 09 	add  %o2, 9, %o2

40007448 <L2.17>:
40007448:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000744c:	06 80 00 0b 	bl  40007478 <L3.17>
40007450:	9b 33 60 01 	srl  %o5, 1, %o5
40007454:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007458:	06 80 00 05 	bl  4000746c <L4.19>
4000745c:	9b 33 60 01 	srl  %o5, 1, %o5
40007460:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007464:	10 80 00 3b 	b  40007550 <end_regular_divide>
40007468:	94 02 a0 07 	add  %o2, 7, %o2

4000746c <L4.19>:
4000746c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007470:	10 80 00 38 	b  40007550 <end_regular_divide>
40007474:	94 02 a0 05 	add  %o2, 5, %o2

40007478 <L3.17>:
40007478:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000747c:	06 80 00 05 	bl  40007490 <L4.17>
40007480:	9b 33 60 01 	srl  %o5, 1, %o5
40007484:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007488:	10 80 00 32 	b  40007550 <end_regular_divide>
4000748c:	94 02 a0 03 	add  %o2, 3, %o2

40007490 <L4.17>:
40007490:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007494:	10 80 00 2f 	b  40007550 <end_regular_divide>
40007498:	94 02 a0 01 	inc  %o2

4000749c <L1.16>:
4000749c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074a0:	06 80 00 17 	bl  400074fc <L2.15>
400074a4:	9b 33 60 01 	srl  %o5, 1, %o5
400074a8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074ac:	06 80 00 0b 	bl  400074d8 <L3.15>
400074b0:	9b 33 60 01 	srl  %o5, 1, %o5
400074b4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074b8:	06 80 00 05 	bl  400074cc <L4.15>
400074bc:	9b 33 60 01 	srl  %o5, 1, %o5
400074c0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074c4:	10 80 00 23 	b  40007550 <end_regular_divide>
400074c8:	94 02 bf ff 	add  %o2, -1, %o2

400074cc <L4.15>:
400074cc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074d0:	10 80 00 20 	b  40007550 <end_regular_divide>
400074d4:	94 02 bf fd 	add  %o2, -3, %o2

400074d8 <L3.15>:
400074d8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074dc:	06 80 00 05 	bl  400074f0 <L4.13>
400074e0:	9b 33 60 01 	srl  %o5, 1, %o5
400074e4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
400074e8:	10 80 00 1a 	b  40007550 <end_regular_divide>
400074ec:	94 02 bf fb 	add  %o2, -5, %o2

400074f0 <L4.13>:
400074f0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
400074f4:	10 80 00 17 	b  40007550 <end_regular_divide>
400074f8:	94 02 bf f9 	add  %o2, -7, %o2

400074fc <L2.15>:
400074fc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007500:	06 80 00 0b 	bl  4000752c <L3.13>
40007504:	9b 33 60 01 	srl  %o5, 1, %o5
40007508:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000750c:	06 80 00 05 	bl  40007520 <L4.11>
40007510:	9b 33 60 01 	srl  %o5, 1, %o5
40007514:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
40007518:	10 80 00 0e 	b  40007550 <end_regular_divide>
4000751c:	94 02 bf f7 	add  %o2, -9, %o2

40007520 <L4.11>:
40007520:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007524:	10 80 00 0b 	b  40007550 <end_regular_divide>
40007528:	94 02 bf f5 	add  %o2, -11, %o2

4000752c <L3.13>:
4000752c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007530:	06 80 00 05 	bl  40007544 <L4.9>
40007534:	9b 33 60 01 	srl  %o5, 1, %o5
40007538:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000753c:	10 80 00 05 	b  40007550 <end_regular_divide>
40007540:	94 02 bf f3 	add  %o2, -13, %o2

40007544 <L4.9>:
40007544:	96 82 c0 0d 	addcc  %o3, %o5, %o3
40007548:	10 80 00 02 	b  40007550 <end_regular_divide>
4000754c:	94 02 bf f1 	add  %o2, -15, %o2

40007550 <end_regular_divide>:
40007550:	98 a3 20 01 	deccc  %o4
40007554:	16 bf ff a2 	bge  400073dc <divloop>
40007558:	80 92 c0 00 	tst  %o3
4000755c:	26 80 00 02 	bl,a   40007564 <got_result>
40007560:	94 22 a0 01 	dec  %o2

40007564 <got_result>:
40007564:	80 90 c0 00 	tst  %g3
40007568:	26 80 00 02 	bl,a   40007570 <got_result+0xc>
4000756c:	94 20 00 0a 	neg  %o2
40007570:	81 c3 e0 08 	retl 
40007574:	90 10 00 0a 	mov  %o2, %o0

40007578 <generic_vectored_isr>:
40007578:	a9 50 00 00 	rd  %wim, %l4
4000757c:	a9 35 00 10 	srl  %l4, %l0, %l4
40007580:	80 a5 20 01 	cmp  %l4, 1
40007584:	12 80 00 13 	bne  400075d0 <continue_with_valid_T>
40007588:	01 00 00 00 	nop 

4000758c <handle_invalid_T>:
4000758c:	a7 50 00 00 	rd  %wim, %l3
40007590:	a9 2c e0 07 	sll  %l3, 7, %l4
40007594:	a7 34 e0 01 	srl  %l3, 1, %l3
40007598:	a6 14 c0 14 	or  %l3, %l4, %l3
4000759c:	a6 0c e0 ff 	and  %l3, 0xff, %l3
400075a0:	81 90 00 00 	mov  %g0, %wim
400075a4:	81 e0 00 00 	save 
400075a8:	e0 3b a0 00 	std  %l0, [ %sp ]
400075ac:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
400075b0:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
400075b4:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
400075b8:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
400075bc:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
400075c0:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
400075c4:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
400075c8:	81 e8 00 00 	restore 
400075cc:	81 90 00 13 	mov  %l3, %wim

400075d0 <continue_with_valid_T>:
400075d0:	9c 27 a0 60 	sub  %fp, 0x60, %sp
400075d4:	e0 23 80 00 	st  %l0, [ %sp ]
400075d8:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
400075dc:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
400075e0:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
400075e4:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
400075e8:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
400075ec:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
400075f0:	af 40 00 00 	rd  %y, %l7
400075f4:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
400075f8:	9c 23 a0 60 	sub  %sp, 0x60, %sp
400075fc:	ae 14 20 20 	or  %l0, 0x20, %l7
40007600:	ae 15 ef 00 	or  %l7, 0xf00, %l7
40007604:	81 88 00 17 	mov  %l7, %psr
40007608:	91 58 00 00 	rd  %tbr, %o0
4000760c:	7f ff e5 23 	call  40000a98 <ajit_generic_interrupt_handler>
40007610:	01 00 00 00 	nop 

40007614 <prepare_window_for_rett>:
40007614:	81 e8 00 00 	restore 
40007618:	81 e0 00 00 	save 

4000761c <recover_and_leave>:
4000761c:	9c 03 a0 60 	add  %sp, 0x60, %sp
40007620:	ee 03 80 00 	ld  [ %sp ], %l7
40007624:	81 88 00 17 	mov  %l7, %psr
40007628:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
4000762c:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
40007630:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007634:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007638:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
4000763c:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
40007640:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007644:	81 80 00 17 	mov  %l7, %y

40007648 <jmpl_and_return>:
40007648:	81 c4 40 00 	jmp  %l1
4000764c:	81 cc 80 00 	rett  %l2
40007650:	01 00 00 00 	nop 

40007654 <generic_vectored_sw_trap>:
40007654:	a9 50 00 00 	rd  %wim, %l4
40007658:	a9 35 00 10 	srl  %l4, %l0, %l4
4000765c:	80 a5 20 01 	cmp  %l4, 1
40007660:	12 80 00 13 	bne  400076ac <continue_with_valid_T>
40007664:	01 00 00 00 	nop 

40007668 <handle_invalid_T>:
40007668:	a7 50 00 00 	rd  %wim, %l3
4000766c:	a9 2c e0 07 	sll  %l3, 7, %l4
40007670:	a7 34 e0 01 	srl  %l3, 1, %l3
40007674:	a6 14 c0 14 	or  %l3, %l4, %l3
40007678:	a6 0c e0 ff 	and  %l3, 0xff, %l3
4000767c:	81 90 00 00 	mov  %g0, %wim
40007680:	81 e0 00 00 	save 
40007684:	e0 3b a0 00 	std  %l0, [ %sp ]
40007688:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
4000768c:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40007690:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40007694:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40007698:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
4000769c:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
400076a0:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
400076a4:	81 e8 00 00 	restore 
400076a8:	81 90 00 13 	mov  %l3, %wim

400076ac <continue_with_valid_T>:
400076ac:	9c 27 a0 60 	sub  %fp, 0x60, %sp
400076b0:	e0 23 80 00 	st  %l0, [ %sp ]
400076b4:	c2 23 a0 04 	st  %g1, [ %sp + 4 ]
400076b8:	c4 3b a0 08 	std  %g2, [ %sp + 8 ]
400076bc:	c8 3b a0 10 	std  %g4, [ %sp + 0x10 ]
400076c0:	cc 3b a0 18 	std  %g6, [ %sp + 0x18 ]
400076c4:	e2 23 a0 20 	st  %l1, [ %sp + 0x20 ]
400076c8:	e4 23 a0 24 	st  %l2, [ %sp + 0x24 ]
400076cc:	af 40 00 00 	rd  %y, %l7
400076d0:	ee 23 a0 28 	st  %l7, [ %sp + 0x28 ]
400076d4:	9c 23 a0 60 	sub  %sp, 0x60, %sp
400076d8:	ae 14 20 20 	or  %l0, 0x20, %l7
400076dc:	ae 15 ef 00 	or  %l7, 0xf00, %l7
400076e0:	81 88 00 17 	mov  %l7, %psr
400076e4:	91 58 00 00 	rd  %tbr, %o0
400076e8:	81 e8 00 00 	restore 
400076ec:	90 10 00 18 	mov  %i0, %o0
400076f0:	92 10 00 19 	mov  %i1, %o1
400076f4:	94 10 00 1a 	mov  %i2, %o2
400076f8:	81 e0 00 00 	save 
400076fc:	92 10 00 18 	mov  %i0, %o1
40007700:	94 10 00 19 	mov  %i1, %o2
40007704:	96 10 00 1a 	mov  %i2, %o3
40007708:	7f ff e6 81 	call  4000110c <ajit_generic_sw_trap_handler>
4000770c:	01 00 00 00 	nop 
40007710:	81 e8 00 00 	restore 
40007714:	81 e0 00 00 	save 

40007718 <recover_and_leave>:
40007718:	9c 03 a0 60 	add  %sp, 0x60, %sp
4000771c:	ee 03 80 00 	ld  [ %sp ], %l7
40007720:	81 88 00 17 	mov  %l7, %psr
40007724:	c2 03 a0 04 	ld  [ %sp + 4 ], %g1
40007728:	c4 1b a0 08 	ldd  [ %sp + 8 ], %g2
4000772c:	c8 1b a0 10 	ldd  [ %sp + 0x10 ], %g4
40007730:	cc 1b a0 18 	ldd  [ %sp + 0x18 ], %g6
40007734:	e2 03 a0 20 	ld  [ %sp + 0x20 ], %l1
40007738:	e4 03 a0 24 	ld  [ %sp + 0x24 ], %l2
4000773c:	ee 03 a0 28 	ld  [ %sp + 0x28 ], %l7
40007740:	81 80 00 17 	mov  %l7, %y

40007744 <jmpl_and_return>:
40007744:	81 c4 80 00 	jmp  %l2
40007748:	81 cc a0 04 	rett  %l2 + 4
4000774c:	01 00 00 00 	nop 

40007750 <generic_read_asr>:
40007750:	81 e8 00 00 	restore 
40007754:	80 a2 20 1f 	cmp  %o0, 0x1f
40007758:	02 80 00 62 	be  400078e0 <read_31>
4000775c:	01 00 00 00 	nop 
40007760:	80 a2 20 1e 	cmp  %o0, 0x1e
40007764:	02 80 00 62 	be  400078ec <read_30>
40007768:	01 00 00 00 	nop 
4000776c:	80 a2 20 1d 	cmp  %o0, 0x1d
40007770:	02 80 00 62 	be  400078f8 <read_29>
40007774:	01 00 00 00 	nop 
40007778:	80 a2 20 1c 	cmp  %o0, 0x1c
4000777c:	02 80 00 62 	be  40007904 <read_28>
40007780:	01 00 00 00 	nop 
40007784:	80 a2 20 1b 	cmp  %o0, 0x1b
40007788:	02 80 00 62 	be  40007910 <read_27>
4000778c:	01 00 00 00 	nop 
40007790:	80 a2 20 1a 	cmp  %o0, 0x1a
40007794:	02 80 00 62 	be  4000791c <read_26>
40007798:	01 00 00 00 	nop 
4000779c:	80 a2 20 19 	cmp  %o0, 0x19
400077a0:	02 80 00 62 	be  40007928 <read_25>
400077a4:	01 00 00 00 	nop 
400077a8:	80 a2 20 18 	cmp  %o0, 0x18
400077ac:	02 80 00 62 	be  40007934 <read_24>
400077b0:	01 00 00 00 	nop 
400077b4:	80 a2 20 17 	cmp  %o0, 0x17
400077b8:	02 80 00 62 	be  40007940 <read_23>
400077bc:	01 00 00 00 	nop 
400077c0:	80 a2 20 16 	cmp  %o0, 0x16
400077c4:	02 80 00 62 	be  4000794c <read_22>
400077c8:	01 00 00 00 	nop 
400077cc:	80 a2 20 15 	cmp  %o0, 0x15
400077d0:	02 80 00 62 	be  40007958 <read_21>
400077d4:	01 00 00 00 	nop 
400077d8:	80 a2 20 14 	cmp  %o0, 0x14
400077dc:	02 80 00 62 	be  40007964 <read_20>
400077e0:	01 00 00 00 	nop 
400077e4:	80 a2 20 13 	cmp  %o0, 0x13
400077e8:	02 80 00 62 	be  40007970 <read_19>
400077ec:	01 00 00 00 	nop 
400077f0:	80 a2 20 12 	cmp  %o0, 0x12
400077f4:	02 80 00 62 	be  4000797c <read_18>
400077f8:	01 00 00 00 	nop 
400077fc:	80 a2 20 11 	cmp  %o0, 0x11
40007800:	02 80 00 62 	be  40007988 <read_17>
40007804:	01 00 00 00 	nop 
40007808:	80 a2 20 10 	cmp  %o0, 0x10
4000780c:	02 80 00 62 	be  40007994 <read_16>
40007810:	01 00 00 00 	nop 
40007814:	80 a2 20 0f 	cmp  %o0, 0xf
40007818:	02 80 00 62 	be  400079a0 <read_15>
4000781c:	01 00 00 00 	nop 
40007820:	80 a2 20 0e 	cmp  %o0, 0xe
40007824:	02 80 00 62 	be  400079ac <read_14>
40007828:	01 00 00 00 	nop 
4000782c:	80 a2 20 0d 	cmp  %o0, 0xd
40007830:	02 80 00 62 	be  400079b8 <read_13>
40007834:	01 00 00 00 	nop 
40007838:	80 a2 20 0c 	cmp  %o0, 0xc
4000783c:	02 80 00 62 	be  400079c4 <read_12>
40007840:	01 00 00 00 	nop 
40007844:	80 a2 20 0b 	cmp  %o0, 0xb
40007848:	02 80 00 62 	be  400079d0 <read_11>
4000784c:	01 00 00 00 	nop 
40007850:	80 a2 20 0a 	cmp  %o0, 0xa
40007854:	02 80 00 62 	be  400079dc <read_10>
40007858:	01 00 00 00 	nop 
4000785c:	80 a2 20 09 	cmp  %o0, 9
40007860:	02 80 00 62 	be  400079e8 <read_9>
40007864:	01 00 00 00 	nop 
40007868:	80 a2 20 08 	cmp  %o0, 8
4000786c:	02 80 00 62 	be  400079f4 <read_8>
40007870:	01 00 00 00 	nop 
40007874:	80 a2 20 07 	cmp  %o0, 7
40007878:	02 80 00 62 	be  40007a00 <read_7>
4000787c:	01 00 00 00 	nop 
40007880:	80 a2 20 06 	cmp  %o0, 6
40007884:	02 80 00 62 	be  40007a0c <read_6>
40007888:	01 00 00 00 	nop 
4000788c:	80 a2 20 05 	cmp  %o0, 5
40007890:	02 80 00 62 	be  40007a18 <read_5>
40007894:	01 00 00 00 	nop 
40007898:	80 a2 20 04 	cmp  %o0, 4
4000789c:	02 80 00 62 	be  40007a24 <read_4>
400078a0:	01 00 00 00 	nop 
400078a4:	80 a2 20 03 	cmp  %o0, 3
400078a8:	02 80 00 62 	be  40007a30 <read_3>
400078ac:	01 00 00 00 	nop 
400078b0:	80 a2 20 02 	cmp  %o0, 2
400078b4:	02 80 00 62 	be  40007a3c <read_2>
400078b8:	01 00 00 00 	nop 
400078bc:	80 a2 20 01 	cmp  %o0, 1
400078c0:	02 80 00 62 	be  40007a48 <read_1>
400078c4:	01 00 00 00 	nop 
400078c8:	80 a2 20 00 	cmp  %o0, 0
400078cc:	02 80 00 62 	be  40007a54 <read_0>
400078d0:	01 00 00 00 	nop 
400078d4:	90 10 00 00 	mov  %g0, %o0
400078d8:	10 80 00 62 	b  40007a60 <ret_block>
400078dc:	01 00 00 00 	nop 

400078e0 <read_31>:
400078e0:	91 47 c0 00 	rd  %asr31, %o0
400078e4:	10 80 00 5f 	b  40007a60 <ret_block>
400078e8:	01 00 00 00 	nop 

400078ec <read_30>:
400078ec:	91 47 80 00 	rd  %asr30, %o0
400078f0:	10 80 00 5c 	b  40007a60 <ret_block>
400078f4:	01 00 00 00 	nop 

400078f8 <read_29>:
400078f8:	91 47 40 00 	rd  %asr29, %o0
400078fc:	10 80 00 59 	b  40007a60 <ret_block>
40007900:	01 00 00 00 	nop 

40007904 <read_28>:
40007904:	91 47 00 00 	rd  %asr28, %o0
40007908:	10 80 00 56 	b  40007a60 <ret_block>
4000790c:	01 00 00 00 	nop 

40007910 <read_27>:
40007910:	91 46 c0 00 	rd  %asr27, %o0
40007914:	10 80 00 53 	b  40007a60 <ret_block>
40007918:	01 00 00 00 	nop 

4000791c <read_26>:
4000791c:	91 46 80 00 	rd  %asr26, %o0
40007920:	10 80 00 50 	b  40007a60 <ret_block>
40007924:	01 00 00 00 	nop 

40007928 <read_25>:
40007928:	91 46 40 00 	rd  %asr25, %o0
4000792c:	10 80 00 4d 	b  40007a60 <ret_block>
40007930:	01 00 00 00 	nop 

40007934 <read_24>:
40007934:	91 46 00 00 	rd  %asr24, %o0
40007938:	10 80 00 4a 	b  40007a60 <ret_block>
4000793c:	01 00 00 00 	nop 

40007940 <read_23>:
40007940:	91 45 c0 00 	rd  %asr23, %o0
40007944:	10 80 00 47 	b  40007a60 <ret_block>
40007948:	01 00 00 00 	nop 

4000794c <read_22>:
4000794c:	91 45 80 00 	rd  %asr22, %o0
40007950:	10 80 00 44 	b  40007a60 <ret_block>
40007954:	01 00 00 00 	nop 

40007958 <read_21>:
40007958:	91 45 40 00 	rd  %asr21, %o0
4000795c:	10 80 00 41 	b  40007a60 <ret_block>
40007960:	01 00 00 00 	nop 

40007964 <read_20>:
40007964:	91 45 00 00 	rd  %asr20, %o0
40007968:	10 80 00 3e 	b  40007a60 <ret_block>
4000796c:	01 00 00 00 	nop 

40007970 <read_19>:
40007970:	91 44 c0 00 	rd  %asr19, %o0
40007974:	10 80 00 3b 	b  40007a60 <ret_block>
40007978:	01 00 00 00 	nop 

4000797c <read_18>:
4000797c:	91 44 80 00 	rd  %asr18, %o0
40007980:	10 80 00 38 	b  40007a60 <ret_block>
40007984:	01 00 00 00 	nop 

40007988 <read_17>:
40007988:	91 44 40 00 	rd  %asr17, %o0
4000798c:	10 80 00 35 	b  40007a60 <ret_block>
40007990:	01 00 00 00 	nop 

40007994 <read_16>:
40007994:	91 44 00 00 	rd  %asr16, %o0
40007998:	10 80 00 32 	b  40007a60 <ret_block>
4000799c:	01 00 00 00 	nop 

400079a0 <read_15>:
400079a0:	91 43 c0 00 	rd  %asr15, %o0
400079a4:	10 80 00 2f 	b  40007a60 <ret_block>
400079a8:	01 00 00 00 	nop 

400079ac <read_14>:
400079ac:	91 43 80 00 	rd  %asr14, %o0
400079b0:	10 80 00 2c 	b  40007a60 <ret_block>
400079b4:	01 00 00 00 	nop 

400079b8 <read_13>:
400079b8:	91 43 40 00 	rd  %asr13, %o0
400079bc:	10 80 00 29 	b  40007a60 <ret_block>
400079c0:	01 00 00 00 	nop 

400079c4 <read_12>:
400079c4:	91 43 00 00 	rd  %asr12, %o0
400079c8:	10 80 00 26 	b  40007a60 <ret_block>
400079cc:	01 00 00 00 	nop 

400079d0 <read_11>:
400079d0:	91 42 c0 00 	rd  %asr11, %o0
400079d4:	10 80 00 23 	b  40007a60 <ret_block>
400079d8:	01 00 00 00 	nop 

400079dc <read_10>:
400079dc:	91 42 80 00 	rd  %asr10, %o0
400079e0:	10 80 00 20 	b  40007a60 <ret_block>
400079e4:	01 00 00 00 	nop 

400079e8 <read_9>:
400079e8:	91 42 40 00 	rd  %asr9, %o0
400079ec:	10 80 00 1d 	b  40007a60 <ret_block>
400079f0:	01 00 00 00 	nop 

400079f4 <read_8>:
400079f4:	91 42 00 00 	rd  %asr8, %o0
400079f8:	10 80 00 1a 	b  40007a60 <ret_block>
400079fc:	01 00 00 00 	nop 

40007a00 <read_7>:
40007a00:	91 41 c0 00 	rd  %asr7, %o0
40007a04:	10 80 00 17 	b  40007a60 <ret_block>
40007a08:	01 00 00 00 	nop 

40007a0c <read_6>:
40007a0c:	91 41 80 00 	rd  %asr6, %o0
40007a10:	10 80 00 14 	b  40007a60 <ret_block>
40007a14:	01 00 00 00 	nop 

40007a18 <read_5>:
40007a18:	91 41 40 00 	rd  %asr5, %o0
40007a1c:	10 80 00 11 	b  40007a60 <ret_block>
40007a20:	01 00 00 00 	nop 

40007a24 <read_4>:
40007a24:	91 41 00 00 	rd  %asr4, %o0
40007a28:	10 80 00 0e 	b  40007a60 <ret_block>
40007a2c:	01 00 00 00 	nop 

40007a30 <read_3>:
40007a30:	91 40 c0 00 	rd  %asr3, %o0
40007a34:	10 80 00 0b 	b  40007a60 <ret_block>
40007a38:	01 00 00 00 	nop 

40007a3c <read_2>:
40007a3c:	91 40 80 00 	rd  %asr2, %o0
40007a40:	10 80 00 08 	b  40007a60 <ret_block>
40007a44:	01 00 00 00 	nop 

40007a48 <read_1>:
40007a48:	91 40 40 00 	rd  %asr1, %o0
40007a4c:	10 80 00 05 	b  40007a60 <ret_block>
40007a50:	01 00 00 00 	nop 

40007a54 <read_0>:
40007a54:	91 40 00 00 	rd  %y, %o0
40007a58:	10 80 00 02 	b  40007a60 <ret_block>
40007a5c:	01 00 00 00 	nop 

40007a60 <ret_block>:
40007a60:	81 e0 00 00 	save 
40007a64:	81 c4 80 00 	jmp  %l2
40007a68:	81 cc a0 04 	rett  %l2 + 4
40007a6c:	01 00 00 00 	nop 

40007a70 <ajit_sys_read_asr>:
40007a70:	91 d0 20 10 	ta  0x10
40007a74:	01 00 00 00 	nop 
40007a78:	81 c3 e0 08 	retl 
40007a7c:	01 00 00 00 	nop 
	...

40007c00 <page_table_setup>:
40007c00:	03 10 00 21 	sethi  %hi(0x40008400), %g1
40007c04:	82 10 60 00 	mov  %g1, %g1	! 40008400 <PAGE_TABLE_BASE>
40007c08:	88 10 24 00 	mov  0x400, %g4
40007c0c:	88 00 40 04 	add  %g1, %g4, %g4
40007c10:	89 31 20 04 	srl  %g4, 4, %g4
40007c14:	88 11 20 01 	or  %g4, 1, %g4
40007c18:	8a 10 28 00 	mov  0x800, %g5
40007c1c:	86 01 40 01 	add  %g5, %g1, %g3
40007c20:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c24:	88 10 21 00 	mov  0x100, %g4
40007c28:	88 00 40 04 	add  %g1, %g4, %g4
40007c2c:	89 31 20 04 	srl  %g4, 4, %g4
40007c30:	88 11 20 01 	or  %g4, 1, %g4
40007c34:	8a 10 25 00 	mov  0x500, %g5
40007c38:	86 01 40 01 	add  %g5, %g1, %g3
40007c3c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c40:	88 10 20 00 	clr  %g4
40007c44:	88 00 40 04 	add  %g1, %g4, %g4
40007c48:	89 31 20 04 	srl  %g4, 4, %g4
40007c4c:	88 11 20 01 	or  %g4, 1, %g4
40007c50:	8a 10 21 00 	mov  0x100, %g5
40007c54:	86 01 40 01 	add  %g5, %g1, %g3
40007c58:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007c5c:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c60:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400008a <__DYNAMIC+0x400008a>
40007c64:	8a 10 20 00 	clr  %g5
40007c68:	86 01 40 01 	add  %g5, %g1, %g3
40007c6c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c70:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c74:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400018a <__DYNAMIC+0x400018a>
40007c78:	8a 10 20 04 	mov  4, %g5
40007c7c:	86 01 40 01 	add  %g5, %g1, %g3
40007c80:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c84:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c88:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400028a <__DYNAMIC+0x400028a>
40007c8c:	8a 10 20 08 	mov  8, %g5
40007c90:	86 01 40 01 	add  %g5, %g1, %g3
40007c94:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007c98:	05 01 00 00 	sethi  %hi(0x4000000), %g2
40007c9c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400038a <__DYNAMIC+0x400038a>
40007ca0:	8a 10 20 0c 	mov  0xc, %g5
40007ca4:	86 01 40 01 	add  %g5, %g1, %g3
40007ca8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cac:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cb0:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400048a <__DYNAMIC+0x400048a>
40007cb4:	8a 10 20 10 	mov  0x10, %g5
40007cb8:	86 01 40 01 	add  %g5, %g1, %g3
40007cbc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cc0:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cc4:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400058a <__DYNAMIC+0x400058a>
40007cc8:	8a 10 20 14 	mov  0x14, %g5
40007ccc:	86 01 40 01 	add  %g5, %g1, %g3
40007cd0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cd4:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cd8:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 400068a <__DYNAMIC+0x400068a>
40007cdc:	8a 10 20 18 	mov  0x18, %g5
40007ce0:	86 01 40 01 	add  %g5, %g1, %g3
40007ce4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ce8:	05 01 00 01 	sethi  %hi(0x4000400), %g2
40007cec:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 400078a <__DYNAMIC+0x400078a>
40007cf0:	8a 10 20 1c 	mov  0x1c, %g5
40007cf4:	86 01 40 01 	add  %g5, %g1, %g3
40007cf8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007cfc:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d00:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 400088a <__DYNAMIC+0x400088a>
40007d04:	8a 10 20 20 	mov  0x20, %g5
40007d08:	86 01 40 01 	add  %g5, %g1, %g3
40007d0c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d10:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d14:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 400098a <__DYNAMIC+0x400098a>
40007d18:	8a 10 20 24 	mov  0x24, %g5
40007d1c:	86 01 40 01 	add  %g5, %g1, %g3
40007d20:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d24:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d28:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000a8a <__DYNAMIC+0x4000a8a>
40007d2c:	8a 10 20 28 	mov  0x28, %g5
40007d30:	86 01 40 01 	add  %g5, %g1, %g3
40007d34:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d38:	05 01 00 02 	sethi  %hi(0x4000800), %g2
40007d3c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000b8a <__DYNAMIC+0x4000b8a>
40007d40:	8a 10 20 2c 	mov  0x2c, %g5
40007d44:	86 01 40 01 	add  %g5, %g1, %g3
40007d48:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d4c:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d50:	84 10 a0 8a 	or  %g2, 0x8a, %g2	! 4000c8a <__DYNAMIC+0x4000c8a>
40007d54:	8a 10 20 30 	mov  0x30, %g5
40007d58:	86 01 40 01 	add  %g5, %g1, %g3
40007d5c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d60:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d64:	84 10 a1 8a 	or  %g2, 0x18a, %g2	! 4000d8a <__DYNAMIC+0x4000d8a>
40007d68:	8a 10 20 34 	mov  0x34, %g5
40007d6c:	86 01 40 01 	add  %g5, %g1, %g3
40007d70:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d74:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d78:	84 10 a2 8a 	or  %g2, 0x28a, %g2	! 4000e8a <__DYNAMIC+0x4000e8a>
40007d7c:	8a 10 20 38 	mov  0x38, %g5
40007d80:	86 01 40 01 	add  %g5, %g1, %g3
40007d84:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d88:	05 01 00 03 	sethi  %hi(0x4000c00), %g2
40007d8c:	84 10 a3 8a 	or  %g2, 0x38a, %g2	! 4000f8a <__DYNAMIC+0x4000f8a>
40007d90:	8a 10 20 3c 	mov  0x3c, %g5
40007d94:	86 01 40 01 	add  %g5, %g1, %g3
40007d98:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007d9c:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007da0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400108e <__DYNAMIC+0x400108e>
40007da4:	8a 10 20 40 	mov  0x40, %g5
40007da8:	86 01 40 01 	add  %g5, %g1, %g3
40007dac:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007db0:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007db4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400118e <__DYNAMIC+0x400118e>
40007db8:	8a 10 20 44 	mov  0x44, %g5
40007dbc:	86 01 40 01 	add  %g5, %g1, %g3
40007dc0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dc4:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007dc8:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400128e <__DYNAMIC+0x400128e>
40007dcc:	8a 10 20 48 	mov  0x48, %g5
40007dd0:	86 01 40 01 	add  %g5, %g1, %g3
40007dd4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dd8:	05 01 00 04 	sethi  %hi(0x4001000), %g2
40007ddc:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400138e <__DYNAMIC+0x400138e>
40007de0:	8a 10 20 4c 	mov  0x4c, %g5
40007de4:	86 01 40 01 	add  %g5, %g1, %g3
40007de8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007dec:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007df0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400148e <__DYNAMIC+0x400148e>
40007df4:	8a 10 20 50 	mov  0x50, %g5
40007df8:	86 01 40 01 	add  %g5, %g1, %g3
40007dfc:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e00:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e04:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 400158e <__DYNAMIC+0x400158e>
40007e08:	8a 10 20 54 	mov  0x54, %g5
40007e0c:	86 01 40 01 	add  %g5, %g1, %g3
40007e10:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e14:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e18:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 400168e <__DYNAMIC+0x400168e>
40007e1c:	8a 10 20 58 	mov  0x58, %g5
40007e20:	86 01 40 01 	add  %g5, %g1, %g3
40007e24:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e28:	05 01 00 05 	sethi  %hi(0x4001400), %g2
40007e2c:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 400178e <__DYNAMIC+0x400178e>
40007e30:	8a 10 20 5c 	mov  0x5c, %g5
40007e34:	86 01 40 01 	add  %g5, %g1, %g3
40007e38:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e3c:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e40:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400188e <__DYNAMIC+0x400188e>
40007e44:	8a 10 20 60 	mov  0x60, %g5
40007e48:	86 01 40 01 	add  %g5, %g1, %g3
40007e4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e50:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e54:	84 10 a1 0e 	or  %g2, 0x10e, %g2	! 400190e <__DYNAMIC+0x400190e>
40007e58:	8a 10 20 64 	mov  0x64, %g5
40007e5c:	86 01 40 01 	add  %g5, %g1, %g3
40007e60:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e64:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e68:	84 10 a2 8e 	or  %g2, 0x28e, %g2	! 4001a8e <__DYNAMIC+0x4001a8e>
40007e6c:	8a 10 20 68 	mov  0x68, %g5
40007e70:	86 01 40 01 	add  %g5, %g1, %g3
40007e74:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e78:	05 01 00 06 	sethi  %hi(0x4001800), %g2
40007e7c:	84 10 a3 92 	or  %g2, 0x392, %g2	! 4001b92 <__DYNAMIC+0x4001b92>
40007e80:	8a 10 20 6c 	mov  0x6c, %g5
40007e84:	86 01 40 01 	add  %g5, %g1, %g3
40007e88:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007e8c:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007e90:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 4001c8e <__DYNAMIC+0x4001c8e>
40007e94:	8a 10 20 70 	mov  0x70, %g5
40007e98:	86 01 40 01 	add  %g5, %g1, %g3
40007e9c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ea0:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007ea4:	84 10 a1 8e 	or  %g2, 0x18e, %g2	! 4001d8e <__DYNAMIC+0x4001d8e>
40007ea8:	8a 10 20 74 	mov  0x74, %g5
40007eac:	86 01 40 01 	add  %g5, %g1, %g3
40007eb0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007eb4:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007eb8:	84 10 a2 92 	or  %g2, 0x292, %g2	! 4001e92 <__DYNAMIC+0x4001e92>
40007ebc:	8a 10 20 78 	mov  0x78, %g5
40007ec0:	86 01 40 01 	add  %g5, %g1, %g3
40007ec4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ec8:	05 01 00 07 	sethi  %hi(0x4001c00), %g2
40007ecc:	84 10 a3 8e 	or  %g2, 0x38e, %g2	! 4001f8e <__DYNAMIC+0x4001f8e>
40007ed0:	8a 10 20 7c 	mov  0x7c, %g5
40007ed4:	86 01 40 01 	add  %g5, %g1, %g3
40007ed8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007edc:	05 01 00 08 	sethi  %hi(0x4002000), %g2
40007ee0:	84 10 a0 8e 	or  %g2, 0x8e, %g2	! 400208e <__DYNAMIC+0x400208e>
40007ee4:	8a 10 20 80 	mov  0x80, %g5
40007ee8:	86 01 40 01 	add  %g5, %g1, %g3
40007eec:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ef0:	05 01 00 08 	sethi  %hi(0x4002000), %g2
40007ef4:	84 10 a1 92 	or  %g2, 0x192, %g2	! 4002192 <__DYNAMIC+0x4002192>
40007ef8:	8a 10 20 84 	mov  0x84, %g5
40007efc:	86 01 40 01 	add  %g5, %g1, %g3
40007f00:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f04:	88 10 23 00 	mov  0x300, %g4
40007f08:	88 00 40 04 	add  %g1, %g4, %g4
40007f0c:	89 31 20 04 	srl  %g4, 4, %g4
40007f10:	88 11 20 01 	or  %g4, 1, %g4
40007f14:	8a 10 27 fc 	mov  0x7fc, %g5
40007f18:	86 01 40 01 	add  %g5, %g1, %g3
40007f1c:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007f20:	88 10 22 00 	mov  0x200, %g4
40007f24:	88 00 40 04 	add  %g1, %g4, %g4
40007f28:	89 31 20 04 	srl  %g4, 4, %g4
40007f2c:	88 11 20 01 	or  %g4, 1, %g4
40007f30:	8a 10 23 fc 	mov  0x3fc, %g5
40007f34:	86 01 40 01 	add  %g5, %g1, %g3
40007f38:	c8 20 c0 00 	st  %g4, [ %g3 ]
40007f3c:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007f40:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff016 <__DYNAMIC+0xffff016>
40007f44:	8a 10 22 c0 	mov  0x2c0, %g5
40007f48:	86 01 40 01 	add  %g5, %g1, %g3
40007f4c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f50:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007f54:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff116 <__DYNAMIC+0xffff116>
40007f58:	8a 10 22 c4 	mov  0x2c4, %g5
40007f5c:	86 01 40 01 	add  %g5, %g1, %g3
40007f60:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f64:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007f68:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff216 <__DYNAMIC+0xffff216>
40007f6c:	8a 10 22 c8 	mov  0x2c8, %g5
40007f70:	86 01 40 01 	add  %g5, %g1, %g3
40007f74:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f78:	05 03 ff fc 	sethi  %hi(0xffff000), %g2
40007f7c:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff316 <__DYNAMIC+0xffff316>
40007f80:	8a 10 22 cc 	mov  0x2cc, %g5
40007f84:	86 01 40 01 	add  %g5, %g1, %g3
40007f88:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007f8c:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007f90:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff416 <__DYNAMIC+0xffff416>
40007f94:	8a 10 22 d0 	mov  0x2d0, %g5
40007f98:	86 01 40 01 	add  %g5, %g1, %g3
40007f9c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fa0:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007fa4:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff516 <__DYNAMIC+0xffff516>
40007fa8:	8a 10 22 d4 	mov  0x2d4, %g5
40007fac:	86 01 40 01 	add  %g5, %g1, %g3
40007fb0:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fb4:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007fb8:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffff616 <__DYNAMIC+0xffff616>
40007fbc:	8a 10 22 d8 	mov  0x2d8, %g5
40007fc0:	86 01 40 01 	add  %g5, %g1, %g3
40007fc4:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fc8:	05 03 ff fd 	sethi  %hi(0xffff400), %g2
40007fcc:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffff716 <__DYNAMIC+0xffff716>
40007fd0:	8a 10 22 dc 	mov  0x2dc, %g5
40007fd4:	86 01 40 01 	add  %g5, %g1, %g3
40007fd8:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007fdc:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40007fe0:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffff816 <__DYNAMIC+0xffff816>
40007fe4:	8a 10 22 e0 	mov  0x2e0, %g5
40007fe8:	86 01 40 01 	add  %g5, %g1, %g3
40007fec:	c4 20 c0 00 	st  %g2, [ %g3 ]
40007ff0:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40007ff4:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffff916 <__DYNAMIC+0xffff916>
40007ff8:	8a 10 22 e4 	mov  0x2e4, %g5
40007ffc:	86 01 40 01 	add  %g5, %g1, %g3
40008000:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008004:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
40008008:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffa16 <__DYNAMIC+0xffffa16>
4000800c:	8a 10 22 e8 	mov  0x2e8, %g5
40008010:	86 01 40 01 	add  %g5, %g1, %g3
40008014:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008018:	05 03 ff fe 	sethi  %hi(0xffff800), %g2
4000801c:	84 10 a3 16 	or  %g2, 0x316, %g2	! ffffb16 <__DYNAMIC+0xffffb16>
40008020:	8a 10 22 ec 	mov  0x2ec, %g5
40008024:	86 01 40 01 	add  %g5, %g1, %g3
40008028:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000802c:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40008030:	84 10 a0 16 	or  %g2, 0x16, %g2	! ffffc16 <__DYNAMIC+0xffffc16>
40008034:	8a 10 22 f0 	mov  0x2f0, %g5
40008038:	86 01 40 01 	add  %g5, %g1, %g3
4000803c:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008040:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40008044:	84 10 a1 16 	or  %g2, 0x116, %g2	! ffffd16 <__DYNAMIC+0xffffd16>
40008048:	8a 10 22 f4 	mov  0x2f4, %g5
4000804c:	86 01 40 01 	add  %g5, %g1, %g3
40008050:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008054:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
40008058:	84 10 a2 16 	or  %g2, 0x216, %g2	! ffffe16 <__DYNAMIC+0xffffe16>
4000805c:	8a 10 22 f8 	mov  0x2f8, %g5
40008060:	86 01 40 01 	add  %g5, %g1, %g3
40008064:	c4 20 c0 00 	st  %g2, [ %g3 ]
40008068:	05 03 ff ff 	sethi  %hi(0xffffc00), %g2
4000806c:	84 10 a3 16 	or  %g2, 0x316, %g2	! fffff16 <__DYNAMIC+0xfffff16>
40008070:	8a 10 22 fc 	mov  0x2fc, %g5
40008074:	86 01 40 01 	add  %g5, %g1, %g3
40008078:	c4 20 c0 00 	st  %g2, [ %g3 ]
4000807c:	81 c3 e0 08 	retl 
40008080:	01 00 00 00 	nop 

40008084 <set_context_table_pointer>:
40008084:	03 10 00 21 	sethi  %hi(0x40008400), %g1
40008088:	82 10 60 00 	mov  %g1, %g1	! 40008400 <PAGE_TABLE_BASE>
4000808c:	8a 10 28 00 	mov  0x800, %g5
40008090:	84 01 40 01 	add  %g5, %g1, %g2
40008094:	85 30 a0 04 	srl  %g2, 4, %g2
40008098:	84 10 a0 01 	or  %g2, 1, %g2
4000809c:	86 10 21 00 	mov  0x100, %g3
400080a0:	c4 a0 c0 80 	sta  %g2, [ %g3 ] #ASI_N
400080a4:	81 c3 e0 08 	retl 
400080a8:	01 00 00 00 	nop 
400080ac:	01 00 00 00 	nop 
400080b0:	01 00 00 00 	nop 
400080b4:	01 00 00 00 	nop 
400080b8:	01 00 00 00 	nop 
400080bc:	01 00 00 00 	nop 
400080c0:	01 00 00 00 	nop 
400080c4:	01 00 00 00 	nop 
400080c8:	01 00 00 00 	nop 
400080cc:	01 00 00 00 	nop 
400080d0:	01 00 00 00 	nop 
400080d4:	01 00 00 00 	nop 
400080d8:	01 00 00 00 	nop 
400080dc:	01 00 00 00 	nop 
400080e0:	01 00 00 00 	nop 
400080e4:	01 00 00 00 	nop 
400080e8:	01 00 00 00 	nop 
400080ec:	01 00 00 00 	nop 
400080f0:	01 00 00 00 	nop 
400080f4:	01 00 00 00 	nop 
400080f8:	01 00 00 00 	nop 
400080fc:	01 00 00 00 	nop 
40008100:	01 00 00 00 	nop 
40008104:	01 00 00 00 	nop 
40008108:	01 00 00 00 	nop 
4000810c:	01 00 00 00 	nop 
40008110:	01 00 00 00 	nop 
40008114:	01 00 00 00 	nop 
40008118:	01 00 00 00 	nop 
4000811c:	01 00 00 00 	nop 
40008120:	01 00 00 00 	nop 
40008124:	01 00 00 00 	nop 
40008128:	01 00 00 00 	nop 
4000812c:	01 00 00 00 	nop 
40008130:	01 00 00 00 	nop 
40008134:	01 00 00 00 	nop 
40008138:	01 00 00 00 	nop 
4000813c:	01 00 00 00 	nop 
40008140:	01 00 00 00 	nop 
40008144:	01 00 00 00 	nop 
40008148:	01 00 00 00 	nop 
4000814c:	01 00 00 00 	nop 
40008150:	01 00 00 00 	nop 
40008154:	01 00 00 00 	nop 
40008158:	01 00 00 00 	nop 
4000815c:	01 00 00 00 	nop 
40008160:	01 00 00 00 	nop 
40008164:	01 00 00 00 	nop 
40008168:	01 00 00 00 	nop 
4000816c:	01 00 00 00 	nop 
40008170:	01 00 00 00 	nop 
40008174:	01 00 00 00 	nop 
40008178:	01 00 00 00 	nop 
4000817c:	01 00 00 00 	nop 
40008180:	01 00 00 00 	nop 
40008184:	01 00 00 00 	nop 
40008188:	01 00 00 00 	nop 
4000818c:	01 00 00 00 	nop 
40008190:	01 00 00 00 	nop 
40008194:	01 00 00 00 	nop 
40008198:	01 00 00 00 	nop 
4000819c:	01 00 00 00 	nop 
400081a0:	01 00 00 00 	nop 
400081a4:	01 00 00 00 	nop 
400081a8:	01 00 00 00 	nop 
400081ac:	01 00 00 00 	nop 
400081b0:	01 00 00 00 	nop 
400081b4:	01 00 00 00 	nop 
400081b8:	01 00 00 00 	nop 
400081bc:	01 00 00 00 	nop 
400081c0:	01 00 00 00 	nop 
400081c4:	01 00 00 00 	nop 
400081c8:	01 00 00 00 	nop 
400081cc:	01 00 00 00 	nop 
400081d0:	01 00 00 00 	nop 
400081d4:	01 00 00 00 	nop 
400081d8:	01 00 00 00 	nop 
400081dc:	01 00 00 00 	nop 
400081e0:	01 00 00 00 	nop 
400081e4:	01 00 00 00 	nop 
400081e8:	01 00 00 00 	nop 
400081ec:	01 00 00 00 	nop 
400081f0:	01 00 00 00 	nop 
400081f4:	01 00 00 00 	nop 
400081f8:	01 00 00 00 	nop 
400081fc:	01 00 00 00 	nop 
40008200:	01 00 00 00 	nop 
40008204:	01 00 00 00 	nop 
40008208:	01 00 00 00 	nop 
4000820c:	01 00 00 00 	nop 
40008210:	01 00 00 00 	nop 
40008214:	01 00 00 00 	nop 
40008218:	01 00 00 00 	nop 
4000821c:	01 00 00 00 	nop 
40008220:	01 00 00 00 	nop 
40008224:	01 00 00 00 	nop 
40008228:	01 00 00 00 	nop 
4000822c:	01 00 00 00 	nop 
40008230:	01 00 00 00 	nop 
40008234:	01 00 00 00 	nop 
40008238:	01 00 00 00 	nop 
4000823c:	01 00 00 00 	nop 
40008240:	01 00 00 00 	nop 
40008244:	01 00 00 00 	nop 
40008248:	01 00 00 00 	nop 
4000824c:	01 00 00 00 	nop 
40008250:	01 00 00 00 	nop 
40008254:	01 00 00 00 	nop 
40008258:	01 00 00 00 	nop 
4000825c:	01 00 00 00 	nop 
40008260:	01 00 00 00 	nop 
40008264:	01 00 00 00 	nop 
40008268:	01 00 00 00 	nop 
4000826c:	01 00 00 00 	nop 
40008270:	01 00 00 00 	nop 
40008274:	01 00 00 00 	nop 
40008278:	01 00 00 00 	nop 
4000827c:	01 00 00 00 	nop 
40008280:	01 00 00 00 	nop 
40008284:	01 00 00 00 	nop 
40008288:	01 00 00 00 	nop 
4000828c:	01 00 00 00 	nop 
40008290:	01 00 00 00 	nop 
40008294:	01 00 00 00 	nop 
40008298:	01 00 00 00 	nop 
4000829c:	01 00 00 00 	nop 
400082a0:	01 00 00 00 	nop 
400082a4:	01 00 00 00 	nop 
400082a8:	01 00 00 00 	nop 
400082ac:	01 00 00 00 	nop 
400082b0:	01 00 00 00 	nop 
400082b4:	01 00 00 00 	nop 
400082b8:	01 00 00 00 	nop 
400082bc:	01 00 00 00 	nop 
400082c0:	01 00 00 00 	nop 
400082c4:	01 00 00 00 	nop 
400082c8:	01 00 00 00 	nop 
400082cc:	01 00 00 00 	nop 
400082d0:	01 00 00 00 	nop 
400082d4:	01 00 00 00 	nop 
400082d8:	01 00 00 00 	nop 
400082dc:	01 00 00 00 	nop 
400082e0:	01 00 00 00 	nop 
400082e4:	01 00 00 00 	nop 
400082e8:	01 00 00 00 	nop 
400082ec:	01 00 00 00 	nop 
400082f0:	01 00 00 00 	nop 
400082f4:	01 00 00 00 	nop 
400082f8:	01 00 00 00 	nop 
400082fc:	01 00 00 00 	nop 
40008300:	01 00 00 00 	nop 
40008304:	01 00 00 00 	nop 
40008308:	01 00 00 00 	nop 
4000830c:	01 00 00 00 	nop 
40008310:	01 00 00 00 	nop 
40008314:	01 00 00 00 	nop 
40008318:	01 00 00 00 	nop 
4000831c:	01 00 00 00 	nop 
40008320:	01 00 00 00 	nop 
40008324:	01 00 00 00 	nop 
40008328:	01 00 00 00 	nop 
4000832c:	01 00 00 00 	nop 
40008330:	01 00 00 00 	nop 
40008334:	01 00 00 00 	nop 
40008338:	01 00 00 00 	nop 
4000833c:	01 00 00 00 	nop 
40008340:	01 00 00 00 	nop 
40008344:	01 00 00 00 	nop 
40008348:	01 00 00 00 	nop 
4000834c:	01 00 00 00 	nop 
40008350:	01 00 00 00 	nop 
40008354:	01 00 00 00 	nop 
40008358:	01 00 00 00 	nop 
4000835c:	01 00 00 00 	nop 
40008360:	01 00 00 00 	nop 
40008364:	01 00 00 00 	nop 
40008368:	01 00 00 00 	nop 
4000836c:	01 00 00 00 	nop 
40008370:	01 00 00 00 	nop 
40008374:	01 00 00 00 	nop 
40008378:	01 00 00 00 	nop 
4000837c:	01 00 00 00 	nop 
40008380:	01 00 00 00 	nop 
40008384:	01 00 00 00 	nop 
40008388:	01 00 00 00 	nop 
4000838c:	01 00 00 00 	nop 
40008390:	01 00 00 00 	nop 
40008394:	01 00 00 00 	nop 
40008398:	01 00 00 00 	nop 
4000839c:	01 00 00 00 	nop 
400083a0:	01 00 00 00 	nop 
400083a4:	01 00 00 00 	nop 
400083a8:	01 00 00 00 	nop 
400083ac:	01 00 00 00 	nop 
400083b0:	01 00 00 00 	nop 
400083b4:	01 00 00 00 	nop 
400083b8:	01 00 00 00 	nop 
400083bc:	01 00 00 00 	nop 
400083c0:	01 00 00 00 	nop 
400083c4:	01 00 00 00 	nop 
400083c8:	01 00 00 00 	nop 
400083cc:	01 00 00 00 	nop 
400083d0:	01 00 00 00 	nop 
400083d4:	01 00 00 00 	nop 
400083d8:	01 00 00 00 	nop 
400083dc:	01 00 00 00 	nop 
400083e0:	01 00 00 00 	nop 
400083e4:	01 00 00 00 	nop 
400083e8:	01 00 00 00 	nop 
400083ec:	01 00 00 00 	nop 
400083f0:	01 00 00 00 	nop 
400083f4:	01 00 00 00 	nop 
400083f8:	01 00 00 00 	nop 
400083fc:	01 00 00 00 	nop 

40008400 <PAGE_TABLE_BASE>:
	...

40009000 <window_overflow_trap_handler>:
40009000:	a7 50 00 00 	rd  %wim, %l3
40009004:	a9 2c e0 07 	sll  %l3, 7, %l4
40009008:	a7 34 e0 01 	srl  %l3, 1, %l3
4000900c:	a6 14 c0 14 	or  %l3, %l4, %l3
40009010:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009014:	81 90 00 00 	mov  %g0, %wim
40009018:	01 00 00 00 	nop 
4000901c:	01 00 00 00 	nop 
40009020:	01 00 00 00 	nop 
40009024:	81 e0 00 00 	save 
40009028:	e0 3b a0 00 	std  %l0, [ %sp ]
4000902c:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40009030:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40009034:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40009038:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
4000903c:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40009040:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40009044:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40009048:	81 e8 00 00 	restore 
4000904c:	81 90 00 13 	mov  %l3, %wim
40009050:	01 00 00 00 	nop 
40009054:	01 00 00 00 	nop 
40009058:	01 00 00 00 	nop 
4000905c:	81 c4 40 00 	jmp  %l1
40009060:	81 cc 80 00 	rett  %l2

40009064 <window_underflow_trap_handler>:
40009064:	a7 50 00 00 	rd  %wim, %l3
40009068:	a9 34 e0 07 	srl  %l3, 7, %l4
4000906c:	a7 2c e0 01 	sll  %l3, 1, %l3
40009070:	a6 14 c0 14 	or  %l3, %l4, %l3
40009074:	a6 0c e0 ff 	and  %l3, 0xff, %l3
40009078:	81 90 00 00 	mov  %g0, %wim
4000907c:	01 00 00 00 	nop 
40009080:	01 00 00 00 	nop 
40009084:	01 00 00 00 	nop 
40009088:	81 e8 00 00 	restore 
4000908c:	81 e8 00 00 	restore 
40009090:	e0 1b a0 00 	ldd  [ %sp ], %l0
40009094:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40009098:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4000909c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
400090a0:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
400090a4:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
400090a8:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
400090ac:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
400090b0:	81 e0 00 00 	save 
400090b4:	81 e0 00 00 	save 
400090b8:	81 90 00 13 	mov  %l3, %wim
400090bc:	01 00 00 00 	nop 
400090c0:	01 00 00 00 	nop 
400090c4:	01 00 00 00 	nop 
400090c8:	81 c4 40 00 	jmp  %l1
400090cc:	81 cc 80 00 	rett  %l2
400090d0:	00 00 00 00 	unimp  0
	...

4000a000 <trap_table_base>:
4000a000:	91 d0 20 00 	ta  0
4000a004:	01 00 00 00 	nop 
4000a008:	01 00 00 00 	nop 
4000a00c:	01 00 00 00 	nop 

4000a010 <HW_trap_0x01>:
4000a010:	91 d0 20 00 	ta  0
4000a014:	01 00 00 00 	nop 
4000a018:	01 00 00 00 	nop 
4000a01c:	01 00 00 00 	nop 

4000a020 <HW_trap_0x02>:
4000a020:	91 d0 20 00 	ta  0
4000a024:	01 00 00 00 	nop 
4000a028:	01 00 00 00 	nop 
4000a02c:	01 00 00 00 	nop 

4000a030 <HW_trap_0x03>:
4000a030:	91 d0 20 00 	ta  0
4000a034:	01 00 00 00 	nop 
4000a038:	01 00 00 00 	nop 
4000a03c:	01 00 00 00 	nop 

4000a040 <HW_trap_0x04>:
4000a040:	91 d0 20 00 	ta  0
4000a044:	01 00 00 00 	nop 
4000a048:	01 00 00 00 	nop 
4000a04c:	01 00 00 00 	nop 

4000a050 <HW_trap_0x05>:
4000a050:	10 bf fb ec 	b  40009000 <window_overflow_trap_handler>
4000a054:	01 00 00 00 	nop 
4000a058:	01 00 00 00 	nop 
4000a05c:	01 00 00 00 	nop 

4000a060 <HW_trap_0x06>:
4000a060:	10 bf fc 01 	b  40009064 <window_underflow_trap_handler>
4000a064:	01 00 00 00 	nop 
4000a068:	01 00 00 00 	nop 
4000a06c:	01 00 00 00 	nop 

4000a070 <HW_trap_0x07>:
4000a070:	91 d0 20 00 	ta  0
4000a074:	01 00 00 00 	nop 
4000a078:	01 00 00 00 	nop 
4000a07c:	01 00 00 00 	nop 

4000a080 <HW_trap_0x08>:
4000a080:	91 d0 20 00 	ta  0
4000a084:	01 00 00 00 	nop 
4000a088:	01 00 00 00 	nop 
4000a08c:	01 00 00 00 	nop 

4000a090 <HW_trap_0x09>:
4000a090:	91 d0 20 00 	ta  0
4000a094:	01 00 00 00 	nop 
4000a098:	01 00 00 00 	nop 
4000a09c:	01 00 00 00 	nop 

4000a0a0 <HW_trap_0x0a>:
4000a0a0:	91 d0 20 00 	ta  0
4000a0a4:	01 00 00 00 	nop 
4000a0a8:	01 00 00 00 	nop 
4000a0ac:	01 00 00 00 	nop 

4000a0b0 <HW_trap_0x0b>:
4000a0b0:	91 d0 20 00 	ta  0
4000a0b4:	01 00 00 00 	nop 
4000a0b8:	01 00 00 00 	nop 
4000a0bc:	01 00 00 00 	nop 

4000a0c0 <HW_trap_0x0c>:
4000a0c0:	91 d0 20 00 	ta  0
4000a0c4:	01 00 00 00 	nop 
4000a0c8:	01 00 00 00 	nop 
4000a0cc:	01 00 00 00 	nop 

4000a0d0 <HW_trap_0x0d>:
4000a0d0:	91 d0 20 00 	ta  0
4000a0d4:	01 00 00 00 	nop 
4000a0d8:	01 00 00 00 	nop 
4000a0dc:	01 00 00 00 	nop 

4000a0e0 <HW_trap_0x0e>:
4000a0e0:	91 d0 20 00 	ta  0
4000a0e4:	01 00 00 00 	nop 
4000a0e8:	01 00 00 00 	nop 
4000a0ec:	01 00 00 00 	nop 

4000a0f0 <HW_trap_0x0f>:
4000a0f0:	91 d0 20 00 	ta  0
4000a0f4:	01 00 00 00 	nop 
4000a0f8:	01 00 00 00 	nop 
4000a0fc:	01 00 00 00 	nop 

4000a100 <HW_trap_0x10>:
4000a100:	91 d0 20 00 	ta  0
4000a104:	01 00 00 00 	nop 
4000a108:	01 00 00 00 	nop 
4000a10c:	01 00 00 00 	nop 

4000a110 <HW_trap_0x11>:
4000a110:	a1 48 00 00 	rd  %psr, %l0
4000a114:	a7 58 00 00 	rd  %tbr, %l3
4000a118:	10 bf f5 18 	b  40007578 <generic_vectored_isr>
4000a11c:	01 00 00 00 	nop 

4000a120 <HW_trap_0x12>:
4000a120:	a1 48 00 00 	rd  %psr, %l0
4000a124:	a7 58 00 00 	rd  %tbr, %l3
4000a128:	10 bf f5 14 	b  40007578 <generic_vectored_isr>
4000a12c:	01 00 00 00 	nop 

4000a130 <HW_trap_0x13>:
4000a130:	a1 48 00 00 	rd  %psr, %l0
4000a134:	a7 58 00 00 	rd  %tbr, %l3
4000a138:	10 bf f5 10 	b  40007578 <generic_vectored_isr>
4000a13c:	01 00 00 00 	nop 

4000a140 <HW_trap_0x14>:
4000a140:	a1 48 00 00 	rd  %psr, %l0
4000a144:	a7 58 00 00 	rd  %tbr, %l3
4000a148:	10 bf f5 0c 	b  40007578 <generic_vectored_isr>
4000a14c:	01 00 00 00 	nop 

4000a150 <HW_trap_0x15>:
4000a150:	a1 48 00 00 	rd  %psr, %l0
4000a154:	a7 58 00 00 	rd  %tbr, %l3
4000a158:	10 bf f5 08 	b  40007578 <generic_vectored_isr>
4000a15c:	01 00 00 00 	nop 

4000a160 <HW_trap_0x16>:
4000a160:	a1 48 00 00 	rd  %psr, %l0
4000a164:	a7 58 00 00 	rd  %tbr, %l3
4000a168:	10 bf f5 04 	b  40007578 <generic_vectored_isr>
4000a16c:	01 00 00 00 	nop 

4000a170 <HW_trap_0x17>:
4000a170:	a1 48 00 00 	rd  %psr, %l0
4000a174:	a7 58 00 00 	rd  %tbr, %l3
4000a178:	10 bf f5 00 	b  40007578 <generic_vectored_isr>
4000a17c:	01 00 00 00 	nop 

4000a180 <HW_trap_0x18>:
4000a180:	a1 48 00 00 	rd  %psr, %l0
4000a184:	a7 58 00 00 	rd  %tbr, %l3
4000a188:	10 bf f4 fc 	b  40007578 <generic_vectored_isr>
4000a18c:	01 00 00 00 	nop 

4000a190 <HW_trap_0x19>:
4000a190:	a1 48 00 00 	rd  %psr, %l0
4000a194:	a7 58 00 00 	rd  %tbr, %l3
4000a198:	10 bf f4 f8 	b  40007578 <generic_vectored_isr>
4000a19c:	01 00 00 00 	nop 

4000a1a0 <HW_trap_0x1a>:
4000a1a0:	a1 48 00 00 	rd  %psr, %l0
4000a1a4:	a7 58 00 00 	rd  %tbr, %l3
4000a1a8:	10 bf f4 f4 	b  40007578 <generic_vectored_isr>
4000a1ac:	01 00 00 00 	nop 

4000a1b0 <HW_trap_0x1b>:
4000a1b0:	a1 48 00 00 	rd  %psr, %l0
4000a1b4:	a7 58 00 00 	rd  %tbr, %l3
4000a1b8:	10 bf f4 f0 	b  40007578 <generic_vectored_isr>
4000a1bc:	01 00 00 00 	nop 

4000a1c0 <HW_trap_0x1c>:
4000a1c0:	a1 48 00 00 	rd  %psr, %l0
4000a1c4:	a7 58 00 00 	rd  %tbr, %l3
4000a1c8:	10 bf f4 ec 	b  40007578 <generic_vectored_isr>
4000a1cc:	01 00 00 00 	nop 

4000a1d0 <HW_trap_0x1d>:
4000a1d0:	a1 48 00 00 	rd  %psr, %l0
4000a1d4:	a7 58 00 00 	rd  %tbr, %l3
4000a1d8:	10 bf f4 e8 	b  40007578 <generic_vectored_isr>
4000a1dc:	01 00 00 00 	nop 

4000a1e0 <HW_trap_0x1e>:
4000a1e0:	a1 48 00 00 	rd  %psr, %l0
4000a1e4:	a7 58 00 00 	rd  %tbr, %l3
4000a1e8:	10 bf f4 e4 	b  40007578 <generic_vectored_isr>
4000a1ec:	01 00 00 00 	nop 

4000a1f0 <HW_trap_0x1f>:
4000a1f0:	a1 48 00 00 	rd  %psr, %l0
4000a1f4:	a7 58 00 00 	rd  %tbr, %l3
4000a1f8:	10 bf f4 e0 	b  40007578 <generic_vectored_isr>
4000a1fc:	01 00 00 00 	nop 

4000a200 <HW_trap_0x20>:
4000a200:	91 d0 20 00 	ta  0
4000a204:	01 00 00 00 	nop 
4000a208:	01 00 00 00 	nop 
4000a20c:	01 00 00 00 	nop 

4000a210 <HW_trap_0x21>:
4000a210:	91 d0 20 00 	ta  0
4000a214:	01 00 00 00 	nop 
4000a218:	01 00 00 00 	nop 
4000a21c:	01 00 00 00 	nop 

4000a220 <HW_trap_0x22>:
4000a220:	91 d0 20 00 	ta  0
4000a224:	01 00 00 00 	nop 
4000a228:	01 00 00 00 	nop 
4000a22c:	01 00 00 00 	nop 

4000a230 <HW_trap_0x23>:
4000a230:	91 d0 20 00 	ta  0
4000a234:	01 00 00 00 	nop 
4000a238:	01 00 00 00 	nop 
4000a23c:	01 00 00 00 	nop 

4000a240 <HW_trap_0x24>:
4000a240:	91 d0 20 00 	ta  0
4000a244:	01 00 00 00 	nop 
4000a248:	01 00 00 00 	nop 
4000a24c:	01 00 00 00 	nop 

4000a250 <HW_trap_0x25>:
4000a250:	91 d0 20 00 	ta  0
4000a254:	01 00 00 00 	nop 
4000a258:	01 00 00 00 	nop 
4000a25c:	01 00 00 00 	nop 

4000a260 <HW_trap_0x26>:
4000a260:	91 d0 20 00 	ta  0
4000a264:	01 00 00 00 	nop 
4000a268:	01 00 00 00 	nop 
4000a26c:	01 00 00 00 	nop 

4000a270 <HW_trap_0x27>:
4000a270:	91 d0 20 00 	ta  0
4000a274:	01 00 00 00 	nop 
4000a278:	01 00 00 00 	nop 
4000a27c:	01 00 00 00 	nop 

4000a280 <HW_trap_0x28>:
4000a280:	91 d0 20 00 	ta  0
4000a284:	01 00 00 00 	nop 
4000a288:	01 00 00 00 	nop 
4000a28c:	01 00 00 00 	nop 

4000a290 <HW_trap_0x29>:
4000a290:	91 d0 20 00 	ta  0
4000a294:	01 00 00 00 	nop 
4000a298:	01 00 00 00 	nop 
4000a29c:	01 00 00 00 	nop 

4000a2a0 <HW_trap_0x2a>:
4000a2a0:	91 d0 20 00 	ta  0
4000a2a4:	01 00 00 00 	nop 
4000a2a8:	01 00 00 00 	nop 
4000a2ac:	01 00 00 00 	nop 

4000a2b0 <HW_trap_0x2b>:
4000a2b0:	91 d0 20 00 	ta  0
4000a2b4:	01 00 00 00 	nop 
4000a2b8:	01 00 00 00 	nop 
4000a2bc:	01 00 00 00 	nop 

4000a2c0 <HW_trap_0x2c>:
4000a2c0:	91 d0 20 00 	ta  0
4000a2c4:	01 00 00 00 	nop 
4000a2c8:	01 00 00 00 	nop 
4000a2cc:	01 00 00 00 	nop 

4000a2d0 <HW_trap_0x2d>:
4000a2d0:	91 d0 20 00 	ta  0
4000a2d4:	01 00 00 00 	nop 
4000a2d8:	01 00 00 00 	nop 
4000a2dc:	01 00 00 00 	nop 

4000a2e0 <HW_trap_0x2e>:
4000a2e0:	91 d0 20 00 	ta  0
4000a2e4:	01 00 00 00 	nop 
4000a2e8:	01 00 00 00 	nop 
4000a2ec:	01 00 00 00 	nop 

4000a2f0 <HW_trap_0x2f>:
4000a2f0:	91 d0 20 00 	ta  0
4000a2f4:	01 00 00 00 	nop 
4000a2f8:	01 00 00 00 	nop 
4000a2fc:	01 00 00 00 	nop 

4000a300 <HW_trap_0x30>:
4000a300:	91 d0 20 00 	ta  0
4000a304:	01 00 00 00 	nop 
4000a308:	01 00 00 00 	nop 
4000a30c:	01 00 00 00 	nop 

4000a310 <HW_trap_0x31>:
4000a310:	91 d0 20 00 	ta  0
4000a314:	01 00 00 00 	nop 
4000a318:	01 00 00 00 	nop 
4000a31c:	01 00 00 00 	nop 

4000a320 <HW_trap_0x32>:
4000a320:	91 d0 20 00 	ta  0
4000a324:	01 00 00 00 	nop 
4000a328:	01 00 00 00 	nop 
4000a32c:	01 00 00 00 	nop 

4000a330 <HW_trap_0x33>:
4000a330:	91 d0 20 00 	ta  0
4000a334:	01 00 00 00 	nop 
4000a338:	01 00 00 00 	nop 
4000a33c:	01 00 00 00 	nop 

4000a340 <HW_trap_0x34>:
4000a340:	91 d0 20 00 	ta  0
4000a344:	01 00 00 00 	nop 
4000a348:	01 00 00 00 	nop 
4000a34c:	01 00 00 00 	nop 

4000a350 <HW_trap_0x35>:
4000a350:	91 d0 20 00 	ta  0
4000a354:	01 00 00 00 	nop 
4000a358:	01 00 00 00 	nop 
4000a35c:	01 00 00 00 	nop 

4000a360 <HW_trap_0x36>:
4000a360:	91 d0 20 00 	ta  0
4000a364:	01 00 00 00 	nop 
4000a368:	01 00 00 00 	nop 
4000a36c:	01 00 00 00 	nop 

4000a370 <HW_trap_0x37>:
4000a370:	91 d0 20 00 	ta  0
4000a374:	01 00 00 00 	nop 
4000a378:	01 00 00 00 	nop 
4000a37c:	01 00 00 00 	nop 

4000a380 <HW_trap_0x38>:
4000a380:	91 d0 20 00 	ta  0
4000a384:	01 00 00 00 	nop 
4000a388:	01 00 00 00 	nop 
4000a38c:	01 00 00 00 	nop 

4000a390 <HW_trap_0x39>:
4000a390:	91 d0 20 00 	ta  0
4000a394:	01 00 00 00 	nop 
4000a398:	01 00 00 00 	nop 
4000a39c:	01 00 00 00 	nop 

4000a3a0 <HW_trap_0x3a>:
4000a3a0:	91 d0 20 00 	ta  0
4000a3a4:	01 00 00 00 	nop 
4000a3a8:	01 00 00 00 	nop 
4000a3ac:	01 00 00 00 	nop 

4000a3b0 <HW_trap_0x3b>:
4000a3b0:	91 d0 20 00 	ta  0
4000a3b4:	01 00 00 00 	nop 
4000a3b8:	01 00 00 00 	nop 
4000a3bc:	01 00 00 00 	nop 

4000a3c0 <HW_trap_0x3c>:
4000a3c0:	91 d0 20 00 	ta  0
4000a3c4:	01 00 00 00 	nop 
4000a3c8:	01 00 00 00 	nop 
4000a3cc:	01 00 00 00 	nop 

4000a3d0 <HW_trap_0x3d>:
4000a3d0:	91 d0 20 00 	ta  0
4000a3d4:	01 00 00 00 	nop 
4000a3d8:	01 00 00 00 	nop 
4000a3dc:	01 00 00 00 	nop 

4000a3e0 <HW_trap_0x3e>:
4000a3e0:	91 d0 20 00 	ta  0
4000a3e4:	01 00 00 00 	nop 
4000a3e8:	01 00 00 00 	nop 
4000a3ec:	01 00 00 00 	nop 

4000a3f0 <HW_trap_0x3f>:
4000a3f0:	91 d0 20 00 	ta  0
4000a3f4:	01 00 00 00 	nop 
4000a3f8:	01 00 00 00 	nop 
4000a3fc:	01 00 00 00 	nop 

4000a400 <HW_trap_0x40>:
4000a400:	91 d0 20 00 	ta  0
4000a404:	01 00 00 00 	nop 
4000a408:	01 00 00 00 	nop 
4000a40c:	01 00 00 00 	nop 

4000a410 <HW_trap_0x41>:
4000a410:	91 d0 20 00 	ta  0
4000a414:	01 00 00 00 	nop 
4000a418:	01 00 00 00 	nop 
4000a41c:	01 00 00 00 	nop 

4000a420 <HW_trap_0x42>:
4000a420:	91 d0 20 00 	ta  0
4000a424:	01 00 00 00 	nop 
4000a428:	01 00 00 00 	nop 
4000a42c:	01 00 00 00 	nop 

4000a430 <HW_trap_0x43>:
4000a430:	91 d0 20 00 	ta  0
4000a434:	01 00 00 00 	nop 
4000a438:	01 00 00 00 	nop 
4000a43c:	01 00 00 00 	nop 

4000a440 <HW_trap_0x44>:
4000a440:	91 d0 20 00 	ta  0
4000a444:	01 00 00 00 	nop 
4000a448:	01 00 00 00 	nop 
4000a44c:	01 00 00 00 	nop 

4000a450 <HW_trap_0x45>:
4000a450:	91 d0 20 00 	ta  0
4000a454:	01 00 00 00 	nop 
4000a458:	01 00 00 00 	nop 
4000a45c:	01 00 00 00 	nop 

4000a460 <HW_trap_0x46>:
4000a460:	91 d0 20 00 	ta  0
4000a464:	01 00 00 00 	nop 
4000a468:	01 00 00 00 	nop 
4000a46c:	01 00 00 00 	nop 

4000a470 <HW_trap_0x47>:
4000a470:	91 d0 20 00 	ta  0
4000a474:	01 00 00 00 	nop 
4000a478:	01 00 00 00 	nop 
4000a47c:	01 00 00 00 	nop 

4000a480 <HW_trap_0x48>:
4000a480:	91 d0 20 00 	ta  0
4000a484:	01 00 00 00 	nop 
4000a488:	01 00 00 00 	nop 
4000a48c:	01 00 00 00 	nop 

4000a490 <HW_trap_0x49>:
4000a490:	91 d0 20 00 	ta  0
4000a494:	01 00 00 00 	nop 
4000a498:	01 00 00 00 	nop 
4000a49c:	01 00 00 00 	nop 

4000a4a0 <HW_trap_0x4a>:
4000a4a0:	91 d0 20 00 	ta  0
4000a4a4:	01 00 00 00 	nop 
4000a4a8:	01 00 00 00 	nop 
4000a4ac:	01 00 00 00 	nop 

4000a4b0 <HW_trap_0x4b>:
4000a4b0:	91 d0 20 00 	ta  0
4000a4b4:	01 00 00 00 	nop 
4000a4b8:	01 00 00 00 	nop 
4000a4bc:	01 00 00 00 	nop 

4000a4c0 <HW_trap_0x4c>:
4000a4c0:	91 d0 20 00 	ta  0
4000a4c4:	01 00 00 00 	nop 
4000a4c8:	01 00 00 00 	nop 
4000a4cc:	01 00 00 00 	nop 

4000a4d0 <HW_trap_0x4d>:
4000a4d0:	91 d0 20 00 	ta  0
4000a4d4:	01 00 00 00 	nop 
4000a4d8:	01 00 00 00 	nop 
4000a4dc:	01 00 00 00 	nop 

4000a4e0 <HW_trap_0x4e>:
4000a4e0:	91 d0 20 00 	ta  0
4000a4e4:	01 00 00 00 	nop 
4000a4e8:	01 00 00 00 	nop 
4000a4ec:	01 00 00 00 	nop 

4000a4f0 <HW_trap_0x4f>:
4000a4f0:	91 d0 20 00 	ta  0
4000a4f4:	01 00 00 00 	nop 
4000a4f8:	01 00 00 00 	nop 
4000a4fc:	01 00 00 00 	nop 

4000a500 <HW_trap_0x50>:
4000a500:	91 d0 20 00 	ta  0
4000a504:	01 00 00 00 	nop 
4000a508:	01 00 00 00 	nop 
4000a50c:	01 00 00 00 	nop 

4000a510 <HW_trap_0x51>:
4000a510:	91 d0 20 00 	ta  0
4000a514:	01 00 00 00 	nop 
4000a518:	01 00 00 00 	nop 
4000a51c:	01 00 00 00 	nop 

4000a520 <HW_trap_0x52>:
4000a520:	91 d0 20 00 	ta  0
4000a524:	01 00 00 00 	nop 
4000a528:	01 00 00 00 	nop 
4000a52c:	01 00 00 00 	nop 

4000a530 <HW_trap_0x53>:
4000a530:	91 d0 20 00 	ta  0
4000a534:	01 00 00 00 	nop 
4000a538:	01 00 00 00 	nop 
4000a53c:	01 00 00 00 	nop 

4000a540 <HW_trap_0x54>:
4000a540:	91 d0 20 00 	ta  0
4000a544:	01 00 00 00 	nop 
4000a548:	01 00 00 00 	nop 
4000a54c:	01 00 00 00 	nop 

4000a550 <HW_trap_0x55>:
4000a550:	91 d0 20 00 	ta  0
4000a554:	01 00 00 00 	nop 
4000a558:	01 00 00 00 	nop 
4000a55c:	01 00 00 00 	nop 

4000a560 <HW_trap_0x56>:
4000a560:	91 d0 20 00 	ta  0
4000a564:	01 00 00 00 	nop 
4000a568:	01 00 00 00 	nop 
4000a56c:	01 00 00 00 	nop 

4000a570 <HW_trap_0x57>:
4000a570:	91 d0 20 00 	ta  0
4000a574:	01 00 00 00 	nop 
4000a578:	01 00 00 00 	nop 
4000a57c:	01 00 00 00 	nop 

4000a580 <HW_trap_0x58>:
4000a580:	91 d0 20 00 	ta  0
4000a584:	01 00 00 00 	nop 
4000a588:	01 00 00 00 	nop 
4000a58c:	01 00 00 00 	nop 

4000a590 <HW_trap_0x59>:
4000a590:	91 d0 20 00 	ta  0
4000a594:	01 00 00 00 	nop 
4000a598:	01 00 00 00 	nop 
4000a59c:	01 00 00 00 	nop 

4000a5a0 <HW_trap_0x5a>:
4000a5a0:	91 d0 20 00 	ta  0
4000a5a4:	01 00 00 00 	nop 
4000a5a8:	01 00 00 00 	nop 
4000a5ac:	01 00 00 00 	nop 

4000a5b0 <HW_trap_0x5b>:
4000a5b0:	91 d0 20 00 	ta  0
4000a5b4:	01 00 00 00 	nop 
4000a5b8:	01 00 00 00 	nop 
4000a5bc:	01 00 00 00 	nop 

4000a5c0 <HW_trap_0x5c>:
4000a5c0:	91 d0 20 00 	ta  0
4000a5c4:	01 00 00 00 	nop 
4000a5c8:	01 00 00 00 	nop 
4000a5cc:	01 00 00 00 	nop 

4000a5d0 <HW_trap_0x5d>:
4000a5d0:	91 d0 20 00 	ta  0
4000a5d4:	01 00 00 00 	nop 
4000a5d8:	01 00 00 00 	nop 
4000a5dc:	01 00 00 00 	nop 

4000a5e0 <HW_trap_0x5e>:
4000a5e0:	91 d0 20 00 	ta  0
4000a5e4:	01 00 00 00 	nop 
4000a5e8:	01 00 00 00 	nop 
4000a5ec:	01 00 00 00 	nop 

4000a5f0 <HW_trap_0x5f>:
4000a5f0:	91 d0 20 00 	ta  0
4000a5f4:	01 00 00 00 	nop 
4000a5f8:	01 00 00 00 	nop 
4000a5fc:	01 00 00 00 	nop 

4000a600 <HW_trap_0x60>:
4000a600:	91 d0 20 00 	ta  0
4000a604:	01 00 00 00 	nop 
4000a608:	01 00 00 00 	nop 
4000a60c:	01 00 00 00 	nop 

4000a610 <HW_trap_0x61>:
4000a610:	91 d0 20 00 	ta  0
4000a614:	01 00 00 00 	nop 
4000a618:	01 00 00 00 	nop 
4000a61c:	01 00 00 00 	nop 

4000a620 <HW_trap_0x62>:
4000a620:	91 d0 20 00 	ta  0
4000a624:	01 00 00 00 	nop 
4000a628:	01 00 00 00 	nop 
4000a62c:	01 00 00 00 	nop 

4000a630 <HW_trap_0x63>:
4000a630:	91 d0 20 00 	ta  0
4000a634:	01 00 00 00 	nop 
4000a638:	01 00 00 00 	nop 
4000a63c:	01 00 00 00 	nop 

4000a640 <HW_trap_0x64>:
4000a640:	91 d0 20 00 	ta  0
4000a644:	01 00 00 00 	nop 
4000a648:	01 00 00 00 	nop 
4000a64c:	01 00 00 00 	nop 

4000a650 <HW_trap_0x65>:
4000a650:	91 d0 20 00 	ta  0
4000a654:	01 00 00 00 	nop 
4000a658:	01 00 00 00 	nop 
4000a65c:	01 00 00 00 	nop 

4000a660 <HW_trap_0x66>:
4000a660:	91 d0 20 00 	ta  0
4000a664:	01 00 00 00 	nop 
4000a668:	01 00 00 00 	nop 
4000a66c:	01 00 00 00 	nop 

4000a670 <HW_trap_0x67>:
4000a670:	91 d0 20 00 	ta  0
4000a674:	01 00 00 00 	nop 
4000a678:	01 00 00 00 	nop 
4000a67c:	01 00 00 00 	nop 

4000a680 <HW_trap_0x68>:
4000a680:	91 d0 20 00 	ta  0
4000a684:	01 00 00 00 	nop 
4000a688:	01 00 00 00 	nop 
4000a68c:	01 00 00 00 	nop 

4000a690 <HW_trap_0x69>:
4000a690:	91 d0 20 00 	ta  0
4000a694:	01 00 00 00 	nop 
4000a698:	01 00 00 00 	nop 
4000a69c:	01 00 00 00 	nop 

4000a6a0 <HW_trap_0x6a>:
4000a6a0:	91 d0 20 00 	ta  0
4000a6a4:	01 00 00 00 	nop 
4000a6a8:	01 00 00 00 	nop 
4000a6ac:	01 00 00 00 	nop 

4000a6b0 <HW_trap_0x6b>:
4000a6b0:	91 d0 20 00 	ta  0
4000a6b4:	01 00 00 00 	nop 
4000a6b8:	01 00 00 00 	nop 
4000a6bc:	01 00 00 00 	nop 

4000a6c0 <HW_trap_0x6c>:
4000a6c0:	91 d0 20 00 	ta  0
4000a6c4:	01 00 00 00 	nop 
4000a6c8:	01 00 00 00 	nop 
4000a6cc:	01 00 00 00 	nop 

4000a6d0 <HW_trap_0x6d>:
4000a6d0:	91 d0 20 00 	ta  0
4000a6d4:	01 00 00 00 	nop 
4000a6d8:	01 00 00 00 	nop 
4000a6dc:	01 00 00 00 	nop 

4000a6e0 <HW_trap_0x6e>:
4000a6e0:	91 d0 20 00 	ta  0
4000a6e4:	01 00 00 00 	nop 
4000a6e8:	01 00 00 00 	nop 
4000a6ec:	01 00 00 00 	nop 

4000a6f0 <HW_trap_0x6f>:
4000a6f0:	91 d0 20 00 	ta  0
4000a6f4:	01 00 00 00 	nop 
4000a6f8:	01 00 00 00 	nop 
4000a6fc:	01 00 00 00 	nop 

4000a700 <HW_trap_0x70>:
4000a700:	91 d0 20 00 	ta  0
4000a704:	01 00 00 00 	nop 
4000a708:	01 00 00 00 	nop 
4000a70c:	01 00 00 00 	nop 

4000a710 <HW_trap_0x71>:
4000a710:	91 d0 20 00 	ta  0
4000a714:	01 00 00 00 	nop 
4000a718:	01 00 00 00 	nop 
4000a71c:	01 00 00 00 	nop 

4000a720 <HW_trap_0x72>:
4000a720:	91 d0 20 00 	ta  0
4000a724:	01 00 00 00 	nop 
4000a728:	01 00 00 00 	nop 
4000a72c:	01 00 00 00 	nop 

4000a730 <HW_trap_0x73>:
4000a730:	91 d0 20 00 	ta  0
4000a734:	01 00 00 00 	nop 
4000a738:	01 00 00 00 	nop 
4000a73c:	01 00 00 00 	nop 

4000a740 <HW_trap_0x74>:
4000a740:	91 d0 20 00 	ta  0
4000a744:	01 00 00 00 	nop 
4000a748:	01 00 00 00 	nop 
4000a74c:	01 00 00 00 	nop 

4000a750 <HW_trap_0x75>:
4000a750:	91 d0 20 00 	ta  0
4000a754:	01 00 00 00 	nop 
4000a758:	01 00 00 00 	nop 
4000a75c:	01 00 00 00 	nop 

4000a760 <HW_trap_0x76>:
4000a760:	91 d0 20 00 	ta  0
4000a764:	01 00 00 00 	nop 
4000a768:	01 00 00 00 	nop 
4000a76c:	01 00 00 00 	nop 

4000a770 <HW_trap_0x77>:
4000a770:	91 d0 20 00 	ta  0
4000a774:	01 00 00 00 	nop 
4000a778:	01 00 00 00 	nop 
4000a77c:	01 00 00 00 	nop 

4000a780 <HW_trap_0x78>:
4000a780:	91 d0 20 00 	ta  0
4000a784:	01 00 00 00 	nop 
4000a788:	01 00 00 00 	nop 
4000a78c:	01 00 00 00 	nop 

4000a790 <HW_trap_0x79>:
4000a790:	91 d0 20 00 	ta  0
4000a794:	01 00 00 00 	nop 
4000a798:	01 00 00 00 	nop 
4000a79c:	01 00 00 00 	nop 

4000a7a0 <HW_trap_0x7a>:
4000a7a0:	91 d0 20 00 	ta  0
4000a7a4:	01 00 00 00 	nop 
4000a7a8:	01 00 00 00 	nop 
4000a7ac:	01 00 00 00 	nop 

4000a7b0 <HW_trap_0x7b>:
4000a7b0:	91 d0 20 00 	ta  0
4000a7b4:	01 00 00 00 	nop 
4000a7b8:	01 00 00 00 	nop 
4000a7bc:	01 00 00 00 	nop 

4000a7c0 <HW_trap_0x7c>:
4000a7c0:	91 d0 20 00 	ta  0
4000a7c4:	01 00 00 00 	nop 
4000a7c8:	01 00 00 00 	nop 
4000a7cc:	01 00 00 00 	nop 

4000a7d0 <HW_trap_0x7d>:
4000a7d0:	91 d0 20 00 	ta  0
4000a7d4:	01 00 00 00 	nop 
4000a7d8:	01 00 00 00 	nop 
4000a7dc:	01 00 00 00 	nop 

4000a7e0 <HW_trap_0x7e>:
4000a7e0:	91 d0 20 00 	ta  0
4000a7e4:	01 00 00 00 	nop 
4000a7e8:	01 00 00 00 	nop 
4000a7ec:	01 00 00 00 	nop 

4000a7f0 <HW_trap_0x7f>:
4000a7f0:	91 d0 20 00 	ta  0
4000a7f4:	01 00 00 00 	nop 
4000a7f8:	01 00 00 00 	nop 
4000a7fc:	01 00 00 00 	nop 

4000a800 <SW_trap_0x80>:
4000a800:	91 d0 20 00 	ta  0
4000a804:	01 00 00 00 	nop 
4000a808:	01 00 00 00 	nop 
4000a80c:	01 00 00 00 	nop 

4000a810 <SW_trap_0x81>:
4000a810:	a1 48 00 00 	rd  %psr, %l0
4000a814:	a7 58 00 00 	rd  %tbr, %l3
4000a818:	10 bf f3 8f 	b  40007654 <generic_vectored_sw_trap>
4000a81c:	01 00 00 00 	nop 

4000a820 <SW_trap_0x82>:
4000a820:	a1 48 00 00 	rd  %psr, %l0
4000a824:	a7 58 00 00 	rd  %tbr, %l3
4000a828:	10 bf f3 8b 	b  40007654 <generic_vectored_sw_trap>
4000a82c:	01 00 00 00 	nop 

4000a830 <SW_trap_0x83>:
4000a830:	a1 48 00 00 	rd  %psr, %l0
4000a834:	a7 58 00 00 	rd  %tbr, %l3
4000a838:	10 bf f3 87 	b  40007654 <generic_vectored_sw_trap>
4000a83c:	01 00 00 00 	nop 

4000a840 <SW_trap_0x84>:
4000a840:	a1 48 00 00 	rd  %psr, %l0
4000a844:	a7 58 00 00 	rd  %tbr, %l3
4000a848:	10 bf f3 83 	b  40007654 <generic_vectored_sw_trap>
4000a84c:	01 00 00 00 	nop 

4000a850 <SW_trap_0x85>:
4000a850:	a1 48 00 00 	rd  %psr, %l0
4000a854:	a7 58 00 00 	rd  %tbr, %l3
4000a858:	10 bf f3 7f 	b  40007654 <generic_vectored_sw_trap>
4000a85c:	01 00 00 00 	nop 

4000a860 <SW_trap_0x86>:
4000a860:	a1 48 00 00 	rd  %psr, %l0
4000a864:	a7 58 00 00 	rd  %tbr, %l3
4000a868:	10 bf f3 7b 	b  40007654 <generic_vectored_sw_trap>
4000a86c:	01 00 00 00 	nop 

4000a870 <SW_trap_0x87>:
4000a870:	a1 48 00 00 	rd  %psr, %l0
4000a874:	a7 58 00 00 	rd  %tbr, %l3
4000a878:	10 bf f3 77 	b  40007654 <generic_vectored_sw_trap>
4000a87c:	01 00 00 00 	nop 

4000a880 <SW_trap_0x88>:
4000a880:	a1 48 00 00 	rd  %psr, %l0
4000a884:	a7 58 00 00 	rd  %tbr, %l3
4000a888:	10 bf f3 73 	b  40007654 <generic_vectored_sw_trap>
4000a88c:	01 00 00 00 	nop 

4000a890 <SW_trap_0x89>:
4000a890:	a1 48 00 00 	rd  %psr, %l0
4000a894:	a7 58 00 00 	rd  %tbr, %l3
4000a898:	10 bf f3 6f 	b  40007654 <generic_vectored_sw_trap>
4000a89c:	01 00 00 00 	nop 

4000a8a0 <SW_trap_0x8a>:
4000a8a0:	a1 48 00 00 	rd  %psr, %l0
4000a8a4:	a7 58 00 00 	rd  %tbr, %l3
4000a8a8:	10 bf f3 6b 	b  40007654 <generic_vectored_sw_trap>
4000a8ac:	01 00 00 00 	nop 

4000a8b0 <SW_trap_0x8b>:
4000a8b0:	a1 48 00 00 	rd  %psr, %l0
4000a8b4:	a7 58 00 00 	rd  %tbr, %l3
4000a8b8:	10 bf f3 67 	b  40007654 <generic_vectored_sw_trap>
4000a8bc:	01 00 00 00 	nop 

4000a8c0 <SW_trap_0x8c>:
4000a8c0:	a1 48 00 00 	rd  %psr, %l0
4000a8c4:	a7 58 00 00 	rd  %tbr, %l3
4000a8c8:	10 bf f3 63 	b  40007654 <generic_vectored_sw_trap>
4000a8cc:	01 00 00 00 	nop 

4000a8d0 <SW_trap_0x8d>:
4000a8d0:	a1 48 00 00 	rd  %psr, %l0
4000a8d4:	a7 58 00 00 	rd  %tbr, %l3
4000a8d8:	10 bf f3 5f 	b  40007654 <generic_vectored_sw_trap>
4000a8dc:	01 00 00 00 	nop 

4000a8e0 <SW_trap_0x8e>:
4000a8e0:	a1 48 00 00 	rd  %psr, %l0
4000a8e4:	a7 58 00 00 	rd  %tbr, %l3
4000a8e8:	10 bf f3 5b 	b  40007654 <generic_vectored_sw_trap>
4000a8ec:	01 00 00 00 	nop 

4000a8f0 <SW_trap_0x8f>:
4000a8f0:	a1 48 00 00 	rd  %psr, %l0
4000a8f4:	a7 58 00 00 	rd  %tbr, %l3
4000a8f8:	10 bf f3 57 	b  40007654 <generic_vectored_sw_trap>
4000a8fc:	01 00 00 00 	nop 

4000a900 <SW_trap_0x90>:
4000a900:	a1 48 00 00 	rd  %psr, %l0
4000a904:	a7 58 00 00 	rd  %tbr, %l3
4000a908:	10 bf f3 92 	b  40007750 <generic_read_asr>
4000a90c:	01 00 00 00 	nop 

4000a910 <SW_trap_0x91>:
4000a910:	91 d0 20 00 	ta  0
4000a914:	01 00 00 00 	nop 
4000a918:	01 00 00 00 	nop 
4000a91c:	01 00 00 00 	nop 

4000a920 <SW_trap_0x92>:
4000a920:	91 d0 20 00 	ta  0
4000a924:	01 00 00 00 	nop 
4000a928:	01 00 00 00 	nop 
4000a92c:	01 00 00 00 	nop 

4000a930 <SW_trap_0x93>:
4000a930:	91 d0 20 00 	ta  0
4000a934:	01 00 00 00 	nop 
4000a938:	01 00 00 00 	nop 
4000a93c:	01 00 00 00 	nop 

4000a940 <SW_trap_0x94>:
4000a940:	91 d0 20 00 	ta  0
4000a944:	01 00 00 00 	nop 
4000a948:	01 00 00 00 	nop 
4000a94c:	01 00 00 00 	nop 

4000a950 <SW_trap_0x95>:
4000a950:	91 d0 20 00 	ta  0
4000a954:	01 00 00 00 	nop 
4000a958:	01 00 00 00 	nop 
4000a95c:	01 00 00 00 	nop 

4000a960 <SW_trap_0x96>:
4000a960:	91 d0 20 00 	ta  0
4000a964:	01 00 00 00 	nop 
4000a968:	01 00 00 00 	nop 
4000a96c:	01 00 00 00 	nop 

4000a970 <SW_trap_0x97>:
4000a970:	91 d0 20 00 	ta  0
4000a974:	01 00 00 00 	nop 
4000a978:	01 00 00 00 	nop 
4000a97c:	01 00 00 00 	nop 

4000a980 <SW_trap_0x98>:
4000a980:	91 d0 20 00 	ta  0
4000a984:	01 00 00 00 	nop 
4000a988:	01 00 00 00 	nop 
4000a98c:	01 00 00 00 	nop 

4000a990 <SW_trap_0x99>:
4000a990:	91 d0 20 00 	ta  0
4000a994:	01 00 00 00 	nop 
4000a998:	01 00 00 00 	nop 
4000a99c:	01 00 00 00 	nop 

4000a9a0 <SW_trap_0x9a>:
4000a9a0:	91 d0 20 00 	ta  0
4000a9a4:	01 00 00 00 	nop 
4000a9a8:	01 00 00 00 	nop 
4000a9ac:	01 00 00 00 	nop 

4000a9b0 <SW_trap_0x9b>:
4000a9b0:	91 d0 20 00 	ta  0
4000a9b4:	01 00 00 00 	nop 
4000a9b8:	01 00 00 00 	nop 
4000a9bc:	01 00 00 00 	nop 

4000a9c0 <SW_trap_0x9c>:
4000a9c0:	91 d0 20 00 	ta  0
4000a9c4:	01 00 00 00 	nop 
4000a9c8:	01 00 00 00 	nop 
4000a9cc:	01 00 00 00 	nop 

4000a9d0 <SW_trap_0x9d>:
4000a9d0:	91 d0 20 00 	ta  0
4000a9d4:	01 00 00 00 	nop 
4000a9d8:	01 00 00 00 	nop 
4000a9dc:	01 00 00 00 	nop 

4000a9e0 <SW_trap_0x9e>:
4000a9e0:	91 d0 20 00 	ta  0
4000a9e4:	01 00 00 00 	nop 
4000a9e8:	01 00 00 00 	nop 
4000a9ec:	01 00 00 00 	nop 

4000a9f0 <SW_trap_0x9f>:
4000a9f0:	91 d0 20 00 	ta  0
4000a9f4:	01 00 00 00 	nop 
4000a9f8:	01 00 00 00 	nop 
4000a9fc:	01 00 00 00 	nop 

4000aa00 <SW_trap_0xa0>:
4000aa00:	91 d0 20 00 	ta  0
4000aa04:	01 00 00 00 	nop 
4000aa08:	01 00 00 00 	nop 
4000aa0c:	01 00 00 00 	nop 

4000aa10 <SW_trap_0xa1>:
4000aa10:	91 d0 20 00 	ta  0
4000aa14:	01 00 00 00 	nop 
4000aa18:	01 00 00 00 	nop 
4000aa1c:	01 00 00 00 	nop 

4000aa20 <SW_trap_0xa2>:
4000aa20:	91 d0 20 00 	ta  0
4000aa24:	01 00 00 00 	nop 
4000aa28:	01 00 00 00 	nop 
4000aa2c:	01 00 00 00 	nop 

4000aa30 <SW_trap_0xa3>:
4000aa30:	91 d0 20 00 	ta  0
4000aa34:	01 00 00 00 	nop 
4000aa38:	01 00 00 00 	nop 
4000aa3c:	01 00 00 00 	nop 

4000aa40 <SW_trap_0xa4>:
4000aa40:	91 d0 20 00 	ta  0
4000aa44:	01 00 00 00 	nop 
4000aa48:	01 00 00 00 	nop 
4000aa4c:	01 00 00 00 	nop 

4000aa50 <SW_trap_0xa5>:
4000aa50:	91 d0 20 00 	ta  0
4000aa54:	01 00 00 00 	nop 
4000aa58:	01 00 00 00 	nop 
4000aa5c:	01 00 00 00 	nop 

4000aa60 <SW_trap_0xa6>:
4000aa60:	91 d0 20 00 	ta  0
4000aa64:	01 00 00 00 	nop 
4000aa68:	01 00 00 00 	nop 
4000aa6c:	01 00 00 00 	nop 

4000aa70 <SW_trap_0xa7>:
4000aa70:	91 d0 20 00 	ta  0
4000aa74:	01 00 00 00 	nop 
4000aa78:	01 00 00 00 	nop 
4000aa7c:	01 00 00 00 	nop 

4000aa80 <SW_trap_0xa8>:
4000aa80:	91 d0 20 00 	ta  0
4000aa84:	01 00 00 00 	nop 
4000aa88:	01 00 00 00 	nop 
4000aa8c:	01 00 00 00 	nop 

4000aa90 <SW_trap_0xa9>:
4000aa90:	91 d0 20 00 	ta  0
4000aa94:	01 00 00 00 	nop 
4000aa98:	01 00 00 00 	nop 
4000aa9c:	01 00 00 00 	nop 

4000aaa0 <SW_trap_0xaa>:
4000aaa0:	91 d0 20 00 	ta  0
4000aaa4:	01 00 00 00 	nop 
4000aaa8:	01 00 00 00 	nop 
4000aaac:	01 00 00 00 	nop 

4000aab0 <SW_trap_0xab>:
4000aab0:	91 d0 20 00 	ta  0
4000aab4:	01 00 00 00 	nop 
4000aab8:	01 00 00 00 	nop 
4000aabc:	01 00 00 00 	nop 

4000aac0 <SW_trap_0xac>:
4000aac0:	91 d0 20 00 	ta  0
4000aac4:	01 00 00 00 	nop 
4000aac8:	01 00 00 00 	nop 
4000aacc:	01 00 00 00 	nop 

4000aad0 <SW_trap_0xad>:
4000aad0:	91 d0 20 00 	ta  0
4000aad4:	01 00 00 00 	nop 
4000aad8:	01 00 00 00 	nop 
4000aadc:	01 00 00 00 	nop 

4000aae0 <SW_trap_0xae>:
4000aae0:	91 d0 20 00 	ta  0
4000aae4:	01 00 00 00 	nop 
4000aae8:	01 00 00 00 	nop 
4000aaec:	01 00 00 00 	nop 

4000aaf0 <SW_trap_0xaf>:
4000aaf0:	91 d0 20 00 	ta  0
4000aaf4:	01 00 00 00 	nop 
4000aaf8:	01 00 00 00 	nop 
4000aafc:	01 00 00 00 	nop 

4000ab00 <SW_trap_0xb0>:
4000ab00:	91 d0 20 00 	ta  0
4000ab04:	01 00 00 00 	nop 
4000ab08:	01 00 00 00 	nop 
4000ab0c:	01 00 00 00 	nop 

4000ab10 <SW_trap_0xb1>:
4000ab10:	91 d0 20 00 	ta  0
4000ab14:	01 00 00 00 	nop 
4000ab18:	01 00 00 00 	nop 
4000ab1c:	01 00 00 00 	nop 

4000ab20 <SW_trap_0xb2>:
4000ab20:	91 d0 20 00 	ta  0
4000ab24:	01 00 00 00 	nop 
4000ab28:	01 00 00 00 	nop 
4000ab2c:	01 00 00 00 	nop 

4000ab30 <SW_trap_0xb3>:
4000ab30:	91 d0 20 00 	ta  0
4000ab34:	01 00 00 00 	nop 
4000ab38:	01 00 00 00 	nop 
4000ab3c:	01 00 00 00 	nop 

4000ab40 <SW_trap_0xb4>:
4000ab40:	91 d0 20 00 	ta  0
4000ab44:	01 00 00 00 	nop 
4000ab48:	01 00 00 00 	nop 
4000ab4c:	01 00 00 00 	nop 

4000ab50 <SW_trap_0xb5>:
4000ab50:	91 d0 20 00 	ta  0
4000ab54:	01 00 00 00 	nop 
4000ab58:	01 00 00 00 	nop 
4000ab5c:	01 00 00 00 	nop 

4000ab60 <SW_trap_0xb6>:
4000ab60:	91 d0 20 00 	ta  0
4000ab64:	01 00 00 00 	nop 
4000ab68:	01 00 00 00 	nop 
4000ab6c:	01 00 00 00 	nop 

4000ab70 <SW_trap_0xb7>:
4000ab70:	91 d0 20 00 	ta  0
4000ab74:	01 00 00 00 	nop 
4000ab78:	01 00 00 00 	nop 
4000ab7c:	01 00 00 00 	nop 

4000ab80 <SW_trap_0xb8>:
4000ab80:	91 d0 20 00 	ta  0
4000ab84:	01 00 00 00 	nop 
4000ab88:	01 00 00 00 	nop 
4000ab8c:	01 00 00 00 	nop 

4000ab90 <SW_trap_0xb9>:
4000ab90:	91 d0 20 00 	ta  0
4000ab94:	01 00 00 00 	nop 
4000ab98:	01 00 00 00 	nop 
4000ab9c:	01 00 00 00 	nop 

4000aba0 <SW_trap_0xba>:
4000aba0:	91 d0 20 00 	ta  0
4000aba4:	01 00 00 00 	nop 
4000aba8:	01 00 00 00 	nop 
4000abac:	01 00 00 00 	nop 

4000abb0 <SW_trap_0xbb>:
4000abb0:	91 d0 20 00 	ta  0
4000abb4:	01 00 00 00 	nop 
4000abb8:	01 00 00 00 	nop 
4000abbc:	01 00 00 00 	nop 

4000abc0 <SW_trap_0xbc>:
4000abc0:	91 d0 20 00 	ta  0
4000abc4:	01 00 00 00 	nop 
4000abc8:	01 00 00 00 	nop 
4000abcc:	01 00 00 00 	nop 

4000abd0 <SW_trap_0xbd>:
4000abd0:	91 d0 20 00 	ta  0
4000abd4:	01 00 00 00 	nop 
4000abd8:	01 00 00 00 	nop 
4000abdc:	01 00 00 00 	nop 

4000abe0 <SW_trap_0xbe>:
4000abe0:	91 d0 20 00 	ta  0
4000abe4:	01 00 00 00 	nop 
4000abe8:	01 00 00 00 	nop 
4000abec:	01 00 00 00 	nop 

4000abf0 <SW_trap_0xbf>:
4000abf0:	91 d0 20 00 	ta  0
4000abf4:	01 00 00 00 	nop 
4000abf8:	01 00 00 00 	nop 
4000abfc:	01 00 00 00 	nop 

4000ac00 <SW_trap_0xc0>:
4000ac00:	91 d0 20 00 	ta  0
4000ac04:	01 00 00 00 	nop 
4000ac08:	01 00 00 00 	nop 
4000ac0c:	01 00 00 00 	nop 

4000ac10 <SW_trap_0xc1>:
4000ac10:	91 d0 20 00 	ta  0
4000ac14:	01 00 00 00 	nop 
4000ac18:	01 00 00 00 	nop 
4000ac1c:	01 00 00 00 	nop 

4000ac20 <SW_trap_0xc2>:
4000ac20:	91 d0 20 00 	ta  0
4000ac24:	01 00 00 00 	nop 
4000ac28:	01 00 00 00 	nop 
4000ac2c:	01 00 00 00 	nop 

4000ac30 <SW_trap_0xc3>:
4000ac30:	91 d0 20 00 	ta  0
4000ac34:	01 00 00 00 	nop 
4000ac38:	01 00 00 00 	nop 
4000ac3c:	01 00 00 00 	nop 

4000ac40 <SW_trap_0xc4>:
4000ac40:	91 d0 20 00 	ta  0
4000ac44:	01 00 00 00 	nop 
4000ac48:	01 00 00 00 	nop 
4000ac4c:	01 00 00 00 	nop 

4000ac50 <SW_trap_0xc5>:
4000ac50:	91 d0 20 00 	ta  0
4000ac54:	01 00 00 00 	nop 
4000ac58:	01 00 00 00 	nop 
4000ac5c:	01 00 00 00 	nop 

4000ac60 <SW_trap_0xc6>:
4000ac60:	91 d0 20 00 	ta  0
4000ac64:	01 00 00 00 	nop 
4000ac68:	01 00 00 00 	nop 
4000ac6c:	01 00 00 00 	nop 

4000ac70 <SW_trap_0xc7>:
4000ac70:	91 d0 20 00 	ta  0
4000ac74:	01 00 00 00 	nop 
4000ac78:	01 00 00 00 	nop 
4000ac7c:	01 00 00 00 	nop 

4000ac80 <SW_trap_0xc8>:
4000ac80:	91 d0 20 00 	ta  0
4000ac84:	01 00 00 00 	nop 
4000ac88:	01 00 00 00 	nop 
4000ac8c:	01 00 00 00 	nop 

4000ac90 <SW_trap_0xc9>:
4000ac90:	91 d0 20 00 	ta  0
4000ac94:	01 00 00 00 	nop 
4000ac98:	01 00 00 00 	nop 
4000ac9c:	01 00 00 00 	nop 

4000aca0 <SW_trap_0xca>:
4000aca0:	91 d0 20 00 	ta  0
4000aca4:	01 00 00 00 	nop 
4000aca8:	01 00 00 00 	nop 
4000acac:	01 00 00 00 	nop 

4000acb0 <SW_trap_0xcb>:
4000acb0:	91 d0 20 00 	ta  0
4000acb4:	01 00 00 00 	nop 
4000acb8:	01 00 00 00 	nop 
4000acbc:	01 00 00 00 	nop 

4000acc0 <SW_trap_0xcc>:
4000acc0:	91 d0 20 00 	ta  0
4000acc4:	01 00 00 00 	nop 
4000acc8:	01 00 00 00 	nop 
4000accc:	01 00 00 00 	nop 

4000acd0 <SW_trap_0xcd>:
4000acd0:	91 d0 20 00 	ta  0
4000acd4:	01 00 00 00 	nop 
4000acd8:	01 00 00 00 	nop 
4000acdc:	01 00 00 00 	nop 

4000ace0 <SW_trap_0xce>:
4000ace0:	91 d0 20 00 	ta  0
4000ace4:	01 00 00 00 	nop 
4000ace8:	01 00 00 00 	nop 
4000acec:	01 00 00 00 	nop 

4000acf0 <SW_trap_0xcf>:
4000acf0:	91 d0 20 00 	ta  0
4000acf4:	01 00 00 00 	nop 
4000acf8:	01 00 00 00 	nop 
4000acfc:	01 00 00 00 	nop 

4000ad00 <SW_trap_0xd0>:
4000ad00:	91 d0 20 00 	ta  0
4000ad04:	01 00 00 00 	nop 
4000ad08:	01 00 00 00 	nop 
4000ad0c:	01 00 00 00 	nop 

4000ad10 <SW_trap_0xd1>:
4000ad10:	91 d0 20 00 	ta  0
4000ad14:	01 00 00 00 	nop 
4000ad18:	01 00 00 00 	nop 
4000ad1c:	01 00 00 00 	nop 

4000ad20 <SW_trap_0xd2>:
4000ad20:	91 d0 20 00 	ta  0
4000ad24:	01 00 00 00 	nop 
4000ad28:	01 00 00 00 	nop 
4000ad2c:	01 00 00 00 	nop 

4000ad30 <SW_trap_0xd3>:
4000ad30:	91 d0 20 00 	ta  0
4000ad34:	01 00 00 00 	nop 
4000ad38:	01 00 00 00 	nop 
4000ad3c:	01 00 00 00 	nop 

4000ad40 <SW_trap_0xd4>:
4000ad40:	91 d0 20 00 	ta  0
4000ad44:	01 00 00 00 	nop 
4000ad48:	01 00 00 00 	nop 
4000ad4c:	01 00 00 00 	nop 

4000ad50 <SW_trap_0xd5>:
4000ad50:	91 d0 20 00 	ta  0
4000ad54:	01 00 00 00 	nop 
4000ad58:	01 00 00 00 	nop 
4000ad5c:	01 00 00 00 	nop 

4000ad60 <SW_trap_0xd6>:
4000ad60:	91 d0 20 00 	ta  0
4000ad64:	01 00 00 00 	nop 
4000ad68:	01 00 00 00 	nop 
4000ad6c:	01 00 00 00 	nop 

4000ad70 <SW_trap_0xd7>:
4000ad70:	91 d0 20 00 	ta  0
4000ad74:	01 00 00 00 	nop 
4000ad78:	01 00 00 00 	nop 
4000ad7c:	01 00 00 00 	nop 

4000ad80 <SW_trap_0xd8>:
4000ad80:	91 d0 20 00 	ta  0
4000ad84:	01 00 00 00 	nop 
4000ad88:	01 00 00 00 	nop 
4000ad8c:	01 00 00 00 	nop 

4000ad90 <SW_trap_0xd9>:
4000ad90:	91 d0 20 00 	ta  0
4000ad94:	01 00 00 00 	nop 
4000ad98:	01 00 00 00 	nop 
4000ad9c:	01 00 00 00 	nop 

4000ada0 <SW_trap_0xda>:
4000ada0:	91 d0 20 00 	ta  0
4000ada4:	01 00 00 00 	nop 
4000ada8:	01 00 00 00 	nop 
4000adac:	01 00 00 00 	nop 

4000adb0 <SW_trap_0xdb>:
4000adb0:	91 d0 20 00 	ta  0
4000adb4:	01 00 00 00 	nop 
4000adb8:	01 00 00 00 	nop 
4000adbc:	01 00 00 00 	nop 

4000adc0 <SW_trap_0xdc>:
4000adc0:	91 d0 20 00 	ta  0
4000adc4:	01 00 00 00 	nop 
4000adc8:	01 00 00 00 	nop 
4000adcc:	01 00 00 00 	nop 

4000add0 <SW_trap_0xdd>:
4000add0:	91 d0 20 00 	ta  0
4000add4:	01 00 00 00 	nop 
4000add8:	01 00 00 00 	nop 
4000addc:	01 00 00 00 	nop 

4000ade0 <SW_trap_0xde>:
4000ade0:	91 d0 20 00 	ta  0
4000ade4:	01 00 00 00 	nop 
4000ade8:	01 00 00 00 	nop 
4000adec:	01 00 00 00 	nop 

4000adf0 <SW_trap_0xdf>:
4000adf0:	91 d0 20 00 	ta  0
4000adf4:	01 00 00 00 	nop 
4000adf8:	01 00 00 00 	nop 
4000adfc:	01 00 00 00 	nop 

4000ae00 <SW_trap_0xe0>:
4000ae00:	91 d0 20 00 	ta  0
4000ae04:	01 00 00 00 	nop 
4000ae08:	01 00 00 00 	nop 
4000ae0c:	01 00 00 00 	nop 

4000ae10 <SW_trap_0xe1>:
4000ae10:	91 d0 20 00 	ta  0
4000ae14:	01 00 00 00 	nop 
4000ae18:	01 00 00 00 	nop 
4000ae1c:	01 00 00 00 	nop 

4000ae20 <SW_trap_0xe2>:
4000ae20:	91 d0 20 00 	ta  0
4000ae24:	01 00 00 00 	nop 
4000ae28:	01 00 00 00 	nop 
4000ae2c:	01 00 00 00 	nop 

4000ae30 <SW_trap_0xe3>:
4000ae30:	91 d0 20 00 	ta  0
4000ae34:	01 00 00 00 	nop 
4000ae38:	01 00 00 00 	nop 
4000ae3c:	01 00 00 00 	nop 

4000ae40 <SW_trap_0xe4>:
4000ae40:	91 d0 20 00 	ta  0
4000ae44:	01 00 00 00 	nop 
4000ae48:	01 00 00 00 	nop 
4000ae4c:	01 00 00 00 	nop 

4000ae50 <SW_trap_0xe5>:
4000ae50:	91 d0 20 00 	ta  0
4000ae54:	01 00 00 00 	nop 
4000ae58:	01 00 00 00 	nop 
4000ae5c:	01 00 00 00 	nop 

4000ae60 <SW_trap_0xe6>:
4000ae60:	91 d0 20 00 	ta  0
4000ae64:	01 00 00 00 	nop 
4000ae68:	01 00 00 00 	nop 
4000ae6c:	01 00 00 00 	nop 

4000ae70 <SW_trap_0xe7>:
4000ae70:	91 d0 20 00 	ta  0
4000ae74:	01 00 00 00 	nop 
4000ae78:	01 00 00 00 	nop 
4000ae7c:	01 00 00 00 	nop 

4000ae80 <SW_trap_0xe8>:
4000ae80:	91 d0 20 00 	ta  0
4000ae84:	01 00 00 00 	nop 
4000ae88:	01 00 00 00 	nop 
4000ae8c:	01 00 00 00 	nop 

4000ae90 <SW_trap_0xe9>:
4000ae90:	91 d0 20 00 	ta  0
4000ae94:	01 00 00 00 	nop 
4000ae98:	01 00 00 00 	nop 
4000ae9c:	01 00 00 00 	nop 

4000aea0 <SW_trap_0xea>:
4000aea0:	91 d0 20 00 	ta  0
4000aea4:	01 00 00 00 	nop 
4000aea8:	01 00 00 00 	nop 
4000aeac:	01 00 00 00 	nop 

4000aeb0 <SW_trap_0xeb>:
4000aeb0:	91 d0 20 00 	ta  0
4000aeb4:	01 00 00 00 	nop 
4000aeb8:	01 00 00 00 	nop 
4000aebc:	01 00 00 00 	nop 

4000aec0 <SW_trap_0xec>:
4000aec0:	91 d0 20 00 	ta  0
4000aec4:	01 00 00 00 	nop 
4000aec8:	01 00 00 00 	nop 
4000aecc:	01 00 00 00 	nop 

4000aed0 <SW_trap_0xed>:
4000aed0:	91 d0 20 00 	ta  0
4000aed4:	01 00 00 00 	nop 
4000aed8:	01 00 00 00 	nop 
4000aedc:	01 00 00 00 	nop 

4000aee0 <SW_trap_0xee>:
4000aee0:	91 d0 20 00 	ta  0
4000aee4:	01 00 00 00 	nop 
4000aee8:	01 00 00 00 	nop 
4000aeec:	01 00 00 00 	nop 

4000aef0 <SW_trap_0xef>:
4000aef0:	91 d0 20 00 	ta  0
4000aef4:	01 00 00 00 	nop 
4000aef8:	01 00 00 00 	nop 
4000aefc:	01 00 00 00 	nop 

4000af00 <SW_trap_0xf0>:
4000af00:	91 d0 20 00 	ta  0
4000af04:	01 00 00 00 	nop 
4000af08:	01 00 00 00 	nop 
4000af0c:	01 00 00 00 	nop 

4000af10 <SW_trap_0xf1>:
4000af10:	91 d0 20 00 	ta  0
4000af14:	01 00 00 00 	nop 
4000af18:	01 00 00 00 	nop 
4000af1c:	01 00 00 00 	nop 

4000af20 <SW_trap_0xf2>:
4000af20:	91 d0 20 00 	ta  0
4000af24:	01 00 00 00 	nop 
4000af28:	01 00 00 00 	nop 
4000af2c:	01 00 00 00 	nop 

4000af30 <SW_trap_0xf3>:
4000af30:	91 d0 20 00 	ta  0
4000af34:	01 00 00 00 	nop 
4000af38:	01 00 00 00 	nop 
4000af3c:	01 00 00 00 	nop 

4000af40 <SW_trap_0xf4>:
4000af40:	91 d0 20 00 	ta  0
4000af44:	01 00 00 00 	nop 
4000af48:	01 00 00 00 	nop 
4000af4c:	01 00 00 00 	nop 

4000af50 <SW_trap_0xf5>:
4000af50:	91 d0 20 00 	ta  0
4000af54:	01 00 00 00 	nop 
4000af58:	01 00 00 00 	nop 
4000af5c:	01 00 00 00 	nop 

4000af60 <SW_trap_0xf6>:
4000af60:	91 d0 20 00 	ta  0
4000af64:	01 00 00 00 	nop 
4000af68:	01 00 00 00 	nop 
4000af6c:	01 00 00 00 	nop 

4000af70 <SW_trap_0xf7>:
4000af70:	91 d0 20 00 	ta  0
4000af74:	01 00 00 00 	nop 
4000af78:	01 00 00 00 	nop 
4000af7c:	01 00 00 00 	nop 

4000af80 <SW_trap_0xf8>:
4000af80:	91 d0 20 00 	ta  0
4000af84:	01 00 00 00 	nop 
4000af88:	01 00 00 00 	nop 
4000af8c:	01 00 00 00 	nop 

4000af90 <SW_trap_0xf9>:
4000af90:	91 d0 20 00 	ta  0
4000af94:	01 00 00 00 	nop 
4000af98:	01 00 00 00 	nop 
4000af9c:	01 00 00 00 	nop 

4000afa0 <SW_trap_0xfa>:
4000afa0:	91 d0 20 00 	ta  0
4000afa4:	01 00 00 00 	nop 
4000afa8:	01 00 00 00 	nop 
4000afac:	01 00 00 00 	nop 

4000afb0 <SW_trap_0xfb>:
4000afb0:	91 d0 20 00 	ta  0
4000afb4:	01 00 00 00 	nop 
4000afb8:	01 00 00 00 	nop 
4000afbc:	01 00 00 00 	nop 

4000afc0 <SW_trap_0xfc>:
4000afc0:	91 d0 20 00 	ta  0
4000afc4:	01 00 00 00 	nop 
4000afc8:	01 00 00 00 	nop 
4000afcc:	01 00 00 00 	nop 

4000afd0 <SW_trap_0xfd>:
4000afd0:	91 d0 20 00 	ta  0
4000afd4:	01 00 00 00 	nop 
4000afd8:	01 00 00 00 	nop 
4000afdc:	01 00 00 00 	nop 

4000afe0 <SW_trap_0xfe>:
4000afe0:	91 d0 20 00 	ta  0
4000afe4:	01 00 00 00 	nop 
4000afe8:	01 00 00 00 	nop 
4000afec:	01 00 00 00 	nop 
4000aff0:	01 00 00 00 	nop 
4000aff4:	01 00 00 00 	nop 
4000aff8:	01 00 00 00 	nop 
4000affc:	01 00 00 00 	nop 

4000b000 <__sparc_get_pc_thunk.l7>:
4000b000:	81 c3 e0 08 	retl 
4000b004:	ae 03 c0 17 	add  %o7, %l7, %l7
