
---------- Begin Simulation Statistics ----------
simSeconds                                   0.072943                       # Number of seconds simulated (Second)
simTicks                                  72943279750                       # Number of ticks simulated (Tick)
finalTick                                 72943279750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2195.88                       # Real time elapsed on the host (Second)
hostTickRate                                 33218313                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7793076                       # Number of bytes of host memory used (Byte)
simInsts                                    102732137                       # Number of instructions simulated (Count)
simOps                                      185029408                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    46784                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      84262                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       291773120                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      117296655                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1238                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     117301893                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2056                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            48353139                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           742123                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                442                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          291370836                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.402586                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.372320                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                258150270     88.60%     88.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  8707115      2.99%     91.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6616842      2.27%     93.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2904030      1.00%     94.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4179431      1.43%     96.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3265029      1.12%     97.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2373523      0.81%     98.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2031771      0.70%     98.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  3142825      1.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            291370836                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  65355      0.84%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    7      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   109      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    88      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   49      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  15      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.84% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           749490      9.59%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     10.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                751539      9.61%     20.04% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              1750908     22.40%     42.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          3875456     49.57%     92.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          625227      8.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      5515060      4.70%      4.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     47292232     40.32%     45.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          281      0.00%     45.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3062      0.00%     45.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      4255739      3.63%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          502      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2681      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        32034      0.03%     48.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     48.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6177      0.01%     48.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4075      0.00%     48.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     48.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1512      0.00%     48.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     48.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     48.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      8258973      7.04%     55.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           24      0.00%     55.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3017632      2.57%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           18      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      2006497      1.71%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2927561      2.50%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      6308113      5.38%     67.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     22415481     19.11%     87.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     15254171     13.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     117301893                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.402031                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            7818245                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.066651                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               409959083                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               85912121                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       52490936                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                123835840                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                79739252                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        59133871                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   55037170                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    64567908                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        117275668                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     25337023                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    26225                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          46898296                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       6638565                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    21561273                       # Number of stores executed (Count)
system.cpu0.numRate                          0.401941                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1745                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         402284                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   37813028                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     68944748                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              7.716206                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         7.716206                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.129597                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.129597                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  90730878                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 33196865                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   60198502                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  40872257                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   39139036                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  29061961                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 60194897                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      25224656                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     21567793                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       254088                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       253194                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7439919                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          7389151                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8895                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             4314533                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                4310783                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999131                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19104                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9344                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5550                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3794                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          814                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       42752477                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            796                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8677                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    285672861                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.241342                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.211525                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      269734333     94.42%     94.42% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        4386755      1.54%     95.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1618808      0.57%     96.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1753455      0.61%     97.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        2081722      0.73%     97.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         235230      0.08%     97.95% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          32606      0.01%     97.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         278278      0.10%     98.06% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5551674      1.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    285672861                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            37813028                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              68944748                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   18178459                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     12632492                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        372                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   5349421                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  38568006                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   47377739                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 7973                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6665      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     33216375     48.18%     48.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          256      0.00%     48.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2804      0.00%     48.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      4252884      6.17%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.36% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12520      0.02%     54.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     54.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.01%     54.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3427      0.00%     54.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     54.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     54.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     54.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     54.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     54.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     54.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      8254488     11.97%     66.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     66.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006745      4.36%     70.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     70.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      2002275      2.90%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       364428      0.53%     74.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       791631      1.15%     75.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     12268064     17.79%     93.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      4754336      6.90%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     68944748                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5551674                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     19805474                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         19805474                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     22410203                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        22410203                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      7679020                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        7679020                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      7824115                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       7824115                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 288773416994                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 288773416994                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 288773416994                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 288773416994                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     27484494                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     27484494                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     30234318                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     30234318                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.279395                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.279395                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.258783                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.258783                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 37605.503957                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 37605.503957                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 36908.125327                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 36908.125327                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      9943005                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         3079                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       381665                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           20                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     26.051655                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   153.950000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       627262                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           627262                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      6048106                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      6048106                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      6048106                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      6048106                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1630914                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1630914                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1755910                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1755910                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 143425683995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 143425683995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 154266335745                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 154266335745                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059339                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.058077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.058077                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 87941.904966                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 87941.904966                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 87855.491309                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 87855.491309                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1754712                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          143                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          143                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       646000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       646000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          186                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          186                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.231183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.231183                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 15023.255814                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 15023.255814                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1680000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1680000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.231183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.231183                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 39069.767442                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 39069.767442                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          186                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          186                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          186                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          186                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     15354997                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       15354997                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      7083679                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      7083679                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 237965352250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 237965352250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     22438676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     22438676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.315691                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.315691                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 33593.469192                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 33593.469192                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      6048097                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      6048097                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data      1035582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1035582                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  92915667750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  92915667750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.046152                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.046152                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 89723.139017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 89723.139017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      2604729                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      2604729                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data       145095                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total       145095                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      2749824                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      2749824                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.052765                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.052765                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data       124996                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total       124996                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data  10840651750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total  10840651750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 86727.989296                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 86727.989296                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      4450477                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       4450477                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       595341                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       595341                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  50808064744                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  50808064744                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      5045818                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      5045818                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117987                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117987                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 85342.794708                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 85342.794708                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       595332                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       595332                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  50510016245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  50510016245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 84843.442390                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 84843.442390                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.161460                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            24166488                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1755874                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.763224                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             168250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1023.161460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.999181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          893                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          62225254                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         62225254                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3830127                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            270895470                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 12359843                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3773880                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                511516                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3807587                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1358                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             122655107                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6512                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           8746405                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      67470087                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7439919                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           4335437                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    282102476                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1025708                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         7837                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  8506662                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3369                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         291370836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.489064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.812581                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               269528684     92.50%     92.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  502904      0.17%     92.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1393017      0.48%     93.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1435543      0.49%     93.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  975511      0.33%     93.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  641951      0.22%     94.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2735826      0.94%     95.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1882624      0.65%     95.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                12274776      4.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           291370836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.025499                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.231242                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      8503188                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          8503188                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      8503188                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         8503188                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3474                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3474                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3474                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3474                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    231703999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    231703999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    231703999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    231703999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      8506662                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      8506662                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      8506662                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      8506662                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000408                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000408                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000408                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000408                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 66696.603051                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 66696.603051                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 66696.603051                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 66696.603051                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          891                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           17                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     52.411765                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2205                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2205                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          750                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          750                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          750                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          750                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2724                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2724                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2724                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2724                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    181503250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    181503250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    181503250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    181503250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000320                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000320                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 66631.149046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 66631.149046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 66631.149046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 66631.149046                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2205                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      8503188                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        8503188                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3474                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3474                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    231703999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    231703999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      8506662                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      8506662                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000408                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000408                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 66696.603051                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 66696.603051                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          750                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          750                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2724                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2724                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    181503250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    181503250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000320                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 66631.149046                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 66631.149046                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.982160                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             8505911                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2723                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           3123.727874                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.982160                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.996059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.996059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          109                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          332                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          17016047                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         17016047                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   511516                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40950769                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                22212134                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             117297893                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1020                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                25224656                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               21567793                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  549                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     3151                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                22181007                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           356                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2727                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7450                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10177                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               117138718                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              111624807                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 65801447                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 95417771                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.382574                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.689614                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19326                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               12592164                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  75                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                356                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              16021826                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  44                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                121683                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          12382500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            79.427663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          143.486983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               5515355     44.54%     44.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19             1707566     13.79%     58.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              560346      4.53%     62.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39             1195432      9.65%     72.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              247617      2.00%     74.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              277570      2.24%     76.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69              110581      0.89%     77.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              206733      1.67%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               46884      0.38%     79.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               67338      0.54%     80.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             31949      0.26%     80.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             36227      0.29%     80.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             19161      0.15%     80.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             19664      0.16%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             11095      0.09%     81.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              9706      0.08%     81.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              4732      0.04%     81.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              3570      0.03%     81.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              1730      0.01%     81.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              1137      0.01%     81.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               625      0.01%     81.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               561      0.00%     81.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               399      0.00%     81.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               452      0.00%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               580      0.00%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259              1684      0.01%     81.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269              1724      0.01%     81.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            123245      1.00%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              2065      0.02%     82.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            244911      1.98%     84.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1931861     15.60%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1768                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            12382500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               25208845                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               21561301                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    19106                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     9595                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8507901                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1503                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                511516                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 5565648                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               77229491                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6922                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 13768241                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            194289018                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             117617639                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2000456                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3445135                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1403570                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             188946399                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents              4                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          144511011                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  354822943                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                91041538                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 60375902                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             93469853                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                51041149                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 27806099                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       385285158                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      229092667                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                37813028                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  68944748                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2378                       # Number of system calls (Count)
system.cpu1.numCycles                       242472004                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       86301743                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     330                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      86425457                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   168                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            47764585                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            31975                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                173                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          242461932                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.356450                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.314495                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                218392243     90.07%     90.07% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  6444164      2.66%     92.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  4837493      2.00%     94.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1949666      0.80%     95.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  2391188      0.99%     96.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  2291592      0.95%     97.46% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2029772      0.84%     98.30% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1750547      0.72%     99.02% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  2375267      0.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            242461932                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  52268      0.73%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     1      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.73% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd           124865      1.74%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                750036     10.45%     12.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              1749888     24.38%     37.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          3875130     53.99%     91.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          625015      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      5500206      6.36%      6.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     34326206     39.72%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          313      0.00%     46.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      1250092      1.45%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           42      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          125      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          103      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           36      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           24      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      2250015      2.60%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      2000000      2.31%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      3219198      3.72%     56.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      6250552      7.23%     63.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     16379055     18.95%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     15249432     17.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      86425457                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.356435                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            7177204                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.083045                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               335556979                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               72564916                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       39795437                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 86933239                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                61501752                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        40999248                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   42298245                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    45804210                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         86424641                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     19598119                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      816                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          41097992                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3410485                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    21499873                       # Number of stores executed (Count)
system.cpu1.numRate                          0.356431                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             61                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          10072                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1171916                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   21547606                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     38537482                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             11.252851                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        11.252851                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.088866                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.088866                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  70334274                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23507734                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   36000283                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  25749875                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   17052189                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  21405719                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 47920022                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      19469676                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     21501104                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       250690                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       250769                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                4162653                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          4161567                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              329                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             3693374                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                3693187                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999949                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    310                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            280                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                40                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             240                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           42                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       42262360                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              274                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    236835019                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.162719                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.907720                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      225597124     95.25%     95.25% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        3950508      1.67%     96.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        1219000      0.51%     97.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1069422      0.45%     97.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        2052265      0.87%     98.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         685746      0.29%     99.05% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          25428      0.01%     99.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         733858      0.31%     99.37% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1501668      0.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    236835019                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            21547606                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              38537482                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   12468998                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      6968318                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2159736                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  20500444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   28570208                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          116      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     20567840     53.37%     53.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     53.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     53.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      1250029      3.24%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     56.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      2250000      5.84%     62.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.45% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      2000000      5.19%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       718170      1.86%     69.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       750592      1.95%     71.46% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      6250148     16.22%     87.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      4750088     12.33%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     38537482                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1501668                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     16206206                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         16206206                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     18811831                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        18811831                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      5513257                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        5513257                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      5657484                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       5657484                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 144946151492                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 144946151492                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 144946151492                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 144946151492                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     21719463                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     21719463                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     24469315                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     24469315                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.253839                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.253839                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.231207                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.231207                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 26290.476118                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 26290.476118                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 25620.249477                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 25620.249477                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      8784511                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          302                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       379917                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     23.122185                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          302                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       624959                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           624959                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      4262706                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      4262706                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      4262706                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      4262706                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1250551                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1250551                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1375547                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1375547                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data 110453304992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 110453304992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data 121266983992                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 121266983992                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.057577                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.057577                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.056215                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.056215                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 88323.710902                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 88323.710902                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 88159.098884                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 88159.098884                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1374379                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1249750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1249750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 29755.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 29755.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2575500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2575500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 61321.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 61321.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     11799409                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       11799409                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      4919403                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      4919403                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  94231685000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  94231685000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16718812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16718812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.294244                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.294244                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 19155.105813                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 19155.105813                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      4262706                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      4262706                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       656697                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       656697                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  60035765500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  60035765500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.039279                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.039279                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 91420.800613                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 91420.800613                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      2605625                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      2605625                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data       144227                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total       144227                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      2749852                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      2749852                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.052449                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.052449                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data       124996                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total       124996                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data  10813679000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total  10813679000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 86512.200390                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 86512.200390                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      4406797                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       4406797                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       593854                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       593854                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  50714466492                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  50714466492                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      5000651                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      5000651                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 85398.880014                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 85398.880014                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       593854                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       593854                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  50417539492                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  50417539492                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 84898.880014                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 84898.880014                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1019.032871                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            20187473                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1375550                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             14.675928                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          292989750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1019.032871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.995149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.995149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          50314360                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         50314360                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 2478481                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            227314522                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  9558923                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              2609709                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                500297                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             3193053                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              91555917                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  296                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           6492479                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      50809316                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    4162653                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           3693537                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    235469070                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1000708                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           26                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  6363455                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         242461932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.459080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.747788                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               225251146     92.90%     92.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  221636      0.09%     92.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1246430      0.51%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  783266      0.32%     93.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1282974      0.53%     94.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  497993      0.21%     94.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2588667      1.07%     95.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 1627396      0.67%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 8962424      3.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           242461932                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.017168                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.209547                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      6363283                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          6363283                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      6363283                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         6363283                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          172                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           172                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      6093000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      6093000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      6093000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      6093000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      6363455                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      6363455                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      6363455                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      6363455                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 35424.418605                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 35424.418605                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 35424.418605                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 35424.418605                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          145                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          145                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          145                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          145                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      4744000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      4744000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      4744000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      4744000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 32717.241379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 32717.241379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 32717.241379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 32717.241379                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      6363283                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        6363283                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      6093000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      6093000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      6363455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      6363455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 35424.418605                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 35424.418605                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          145                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          145                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      4744000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      4744000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 32717.241379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 32717.241379                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          127.856288                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             6363428                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               145                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          43885.710345                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          292985750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   127.856288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.249719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.249719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          135                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.263672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          12727055                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         12727055                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   500297                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   5181353                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                24479273                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              86302073                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                19469676                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               21501104                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  108                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      958                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                24571949                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          219                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 361                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                86294692                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               80794685                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 42753240                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 53660718                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.333212                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.796733                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        209                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               12501358                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 10                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              16000424                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                127375                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           6718326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            58.695354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          116.116484                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1999406     29.76%     29.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19             1400173     20.84%     50.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              583965      8.69%     59.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39             1099711     16.37%     75.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              274752      4.09%     79.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              254037      3.78%     83.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              108492      1.61%     85.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              187655      2.79%     87.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               34913      0.52%     88.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               41315      0.61%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             14983      0.22%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             16605      0.25%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             10276      0.15%     89.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              9549      0.14%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              5478      0.08%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              4170      0.06%     89.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              2011      0.03%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              1628      0.02%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               898      0.01%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               642      0.01%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209               303      0.00%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               247      0.00%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               174      0.00%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               117      0.00%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               195      0.00%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               731      0.01%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               803      0.01%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               846      0.01%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               601      0.01%     90.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               494      0.01%     90.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          663156      9.87%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             6718326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               19468959                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               21499873                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    12380                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     9296                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                6363461                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  12032299750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  12032299750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  12032299750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  60910980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  12032299750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                500297                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 3822493                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               40564764                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           631                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 10443080                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            187130667                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              86554656                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               468860                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                493153                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1346                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             186380105                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          108948441                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  268069449                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                70342994                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 36127332                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             58920200                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                50028232                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     21                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 20                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 20340564                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       309632998                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      167226628                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                21547606                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  38537482                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       242463158                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       86485583                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     290                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      86614968                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   151                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            47760768                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            23330                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                157                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          242455541                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.357241                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.315727                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                218374197     90.07%     90.07% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  6382860      2.63%     92.70% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  4846434      2.00%     94.70% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  2010905      0.83%     95.53% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  2364863      0.98%     96.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  2301528      0.95%     97.45% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  2059048      0.85%     98.30% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1740503      0.72%     99.02% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  2375203      0.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            242455541                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  51237      0.71%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd           124762      1.74%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      2.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                750062     10.45%     12.90% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite              1749887     24.38%     37.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          3875171     54.00%     91.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          625021      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      5500159      6.35%      6.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     34497437     39.83%     46.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           26      0.00%     46.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          282      0.00%     46.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd      1250033      1.44%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     47.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      2250005      2.60%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      2000000      2.31%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      3234551      3.73%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      6250227      7.22%     63.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     16382912     18.91%     82.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite     15249336     17.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      86614968                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.357229                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            7176140                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.082851                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               335922960                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               72746813                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       39981600                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 86938802                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                61499832                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        40998517                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   42484484                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    45806465                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         86614189                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     19617346                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      773                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          41116788                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       3442045                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    21499442                       # Number of stores executed (Count)
system.cpu2.numRate                          0.357226                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           7617                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1180788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   21657434                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     38725054                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             11.195378                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        11.195378                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.089323                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.089323                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  70507245                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 23615036                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   35999355                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  25749307                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   17209211                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  21500000                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 48001673                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      19484505                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     21500652                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       250579                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       250760                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                4193675                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          4192616                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              271                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             3708989                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                3708883                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999971                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    294                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            325                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             283                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           37                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts       42258506                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              232                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    236829183                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.163515                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.908914                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      225515892     95.22%     95.22% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        3977137      1.68%     96.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2        1220500      0.52%     97.42% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1100423      0.46%     97.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        2068642      0.87%     98.76% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         685556      0.29%     99.05% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          25358      0.01%     99.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         734248      0.31%     99.37% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1501427      0.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    236829183                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            21657434                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              38725054                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   12483984                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      6983626                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2191302                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  20500052                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   28742028                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     20740664     53.56%     53.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           26      0.00%     53.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          270      0.00%     53.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd      1250010      3.23%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     56.79% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      2250000      5.81%     62.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      2000000      5.16%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       733600      1.89%     69.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       750342      1.94%     71.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      6250026     16.14%     87.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      4750016     12.27%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     38725054                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1501427                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data     16212026                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         16212026                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     18806851                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        18806851                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      5522344                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        5522344                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      5677369                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       5677369                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 151091699493                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 151091699493                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 151091699493                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 151091699493                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     21734370                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     21734370                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     24484220                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     24484220                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.254083                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.254083                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.231879                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.231879                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 27360.066576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 27360.066576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 26612.978563                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 26612.978563                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      9736256                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          451                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       382157                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     25.477110                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   112.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       624928                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           624928                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      4271927                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      4271927                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      4271927                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      4271927                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data      1250417                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total      1250417                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data      1375412                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      1375412                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data 110981465993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 110981465993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data 121994052993                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 121994052993                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.057532                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.057532                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.056175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.056175                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 88755.563938                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 88755.563938                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 88696.370973                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 88696.370973                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements               1374259                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1095250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1095250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 26077.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 26077.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2259500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2259500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 53797.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 53797.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data     11805513                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       11805513                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      4928526                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      4928526                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 100397670750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 100397670750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     16734039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     16734039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.294521                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.294521                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 20370.729656                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 20370.729656                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      4271927                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      4271927                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       656599                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       656599                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  60584346250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  60584346250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.039237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.039237                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 92269.933780                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 92269.933780                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data      2594825                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total      2594825                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data       155025                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total       155025                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.056376                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.056376                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data  11012587000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total  11012587000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 88104.220169                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 88104.220169                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      4406513                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       4406513                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       593818                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       593818                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  50694028743                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  50694028743                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      5000331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      5000331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 85369.639760                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 85369.639760                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       593818                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       593818                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  50397119743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  50397119743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 84869.639760                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 84869.639760                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1018.942322                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            20182353                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           1375425                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             14.673539                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          295207750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1018.942322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.995061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.995061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          50344037                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         50344037                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 2516097                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            227223856                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  9577372                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              2637972                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                500244                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             3208797                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              91739091                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  213                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           6523050                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      50915806                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    4193675                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           3709219                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    235432137                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                1000570                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  6395121                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   99                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         242455541                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.459840                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.748544                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               225168507     92.87%     92.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  266011      0.11%     92.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 1247506      0.51%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  802705      0.33%     93.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                 1280088      0.53%     94.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  513709      0.21%     94.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 2585890      1.07%     95.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                 1611682      0.66%     96.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 8979443      3.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           242455541                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.017296                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.209994                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      6395019                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          6395019                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      6395019                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         6395019                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          102                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            102                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          102                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           102                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      4810750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      4810750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      4810750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      4810750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      6395121                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      6395121                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      6395121                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      6395121                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 47164.215686                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 47164.215686                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 47164.215686                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 47164.215686                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           81                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           81                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      3574750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      3574750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      3574750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      3574750                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 44132.716049                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 44132.716049                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 44132.716049                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 44132.716049                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     2                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      6395019                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        6395019                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          102                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      4810750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      4810750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      6395121                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      6395121                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 47164.215686                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 47164.215686                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           81                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           81                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      3574750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      3574750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 44132.716049                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 44132.716049                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           67.570862                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             6395100                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                81                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          78951.851852                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          295203750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    67.570862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.131974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.131974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          12790323                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         12790323                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   500244                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   5186785                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                28233803                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              86485873                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                19484505                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               21500652                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   82                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1339                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                28320339                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           154                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          201                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 355                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                86480136                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               80980117                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 42904856                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 53827920                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.333989                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.797074                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         62                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads               12500873                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              16000294                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                129715                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           6733634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            62.365649                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          119.268370                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1990125     29.55%     29.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19             1262354     18.75%     48.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              534997      7.95%     56.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39             1072650     15.93%     72.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              261572      3.88%     76.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              293147      4.35%     80.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69              120887      1.80%     82.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              216603      3.22%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               57363      0.85%     86.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               67519      1.00%     87.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             37513      0.56%     87.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             45912      0.68%     88.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             34115      0.51%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             26396      0.39%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             13804      0.21%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             11563      0.17%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              5560      0.08%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              4269      0.06%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              1918      0.03%     89.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              1328      0.02%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               643      0.01%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               453      0.01%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               350      0.01%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               326      0.00%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               345      0.01%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               661      0.01%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               877      0.01%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              1249      0.02%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289              1007      0.01%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299              1243      0.02%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          666885      9.90%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             6733634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               19484020                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               21499442                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                    12373                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     9306                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                6395135                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       29                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  12032293250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  12032293250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  12032293250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  60910986500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  12032293250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                500244                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 3875222                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               44314305                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                 10468322                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            183297127                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              86738218                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               468824                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                906910                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1680                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             182517294                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands          109317796                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  268712983                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                70509030                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 36125517                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             59296688                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                50021009                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 20822562                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       309811212                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      167593576                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                21657434                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  38725054                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       242455541                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       86584095                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     305                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      86716651                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   182                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            47762225                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            27441                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                172                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          242447642                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.357672                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.315602                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                218247911     90.02%     90.02% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  6494059      2.68%     92.70% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  4883929      2.01%     94.71% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1960391      0.81%     95.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  2389806      0.99%     96.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  2302334      0.95%     97.46% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  2056946      0.85%     98.30% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1737137      0.72%     99.02% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  2375129      0.98%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            242447642                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  51646      0.72%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd           124690      1.74%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      2.46% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                750044     10.45%     12.91% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite              1749893     24.38%     37.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          3875093     54.00%     91.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          625019      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      5500161      6.34%      6.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     34586974     39.89%     46.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           26      0.00%     46.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          282      0.00%     46.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd      1250050      1.44%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     47.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      2250012      2.59%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     50.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      2000000      2.31%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      3242697      3.74%     56.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      6250225      7.21%     63.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     16386903     18.90%     82.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite     15249321     17.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      86716651                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.357660                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            7176385                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.082757                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               336110372                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               72846547                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       40079214                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 86947133                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                61500082                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        40998518                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   42582114                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    45810761                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         86715834                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     19629464                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      811                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          41128893                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       3458211                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    21499429                       # Number of stores executed (Count)
system.cpu3.numRate                          0.357657                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           7899                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1188404                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   21714069                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     38822124                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             11.165827                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        11.165827                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.089559                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.089559                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  70600519                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 23672213                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   35999371                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  25749322                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   17290122                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  21548545                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 48046265                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      19492830                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     21500724                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       250643                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       250787                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                4210079                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          4208964                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              284                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             3717225                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                3717080                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999961                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    309                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            327                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts       42260031                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              244                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    236821070                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.163930                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.909221                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      225455599     95.20%     95.20% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        4003128      1.69%     96.89% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        1218934      0.51%     97.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1123248      0.47%     97.88% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        2080635      0.88%     98.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         681974      0.29%     99.05% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          25260      0.01%     99.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         730922      0.31%     99.37% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1501370      0.63%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    236821070                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            21714069                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              38822124                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   12492086                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      6991718                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2207474                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  20500052                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   28831009                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           97      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     20829635     53.65%     53.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           26      0.00%     53.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          270      0.00%     53.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd      1250010      3.22%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     56.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      2250000      5.80%     62.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      2000000      5.15%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       741692      1.91%     69.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       750352      1.93%     71.67% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      6250026     16.10%     87.76% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      4750016     12.24%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     38822124                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1501370                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data     16222247                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         16222247                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     18815249                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        18815249                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      5520251                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        5520251                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      5677099                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       5677099                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 151946261993                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 151946261993                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 151946261993                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 151946261993                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     21742498                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     21742498                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     24492348                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     24492348                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.253892                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.253892                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.231791                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.231791                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 27525.245137                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 27525.245137                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 26764.772288                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 26764.772288                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      9978068                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets           32                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       384860                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     25.926488                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets           16                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       624929                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           624929                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      4269824                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      4269824                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      4269824                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      4269824                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data      1250427                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      1250427                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data      1375422                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      1375422                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data 111077144493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 111077144493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data 122121420743                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 122121420743                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.057511                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.057511                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.056157                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.056157                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 88831.370798                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 88831.370798                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 88788.328777                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 88788.328777                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements               1374265                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1685750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1685750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 41115.853659                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 41115.853659                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      3456250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      3456250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 84298.780488                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 84298.780488                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data     11815729                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       11815729                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      4926428                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      4926428                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 101265454750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 101265454750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     16742157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     16742157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.294253                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.294253                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 20555.553588                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 20555.553588                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      4269824                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      4269824                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       656604                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       656604                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  60693248750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  60693248750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.039219                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.039219                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 92435.088349                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 92435.088349                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data      2593002                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total      2593002                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data       156848                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total       156848                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total      2749850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.057039                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.057039                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total       124995                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data  11044276250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total  11044276250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 88357.744310                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 88357.744310                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      4406518                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       4406518                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       593823                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       593823                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  50680807243                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  50680807243                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      5000341                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      5000341                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 85346.655894                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 85346.655894                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       593823                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       593823                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  50383895743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  50383895743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 84846.655894                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 84846.655894                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1018.769522                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            20190762                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           1375431                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             14.679589                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          297111750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1018.769522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.994892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.994892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          50360299                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         50360299                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 2539315                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            227164710                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  9624273                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              2619085                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                500259                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             3216953                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              91837841                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  234                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           6545552                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      50973571                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    4210079                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           3717432                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    235401764                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                1000602                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           22                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  6418343                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  108                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         242447642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.460264                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.749764                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               225174151     92.88%     92.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  236524      0.10%     92.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 1249535      0.52%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  813489      0.34%     93.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 1275165      0.53%     94.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  494757      0.20%     94.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 2580789      1.06%     95.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                 1631073      0.67%     96.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 8992159      3.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           242447642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.017364                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.210239                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      6418241                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          6418241                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      6418241                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         6418241                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          102                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            102                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          102                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           102                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      4149000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      4149000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      4149000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      4149000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      6418343                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      6418343                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      6418343                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      6418343                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 40676.470588                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 40676.470588                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 40676.470588                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 40676.470588                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           81                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           81                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      2986000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      2986000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      2986000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      2986000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 36864.197531                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 36864.197531                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 36864.197531                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 36864.197531                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     2                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      6418241                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        6418241                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          102                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          102                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      4149000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      4149000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      6418343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      6418343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 40676.470588                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 40676.470588                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           81                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           81                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      2986000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      2986000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 36864.197531                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 36864.197531                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           67.539959                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             6418322                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                81                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          79238.543210                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          297107750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    67.539959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.131914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.131914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           74                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           74                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.144531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          12836767                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         12836767                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   500259                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   5197419                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                29188684                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              86584400                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                19492830                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               21500724                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   87                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1557                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                29273693                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           151                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          204                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 355                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                86577749                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               81077732                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 42976272                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 53923973                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.334402                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.796979                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads               12501106                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              16000356                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                135512                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           6741726                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            62.822881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          119.845624                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2006271     29.76%     29.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19             1264313     18.75%     48.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              530363      7.87%     56.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39             1012790     15.02%     71.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              279846      4.15%     75.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              271923      4.03%     79.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69              134162      1.99%     81.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              210854      3.13%     84.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               66362      0.98%     85.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               77938      1.16%     86.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             42736      0.63%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             54911      0.81%     88.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             41904      0.62%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             35366      0.52%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             16041      0.24%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             13284      0.20%     89.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              5164      0.08%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              4050      0.06%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              1694      0.03%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              1246      0.02%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               606      0.01%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               483      0.01%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               264      0.00%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               244      0.00%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               254      0.00%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               340      0.01%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               535      0.01%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               674      0.01%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               474      0.01%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               366      0.01%     90.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          666268      9.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1772                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             6741726                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               19492173                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               21499429                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                    12364                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     9305                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                6418348                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  12032293500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  12032293500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  12032293500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  60910986250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  12032293500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                500259                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 3878349                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               45274249                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 10515542                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            182278922                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              86836904                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               468829                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                943387                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  2246                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             181533326                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands          109514429                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  269057587                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                70599917                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 36125658                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             59490812                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                50023518                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 20318892                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       309901725                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      167790980                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                21714069                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  38822124                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   561                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1180                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    92                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   162                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    36                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   109                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                   100                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2282                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  561                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1180                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   92                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  162                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   36                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  109                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   42                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                  100                       # number of overall hits (Count)
system.l2.overallHits::total                     2282                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2159                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1754175                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  48                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data             1375153                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  40                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data             1375114                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  34                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data             1375144                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5881867                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2159                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1754175                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 48                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data            1375153                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 40                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data            1375114                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 34                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data            1375144                       # number of overall misses (Count)
system.l2.overallMisses::total                5881867                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      176432250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   152859919000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        4011500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data   120151058500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        3181500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data   120877841500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        2566750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data   121008235250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       515083246250                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     176432250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  152859919000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       4011500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data  120151058500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       3181500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data  120877841500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       2566750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data  121008235250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      515083246250                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2720                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1755355                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               140                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data           1375315                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data           1375223                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                76                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data           1375244                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5884149                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2720                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1755355                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              140                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data          1375315                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data          1375223                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               76                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data          1375244                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5884149                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.793750                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.999328                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.342857                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999882                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.526316                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999921                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.447368                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999927                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999612                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.793750                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.999328                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.342857                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999882                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.526316                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999921                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.447368                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999927                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999612                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 81719.430292                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 87140.632491                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 83572.916667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 87372.865783                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 79537.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 87903.869425                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 75492.647059                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 87996.773611                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87571.386135                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 81719.430292                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 87140.632491                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 83572.916667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 87372.865783                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 79537.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 87903.869425                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 75492.647059                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 87996.773611                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87571.386135                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2501520                       # number of writebacks (Count)
system.l2.writebacks::total                   2501520                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                 7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                40                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   125                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data                7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               40                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data               19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  125                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2150                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1754168                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              23                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data         1375150                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data         1375095                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst              20                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data         1375136                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5881742                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2150                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1754168                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             23                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data        1375150                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data        1375095                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst             20                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data        1375136                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5881742                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    165009750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data 144088778250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      2044500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data 113275122000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data 114000539750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst      1531500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data 114132110000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   485665135750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    165009750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data 144088778250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      2044500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data 113275122000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data 114000539750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst      1531500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data 114132110000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  485665135750                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.790441                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.999324                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.164286                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999880                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999907                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.263158                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999921                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999591                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.790441                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.999324                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.164286                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999880                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999907                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.263158                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999921                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999591                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 76748.720930                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 82140.808777                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 88891.304348                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 82372.920772                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 82903.755559                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst        76575                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 82996.961755                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82571.648969                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 76748.720930                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 82140.808777                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 88891.304348                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 82372.920772                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 82903.755559                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst        76575                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 82996.961755                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82571.648969                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5849303                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            561                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             92                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             36                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             42                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                731                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2159                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           48                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           40                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           34                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2281                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    176432250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      4011500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      3181500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      2566750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    186192000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2720                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          140                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           76                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3012                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.793750                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.342857                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.526316                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.447368                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.757304                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 81719.430292                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 83572.916667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 79537.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 75492.647059                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81627.356423                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            9                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           25                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           40                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total             88                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2150                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           23                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst           20                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2193                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    165009750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      2044500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst      1531500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    168585750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.790441                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.164286                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.263158                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.728088                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 76748.720930                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 88891.304348                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst        76575                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76874.487004                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               183                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                13                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   219                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          595065                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          593799                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          593771                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          593787                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2376422                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  50047186250                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  49957353500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  49936675000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  49924013000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   199865227750                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        595248                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        593811                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        593784                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        593798                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2376641                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999693                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999980                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999978                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999981                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999908                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 84103.730265                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 84131.757548                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 84100.899168                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 84077.308867                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84103.424287                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       595065                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       593799                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       593771                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       593787                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2376422                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  47071861250                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  46988358500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  46967820000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  46955078000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 187983117750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999693                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999980                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999978                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999981                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999908                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 79103.730265                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 79131.757548                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 79100.899168                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 79077.308867                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 79103.424287                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           997                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           150                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data            96                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data            89                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1332                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data      1159110                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       781354                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       781343                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       781357                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3503164                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data 102812732750                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  70193705000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  70941166500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  71084222250                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 315031826500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data      1160107                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       781504                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       781439                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       781446                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3504496                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.999141                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999808                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999877                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999886                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999620                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 88699.720260                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 89835.983434                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 90793.885016                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 90975.344497                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 89927.798556                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data           19                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            37                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data      1159103                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       781351                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       781324                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       781349                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3503127                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  97016917000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  66286763500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  67032719750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  67177032000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 297513432250                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.999135                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999804                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999853                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999876                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999609                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 83699.996463                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 84836.089670                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 85793.754896                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 85975.706119                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 84927.960719                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               47                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data               15                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   77                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data           48                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data           15                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            9                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               78                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.020833                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.012821                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        13750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        13750                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.020833                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.012821                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        13750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        13750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2115                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2115                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2115                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2115                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2502078                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2502078                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2502078                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2502078                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32530.966419                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11760946                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5882071                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999457                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.892356                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       20.614898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    11997.971859                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.163227                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     6830.245042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     6803.281233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.127801                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     6876.670003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000058                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.366149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.208443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.207620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.209859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.992766                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  334                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2686                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                27497                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2251                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99970655                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99970655                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   1250904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples      1116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    877181.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    687606.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    687576.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    687550.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000019000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000229806000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        68932                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        68932                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            4932751                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           1183299                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    1470532                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    625452                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  2941064                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1250904                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      5.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     23.81                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              2941064                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             1250904                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 519626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 533739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 393418                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 397160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 282423                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 285421                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 127581                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 123704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  78896                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  75706                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 57672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 46239                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                  6196                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                  5515                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                  3478                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                  2449                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                  1215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                   575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 59809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 61665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 69589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 73007                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 73624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 72477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 72064                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 70041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 69819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 69736                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 69630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 69598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 69564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 69415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 69359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 69347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 69272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 69674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  2623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                   410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                    66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        68932                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     40.205478                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    36.296033                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    57.364381                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-255        68893     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-511           15      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-767            7      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::768-1023            6      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1024-1279            8      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::1280-1535            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::13568-13823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        68932                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        68932                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.146681                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.110002                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     1.166301                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16            7708     11.18%     11.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            1075      1.56%     12.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           47453     68.84%     81.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            1131      1.64%     83.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20           10546     15.30%     98.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             147      0.21%     98.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22             668      0.97%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23               6      0.01%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             182      0.26%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26               8      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28               8      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        68932                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               94114048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            40028928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             1290236034.38944626                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             548767866.44625747                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  72943014500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     34801.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        35712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data     28069792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data     22003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data     22002432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data     22001600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     40028384                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 489585.882652884116                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 384816697.250304222107                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 4386.970274667420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 301650708.268296599388                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 301637547.357472598553                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 3509.576219733936                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 301626141.234758496284                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 548760408.596790552139                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst         1116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       877198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       687606                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       687576                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       687550                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1250904                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     44618500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  39655649358                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      1102000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data  30085960574                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data  30138102558                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data  30373848100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1459723115888                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     39980.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     45207.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst    110200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     43754.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     43832.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     44176.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   1166934.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        35712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data     28070336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data     22003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data     22002432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data     22001600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      94114048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        35712                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        36288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     40028928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     40028928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          558                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       438599                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data       343803                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data       343788                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data       343775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        1470532                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       625452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        625452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       489586                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    384824155                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst         4387                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    301650708                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    301637547                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst         3510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    301626141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       1290236034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       489586                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst         4387                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst         3510                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       497482                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    548767866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       548767866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    548767866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       489586                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    384824155                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst         4387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    301650708                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    301637547                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst         3510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    301626141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      1839003901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             2941047                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1250887                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       183674                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       183811                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       183700                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       183732                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       183762                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       184358                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       184056                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       184458                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       183810                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       183724                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       183622                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       183700                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       183648                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       183718                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       183604                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       183670                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        78088                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        78129                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        78128                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        78120                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        78174                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        78474                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        78206                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        78612                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        78152                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        78156                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        78106                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        78144                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        78120                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        78100                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        78068                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        78110                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            71478609090                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           5882094000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      130299549090                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               24303.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          44303.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            1470142                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           1014301                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          81.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      1707491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    78.560817                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    71.332917                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    50.090129                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        19848      1.16%      1.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      1520135     89.03%     90.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191        64364      3.77%     93.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255        35808      2.10%     96.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319        40860      2.39%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383        24798      1.45%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447         1206      0.07%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511          344      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575          128      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      1707491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             94113504                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          40028384                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            1290.228577                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             548.760409                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  11.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               8.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              3.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              59.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  27027731604                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   4129400000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  41786148146                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1250558.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples      1070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    876823.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    687592.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    687486.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    687574.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000019000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000269748000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        68895                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        68895                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            4935228                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           1183014                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    1470300                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    625279                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  2940600                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1250558                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    31                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      5.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     25.93                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              2940600                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             1250558                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 520274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 534616                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 394141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 397580                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 282515                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 285563                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 126728                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 123005                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  78499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  75297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 57500                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 45938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                  5964                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                  5150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                  3381                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                  2559                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                  1274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                   572                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 59794                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 61662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 69635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 73043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 73629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 72481                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 72046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 69990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 69804                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 69667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 69557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 69569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 69576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 69419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 69306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 69319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 69243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 69604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  2571                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                   430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                    72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        68895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     40.214587                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    36.294934                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    57.469653                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-255        68866     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-511            7      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-767            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::768-1023            6      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1024-1279            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::1280-1535           11      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::13568-13823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        68895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        68895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.151201                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.114099                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     1.173413                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16            7755     11.26%     11.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            1005      1.46%     12.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           47333     68.70%     81.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            1074      1.56%     82.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20           10685     15.51%     98.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             154      0.22%     98.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22             679      0.99%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23               5      0.01%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             186      0.27%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26               9      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28               9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        68895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    992                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               94099200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            40017856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             1290032478.96870160                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             548616077.27475393                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  72942292250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     34807.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        34240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data     28058336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data     22002944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data     21999552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data     22002368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     40016864                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 469405.819389413984                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 384659643.714471161366                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 5264.364329600904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 301644566.509912073612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 301598064.625000596046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 5264.364329600904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 301636669.963417708874                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 548602477.666902542114                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst         1070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       876854                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       687592                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       687486                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       687574                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1250558                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     41043500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  37000629200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       402000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data  29925109804                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data  29922501514                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst       481500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data  30276383402                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1460100259742                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     38358.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     42197.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     43521.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     43524.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     40125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     44033.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   1167559.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        34240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data     28059328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data     22002944                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data     21999552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data     22002368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      94099200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        34240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        35008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     40017856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     40017856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          535                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       438427                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data       343796                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data       343743                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data       343787                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        1470300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       625279                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        625279                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       469406                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    384673243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst         5264                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    301644567                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    301598065                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst         5264                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    301636670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       1290032479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       469406                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst         5264                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst         5264                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       479935                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    548616077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       548616077                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    548616077                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       469406                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    384673243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst         5264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    301644567                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    301598065                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst         5264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    301636670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      1838648556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             2940569                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1250527                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       183676                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       183752                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       183628                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       183720                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       183710                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       184340                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       184044                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       184292                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       183820                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       183684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       183612                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       183708                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       183665                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       183688                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       183592                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       183638                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        78080                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        78124                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        78130                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        78126                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        78134                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        78460                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        78206                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        78464                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        78152                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        78122                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        78104                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        78150                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        78115                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        78054                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        78054                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        78052                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            68355170920                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           5881138000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      127166550920                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               23245.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          43245.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            1469918                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           1014357                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          81.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      1706821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    78.575944                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    71.343700                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    50.107419                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        19619      1.15%      1.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      1519770     89.04%     90.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        64160      3.76%     93.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        35721      2.09%     96.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319        41109      2.41%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383        24769      1.45%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447         1242      0.07%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511          315      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575          116      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      1706821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             94098208                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          40016864                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            1290.018879                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             548.602478                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  11.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               8.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              3.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              59.28                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  27053186658                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   4129400000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  41760693092                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples   1250904.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples      1030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    877199.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples    687588.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples    687514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples    687584.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000213919000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        68901                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        68901                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            4936352                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState           1183333                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                    1470481                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    625452                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  2940962                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                 1250904                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      5.38                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     25.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              2940962                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5             1250904                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 520641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 535071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 393668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 397057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 282567                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 285464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                 127048                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                 123373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  78485                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  75302                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                 57288                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                 45824                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                  6040                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                  5172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                  3379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                  2586                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                  1337                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                   604                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 59952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 61733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 69660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 73070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 73620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 72416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 72036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 70094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 69823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 69683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 69603                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 69585                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 69549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 69442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 69342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 69295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 69241                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 69617                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  2519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                   425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                    92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                    76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        68901                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     40.216717                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    36.315916                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    56.762882                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-255        68861     99.94%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-511           18      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::512-767            6      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::768-1023            9      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::1024-1279            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::1280-1535            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::13568-13823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        68901                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        68901                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.154729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.118028                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     1.166884                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16            7610     11.04%     11.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             991      1.44%     12.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           47521     68.97%     81.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19            1084      1.57%     83.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20           10632     15.43%     98.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             151      0.22%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22             721      1.05%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23               7      0.01%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             167      0.24%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26              10      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28               7      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        68901                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                    672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               94110784                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            40028928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             1290191287.29264450                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             548767866.44625747                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  72943200000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     34802.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst        32960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data     28070368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data     22002816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data     22000448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data     22002688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     40028128                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 451857.938290744263                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 384824593.796798646450                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 6141.758384534388                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 301642811.721802234650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 301610348.141769647598                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 5264.364329600904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 301641056.933692336082                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 548756899.020570755005                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst         1030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       877220                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data       687588                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data       687514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data       687584                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks      1250904                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     41436000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data  36985950028                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst       469000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data  29956863368                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data  30042676898                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst       410000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data  30244519630                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 1459587815102                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     40229.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     42162.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     43568.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     43697.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     34166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     43986.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   1166826.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        32960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data     28071040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data     22002816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data     22000448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data     22002688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      94110784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        32960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        33792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     40028928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     40028928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data       438610                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data       343794                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data       343757                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data       343792                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total        1470481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       625452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        625452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       451858                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    384833806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst         6142                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data    301642812                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data    301610348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst         5264                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data    301641057                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       1290191287                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       451858                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst         6142                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst         5264                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       463264                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    548767866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       548767866                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    548767866                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       451858                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    384833806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst         6142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data    301642812                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data    301610348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst         5264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data    301641057                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      1838959154                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             2940941                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts            1250879                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0       183682                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1       183770                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2       183702                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3       183776                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4       183732                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5       184364                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6       184056                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7       184474                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8       183812                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9       183684                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10       183608                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11       183706                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12       183645                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13       183676                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14       183622                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15       183632                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        78082                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        78162                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        78126                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        78156                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        78132                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        78498                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        78220                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        78662                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        78150                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        78122                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        78110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        78148                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        78111                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        78060                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        78088                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        78052                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            68453504924                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           5881882000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat      127272324924                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               23276.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          43276.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits            1470146                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits           1014516                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          81.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples      1707158                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    78.574004                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    71.346966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    50.092107                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        19368      1.13%      1.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127      1520455     89.06%     90.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        64053      3.75%     93.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255        35875      2.10%     96.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319        40906      2.40%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383        24833      1.45%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447         1232      0.07%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511          310      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575          126      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total      1707158                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             94110112                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          40028128                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            1290.182075                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             548.756899                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  11.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               8.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              3.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              59.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  27051490732                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   4129400000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  41762389018                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples   1250674.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples      1082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    877043.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples    687514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples    687614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples    687564.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000019000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000186384000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        68889                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        68889                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            4934414                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState           1183190                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                    1470428                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    625337                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  2940856                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                 1250674                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    21                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      5.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     24.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              2940856                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5             1250674                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 520285                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 534587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 393494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 397150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 282437                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 285277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                 127253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                 123375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  78570                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  75331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                 57368                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                 46092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                  6167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                  5453                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                  3523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                  2530                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                  1316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                   620                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 59802                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 61607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 69592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 73064                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 73690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 72513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 72059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 70019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 69809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 69716                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 69630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 69591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 69551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 69405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 69315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 69259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 69219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 69628                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  2551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                   436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                   101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        68889                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     40.221951                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    36.313787                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    56.836004                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-255        68854     99.95%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-511            9      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::512-767            9      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::768-1023            8      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::1024-1279            8      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::13568-13823            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        68889                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        68889                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.154582                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.117401                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     1.174446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16            7719     11.20%     11.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17            1040      1.51%     12.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           47250     68.59%     81.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19            1081      1.57%     82.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20           10713     15.55%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             151      0.22%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22             738      1.07%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23              13      0.02%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24             168      0.24%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26               9      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28               7      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        68889                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                    672                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               94107392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            40021568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             1290144785.40773296                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             548666966.12994015                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  72942861000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     34804.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        34624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data     28065376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data     22000448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data     22003648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data     22002048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     40020832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 474670.183719014865                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 384756157.060513854027                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 4386.970274667420                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 301610348.141769647598                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 301654217.844516336918                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 3509.576219733936                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 301632282.993143022060                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 548656876.098308324814                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst         1082                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       877064                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data       687514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data       687614                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data       687564                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks      1250674                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     40696500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data  37952879844                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst       341500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data  29914249864                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data  30208453048                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst       358000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data  30312692438                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 1459173235518                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     37612.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     43272.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     34150.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     43510.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     43932.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     44750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     44087.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   1166709.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        34624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data     28066048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data     22000448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data     22003648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data     22002048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      94107392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        34624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        35200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     40021568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     40021568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data       438532                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data       343757                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data       343807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data       343782                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total        1470428                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       625337                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        625337                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       474670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    384765370                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst         4387                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data    301610348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data    301654218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst         3510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data    301632283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       1290144785                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       474670                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst         4387                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst         3510                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       482567                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    548666966                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       548666966                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    548666966                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       474670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    384765370                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst         4387                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data    301610348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data    301654218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst         3510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data    301632283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      1838811752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             2940835                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts            1250651                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0       183682                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1       183798                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2       183702                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3       183786                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4       183764                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5       184326                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6       184046                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7       184330                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8       183792                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9       183706                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10       183626                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11       183704                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12       183637                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13       183668                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14       183636                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15       183632                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        78080                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        78162                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        78124                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        78154                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        78146                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        78422                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        78198                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        78502                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        78140                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        78130                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        78110                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        78150                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        78115                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        78062                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        78096                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        78060                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            69612971194                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           5881670000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat      128429671194                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               23671.16                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          43671.16                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits            1470082                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits           1014257                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          81.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples      1707147                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    78.568250                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    71.342632                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    50.079141                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        19507      1.14%      1.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127      1520120     89.04%     90.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191        64297      3.77%     93.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255        35679      2.09%     96.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319        41136      2.41%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383        24780      1.45%     99.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447         1183      0.07%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511          332      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575          113      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total      1707147                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             94106720                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          40020832                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            1290.135573                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             548.656876                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  11.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               8.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              3.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              59.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  27041001457                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   4129400000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  41772878293                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3505319                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501520                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3342200                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               102                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2376422                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2376422                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3505319                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port      4402109                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port      4401408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls2.port      4401997                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls3.port      4401790                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17607304                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17607304                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    134142976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    134117056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls2.port    134139712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls3.port    134128960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536528704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536528704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              101                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5881843                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5881843    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5881843                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer10.occupancy         5894147229                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy         5892383034                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer8.occupancy          5893669860                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (Ratio)
system.membus.reqLayer9.occupancy          5892787554                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer9.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29751336992                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11725563                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5846497                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3508494                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5003598                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2214                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6723320                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              179                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             179                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2376816                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2376816                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3031                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3505464                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7648                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      5266068                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          290                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      4125298                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          159                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      4124942                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          159                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      4124981                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17649545                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       315136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port    152487488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         9280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port    128017536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port    128009664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port    128011072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536860160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5850566                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160171648                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          11734793                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001072                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.038663                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                11723917     99.91%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    9889      0.08%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     340      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     578      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                      69      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            11734793                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  72943279750                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         4193475750                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2044980                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1316930218                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            64223                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy       1031592186                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            115205                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy        1031677718                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             71184                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy        1031588683                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      11765319                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      5880641                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5862                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5660                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          202                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
