// #0 
// NVDLA TRACE config: Resnet_TinyYoLo_pdp_merge_pattern
//---------- Layer:layer0, scenario:CONV_SDP----------
//----------## Layer:layer0: memory preparation, begin----------
mem_load(pri_mem, 0x80000000L, "layer0_input.dat");
mem_load(pri_mem, 0x80031000L, "preload_weight1.dat");
//----------## Layer:layer0: memory preparation, end----------
//----------## Layer:layer0: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
//----------## Layer:layer0: set producer pointer, end----------
//----------## Layer:layer0: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:layer0: LUT programming, end----------
//----------## Layer:layer0: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0xd0011);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x11
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0xd
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010001);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x1
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x6f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x6f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x1bL);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x1bL
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xe0L);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0xe0
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1b0004L);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x4L
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x1b
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x1880L);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x1880
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80000000L);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x80000000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1b0004L);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x4L
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0L);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x53);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0xe);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0xe
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x73);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x2
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x2
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ffL);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x8ffL
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x9000);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0xd0011);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x11
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0xd
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x9f);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0x9f
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x9000);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1b0004);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x4
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x1b
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x9f);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0x9f
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x53);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x80d00000L);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x80d00000L
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00ffL);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0xffL
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0L);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80031000L);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x80031000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xffL);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0xffL
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x81000000L);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x81000000L
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xffL);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0xffL
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80079000L);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x80079000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3L);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x3L
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x7f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10001);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x1
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x1
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:layer0: configuraion, end----------
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0, 0x1);
//----------## Layer:layer0: operation enable, begin----------
//----------#### Layer:layer0: operation enable, block:NVDLA_CDMA, begin --
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer0: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:layer0: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, layer0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:layer0: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:layer0: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:layer0: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:layer0: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:layer0: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:layer0: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer0: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:layer0: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer0: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:layer0: operation enable, end----------
//----------## Layer:layer0: interrupt handling, begin----------
intr_notify(SDP_0, layer0_SDP_0_INTERRUPT);
intr_notify(CACC_0, layer0_CACC_0_INTERRUPT);
intr_notify(CDMA_DAT_0, layer0_CDMA_DAT_0_INTERRUPT);
intr_notify(CDMA_WT_0, layer0_CDMA_WT_0_INTERRUPT);
//----------## Layer:layer0: interrupt handling, end----------
//----------## Layer:layer0: result checker, begin----------
check_nothing(layer0_SDP_0_INTERRUPT);
check_nothing(layer0_CACC_0_INTERRUPT);
check_nothing(layer0_CDMA_WT_0_INTERRUPT);
check_nothing(layer0_CDMA_DAT_0_INTERRUPT);
//----------## Layer:layer0: result checker, end----------

// #1 
// NVDLA TRACE config: Resnet_TinyYoLo_pdp_merge_pattern
//---------- Layer:layer1, scenario:CONV_SDP----------
//----------## Layer:layer1:check status, begin----------
poll_field_not_equal(NVDLA_CACC.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CDMA.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_SDP.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CMAC_A.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CMAC_B.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CSC.S_STATUS_0, 0x30000,0x10000);
//----------## Layer:layer1:check status, end----------


//----------## Layer:layer1: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
//----------## Layer:layer1: set producer pointer, end----------
//----------## Layer:layer1: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:layer1: LUT programming, end----------
//----------## Layer:layer1: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0xa0014);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x14
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010000);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x1
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x6f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x6f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x1bL);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x1bL
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xe0L);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0xe0
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x1b
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x1880L);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x1880
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80000018L);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x80000018L
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0L);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x53);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0xe);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0xe
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x73);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x2
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x2
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ffL);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x8ffL
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x9000);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0xa0014);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x14
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x9000);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1b0005);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x5
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x1b
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x53);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x80d00000L);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x80d00000L
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00ffL);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0xffL
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0L);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80031000L);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x80031000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xffL);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0xffL
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x81000000L);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x81000000L
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xffL);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0xffL
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80079020L);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x80079020L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3L);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x3L
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x7f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10000);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x1
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:layer1: configuraion, end----------
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0, 0x1);
//----------## Layer:layer1: operation enable, begin----------
//----------#### Layer:layer1: operation enable, block:NVDLA_CDMA, begin --
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer1: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:layer1: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:layer1: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:layer1: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:layer1: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:layer1: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:layer1: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:layer1: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer1: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:layer1: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer1: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:layer1: operation enable, end----------
//----------## Layer:layer1: interrupt handling, begin----------
intr_notify(SDP_1, layer1_SDP_1_INTERRUPT);
intr_notify(CACC_1, layer1_CACC_1_INTERRUPT);
intr_notify(CDMA_WT_1, layer1_CDMA_WT_1_INTERRUPT);
intr_notify(CDMA_DAT_1, layer1_CDMA_DAT_1_INTERRUPT);
//----------## Layer:layer1: interrupt handling, end----------
//----------## Layer:layer1: result checker, begin----------
check_nothing(layer1_SDP_1_INTERRUPT);
check_nothing(layer1_CDMA_WT_1_INTERRUPT);
check_nothing(layer1_CACC_1_INTERRUPT);
check_nothing(layer1_CDMA_DAT_1_INTERRUPT);
//----------## Layer:layer1: result checker, end----------

// #2 
// NVDLA TRACE config: Resnet_TinyYoLo_pdp_merge_pattern
//---------- Layer:layer2, scenario:CONV_SDP----------
//----------## Layer:layer2:check status, begin----------
poll_field_not_equal(NVDLA_CACC.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CDMA.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_SDP.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CMAC_A.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CMAC_B.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CSC.S_STATUS_0, 0x3,0x1);
//----------## Layer:layer2:check status, end----------


//----------## Layer:layer2: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
//----------## Layer:layer2: set producer pointer, end----------
//----------## Layer:layer2: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:layer2: LUT programming, end----------
//----------## Layer:layer2: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0xa0014);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x14
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010000);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x1
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x6f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x6f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x1bL);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x1bL
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xe0L);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0xe0
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x1b
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x1880L);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x1880
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80000038L);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x80000038L
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0L);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x53);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0xe);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0xe
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x73);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x2
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x2
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ffL);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x8ffL
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x9000);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0xa0014);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x14
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x9000);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1b0005);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x5
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x1b
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x53);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x80d00000L);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x80d00000L
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00ffL);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0xffL
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0L);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80031000L);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x80031000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xffL);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0xffL
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x81000000L);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x81000000L
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xffL);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0xffL
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80079040L);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x80079040L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3L);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x3L
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x7f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10000);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x1
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:layer2: configuraion, end----------
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0, 0x1);
//----------## Layer:layer2: operation enable, begin----------
//----------#### Layer:layer2: operation enable, block:NVDLA_CDMA, begin --
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer2: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:layer2: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:layer2: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:layer2: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:layer2: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:layer2: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:layer2: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:layer2: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer2: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:layer2: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer2: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:layer2: operation enable, end----------
//----------## Layer:layer2: interrupt handling, begin----------
intr_notify(SDP_0, layer2_SDP_0_INTERRUPT);
intr_notify(CACC_0, layer2_CACC_0_INTERRUPT);
intr_notify(CDMA_DAT_0, layer2_CDMA_DAT_0_INTERRUPT);
intr_notify(CDMA_WT_0, layer2_CDMA_WT_0_INTERRUPT);
//----------## Layer:layer2: interrupt handling, end----------
//----------## Layer:layer2: result checker, begin----------
check_nothing(layer2_CDMA_DAT_0_INTERRUPT);
check_nothing(layer2_SDP_0_INTERRUPT);
check_nothing(layer2_CDMA_WT_0_INTERRUPT);
check_nothing(layer2_CACC_0_INTERRUPT);
//----------## Layer:layer2: result checker, end----------

// #3 
// NVDLA TRACE config: Resnet_TinyYoLo_pdp_merge_pattern
//---------- Layer:layer3, scenario:CONV_SDP----------
//----------## Layer:layer3:check status, begin----------
poll_field_not_equal(NVDLA_CACC.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CDMA.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_SDP.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CMAC_A.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CMAC_B.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CSC.S_STATUS_0, 0x30000,0x10000);
//----------## Layer:layer3:check status, end----------


//----------## Layer:layer3: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
//----------## Layer:layer3: set producer pointer, end----------
//----------## Layer:layer3: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:layer3: LUT programming, end----------
//----------## Layer:layer3: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0xa0014);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x14
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010000);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x1
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x6f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x6f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x1bL);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x1bL
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xe0L);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0xe0
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x1b
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x1880L);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x1880
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80000058L);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x80000058L
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0L);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x53);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0xe);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0xe
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x73);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x2
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x2
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ffL);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x8ffL
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x9000);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0xa0014);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x14
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x9000);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1b0005);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x5
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x1b
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x53);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x80d00000L);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x80d00000L
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00ffL);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0xffL
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0L);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80031000L);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x80031000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xffL);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0xffL
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x81000000L);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x81000000L
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xffL);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0xffL
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80079060L);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x80079060L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3L);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x3L
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x7f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10000);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x1
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:layer3: configuraion, end----------
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0, 0x1);
//----------## Layer:layer3: operation enable, begin----------
//----------#### Layer:layer3: operation enable, block:NVDLA_CDMA, begin --
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer3: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:layer3: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:layer3: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:layer3: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:layer3: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:layer3: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:layer3: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:layer3: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer3: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:layer3: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer3: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:layer3: operation enable, end----------
//----------## Layer:layer3: interrupt handling, begin----------
intr_notify(SDP_1, layer3_SDP_1_INTERRUPT);
intr_notify(CACC_1, layer3_CACC_1_INTERRUPT);
intr_notify(CDMA_WT_1, layer3_CDMA_WT_1_INTERRUPT);
intr_notify(CDMA_DAT_1, layer3_CDMA_DAT_1_INTERRUPT);
//----------## Layer:layer3: interrupt handling, end----------
//----------## Layer:layer3: result checker, begin----------
check_nothing(layer3_SDP_1_INTERRUPT);
check_nothing(layer3_CDMA_DAT_1_INTERRUPT);
check_nothing(layer3_CACC_1_INTERRUPT);
check_nothing(layer3_CDMA_WT_1_INTERRUPT);
//----------## Layer:layer3: result checker, end----------

// #4 
// NVDLA TRACE config: Resnet_TinyYoLo_pdp_merge_pattern
//---------- Layer:layer4, scenario:CONV_SDP----------
//----------## Layer:layer4:check status, begin----------
poll_field_not_equal(NVDLA_CACC.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CDMA.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_SDP.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CMAC_A.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CMAC_B.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CSC.S_STATUS_0, 0x3,0x1);
//----------## Layer:layer4:check status, end----------


//----------## Layer:layer4: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
//----------## Layer:layer4: set producer pointer, end----------
//----------## Layer:layer4: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:layer4: LUT programming, end----------
//----------## Layer:layer4: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0xa0014);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x14
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010000);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x1
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x6f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x6f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x1bL);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x1bL
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xe0L);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0xe0
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x1b
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x1880L);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x1880
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80000078L);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x80000078L
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0L);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x53);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0xe);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0xe
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x73);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x2
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x2
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ffL);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x8ffL
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x9000);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0xa0014);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x14
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x9000);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1b0005);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x5
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x1b
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x53);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x80d00000L);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x80d00000L
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00ffL);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0xffL
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0L);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80031000L);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x80031000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xffL);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0xffL
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x81000000L);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x81000000L
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xffL);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0xffL
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x80079080L);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x80079080L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3L);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x3L
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x7f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10000);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x1
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:layer4: configuraion, end----------
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0, 0x1);
//----------## Layer:layer4: operation enable, begin----------
//----------#### Layer:layer4: operation enable, block:NVDLA_CDMA, begin --
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer4: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:layer4: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:layer4: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:layer4: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:layer4: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:layer4: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:layer4: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:layer4: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer4: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:layer4: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer4: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:layer4: operation enable, end----------
//----------## Layer:layer4: interrupt handling, begin----------
intr_notify(SDP_0, layer4_SDP_0_INTERRUPT);
intr_notify(CACC_0, layer4_CACC_0_INTERRUPT);
intr_notify(CDMA_DAT_0, layer4_CDMA_DAT_0_INTERRUPT);
intr_notify(CDMA_WT_0, layer4_CDMA_WT_0_INTERRUPT);
//----------## Layer:layer4: interrupt handling, end----------
//----------## Layer:layer4: result checker, begin----------
check_nothing(layer4_CDMA_WT_0_INTERRUPT);
check_nothing(layer4_CACC_0_INTERRUPT);
check_nothing(layer4_CDMA_DAT_0_INTERRUPT);
check_nothing(layer4_SDP_0_INTERRUPT);
//----------## Layer:layer4: result checker, end----------

// #5 
// NVDLA TRACE config: Resnet_TinyYoLo_pdp_merge_pattern
//---------- Layer:layer5, scenario:CONV_SDP----------
//----------## Layer:layer5:check status, begin----------
poll_field_not_equal(NVDLA_CACC.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CDMA.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_SDP.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CMAC_A.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CMAC_B.S_STATUS_0, 0x30000,0x10000);
poll_field_not_equal(NVDLA_CSC.S_STATUS_0, 0x30000,0x10000);
//----------## Layer:layer5:check status, end----------


//----------## Layer:layer5: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0x1);
reg_write(NVDLA_SDP.S_POINTER_0, 0x1);
reg_write(NVDLA_CSC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x1);
reg_write(NVDLA_CACC.S_POINTER_0, 0x1);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x1);
//----------## Layer:layer5: set producer pointer, end----------
//----------## Layer:layer5: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:layer5: LUT programming, end----------
//----------## Layer:layer5: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0xa0014);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x14
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010000);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x1
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x6f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x6f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x1bL);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x1bL
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xe0L);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0xe0
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x1b
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x1880L);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x1880
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x80000098L);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x80000098L
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1b0005L);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x5L
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0L);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x53);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0xe);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0xe
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x73);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x2
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x2
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ffL);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x8ffL
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x9000);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0xa0014);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x14
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0xa
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x9000);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1b0005);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x5
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x1b
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0xbf);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0xbf
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x53);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x80d00000L);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x80d00000L
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00ffL);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0xffL
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0L);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80031000L);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x80031000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xffL);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0xffL
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x81000000L);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x81000000L
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xffL);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0xffL
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x800790a0L);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x800790a0L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3L);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x3L
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x7f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10000);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x1
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:layer5: configuraion, end----------
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0, 0x1);
//----------## Layer:layer5: operation enable, begin----------
//----------#### Layer:layer5: operation enable, block:NVDLA_CDMA, begin --
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer5: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:layer5: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:layer5: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:layer5: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:layer5: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:layer5: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:layer5: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:layer5: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer5: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:layer5: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer5: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:layer5: operation enable, end----------
//----------## Layer:layer5: interrupt handling, begin----------
intr_notify(SDP_1, layer5_SDP_1_INTERRUPT);
intr_notify(CACC_1, layer5_CACC_1_INTERRUPT);
intr_notify(CDMA_WT_1, layer5_CDMA_WT_1_INTERRUPT);
intr_notify(CDMA_DAT_1, layer5_CDMA_DAT_1_INTERRUPT);
//----------## Layer:layer5: interrupt handling, end----------
//----------## Layer:layer5: result checker, begin----------
check_nothing(layer5_CDMA_WT_1_INTERRUPT);
check_nothing(layer5_CACC_1_INTERRUPT);
check_nothing(layer5_SDP_1_INTERRUPT);
check_nothing(layer5_CDMA_DAT_1_INTERRUPT);
//----------## Layer:layer5: result checker, end----------

// #6 
// NVDLA TRACE config: Resnet_TinyYoLo_pdp_merge_pattern
//---------- Layer:layer6, scenario:CONV_SDP----------
//----------## Layer:layer6:check status, begin----------
poll_field_not_equal(NVDLA_CACC.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CDMA.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_SDP.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CMAC_A.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CMAC_B.S_STATUS_0, 0x3,0x1);
poll_field_not_equal(NVDLA_CSC.S_STATUS_0, 0x3,0x1);
//----------## Layer:layer6:check status, end----------


//----------## Layer:layer6: set producer pointer, begin----------
reg_write(NVDLA_CDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_CSC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_B.S_POINTER_0, 0x0);
reg_write(NVDLA_CACC.S_POINTER_0, 0x0);
reg_write(NVDLA_CMAC_A.S_POINTER_0, 0x0);
//----------## Layer:layer6: set producer pointer, end----------
//----------## Layer:layer6: LUT programming, begin----------
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_OFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0.LUT_LO_SLOPE_UFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_UFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0.LUT_LO_SLOPE_OFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_DATA_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_DATA_0.LUT_DATA:0x0
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x0);
// NVDLA_SDP.S_LUT_LE_START_0.LUT_LE_START:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_UFLOW_SCALE:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0.LUT_LE_SLOPE_OFLOW_SCALE:0x0
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x0);
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_SELECT:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LE_INDEX_OFFSET:0x0
// NVDLA_SDP.S_LUT_INFO_0.LUT_LO_INDEX_SELECT:0x0
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0x0);
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_OFLOW_SHIFT:0x0
// NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0.LUT_LE_SLOPE_UFLOW_SHIFT:0x0
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0x0);
// NVDLA_SDP.S_LUT_LO_END_0.LUT_LO_END:0x0
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x0);
// NVDLA_SDP.S_LUT_LO_START_0.LUT_LO_START:0x0
reg_write(NVDLA_SDP.S_LUT_ACCESS_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ACCESS_TYPE:READ : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_TABLE_ID:LE : 0x0
// NVDLA_SDP.S_LUT_ACCESS_CFG_0.LUT_ADDR:0x0
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x0);
// NVDLA_SDP.S_LUT_CFG_0.LUT_UFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_OFLOW_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_HYBRID_PRIORITY:LE : 0x0
// NVDLA_SDP.S_LUT_CFG_0.LUT_LE_FUNCTION:EXPONENT : 0x0
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0x0);
// NVDLA_SDP.S_LUT_LE_END_0.LUT_LE_END:0x0
//----------## Layer:layer6: LUT programming, end----------
//----------## Layer:layer6: configuraion, begin----------
reg_write(NVDLA_CDMA.D_RESERVED_X_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_UV_LINE:0x0
// NVDLA_CDMA.D_RESERVED_X_CFG_0.RSV_PER_LINE:0x0
reg_write(NVDLA_CDMA.D_BANK_0, 0xd0011);
// NVDLA_CDMA.D_BANK_0.DATA_BANK:0x11
// NVDLA_CDMA.D_BANK_0.WEIGHT_BANK:0xd
reg_write(NVDLA_CSC.D_DILATION_EXT_0, 0x0);
// NVDLA_CSC.D_DILATION_EXT_0.Y_DILATION_EXT:0x0
// NVDLA_CSC.D_DILATION_EXT_0.X_DILATION_EXT:0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_0, 0x1010100);
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_TOP:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_RIGHT:0x1
// NVDLA_CDMA.D_ZERO_PADDING_0.PAD_BOTTOM:0x1
reg_write(NVDLA_CSC.D_ATOMICS_0, 0x6f);
// NVDLA_CSC.D_ATOMICS_0.ATOMICS:0x6f
reg_write(NVDLA_CSC.D_RELEASE_0, 0x1bL);
// NVDLA_CSC.D_RELEASE_0.RLS_SLICES:0x1bL
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0.EW_MUL_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x0);
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_LUT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_DMA_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_SAT_EN:NO : 0x0
// NVDLA_SDP.D_PERF_ENABLE_0.PERF_NAN_INF_COUNT_EN:NO : 0x0
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0xe0L);
// NVDLA_SDP.D_DST_LINE_STRIDE_0.DST_LINE_STRIDE:0xe0
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BS_ALU_CFG_0.BS_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0, 0x1b0004L);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x4L
// NVDLA_CSC.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CACC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_RESERVED_Y_CFG_0, 0x0);
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_Y_INDEX:0x0
// NVDLA_CDMA.D_RESERVED_Y_CFG_0.RSV_HEIGHT:0x0
reg_write(NVDLA_CSC.D_CONV_STRIDE_EXT_0, 0x0);
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_X_STRIDE_EXT:0x0
// NVDLA_CSC.D_CONV_STRIDE_EXT_0.CONV_Y_STRIDE_EXT:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x1b);
// NVDLA_SDP.D_DATA_CUBE_HEIGHT_0.HEIGHT:0x1b
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x1880L);
// NVDLA_SDP.D_DST_SURFACE_STRIDE_0.DST_SURFACE_STRIDE:0x1880
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0, 0x800000b8L);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_0_0.DATAIN_ADDR_LOW_0:0x800000b8L
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0.EW_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0.BS_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0.BS_MUL_OPERAND:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_MUL_CFG_0.EW_MUL_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CSC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CDMA.D_WGS_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WGS_ADDR_HIGH_0.WGS_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0, 0x1b0004L);
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_WIDTH_EXT:0x4L
// NVDLA_CDMA.D_DATAIN_SIZE_EXT_0_0.DATAIN_HEIGHT_EXT:0x1bL
reg_write(NVDLA_CDMA.D_BATCH_STRIDE_0, 0x0);
// NVDLA_CDMA.D_BATCH_STRIDE_0.BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_SCALE_0, 0x0);
// NVDLA_CDMA.D_CVT_SCALE_0.CVT_SCALE:0x0
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0.EW_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_CONV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_X_STRIDE:0x0
// NVDLA_CDMA.D_CONV_STRIDE_0.CONV_Y_STRIDE:0x0
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0, 0x0L);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_0_0.DATAIN_ADDR_HIGH_0:0x0
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x53);
// NVDLA_SDP.D_DP_EW_CFG_0.EW_LUT_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_EW_CFG_0.EW_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_EW_CFG_0.EW_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_CACC.D_CLIP_CFG_0, 0xe);
// NVDLA_CACC.D_CLIP_CFG_0.CLIP_TRUNCATE:0xe
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x73);
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_MUL_PRELU:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BS_CFG_0.BS_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BS_CFG_0.BS_RELU_BYPASS:YES : 0x1
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0, 0x20002);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_WIDTH_EXT:0x2
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_0_0.WEIGHT_HEIGHT_EXT:0x2
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_0_0, 0x8ffL);
// NVDLA_CDMA.D_WEIGHT_SIZE_0_0.BYTE_PER_KERNEL:0x8ffL
reg_write(NVDLA_CSC.D_PRA_CFG_0, 0x0);
// NVDLA_CSC.D_PRA_CFG_0.PRA_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WMB_BYTES_0, 0x9000);
// NVDLA_CDMA.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x2);
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_EW_ALU_CFG_0.EW_ALU_CVT_BYPASS:YES : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_0_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_GU:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_0_0.MEAN_RY:0x0
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0.BN_MUL_OPERAND:0x0
reg_write(NVDLA_CACC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CACC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CSC.D_BANK_0, 0xd0011);
// NVDLA_CSC.D_BANK_0.DATA_BANK:0x11
// NVDLA_CSC.D_BANK_0.WEIGHT_BANK:0xd
reg_write(NVDLA_CDMA.D_MEAN_FORMAT_0, 0x0);
// NVDLA_CDMA.D_MEAN_FORMAT_0.MEAN_FORMAT:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ENTRY_PER_SLICE_0, 0x9f);
// NVDLA_CSC.D_ENTRY_PER_SLICE_0.ENTRIES:0x9f
reg_write(NVDLA_CSC.D_WMB_BYTES_0, 0x9000);
// NVDLA_CSC.D_WMB_BYTES_0.WMB_BYTES:0x9000
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
// NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0.DST_BASE_ADDR_HIGH:0x0
reg_write(NVDLA_CACC.D_DATAOUT_MAP_0, 0x10001);
// NVDLA_CACC.D_DATAOUT_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CACC.D_DATAOUT_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_LOW_1_0.DATAIN_ADDR_LOW_1:0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_0_0, 0x1b0004);
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_WIDTH:0x4
// NVDLA_CDMA.D_DATAIN_SIZE_0_0.DATAIN_HEIGHT:0x1b
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
// NVDLA_SDP.D_CVT_SHIFT_0.CVT_SHIFT:0x0
reg_write(NVDLA_CSC.D_CYA_0, 0x0);
// NVDLA_CSC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CDMA.D_ENTRY_PER_SLICE_0, 0x9f);
// NVDLA_CDMA.D_ENTRY_PER_SLICE_0.ENTRIES:0x9f
reg_write(NVDLA_CACC.D_DATAOUT_ADDR_0, 0x0);
// NVDLA_CACC.D_DATAOUT_ADDR_0.DATAOUT_ADDR:0x0
reg_write(NVDLA_CACC.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CACC.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x53);
// NVDLA_SDP.D_DP_BN_CFG_0.BN_RELU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_PRELU:NO : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_ALGO:MAX : 0x0
// NVDLA_SDP.D_DP_BN_CFG_0.BN_ALU_BYPASS:YES : 0x1
// NVDLA_SDP.D_DP_BN_CFG_0.BN_MUL_BYPASS:YES : 0x1
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
// NVDLA_SDP.D_DST_BATCH_STRIDE_0.DST_BATCH_STRIDE:0x0
reg_write(NVDLA_CDMA.D_SURF_STRIDE_0, 0x1880L);
// NVDLA_CDMA.D_SURF_STRIDE_0.SURF_STRIDE:0x1880L
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0.EW_MUL_CVT_SCALE:0x0
reg_write(NVDLA_CSC.D_MISC_CFG_0, 0x0);
// NVDLA_CSC.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CSC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CSC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CSC.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_DATAOUT_SIZE_1_0, 0x7f);
// NVDLA_CSC.D_DATAOUT_SIZE_1_0.DATAOUT_CHANNEL:0x7f
reg_write(NVDLA_CDMA.D_LINE_UV_STRIDE_0, 0x0);
// NVDLA_CDMA.D_LINE_UV_STRIDE_0.UV_LINE_STRIDE:0x0
reg_write(NVDLA_CDMA.D_CVT_OFFSET_0, 0x0);
// NVDLA_CDMA.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_LOW_0, 0x80d00000L);
// NVDLA_CDMA.D_WMB_ADDR_LOW_0.WMB_ADDR_LOW:0x80d00000L
reg_write(NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0, 0x7f00ffL);
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_CHANNEL_EXT:0xffL
// NVDLA_CSC.D_WEIGHT_SIZE_EXT_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CSC.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0, 0x0L);
// NVDLA_CDMA.D_WEIGHT_ADDR_HIGH_0.WEIGHT_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_WEIGHT_RAM_TYPE_0.WEIGHT_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0, 0x0);
// NVDLA_CDMA.D_DAIN_ADDR_HIGH_1_0.DATAIN_ADDR_HIGH_1:0x0
reg_write(NVDLA_CDMA.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CDMA.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
// NVDLA_SDP.D_DST_DMA_CFG_0.DST_RAM_TYPE:MC : 0x1
reg_write(NVDLA_CDMA.D_MEAN_GLOBAL_1_0, 0x0);
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_BV:0x0
// NVDLA_CDMA.D_MEAN_GLOBAL_1_0.MEAN_AX:0x0
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0.EW_ALU_CVT_OFFSET:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0, 0x80031000L);
// NVDLA_CDMA.D_WEIGHT_ADDR_LOW_0.WEIGHT_ADDR_LOW:0x80031000L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0.EW_ALU_CVT_SCALE:0x0
reg_write(NVDLA_CDMA.D_DATAIN_FORMAT_0, 0xc00);
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_SIGN_OVERRIDE:UNSIGNED_INT : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_FORMAT:T_A8B8G8R8 : 0xc
// NVDLA_CDMA.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
// NVDLA_CDMA.D_DATAIN_FORMAT_0.PIXEL_MAPPING:PITCH_LINEAR : 0x0
reg_write(NVDLA_CDMA.D_WEIGHT_SIZE_1_0, 0x7f);
// NVDLA_CDMA.D_WEIGHT_SIZE_1_0.WEIGHT_KERNEL:0x7f
reg_write(NVDLA_CSC.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CSC.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_DATAIN_SIZE_1_0, 0xffL);
// NVDLA_CDMA.D_DATAIN_SIZE_1_0.DATAIN_CHANNEL:0xffL
reg_write(NVDLA_CDMA.D_WGS_ADDR_LOW_0, 0x81000000L);
// NVDLA_CDMA.D_WGS_ADDR_LOW_0.WGS_ADDR_LOW:0x81000000L
reg_write(NVDLA_CDMA.D_DAIN_RAM_TYPE_0, 0x1);
// NVDLA_CDMA.D_DAIN_RAM_TYPE_0.DATAIN_RAM_TYPE:MCIF : 0x1
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_MUL_CFG_0.BN_MUL_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_CYA_0, 0x0);
// NVDLA_CDMA.D_CYA_0.CYA:0x0
reg_write(NVDLA_CACC.D_MISC_CFG_0, 0x0);
// NVDLA_CACC.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CACC.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CSC.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CSC.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CDMA.D_PERF_ENABLE_0, 0x0);
// NVDLA_CDMA.D_PERF_ENABLE_0.DMA_EN:0x0
reg_write(NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0, 0x0);
// NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_DAIN_MAP_0, 0x10001);
// NVDLA_CDMA.D_DAIN_MAP_0.LINE_PACKED:TRUE : 0x1
// NVDLA_CDMA.D_DAIN_MAP_0.SURF_PACKED:TRUE : 0x1
reg_write(NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0, 0xffL);
// NVDLA_CSC.D_DATAIN_SIZE_EXT_1_0.DATAIN_CHANNEL_EXT:0xffL
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SHIFT_VALUE:0x0
// NVDLA_SDP.D_DP_BS_MUL_CFG_0.BS_MUL_SRC:REG : 0x0
reg_write(NVDLA_CDMA.D_WMB_ADDR_HIGH_0, 0x0);
// NVDLA_CDMA.D_WMB_ADDR_HIGH_0.WMB_ADDR_HIGH:0x0
reg_write(NVDLA_CDMA.D_PIXEL_OFFSET_0, 0x0);
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_Y_OFFSET:0x0
// NVDLA_CDMA.D_PIXEL_OFFSET_0.PIXEL_X_OFFSET:0x0
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0.EW_MUL_CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x800790c0L);
// NVDLA_SDP.D_DST_BASE_ADDR_LOW_0.DST_BASE_ADDR_LOW:0x800790c0L
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0.EW_ALU_CVT_TRUNCATE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SRC:REG : 0x0
// NVDLA_SDP.D_DP_BN_ALU_CFG_0.BN_ALU_SHIFT_VALUE:0x0
reg_write(NVDLA_CDMA.D_FETCH_GRAIN_0, 0x0);
// NVDLA_CDMA.D_FETCH_GRAIN_0.GRAINS:0x0
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
// NVDLA_SDP.D_CVT_OFFSET_0.CVT_OFFSET:0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x3L);
// NVDLA_SDP.D_DATA_CUBE_WIDTH_0.WIDTH:0x3L
reg_write(NVDLA_CACC.D_LINE_STRIDE_0, 0xe0L);
// NVDLA_CACC.D_LINE_STRIDE_0.LINE_STRIDE:0xe0L
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0.EW_MUL_OPERAND:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_BYTES_0, 0x48000L);
// NVDLA_CDMA.D_WEIGHT_BYTES_0.WEIGHT_BYTES:0x48000
reg_write(NVDLA_CMAC_B.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_B.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_B.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_CACC.D_DATAOUT_SIZE_0_0, 0x1b0003);
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_HEIGHT:0x1b
// NVDLA_CACC.D_DATAOUT_SIZE_0_0.DATAOUT_WIDTH:0x3
reg_write(NVDLA_CMAC_A.D_MISC_CFG_0, 0x0);
// NVDLA_CMAC_A.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CMAC_A.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x7f);
// NVDLA_SDP.D_DATA_CUBE_CHANNEL_0.CHANNEL:0x7f
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
// NVDLA_SDP.D_DATA_FORMAT_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_SDP.D_DATA_FORMAT_0.OUT_PRECISION:INT8 : 0x0
reg_write(NVDLA_CDMA.S_ARBITER_0, 0x3000f);
// NVDLA_CDMA.S_ARBITER_0.ARB_WMB:0x3
// NVDLA_CDMA.S_ARBITER_0.ARB_WEIGHT:0xf
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x1);
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.OUTPUT_DST:MEM : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.FLYING_MODE:ON : 0x1
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.BATCH_NUMBER:0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.WINOGRAD:OFF : 0x0
// NVDLA_SDP.D_FEATURE_MODE_CFG_0.NAN_TO_ZERO:DISABLE : 0x0
reg_write(NVDLA_CDMA.D_CVT_CFG_0, 0x0);
// NVDLA_CDMA.D_CVT_CFG_0.CVT_EN:DISABLE : 0x0
// NVDLA_CDMA.D_CVT_CFG_0.CVT_TRUNCATE:0x0
reg_write(NVDLA_CDMA.D_WEIGHT_FORMAT_0, 0x0);
// NVDLA_CDMA.D_WEIGHT_FORMAT_0.WEIGHT_FORMAT:UNCOMPRESSED : 0x0
reg_write(NVDLA_CDMA.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CDMA.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x0);
// NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0.BN_ALU_OPERAND:0x0
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
// NVDLA_SDP.D_CVT_SCALE_0.CVT_SCALE:0x1
reg_write(NVDLA_CDMA.D_BATCH_NUMBER_0, 0x0);
// NVDLA_CDMA.D_BATCH_NUMBER_0.BATCHES:0x0
reg_write(NVDLA_CDMA.D_MISC_CFG_0, 0x0);
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_WEIGHT_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.IN_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.DATA_REUSE:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.SKIP_DATA_RLS:DISABLE : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.PROC_PRECISION:INT8 : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.CONV_MODE:DIRECT : 0x0
// NVDLA_CDMA.D_MISC_CFG_0.WEIGHT_REUSE:DISABLE : 0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_VALUE_0, 0x0);
// NVDLA_CSC.D_ZERO_PADDING_VALUE_0.PAD_VALUE:0x0
reg_write(NVDLA_CSC.D_DATAIN_FORMAT_0, 0x0);
// NVDLA_CSC.D_DATAIN_FORMAT_0.DATAIN_FORMAT:FEATURE : 0x0
reg_write(NVDLA_CACC.D_CYA_0, 0x0);
// NVDLA_CACC.D_CYA_0.CYA:0x0
reg_write(NVDLA_CSC.D_ZERO_PADDING_0, 0x10000);
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_LEFT:0x0
// NVDLA_CSC.D_ZERO_PADDING_0.PAD_TOP:0x1
reg_write(NVDLA_CSC.D_POST_Y_EXTENSION_0, 0x0);
// NVDLA_CSC.D_POST_Y_EXTENSION_0.Y_EXTENSION:0x0
//----------## Layer:layer6: configuraion, end----------
poll_reg_equal(NVDLA_CDMA.S_CBUF_FLUSH_STATUS_0, 0x1);
//----------## Layer:layer6: operation enable, begin----------
//----------#### Layer:layer6: operation enable, block:NVDLA_CDMA, begin --
reg_write(NVDLA_CDMA.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer6: operation enable, block:NVDLA_CDMA, end   --
//----------#### Layer:layer6: operation enable, block:NVDLA_CACC, begin --
reg_write(NVDLA_CACC.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CACC, layer6_layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
//----------#### Layer:layer6: operation enable, block:NVDLA_CACC, end   --
//----------#### Layer:layer6: operation enable, block:NVDLA_CMAC_A, begin --
sync_wait(NVDLA_CMAC_A, layer6_layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_A.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_A, layer6_layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
//----------#### Layer:layer6: operation enable, block:NVDLA_CMAC_A, end   --
//----------#### Layer:layer6: operation enable, block:NVDLA_CMAC_B, begin --
sync_wait(NVDLA_CMAC_B, layer6_layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CACC_D_OP_ENABLE_0);
reg_write(NVDLA_CMAC_B.D_OP_ENABLE_0,0x1);
sync_notify(NVDLA_CMAC_B, layer6_layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
//----------#### Layer:layer6: operation enable, block:NVDLA_CMAC_B, end   --
//----------#### Layer:layer6: operation enable, block:NVDLA_CSC, begin --
sync_wait(NVDLA_CSC, layer6_layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_A_D_OP_ENABLE_0);
sync_wait(NVDLA_CSC, layer6_layer5_layer4_layer3_layer2_layer1_layer0_NVDLA_CMAC_B_D_OP_ENABLE_0);
reg_write(NVDLA_CSC.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer6: operation enable, block:NVDLA_CSC, end   --
//----------#### Layer:layer6: operation enable, block:NVDLA_SDP, begin --
reg_write(NVDLA_SDP.D_OP_ENABLE_0,0x1);
//----------#### Layer:layer6: operation enable, block:NVDLA_SDP, end   --
//----------## Layer:layer6: operation enable, end----------
//----------## Layer:layer6: interrupt handling, begin----------
intr_notify(SDP_0, layer6_SDP_0_INTERRUPT);
intr_notify(CACC_0, layer6_CACC_0_INTERRUPT);
intr_notify(CDMA_DAT_0, layer6_CDMA_DAT_0_INTERRUPT);
intr_notify(CDMA_WT_0, layer6_CDMA_WT_0_INTERRUPT);
//----------## Layer:layer6: interrupt handling, end----------
//----------## Layer:layer6: result checker, begin----------
check_nothing(layer6_CDMA_WT_0_INTERRUPT);
check_nothing(layer6_CACC_0_INTERRUPT);
check_nothing(layer6_CDMA_DAT_0_INTERRUPT);
//check_nothing(layer6_SDP_0_INTERRUPT);
check_file(layer6_SDP_0_INTERRUPT,pri_mem,0x80079000L,0x18800,ofm_conv1_clip_cvt.dat);
//----------## Layer:layer6: result checker, end----------

