
AMAL_projekt_SM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b570  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  0800b770  0800b770  0001b770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcbc  0800bcbc  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcbc  0800bcbc  0001bcbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcc4  0800bcc4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcc4  0800bcc4  0001bcc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcc8  0800bcc8  0001bcc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800bccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  200001f4  0800bec0  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  0800bec0  00020434  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161e7  00000000  00000000  00020222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028b9  00000000  00000000  00036409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  00038cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  00039dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000292e5  00000000  00000000  0003adf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001503f  00000000  00000000  000640d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fea44  00000000  00000000  00079114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00177b58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f10  00000000  00000000  00177bac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b758 	.word	0x0800b758

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	0800b758 	.word	0x0800b758

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b088      	sub	sp, #32
 80009d4:	af04      	add	r7, sp, #16
 80009d6:	4603      	mov	r3, r0
 80009d8:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 80009da:	2300      	movs	r3, #0
 80009dc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 80009de:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <BMP280_Read8+0x38>)
 80009e0:	6818      	ldr	r0, [r3, #0]
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	b29a      	uxth	r2, r3
 80009e6:	230a      	movs	r3, #10
 80009e8:	9302      	str	r3, [sp, #8]
 80009ea:	2301      	movs	r3, #1
 80009ec:	9301      	str	r3, [sp, #4]
 80009ee:	f107 030f 	add.w	r3, r7, #15
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2301      	movs	r3, #1
 80009f6:	21ec      	movs	r1, #236	; 0xec
 80009f8:	f001 ff50 	bl	800289c <HAL_I2C_Mem_Read>
  return tmp;
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3710      	adds	r7, #16
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	2000025c 	.word	0x2000025c

08000a0c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af04      	add	r7, sp, #16
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8000a16:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <BMP280_Read16+0x40>)
 8000a18:	6818      	ldr	r0, [r3, #0]
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	230a      	movs	r3, #10
 8000a20:	9302      	str	r3, [sp, #8]
 8000a22:	2302      	movs	r3, #2
 8000a24:	9301      	str	r3, [sp, #4]
 8000a26:	f107 030c 	add.w	r3, r7, #12
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	21ec      	movs	r1, #236	; 0xec
 8000a30:	f001 ff34 	bl	800289c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8000a34:	7b3b      	ldrb	r3, [r7, #12]
 8000a36:	021b      	lsls	r3, r3, #8
 8000a38:	b21a      	sxth	r2, r3
 8000a3a:	7b7b      	ldrb	r3, [r7, #13]
 8000a3c:	b21b      	sxth	r3, r3
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	b21b      	sxth	r3, r3
 8000a42:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	3710      	adds	r7, #16
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	2000025c 	.word	0x2000025c

08000a50 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ffd5 	bl	8000a0c <BMP280_Read16>
 8000a62:	4603      	mov	r3, r0
 8000a64:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	0a1b      	lsrs	r3, r3, #8
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	b21a      	sxth	r2, r3
 8000a6e:	89fb      	ldrh	r3, [r7, #14]
 8000a70:	021b      	lsls	r3, r3, #8
 8000a72:	b21b      	sxth	r3, r3
 8000a74:	4313      	orrs	r3, r2
 8000a76:	b21b      	sxth	r3, r3
 8000a78:	b29b      	uxth	r3, r3
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3710      	adds	r7, #16
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
	...

08000a84 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b086      	sub	sp, #24
 8000a88:	af04      	add	r7, sp, #16
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	460a      	mov	r2, r1
 8000a8e:	71fb      	strb	r3, [r7, #7]
 8000a90:	4613      	mov	r3, r2
 8000a92:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <BMP280_Write8+0x34>)
 8000a96:	6818      	ldr	r0, [r3, #0]
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	b29a      	uxth	r2, r3
 8000a9c:	230a      	movs	r3, #10
 8000a9e:	9302      	str	r3, [sp, #8]
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	9301      	str	r3, [sp, #4]
 8000aa4:	1dbb      	adds	r3, r7, #6
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	21ec      	movs	r1, #236	; 0xec
 8000aac:	f001 fde2 	bl	8002674 <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	2000025c 	.word	0x2000025c

08000abc <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af04      	add	r7, sp, #16
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <BMP280_Read24+0x40>)
 8000ac8:	6818      	ldr	r0, [r3, #0]
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	b29a      	uxth	r2, r3
 8000ace:	230a      	movs	r3, #10
 8000ad0:	9302      	str	r3, [sp, #8]
 8000ad2:	2303      	movs	r3, #3
 8000ad4:	9301      	str	r3, [sp, #4]
 8000ad6:	f107 030c 	add.w	r3, r7, #12
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	2301      	movs	r3, #1
 8000ade:	21ec      	movs	r1, #236	; 0xec
 8000ae0:	f001 fedc 	bl	800289c <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8000ae4:	7b3b      	ldrb	r3, [r7, #12]
 8000ae6:	041a      	lsls	r2, r3, #16
 8000ae8:	7b7b      	ldrb	r3, [r7, #13]
 8000aea:	021b      	lsls	r3, r3, #8
 8000aec:	4313      	orrs	r3, r2
 8000aee:	7bba      	ldrb	r2, [r7, #14]
 8000af0:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	2000025c 	.word	0x2000025c

08000b00 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	4608      	mov	r0, r1
 8000b0a:	4611      	mov	r1, r2
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4603      	mov	r3, r0
 8000b10:	70fb      	strb	r3, [r7, #3]
 8000b12:	460b      	mov	r3, r1
 8000b14:	70bb      	strb	r3, [r7, #2]
 8000b16:	4613      	mov	r3, r2
 8000b18:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 8000b1a:	4a48      	ldr	r2, [pc, #288]	; (8000c3c <BMP280_Init+0x13c>)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8000b20:	787b      	ldrb	r3, [r7, #1]
 8000b22:	2b03      	cmp	r3, #3
 8000b24:	d901      	bls.n	8000b2a <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8000b26:	2303      	movs	r3, #3
 8000b28:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 8000b2a:	4a45      	ldr	r2, [pc, #276]	; (8000c40 <BMP280_Init+0x140>)
 8000b2c:	787b      	ldrb	r3, [r7, #1]
 8000b2e:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8000b30:	787b      	ldrb	r3, [r7, #1]
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d101      	bne.n	8000b3a <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 8000b3a:	78fb      	ldrb	r3, [r7, #3]
 8000b3c:	2b05      	cmp	r3, #5
 8000b3e:	d901      	bls.n	8000b44 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8000b40:	2305      	movs	r3, #5
 8000b42:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8000b44:	4a3f      	ldr	r2, [pc, #252]	; (8000c44 <BMP280_Init+0x144>)
 8000b46:	78fb      	ldrb	r3, [r7, #3]
 8000b48:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 8000b4a:	78bb      	ldrb	r3, [r7, #2]
 8000b4c:	2b05      	cmp	r3, #5
 8000b4e:	d901      	bls.n	8000b54 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8000b50:	2305      	movs	r3, #5
 8000b52:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8000b54:	4a3c      	ldr	r2, [pc, #240]	; (8000c48 <BMP280_Init+0x148>)
 8000b56:	78bb      	ldrb	r3, [r7, #2]
 8000b58:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 8000b5a:	bf00      	nop
 8000b5c:	20d0      	movs	r0, #208	; 0xd0
 8000b5e:	f7ff ff37 	bl	80009d0 <BMP280_Read8>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b58      	cmp	r3, #88	; 0x58
 8000b66:	d1f9      	bne.n	8000b5c <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8000b68:	2088      	movs	r0, #136	; 0x88
 8000b6a:	f7ff ff71 	bl	8000a50 <BMP280_Read16LE>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	461a      	mov	r2, r3
 8000b72:	4b36      	ldr	r3, [pc, #216]	; (8000c4c <BMP280_Init+0x14c>)
 8000b74:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8000b76:	208a      	movs	r0, #138	; 0x8a
 8000b78:	f7ff ff6a 	bl	8000a50 <BMP280_Read16LE>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	b21a      	sxth	r2, r3
 8000b80:	4b33      	ldr	r3, [pc, #204]	; (8000c50 <BMP280_Init+0x150>)
 8000b82:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8000b84:	208c      	movs	r0, #140	; 0x8c
 8000b86:	f7ff ff63 	bl	8000a50 <BMP280_Read16LE>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	b21a      	sxth	r2, r3
 8000b8e:	4b31      	ldr	r3, [pc, #196]	; (8000c54 <BMP280_Init+0x154>)
 8000b90:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8000b92:	208e      	movs	r0, #142	; 0x8e
 8000b94:	f7ff ff5c 	bl	8000a50 <BMP280_Read16LE>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	461a      	mov	r2, r3
 8000b9c:	4b2e      	ldr	r3, [pc, #184]	; (8000c58 <BMP280_Init+0x158>)
 8000b9e:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 8000ba0:	2090      	movs	r0, #144	; 0x90
 8000ba2:	f7ff ff55 	bl	8000a50 <BMP280_Read16LE>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	b21a      	sxth	r2, r3
 8000baa:	4b2c      	ldr	r3, [pc, #176]	; (8000c5c <BMP280_Init+0x15c>)
 8000bac:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 8000bae:	2092      	movs	r0, #146	; 0x92
 8000bb0:	f7ff ff4e 	bl	8000a50 <BMP280_Read16LE>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	b21a      	sxth	r2, r3
 8000bb8:	4b29      	ldr	r3, [pc, #164]	; (8000c60 <BMP280_Init+0x160>)
 8000bba:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 8000bbc:	2094      	movs	r0, #148	; 0x94
 8000bbe:	f7ff ff47 	bl	8000a50 <BMP280_Read16LE>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	b21a      	sxth	r2, r3
 8000bc6:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <BMP280_Init+0x164>)
 8000bc8:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 8000bca:	2096      	movs	r0, #150	; 0x96
 8000bcc:	f7ff ff40 	bl	8000a50 <BMP280_Read16LE>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	b21a      	sxth	r2, r3
 8000bd4:	4b24      	ldr	r3, [pc, #144]	; (8000c68 <BMP280_Init+0x168>)
 8000bd6:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 8000bd8:	2098      	movs	r0, #152	; 0x98
 8000bda:	f7ff ff39 	bl	8000a50 <BMP280_Read16LE>
 8000bde:	4603      	mov	r3, r0
 8000be0:	b21a      	sxth	r2, r3
 8000be2:	4b22      	ldr	r3, [pc, #136]	; (8000c6c <BMP280_Init+0x16c>)
 8000be4:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 8000be6:	209a      	movs	r0, #154	; 0x9a
 8000be8:	f7ff ff32 	bl	8000a50 <BMP280_Read16LE>
 8000bec:	4603      	mov	r3, r0
 8000bee:	b21a      	sxth	r2, r3
 8000bf0:	4b1f      	ldr	r3, [pc, #124]	; (8000c70 <BMP280_Init+0x170>)
 8000bf2:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 8000bf4:	209c      	movs	r0, #156	; 0x9c
 8000bf6:	f7ff ff2b 	bl	8000a50 <BMP280_Read16LE>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	b21a      	sxth	r2, r3
 8000bfe:	4b1d      	ldr	r3, [pc, #116]	; (8000c74 <BMP280_Init+0x174>)
 8000c00:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8000c02:	209e      	movs	r0, #158	; 0x9e
 8000c04:	f7ff ff24 	bl	8000a50 <BMP280_Read16LE>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	b21a      	sxth	r2, r3
 8000c0c:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <BMP280_Init+0x178>)
 8000c0e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8000c10:	78fb      	ldrb	r3, [r7, #3]
 8000c12:	015b      	lsls	r3, r3, #5
 8000c14:	b25a      	sxtb	r2, r3
 8000c16:	78bb      	ldrb	r3, [r7, #2]
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	b25b      	sxtb	r3, r3
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	b25a      	sxtb	r2, r3
 8000c20:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	b25b      	sxtb	r3, r3
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	20f4      	movs	r0, #244	; 0xf4
 8000c2e:	f7ff ff29 	bl	8000a84 <BMP280_Write8>
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	2000025c 	.word	0x2000025c
 8000c40:	20000260 	.word	0x20000260
 8000c44:	20000258 	.word	0x20000258
 8000c48:	2000024a 	.word	0x2000024a
 8000c4c:	20000256 	.word	0x20000256
 8000c50:	2000024c 	.word	0x2000024c
 8000c54:	20000244 	.word	0x20000244
 8000c58:	20000250 	.word	0x20000250
 8000c5c:	20000246 	.word	0x20000246
 8000c60:	20000262 	.word	0x20000262
 8000c64:	20000266 	.word	0x20000266
 8000c68:	2000024e 	.word	0x2000024e
 8000c6c:	20000254 	.word	0x20000254
 8000c70:	20000248 	.word	0x20000248
 8000c74:	20000252 	.word	0x20000252
 8000c78:	20000264 	.word	0x20000264

08000c7c <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b086      	sub	sp, #24
 8000c80:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 8000c82:	4b3d      	ldr	r3, [pc, #244]	; (8000d78 <BMP280_ReadTemperature+0xfc>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d16d      	bne.n	8000d66 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 8000c8a:	20f4      	movs	r0, #244	; 0xf4
 8000c8c:	f7ff fea0 	bl	80009d0 <BMP280_Read8>
 8000c90:	4603      	mov	r3, r0
 8000c92:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8000c94:	7dfb      	ldrb	r3, [r7, #23]
 8000c96:	f023 0303 	bic.w	r3, r3, #3
 8000c9a:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 8000c9c:	7dfb      	ldrb	r3, [r7, #23]
 8000c9e:	f043 0301 	orr.w	r3, r3, #1
 8000ca2:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 8000ca4:	7dfb      	ldrb	r3, [r7, #23]
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	20f4      	movs	r0, #244	; 0xf4
 8000caa:	f7ff feeb 	bl	8000a84 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 8000cae:	20f4      	movs	r0, #244	; 0xf4
 8000cb0:	f7ff fe8e 	bl	80009d0 <BMP280_Read8>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8000cb8:	7dbb      	ldrb	r3, [r7, #22]
 8000cba:	f003 0303 	and.w	r3, r3, #3
 8000cbe:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 8000cc0:	7dbb      	ldrb	r3, [r7, #22]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d14f      	bne.n	8000d66 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 8000cc6:	20f4      	movs	r0, #244	; 0xf4
 8000cc8:	f7ff fe82 	bl	80009d0 <BMP280_Read8>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8000cd0:	7dbb      	ldrb	r3, [r7, #22]
 8000cd2:	f003 0303 	and.w	r3, r3, #3
 8000cd6:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 8000cd8:	7dbb      	ldrb	r3, [r7, #22]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d000      	beq.n	8000ce0 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 8000cde:	e7f2      	b.n	8000cc6 <BMP280_ReadTemperature+0x4a>
				  break;
 8000ce0:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 8000ce2:	20fa      	movs	r0, #250	; 0xfa
 8000ce4:	f7ff feea 	bl	8000abc <BMP280_Read24>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	111b      	asrs	r3, r3, #4
 8000cf0:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	10da      	asrs	r2, r3, #3
 8000cf6:	4b21      	ldr	r3, [pc, #132]	; (8000d7c <BMP280_ReadTemperature+0x100>)
 8000cf8:	881b      	ldrh	r3, [r3, #0]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 8000cfe:	4a20      	ldr	r2, [pc, #128]	; (8000d80 <BMP280_ReadTemperature+0x104>)
 8000d00:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8000d04:	fb02 f303 	mul.w	r3, r2, r3
 8000d08:	12db      	asrs	r3, r3, #11
 8000d0a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	111b      	asrs	r3, r3, #4
 8000d10:	4a1a      	ldr	r2, [pc, #104]	; (8000d7c <BMP280_ReadTemperature+0x100>)
 8000d12:	8812      	ldrh	r2, [r2, #0]
 8000d14:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	1112      	asrs	r2, r2, #4
 8000d1a:	4918      	ldr	r1, [pc, #96]	; (8000d7c <BMP280_ReadTemperature+0x100>)
 8000d1c:	8809      	ldrh	r1, [r1, #0]
 8000d1e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8000d20:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8000d24:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8000d26:	4a17      	ldr	r2, [pc, #92]	; (8000d84 <BMP280_ReadTemperature+0x108>)
 8000d28:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8000d2c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8000d30:	139b      	asrs	r3, r3, #14
 8000d32:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8000d34:	68fa      	ldr	r2, [r7, #12]
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	4413      	add	r3, r2
 8000d3a:	4a13      	ldr	r2, [pc, #76]	; (8000d88 <BMP280_ReadTemperature+0x10c>)
 8000d3c:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 8000d3e:	4b12      	ldr	r3, [pc, #72]	; (8000d88 <BMP280_ReadTemperature+0x10c>)
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	4613      	mov	r3, r2
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	4413      	add	r3, r2
 8000d48:	3380      	adds	r3, #128	; 0x80
 8000d4a:	121b      	asrs	r3, r3, #8
 8000d4c:	ee07 3a90 	vmov	s15, r3
 8000d50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d54:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 8000d58:	edd7 7a01 	vldr	s15, [r7, #4]
 8000d5c:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8000d8c <BMP280_ReadTemperature+0x110>
 8000d60:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000d64:	e001      	b.n	8000d6a <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 8000d66:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8000d90 <BMP280_ReadTemperature+0x114>
 8000d6a:	eef0 7a47 	vmov.f32	s15, s14
}
 8000d6e:	eeb0 0a67 	vmov.f32	s0, s15
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000260 	.word	0x20000260
 8000d7c:	20000256 	.word	0x20000256
 8000d80:	2000024c 	.word	0x2000024c
 8000d84:	20000244 	.word	0x20000244
 8000d88:	20000268 	.word	0x20000268
 8000d8c:	42c80000 	.word	0x42c80000
 8000d90:	c2c60000 	.word	0xc2c60000

08000d94 <PWM_SetPermille>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void PWM_SetPermille(uint16_t d)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	80fb      	strh	r3, [r7, #6]
    if (d > 1000) d = 1000;
 8000d9e:	88fb      	ldrh	r3, [r7, #6]
 8000da0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000da4:	d902      	bls.n	8000dac <PWM_SetPermille+0x18>
 8000da6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000daa:	80fb      	strh	r3, [r7, #6]
    duty_pwm = d;
 8000dac:	4a15      	ldr	r2, [pc, #84]	; (8000e04 <PWM_SetPermille+0x70>)
 8000dae:	88fb      	ldrh	r3, [r7, #6]
 8000db0:	8013      	strh	r3, [r2, #0]
    u = duty_pwm / 1000.0f;  // aktualizacja u(t) do logowania
 8000db2:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <PWM_SetPermille+0x70>)
 8000db4:	881b      	ldrh	r3, [r3, #0]
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	ee07 3a90 	vmov	s15, r3
 8000dbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dc0:	eddf 6a11 	vldr	s13, [pc, #68]	; 8000e08 <PWM_SetPermille+0x74>
 8000dc4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dc8:	4b10      	ldr	r3, [pc, #64]	; (8000e0c <PWM_SetPermille+0x78>)
 8000dca:	edc3 7a00 	vstr	s15, [r3]

    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim2);  // u Ciebie 30000
 8000dce:	4b10      	ldr	r3, [pc, #64]	; (8000e10 <PWM_SetPermille+0x7c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dd4:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * duty_pwm) / 1000;          // np. 27000 dla 90%
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <PWM_SetPermille+0x70>)
 8000dd8:	881b      	ldrh	r3, [r3, #0]
 8000dda:	b29b      	uxth	r3, r3
 8000ddc:	461a      	mov	r2, r3
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	fb03 f302 	mul.w	r3, r3, r2
 8000de4:	4a0b      	ldr	r2, [pc, #44]	; (8000e14 <PWM_SetPermille+0x80>)
 8000de6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dea:	099b      	lsrs	r3, r3, #6
 8000dec:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, ccr);
 8000dee:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <PWM_SetPermille+0x7c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	68ba      	ldr	r2, [r7, #8]
 8000df4:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000df6:	bf00      	nop
 8000df8:	3714      	adds	r7, #20
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	2000021c 	.word	0x2000021c
 8000e08:	447a0000 	.word	0x447a0000
 8000e0c:	20000218 	.word	0x20000218
 8000e10:	200003d4 	.word	0x200003d4
 8000e14:	10624dd3 	.word	0x10624dd3

08000e18 <clampf>:

static float clampf(float x, float lo, float hi)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000e22:	edc7 0a02 	vstr	s1, [r7, #8]
 8000e26:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 8000e2a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e2e:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e3a:	d501      	bpl.n	8000e40 <clampf+0x28>
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	e00b      	b.n	8000e58 <clampf+0x40>
    if (x > hi) return hi;
 8000e40:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e44:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e50:	dd01      	ble.n	8000e56 <clampf+0x3e>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	e000      	b.n	8000e58 <clampf+0x40>
    return x;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	ee07 3a90 	vmov	s15, r3
}
 8000e5c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <clamp_i32>:

static inline int32_t clamp_i32(int32_t v, int32_t lo, int32_t hi)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b085      	sub	sp, #20
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	60f8      	str	r0, [r7, #12]
 8000e72:	60b9      	str	r1, [r7, #8]
 8000e74:	607a      	str	r2, [r7, #4]
  if (v < lo) return lo;
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	da01      	bge.n	8000e82 <clamp_i32+0x18>
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	e006      	b.n	8000e90 <clamp_i32+0x26>
  if (v > hi) return hi;
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	429a      	cmp	r2, r3
 8000e88:	dd01      	ble.n	8000e8e <clamp_i32+0x24>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	e000      	b.n	8000e90 <clamp_i32+0x26>
  return v;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b0aa      	sub	sp, #168	; 0xa8
 8000ea0:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea2:	f000 ff54 	bl	8001d4e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea6:	f000 fa29 	bl	80012fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eaa:	f000 fba7 	bl	80015fc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000eae:	f000 fa81 	bl	80013b4 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000eb2:	f000 fb73 	bl	800159c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000eb6:	f000 fb17 	bl	80014e8 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000eba:	f000 fabb 	bl	8001434 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	2203      	movs	r2, #3
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	4861      	ldr	r0, [pc, #388]	; (800104c <main+0x1b0>)
 8000ec6:	f7ff fe1b 	bl	8000b00 <BMP280_Init>
  HAL_UART_Receive_IT(&huart3, &rxByte, 1);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4960      	ldr	r1, [pc, #384]	; (8001050 <main+0x1b4>)
 8000ece:	4861      	ldr	r0, [pc, #388]	; (8001054 <main+0x1b8>)
 8000ed0:	f004 fa15 	bl	80052fe <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000ed4:	210c      	movs	r1, #12
 8000ed6:	4860      	ldr	r0, [pc, #384]	; (8001058 <main+0x1bc>)
 8000ed8:	f003 fa3c 	bl	8004354 <HAL_TIM_PWM_Start>
  PWM_SetPermille(0);
 8000edc:	2000      	movs	r0, #0
 8000ede:	f7ff ff59 	bl	8000d94 <PWM_SetPermille>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	485d      	ldr	r0, [pc, #372]	; (800105c <main+0x1c0>)
 8000ee8:	f001 fb1a 	bl	8002520 <HAL_GPIO_WritePin>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000eec:	213c      	movs	r1, #60	; 0x3c
 8000eee:	485c      	ldr	r0, [pc, #368]	; (8001060 <main+0x1c4>)
 8000ef0:	f003 fbd0 	bl	8004694 <HAL_TIM_Encoder_Start>

    /* USER CODE BEGIN 3 */


	  // ##### COM Receive #####
	  if (lineReady)
 8000ef4:	4b5b      	ldr	r3, [pc, #364]	; (8001064 <main+0x1c8>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d048      	beq.n	8000f90 <main+0xf4>
	  {
	      lineReady = 0;
 8000efe:	4b59      	ldr	r3, [pc, #356]	; (8001064 <main+0x1c8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]
	      int val;
	      if (sscanf(rxLine, "%d", &val) == 1)
 8000f04:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4957      	ldr	r1, [pc, #348]	; (8001068 <main+0x1cc>)
 8000f0c:	4857      	ldr	r0, [pc, #348]	; (800106c <main+0x1d0>)
 8000f0e:	f006 faff 	bl	8007510 <siscanf>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d129      	bne.n	8000f6c <main+0xd0>
	      {
	          if (val >= 20 && val <= 40)
 8000f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f1a:	2b13      	cmp	r3, #19
 8000f1c:	dd19      	ble.n	8000f52 <main+0xb6>
 8000f1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f20:	2b28      	cmp	r3, #40	; 0x28
 8000f22:	dc16      	bgt.n	8000f52 <main+0xb6>
	          {
	              setpoint_C = val;
 8000f24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f26:	4a52      	ldr	r2, [pc, #328]	; (8001070 <main+0x1d4>)
 8000f28:	6013      	str	r3, [r2, #0]
	              ui = 0.0f; // reset caki
 8000f2a:	4b52      	ldr	r3, [pc, #328]	; (8001074 <main+0x1d8>)
 8000f2c:	f04f 0200 	mov.w	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
	              char ok[32];
	              int n = snprintf(ok, sizeof(ok), "OK SP=%d\r\n", setpoint_C);
 8000f32:	4b4f      	ldr	r3, [pc, #316]	; (8001070 <main+0x1d4>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4638      	mov	r0, r7
 8000f38:	4a4f      	ldr	r2, [pc, #316]	; (8001078 <main+0x1dc>)
 8000f3a:	2120      	movs	r1, #32
 8000f3c:	f006 fa94 	bl	8007468 <sniprintf>
 8000f40:	67b8      	str	r0, [r7, #120]	; 0x78
	              HAL_UART_Transmit(&huart3, (uint8_t*)ok, n, 100);
 8000f42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000f44:	b29a      	uxth	r2, r3
 8000f46:	4639      	mov	r1, r7
 8000f48:	2364      	movs	r3, #100	; 0x64
 8000f4a:	4842      	ldr	r0, [pc, #264]	; (8001054 <main+0x1b8>)
 8000f4c:	f004 f944 	bl	80051d8 <HAL_UART_Transmit>
	          {
 8000f50:	e018      	b.n	8000f84 <main+0xe8>
	          }
	          // Warto zadana z poza zakresu
	          else
	          {
	              const char *err = "ERROR: range 20..40\r\n";
 8000f52:	4b4a      	ldr	r3, [pc, #296]	; (800107c <main+0x1e0>)
 8000f54:	677b      	str	r3, [r7, #116]	; 0x74
	              HAL_UART_Transmit(&huart3, (uint8_t*)err, strlen(err), 100);
 8000f56:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8000f58:	f7ff f972 	bl	8000240 <strlen>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	2364      	movs	r3, #100	; 0x64
 8000f62:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8000f64:	483b      	ldr	r0, [pc, #236]	; (8001054 <main+0x1b8>)
 8000f66:	f004 f937 	bl	80051d8 <HAL_UART_Transmit>
 8000f6a:	e00b      	b.n	8000f84 <main+0xe8>
	          }
	      }
	      // Przesane co innego ni liczba
	      else
	      {
	          const char *err = "ERROR: send number\r\n";
 8000f6c:	4b44      	ldr	r3, [pc, #272]	; (8001080 <main+0x1e4>)
 8000f6e:	67fb      	str	r3, [r7, #124]	; 0x7c
	          HAL_UART_Transmit(&huart3, (uint8_t*)err, strlen(err), 100);
 8000f70:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8000f72:	f7ff f965 	bl	8000240 <strlen>
 8000f76:	4603      	mov	r3, r0
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	2364      	movs	r3, #100	; 0x64
 8000f7c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8000f7e:	4835      	ldr	r0, [pc, #212]	; (8001054 <main+0x1b8>)
 8000f80:	f004 f92a 	bl	80051d8 <HAL_UART_Transmit>
	      }

	      // reset bufora na nastpn lini
	      rxLen = 0;
 8000f84:	4b3f      	ldr	r3, [pc, #252]	; (8001084 <main+0x1e8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	801a      	strh	r2, [r3, #0]
	      rxLine[0] = '\0';
 8000f8a:	4b38      	ldr	r3, [pc, #224]	; (800106c <main+0x1d0>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
	  }

	  // ##### COM  Transmit  + PID #####
	  temperature = BMP280_ReadTemperature();
 8000f90:	f7ff fe74 	bl	8000c7c <BMP280_ReadTemperature>
 8000f94:	eef0 7a40 	vmov.f32	s15, s0
 8000f98:	4b3b      	ldr	r3, [pc, #236]	; (8001088 <main+0x1ec>)
 8000f9a:	edc3 7a00 	vstr	s15, [r3]

	  float ref = (float)setpoint_C;
 8000f9e:	4b34      	ldr	r3, [pc, #208]	; (8001070 <main+0x1d4>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	ee07 3a90 	vmov	s15, r3
 8000fa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000faa:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	  e = ref - temperature;
 8000fae:	4b36      	ldr	r3, [pc, #216]	; (8001088 <main+0x1ec>)
 8000fb0:	edd3 7a00 	vldr	s15, [r3]
 8000fb4:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8000fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fbc:	4b33      	ldr	r3, [pc, #204]	; (800108c <main+0x1f0>)
 8000fbe:	edc3 7a00 	vstr	s15, [r3]

	  // P
	  float up = Kp * e;
 8000fc2:	4b33      	ldr	r3, [pc, #204]	; (8001090 <main+0x1f4>)
 8000fc4:	ed93 7a00 	vldr	s14, [r3]
 8000fc8:	4b30      	ldr	r3, [pc, #192]	; (800108c <main+0x1f0>)
 8000fca:	edd3 7a00 	vldr	s15, [r3]
 8000fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fd2:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c

	  // I (kandydat)
	  float ui_candidate = ui + (Ki * Ts) * e;
 8000fd6:	4b2f      	ldr	r3, [pc, #188]	; (8001094 <main+0x1f8>)
 8000fd8:	edd3 7a00 	vldr	s15, [r3]
 8000fdc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000fe0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fe4:	4b29      	ldr	r3, [pc, #164]	; (800108c <main+0x1f0>)
 8000fe6:	edd3 7a00 	vldr	s15, [r3]
 8000fea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fee:	4b21      	ldr	r3, [pc, #132]	; (8001074 <main+0x1d8>)
 8000ff0:	edd3 7a00 	vldr	s15, [r3]
 8000ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff8:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68

	  // suma
	  float u_unsat = up + ui_candidate;
 8000ffc:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001000:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001004:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001008:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	  float u_sat = clampf(u_unsat, 0.0f, 1.0f);
 800100c:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8001010:	eddf 0a21 	vldr	s1, [pc, #132]	; 8001098 <main+0x1fc>
 8001014:	ed97 0a19 	vldr	s0, [r7, #100]	; 0x64
 8001018:	f7ff fefe 	bl	8000e18 <clampf>
 800101c:	ed87 0a18 	vstr	s0, [r7, #96]	; 0x60

	  // anty-windup
	  uint8_t saturated = (u_sat != u_unsat);
 8001020:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001024:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8001028:	eeb4 7a67 	vcmp.f32	s14, s15
 800102c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001030:	bf14      	ite	ne
 8001032:	2301      	movne	r3, #1
 8001034:	2300      	moveq	r3, #0
 8001036:	b2db      	uxtb	r3, r3
 8001038:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	  if (!saturated) {
 800103c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001040:	2b00      	cmp	r3, #0
 8001042:	d12b      	bne.n	800109c <main+0x200>
	      ui = ui_candidate;
 8001044:	4a0b      	ldr	r2, [pc, #44]	; (8001074 <main+0x1d8>)
 8001046:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	e06a      	b.n	8001122 <main+0x286>
 800104c:	200002f0 	.word	0x200002f0
 8001050:	20000340 	.word	0x20000340
 8001054:	2000026c 	.word	0x2000026c
 8001058:	200003d4 	.word	0x200003d4
 800105c:	40020800 	.word	0x40020800
 8001060:	20000348 	.word	0x20000348
 8001064:	20000212 	.word	0x20000212
 8001068:	0800b770 	.word	0x0800b770
 800106c:	20000394 	.word	0x20000394
 8001070:	20000000 	.word	0x20000000
 8001074:	20000220 	.word	0x20000220
 8001078:	0800b774 	.word	0x0800b774
 800107c:	0800b780 	.word	0x0800b780
 8001080:	0800b798 	.word	0x0800b798
 8001084:	20000210 	.word	0x20000210
 8001088:	2000033c 	.word	0x2000033c
 800108c:	20000224 	.word	0x20000224
 8001090:	20000004 	.word	0x20000004
 8001094:	20000008 	.word	0x20000008
 8001098:	00000000 	.word	0x00000000
	  } else {
	      if (!((u_sat >= 1.0f && e > 0.0f) || (u_sat <= 0.0f && e < 0.0f))) {
 800109c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80010a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80010a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ac:	bfac      	ite	ge
 80010ae:	2301      	movge	r3, #1
 80010b0:	2300      	movlt	r3, #0
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	f083 0301 	eor.w	r3, r3, #1
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d10f      	bne.n	80010de <main+0x242>
 80010be:	4b7e      	ldr	r3, [pc, #504]	; (80012b8 <main+0x41c>)
 80010c0:	edd3 7a00 	vldr	s15, [r3]
 80010c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010cc:	bfcc      	ite	gt
 80010ce:	2301      	movgt	r3, #1
 80010d0:	2300      	movle	r3, #0
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	f083 0301 	eor.w	r3, r3, #1
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d021      	beq.n	8001122 <main+0x286>
 80010de:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80010e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ea:	bf94      	ite	ls
 80010ec:	2301      	movls	r3, #1
 80010ee:	2300      	movhi	r3, #0
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	f083 0301 	eor.w	r3, r3, #1
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d10f      	bne.n	800111c <main+0x280>
 80010fc:	4b6e      	ldr	r3, [pc, #440]	; (80012b8 <main+0x41c>)
 80010fe:	edd3 7a00 	vldr	s15, [r3]
 8001102:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800110a:	bf4c      	ite	mi
 800110c:	2301      	movmi	r3, #1
 800110e:	2300      	movpl	r3, #0
 8001110:	b2db      	uxtb	r3, r3
 8001112:	f083 0301 	eor.w	r3, r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d002      	beq.n	8001122 <main+0x286>
	          ui = ui_candidate;
 800111c:	4a67      	ldr	r2, [pc, #412]	; (80012bc <main+0x420>)
 800111e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001120:	6013      	str	r3, [r2, #0]
	      }
	  }
	  PWM_SetPermille((uint16_t)(u_sat * 1000.0f));	  // ustaw PWM
 8001122:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001126:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80012c0 <main+0x424>
 800112a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800112e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001132:	ee17 3a90 	vmov	r3, s15
 8001136:	b29b      	uxth	r3, r3
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fe2b 	bl	8000d94 <PWM_SetPermille>

	  char msg[80];
	  int len = snprintf(msg, sizeof(msg),
 800113e:	4b61      	ldr	r3, [pc, #388]	; (80012c4 <main+0x428>)
 8001140:	edd3 7a00 	vldr	s15, [r3]
 8001144:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001148:	4b5f      	ldr	r3, [pc, #380]	; (80012c8 <main+0x42c>)
 800114a:	edd3 6a00 	vldr	s13, [r3]
 800114e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8001152:	4b5e      	ldr	r3, [pc, #376]	; (80012cc <main+0x430>)
 8001154:	edd3 5a00 	vldr	s11, [r3]
 8001158:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 800115c:	4b5c      	ldr	r3, [pc, #368]	; (80012d0 <main+0x434>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a55      	ldr	r2, [pc, #340]	; (80012b8 <main+0x41c>)
 8001162:	edd2 4a00 	vldr	s9, [r2]
 8001166:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 800116a:	4638      	mov	r0, r7
 800116c:	ed8d 4b08 	vstr	d4, [sp, #32]
 8001170:	9306      	str	r3, [sp, #24]
 8001172:	ed8d 5b04 	vstr	d5, [sp, #16]
 8001176:	ed8d 6b02 	vstr	d6, [sp, #8]
 800117a:	ed8d 7b00 	vstr	d7, [sp]
 800117e:	4a55      	ldr	r2, [pc, #340]	; (80012d4 <main+0x438>)
 8001180:	2150      	movs	r1, #80	; 0x50
 8001182:	f006 f971 	bl	8007468 <sniprintf>
 8001186:	65b8      	str	r0, [r7, #88]	; 0x58
	                     "%.1f,%.3f,%.2f,%d,%.2f\r\n",
	                     time_s, u, temperature, setpoint_C, e);
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, len, 100);
 8001188:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800118a:	b29a      	uxth	r2, r3
 800118c:	4639      	mov	r1, r7
 800118e:	2364      	movs	r3, #100	; 0x64
 8001190:	4851      	ldr	r0, [pc, #324]	; (80012d8 <main+0x43c>)
 8001192:	f004 f821 	bl	80051d8 <HAL_UART_Transmit>


	  // #### FAN + USER BUTTON #####
	  uint8_t btn = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8001196:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800119a:	4850      	ldr	r0, [pc, #320]	; (80012dc <main+0x440>)
 800119c:	f001 f9a8 	bl	80024f0 <HAL_GPIO_ReadPin>
 80011a0:	4603      	mov	r3, r0
 80011a2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	  if (btn_prev == 1 && btn == 0)   // zbocze: puszczony  wcinity
 80011a6:	4b4e      	ldr	r3, [pc, #312]	; (80012e0 <main+0x444>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d119      	bne.n	80011e2 <main+0x346>
 80011ae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d115      	bne.n	80011e2 <main+0x346>
	  {
	      fan ^= 1;
 80011b6:	4b4b      	ldr	r3, [pc, #300]	; (80012e4 <main+0x448>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	f083 0301 	eor.w	r3, r3, #1
 80011be:	b2da      	uxtb	r2, r3
 80011c0:	4b48      	ldr	r3, [pc, #288]	; (80012e4 <main+0x448>)
 80011c2:	701a      	strb	r2, [r3, #0]
	      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0,
 80011c4:	4b47      	ldr	r3, [pc, #284]	; (80012e4 <main+0x448>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	bf14      	ite	ne
 80011cc:	2301      	movne	r3, #1
 80011ce:	2300      	moveq	r3, #0
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	461a      	mov	r2, r3
 80011d4:	2101      	movs	r1, #1
 80011d6:	4841      	ldr	r0, [pc, #260]	; (80012dc <main+0x440>)
 80011d8:	f001 f9a2 	bl	8002520 <HAL_GPIO_WritePin>
	                            fan ? GPIO_PIN_SET : GPIO_PIN_RESET);
	      HAL_Delay(50);
 80011dc:	2032      	movs	r0, #50	; 0x32
 80011de:	f000 fe13 	bl	8001e08 <HAL_Delay>
	  }
	  btn_prev = btn;
 80011e2:	4a3f      	ldr	r2, [pc, #252]	; (80012e0 <main+0x444>)
 80011e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011e8:	7013      	strb	r3, [r2, #0]

	  // #### ENKODER #####
	  enc_now = (int32_t)__HAL_TIM_GET_COUNTER(&htim1);
 80011ea:	4b3f      	ldr	r3, [pc, #252]	; (80012e8 <main+0x44c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f0:	461a      	mov	r2, r3
 80011f2:	4b3e      	ldr	r3, [pc, #248]	; (80012ec <main+0x450>)
 80011f4:	601a      	str	r2, [r3, #0]
	  delta   = enc_now - enc_prev;
 80011f6:	4b3d      	ldr	r3, [pc, #244]	; (80012ec <main+0x450>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4b3d      	ldr	r3, [pc, #244]	; (80012f0 <main+0x454>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	1ad3      	subs	r3, r2, r3
 8001200:	4a3c      	ldr	r2, [pc, #240]	; (80012f4 <main+0x458>)
 8001202:	6013      	str	r3, [r2, #0]

	  if (delta >  32767) delta -= 65536;
 8001204:	4b3b      	ldr	r3, [pc, #236]	; (80012f4 <main+0x458>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800120c:	db05      	blt.n	800121a <main+0x37e>
 800120e:	4b39      	ldr	r3, [pc, #228]	; (80012f4 <main+0x458>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8001216:	4a37      	ldr	r2, [pc, #220]	; (80012f4 <main+0x458>)
 8001218:	6013      	str	r3, [r2, #0]
	  if (delta < -32768) delta += 65536;
 800121a:	4b36      	ldr	r3, [pc, #216]	; (80012f4 <main+0x458>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001222:	da05      	bge.n	8001230 <main+0x394>
 8001224:	4b33      	ldr	r3, [pc, #204]	; (80012f4 <main+0x458>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800122c:	4a31      	ldr	r2, [pc, #196]	; (80012f4 <main+0x458>)
 800122e:	6013      	str	r3, [r2, #0]

	  enc_prev = enc_now;
 8001230:	4b2e      	ldr	r3, [pc, #184]	; (80012ec <main+0x450>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a2e      	ldr	r2, [pc, #184]	; (80012f0 <main+0x454>)
 8001236:	6013      	str	r3, [r2, #0]
	  enc_accum += delta;
 8001238:	4b2f      	ldr	r3, [pc, #188]	; (80012f8 <main+0x45c>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b2d      	ldr	r3, [pc, #180]	; (80012f4 <main+0x458>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4413      	add	r3, r2
 8001242:	4a2d      	ldr	r2, [pc, #180]	; (80012f8 <main+0x45c>)
 8001244:	6013      	str	r3, [r2, #0]

	  while (enc_accum >= ENC_DIV) { setpoint_C++; enc_accum -= ENC_DIV; }
 8001246:	e009      	b.n	800125c <main+0x3c0>
 8001248:	4b21      	ldr	r3, [pc, #132]	; (80012d0 <main+0x434>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	3301      	adds	r3, #1
 800124e:	4a20      	ldr	r2, [pc, #128]	; (80012d0 <main+0x434>)
 8001250:	6013      	str	r3, [r2, #0]
 8001252:	4b29      	ldr	r3, [pc, #164]	; (80012f8 <main+0x45c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	3b04      	subs	r3, #4
 8001258:	4a27      	ldr	r2, [pc, #156]	; (80012f8 <main+0x45c>)
 800125a:	6013      	str	r3, [r2, #0]
 800125c:	4b26      	ldr	r3, [pc, #152]	; (80012f8 <main+0x45c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b03      	cmp	r3, #3
 8001262:	dcf1      	bgt.n	8001248 <main+0x3ac>
	  while (enc_accum <= -ENC_DIV) { setpoint_C--; enc_accum += ENC_DIV; }
 8001264:	e009      	b.n	800127a <main+0x3de>
 8001266:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <main+0x434>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	3b01      	subs	r3, #1
 800126c:	4a18      	ldr	r2, [pc, #96]	; (80012d0 <main+0x434>)
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4b21      	ldr	r3, [pc, #132]	; (80012f8 <main+0x45c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3304      	adds	r3, #4
 8001276:	4a20      	ldr	r2, [pc, #128]	; (80012f8 <main+0x45c>)
 8001278:	6013      	str	r3, [r2, #0]
 800127a:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <main+0x45c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f113 0f03 	cmn.w	r3, #3
 8001282:	dbf0      	blt.n	8001266 <main+0x3ca>

	  setpoint_C = clamp_i32(setpoint_C, 20, 40);
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <main+0x434>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2228      	movs	r2, #40	; 0x28
 800128a:	2114      	movs	r1, #20
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff fdec 	bl	8000e6a <clamp_i32>
 8001292:	4603      	mov	r3, r0
 8001294:	4a0e      	ldr	r2, [pc, #56]	; (80012d0 <main+0x434>)
 8001296:	6013      	str	r3, [r2, #0]




	  // ##### Prbkowanie 0,5s #####
	  HAL_Delay(500);
 8001298:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800129c:	f000 fdb4 	bl	8001e08 <HAL_Delay>
	  time_s += 0.5f;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <main+0x428>)
 80012a2:	edd3 7a00 	vldr	s15, [r3]
 80012a6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80012aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012ae:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <main+0x428>)
 80012b0:	edc3 7a00 	vstr	s15, [r3]
  {
 80012b4:	e61e      	b.n	8000ef4 <main+0x58>
 80012b6:	bf00      	nop
 80012b8:	20000224 	.word	0x20000224
 80012bc:	20000220 	.word	0x20000220
 80012c0:	447a0000 	.word	0x447a0000
 80012c4:	20000214 	.word	0x20000214
 80012c8:	20000218 	.word	0x20000218
 80012cc:	2000033c 	.word	0x2000033c
 80012d0:	20000000 	.word	0x20000000
 80012d4:	0800b7b0 	.word	0x0800b7b0
 80012d8:	2000026c 	.word	0x2000026c
 80012dc:	40020800 	.word	0x40020800
 80012e0:	2000000c 	.word	0x2000000c
 80012e4:	20000228 	.word	0x20000228
 80012e8:	20000348 	.word	0x20000348
 80012ec:	20000230 	.word	0x20000230
 80012f0:	20000010 	.word	0x20000010
 80012f4:	20000234 	.word	0x20000234
 80012f8:	2000022c 	.word	0x2000022c

080012fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b094      	sub	sp, #80	; 0x50
 8001300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	2234      	movs	r2, #52	; 0x34
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f005 fa56 	bl	80067bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001310:	f107 0308 	add.w	r3, r7, #8
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001320:	4b22      	ldr	r3, [pc, #136]	; (80013ac <SystemClock_Config+0xb0>)
 8001322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001324:	4a21      	ldr	r2, [pc, #132]	; (80013ac <SystemClock_Config+0xb0>)
 8001326:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800132a:	6413      	str	r3, [r2, #64]	; 0x40
 800132c:	4b1f      	ldr	r3, [pc, #124]	; (80013ac <SystemClock_Config+0xb0>)
 800132e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001330:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001334:	607b      	str	r3, [r7, #4]
 8001336:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001338:	4b1d      	ldr	r3, [pc, #116]	; (80013b0 <SystemClock_Config+0xb4>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001340:	4a1b      	ldr	r2, [pc, #108]	; (80013b0 <SystemClock_Config+0xb4>)
 8001342:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001346:	6013      	str	r3, [r2, #0]
 8001348:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <SystemClock_Config+0xb4>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001350:	603b      	str	r3, [r7, #0]
 8001352:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001354:	2302      	movs	r3, #2
 8001356:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001358:	2301      	movs	r3, #1
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800135c:	2310      	movs	r3, #16
 800135e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001360:	2300      	movs	r3, #0
 8001362:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4618      	mov	r0, r3
 800136a:	f001 feef 	bl	800314c <HAL_RCC_OscConfig>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001374:	f000 fa2c 	bl	80017d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001378:	230f      	movs	r3, #15
 800137a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001380:	2300      	movs	r3, #0
 8001382:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001388:	2300      	movs	r3, #0
 800138a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800138c:	f107 0308 	add.w	r3, r7, #8
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f002 f988 	bl	80036a8 <HAL_RCC_ClockConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800139e:	f000 fa17 	bl	80017d0 <Error_Handler>
  }
}
 80013a2:	bf00      	nop
 80013a4:	3750      	adds	r7, #80	; 0x50
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40007000 	.word	0x40007000

080013b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013b8:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <MX_I2C1_Init+0x74>)
 80013ba:	4a1c      	ldr	r2, [pc, #112]	; (800142c <MX_I2C1_Init+0x78>)
 80013bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80013be:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <MX_I2C1_Init+0x74>)
 80013c0:	4a1b      	ldr	r2, [pc, #108]	; (8001430 <MX_I2C1_Init+0x7c>)
 80013c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013c4:	4b18      	ldr	r3, [pc, #96]	; (8001428 <MX_I2C1_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ca:	4b17      	ldr	r3, [pc, #92]	; (8001428 <MX_I2C1_Init+0x74>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013d0:	4b15      	ldr	r3, [pc, #84]	; (8001428 <MX_I2C1_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013d6:	4b14      	ldr	r3, [pc, #80]	; (8001428 <MX_I2C1_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <MX_I2C1_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013e2:	4b11      	ldr	r3, [pc, #68]	; (8001428 <MX_I2C1_Init+0x74>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <MX_I2C1_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013ee:	480e      	ldr	r0, [pc, #56]	; (8001428 <MX_I2C1_Init+0x74>)
 80013f0:	f001 f8b0 	bl	8002554 <HAL_I2C_Init>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80013fa:	f000 f9e9 	bl	80017d0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013fe:	2100      	movs	r1, #0
 8001400:	4809      	ldr	r0, [pc, #36]	; (8001428 <MX_I2C1_Init+0x74>)
 8001402:	f001 fe0b 	bl	800301c <HAL_I2CEx_ConfigAnalogFilter>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800140c:	f000 f9e0 	bl	80017d0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001410:	2100      	movs	r1, #0
 8001412:	4805      	ldr	r0, [pc, #20]	; (8001428 <MX_I2C1_Init+0x74>)
 8001414:	f001 fe4d 	bl	80030b2 <HAL_I2CEx_ConfigDigitalFilter>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800141e:	f000 f9d7 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	200002f0 	.word	0x200002f0
 800142c:	40005400 	.word	0x40005400
 8001430:	00303d5b 	.word	0x00303d5b

08001434 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	; 0x30
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800143a:	f107 030c 	add.w	r3, r7, #12
 800143e:	2224      	movs	r2, #36	; 0x24
 8001440:	2100      	movs	r1, #0
 8001442:	4618      	mov	r0, r3
 8001444:	f005 f9ba 	bl	80067bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001448:	463b      	mov	r3, r7
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001452:	4b23      	ldr	r3, [pc, #140]	; (80014e0 <MX_TIM1_Init+0xac>)
 8001454:	4a23      	ldr	r2, [pc, #140]	; (80014e4 <MX_TIM1_Init+0xb0>)
 8001456:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001458:	4b21      	ldr	r3, [pc, #132]	; (80014e0 <MX_TIM1_Init+0xac>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800145e:	4b20      	ldr	r3, [pc, #128]	; (80014e0 <MX_TIM1_Init+0xac>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001464:	4b1e      	ldr	r3, [pc, #120]	; (80014e0 <MX_TIM1_Init+0xac>)
 8001466:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800146a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800146c:	4b1c      	ldr	r3, [pc, #112]	; (80014e0 <MX_TIM1_Init+0xac>)
 800146e:	2200      	movs	r2, #0
 8001470:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001472:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <MX_TIM1_Init+0xac>)
 8001474:	2200      	movs	r2, #0
 8001476:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001478:	4b19      	ldr	r3, [pc, #100]	; (80014e0 <MX_TIM1_Init+0xac>)
 800147a:	2200      	movs	r2, #0
 800147c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800147e:	2303      	movs	r3, #3
 8001480:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001486:	2301      	movs	r3, #1
 8001488:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 800148e:	2304      	movs	r3, #4
 8001490:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001496:	2301      	movs	r3, #1
 8001498:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800149a:	2300      	movs	r3, #0
 800149c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 4;
 800149e:	2304      	movs	r3, #4
 80014a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80014a2:	f107 030c 	add.w	r3, r7, #12
 80014a6:	4619      	mov	r1, r3
 80014a8:	480d      	ldr	r0, [pc, #52]	; (80014e0 <MX_TIM1_Init+0xac>)
 80014aa:	f003 f84d 	bl	8004548 <HAL_TIM_Encoder_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80014b4:	f000 f98c 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b8:	2300      	movs	r3, #0
 80014ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014bc:	2300      	movs	r3, #0
 80014be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c0:	2300      	movs	r3, #0
 80014c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014c4:	463b      	mov	r3, r7
 80014c6:	4619      	mov	r1, r3
 80014c8:	4805      	ldr	r0, [pc, #20]	; (80014e0 <MX_TIM1_Init+0xac>)
 80014ca:	f003 fda9 	bl	8005020 <HAL_TIMEx_MasterConfigSynchronization>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80014d4:	f000 f97c 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80014d8:	bf00      	nop
 80014da:	3730      	adds	r7, #48	; 0x30
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000348 	.word	0x20000348
 80014e4:	40010000 	.word	0x40010000

080014e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b08a      	sub	sp, #40	; 0x28
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ee:	f107 031c 	add.w	r3, r7, #28
 80014f2:	2200      	movs	r2, #0
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014fa:	463b      	mov	r3, r7
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	611a      	str	r2, [r3, #16]
 8001508:	615a      	str	r2, [r3, #20]
 800150a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800150c:	4b22      	ldr	r3, [pc, #136]	; (8001598 <MX_TIM2_Init+0xb0>)
 800150e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001512:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001514:	4b20      	ldr	r3, [pc, #128]	; (8001598 <MX_TIM2_Init+0xb0>)
 8001516:	2200      	movs	r2, #0
 8001518:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151a:	4b1f      	ldr	r3, [pc, #124]	; (8001598 <MX_TIM2_Init+0xb0>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 30000;
 8001520:	4b1d      	ldr	r3, [pc, #116]	; (8001598 <MX_TIM2_Init+0xb0>)
 8001522:	f247 5230 	movw	r2, #30000	; 0x7530
 8001526:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001528:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <MX_TIM2_Init+0xb0>)
 800152a:	2200      	movs	r2, #0
 800152c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152e:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <MX_TIM2_Init+0xb0>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001534:	4818      	ldr	r0, [pc, #96]	; (8001598 <MX_TIM2_Init+0xb0>)
 8001536:	f002 feb5 	bl	80042a4 <HAL_TIM_PWM_Init>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001540:	f000 f946 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001548:	2300      	movs	r3, #0
 800154a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800154c:	f107 031c 	add.w	r3, r7, #28
 8001550:	4619      	mov	r1, r3
 8001552:	4811      	ldr	r0, [pc, #68]	; (8001598 <MX_TIM2_Init+0xb0>)
 8001554:	f003 fd64 	bl	8005020 <HAL_TIMEx_MasterConfigSynchronization>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800155e:	f000 f937 	bl	80017d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001562:	2360      	movs	r3, #96	; 0x60
 8001564:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800156a:	2300      	movs	r3, #0
 800156c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	220c      	movs	r2, #12
 8001576:	4619      	mov	r1, r3
 8001578:	4807      	ldr	r0, [pc, #28]	; (8001598 <MX_TIM2_Init+0xb0>)
 800157a:	f003 f919 	bl	80047b0 <HAL_TIM_PWM_ConfigChannel>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001584:	f000 f924 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001588:	4803      	ldr	r0, [pc, #12]	; (8001598 <MX_TIM2_Init+0xb0>)
 800158a:	f000 fa0d 	bl	80019a8 <HAL_TIM_MspPostInit>

}
 800158e:	bf00      	nop
 8001590:	3728      	adds	r7, #40	; 0x28
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	200003d4 	.word	0x200003d4

0800159c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015a0:	4b14      	ldr	r3, [pc, #80]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015a2:	4a15      	ldr	r2, [pc, #84]	; (80015f8 <MX_USART3_UART_Init+0x5c>)
 80015a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015a6:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015ae:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015c2:	220c      	movs	r2, #12
 80015c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015d2:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015d8:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015da:	2200      	movs	r2, #0
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015de:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_USART3_UART_Init+0x58>)
 80015e0:	f003 fdac 	bl	800513c <HAL_UART_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80015ea:	f000 f8f1 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	2000026c 	.word	0x2000026c
 80015f8:	40004800 	.word	0x40004800

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	; 0x28
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001612:	4b43      	ldr	r3, [pc, #268]	; (8001720 <MX_GPIO_Init+0x124>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	4a42      	ldr	r2, [pc, #264]	; (8001720 <MX_GPIO_Init+0x124>)
 8001618:	f043 0304 	orr.w	r3, r3, #4
 800161c:	6313      	str	r3, [r2, #48]	; 0x30
 800161e:	4b40      	ldr	r3, [pc, #256]	; (8001720 <MX_GPIO_Init+0x124>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	f003 0304 	and.w	r3, r3, #4
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800162a:	4b3d      	ldr	r3, [pc, #244]	; (8001720 <MX_GPIO_Init+0x124>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a3c      	ldr	r2, [pc, #240]	; (8001720 <MX_GPIO_Init+0x124>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b3a      	ldr	r3, [pc, #232]	; (8001720 <MX_GPIO_Init+0x124>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001642:	4b37      	ldr	r3, [pc, #220]	; (8001720 <MX_GPIO_Init+0x124>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a36      	ldr	r2, [pc, #216]	; (8001720 <MX_GPIO_Init+0x124>)
 8001648:	f043 0302 	orr.w	r3, r3, #2
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b34      	ldr	r3, [pc, #208]	; (8001720 <MX_GPIO_Init+0x124>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	60bb      	str	r3, [r7, #8]
 8001658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800165a:	4b31      	ldr	r3, [pc, #196]	; (8001720 <MX_GPIO_Init+0x124>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a30      	ldr	r2, [pc, #192]	; (8001720 <MX_GPIO_Init+0x124>)
 8001660:	f043 0310 	orr.w	r3, r3, #16
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b2e      	ldr	r3, [pc, #184]	; (8001720 <MX_GPIO_Init+0x124>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0310 	and.w	r3, r3, #16
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <MX_GPIO_Init+0x124>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	4a2a      	ldr	r2, [pc, #168]	; (8001720 <MX_GPIO_Init+0x124>)
 8001678:	f043 0308 	orr.w	r3, r3, #8
 800167c:	6313      	str	r3, [r2, #48]	; 0x30
 800167e:	4b28      	ldr	r3, [pc, #160]	; (8001720 <MX_GPIO_Init+0x124>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	603b      	str	r3, [r7, #0]
 8001688:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800168a:	2200      	movs	r2, #0
 800168c:	2101      	movs	r1, #1
 800168e:	4825      	ldr	r0, [pc, #148]	; (8001724 <MX_GPIO_Init+0x128>)
 8001690:	f000 ff46 	bl	8002520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001694:	2200      	movs	r2, #0
 8001696:	2120      	movs	r1, #32
 8001698:	4823      	ldr	r0, [pc, #140]	; (8001728 <MX_GPIO_Init+0x12c>)
 800169a:	f000 ff41 	bl	8002520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	2101      	movs	r1, #1
 80016a2:	4822      	ldr	r0, [pc, #136]	; (800172c <MX_GPIO_Init+0x130>)
 80016a4:	f000 ff3c 	bl	8002520 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b6:	f107 0314 	add.w	r3, r7, #20
 80016ba:	4619      	mov	r1, r3
 80016bc:	4819      	ldr	r0, [pc, #100]	; (8001724 <MX_GPIO_Init+0x128>)
 80016be:	f000 fd6b 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016c2:	2301      	movs	r3, #1
 80016c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c6:	2301      	movs	r3, #1
 80016c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2300      	movs	r3, #0
 80016d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	4812      	ldr	r0, [pc, #72]	; (8001724 <MX_GPIO_Init+0x128>)
 80016da:	f000 fd5d 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80016de:	2320      	movs	r3, #32
 80016e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e2:	2301      	movs	r3, #1
 80016e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	480c      	ldr	r0, [pc, #48]	; (8001728 <MX_GPIO_Init+0x12c>)
 80016f6:	f000 fd4f 	bl	8002198 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016fa:	2301      	movs	r3, #1
 80016fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fe:	2301      	movs	r3, #1
 8001700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	4806      	ldr	r0, [pc, #24]	; (800172c <MX_GPIO_Init+0x130>)
 8001712:	f000 fd41 	bl	8002198 <HAL_GPIO_Init>

}
 8001716:	bf00      	nop
 8001718:	3728      	adds	r7, #40	; 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	40020800 	.word	0x40020800
 8001728:	40020000 	.word	0x40020000
 800172c:	40020400 	.word	0x40020400

08001730 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */


// ##### COM Receive przerwania #####
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a1e      	ldr	r2, [pc, #120]	; (80017b8 <HAL_UART_RxCpltCallback+0x88>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d136      	bne.n	80017b0 <HAL_UART_RxCpltCallback+0x80>
    {
        char c = (char)rxByte;
 8001742:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <HAL_UART_RxCpltCallback+0x8c>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	73fb      	strb	r3, [r7, #15]

        if (c == '\r' || c == '\n')
 8001748:	7bfb      	ldrb	r3, [r7, #15]
 800174a:	2b0d      	cmp	r3, #13
 800174c:	d002      	beq.n	8001754 <HAL_UART_RxCpltCallback+0x24>
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	2b0a      	cmp	r3, #10
 8001752:	d10f      	bne.n	8001774 <HAL_UART_RxCpltCallback+0x44>
        {
        	// Ignororwanie pustych enterow
            if (rxLen > 0)
 8001754:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <HAL_UART_RxCpltCallback+0x90>)
 8001756:	881b      	ldrh	r3, [r3, #0]
 8001758:	b29b      	uxth	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d023      	beq.n	80017a6 <HAL_UART_RxCpltCallback+0x76>
            {
                rxLine[rxLen] = '\0';
 800175e:	4b18      	ldr	r3, [pc, #96]	; (80017c0 <HAL_UART_RxCpltCallback+0x90>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	b29b      	uxth	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	4b17      	ldr	r3, [pc, #92]	; (80017c4 <HAL_UART_RxCpltCallback+0x94>)
 8001768:	2100      	movs	r1, #0
 800176a:	5499      	strb	r1, [r3, r2]
                lineReady = 1;
 800176c:	4b16      	ldr	r3, [pc, #88]	; (80017c8 <HAL_UART_RxCpltCallback+0x98>)
 800176e:	2201      	movs	r2, #1
 8001770:	701a      	strb	r2, [r3, #0]
            if (rxLen > 0)
 8001772:	e018      	b.n	80017a6 <HAL_UART_RxCpltCallback+0x76>
            }
        }
        else if (!lineReady)
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <HAL_UART_RxCpltCallback+0x98>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b00      	cmp	r3, #0
 800177c:	d113      	bne.n	80017a6 <HAL_UART_RxCpltCallback+0x76>
        {
            if (rxLen < RX_LINE_MAX - 1)
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <HAL_UART_RxCpltCallback+0x90>)
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	b29b      	uxth	r3, r3
 8001784:	2b3e      	cmp	r3, #62	; 0x3e
 8001786:	d80b      	bhi.n	80017a0 <HAL_UART_RxCpltCallback+0x70>
                rxLine[rxLen++] = c;
 8001788:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <HAL_UART_RxCpltCallback+0x90>)
 800178a:	881b      	ldrh	r3, [r3, #0]
 800178c:	b29b      	uxth	r3, r3
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	b291      	uxth	r1, r2
 8001792:	4a0b      	ldr	r2, [pc, #44]	; (80017c0 <HAL_UART_RxCpltCallback+0x90>)
 8001794:	8011      	strh	r1, [r2, #0]
 8001796:	4619      	mov	r1, r3
 8001798:	4a0a      	ldr	r2, [pc, #40]	; (80017c4 <HAL_UART_RxCpltCallback+0x94>)
 800179a:	7bfb      	ldrb	r3, [r7, #15]
 800179c:	5453      	strb	r3, [r2, r1]
 800179e:	e002      	b.n	80017a6 <HAL_UART_RxCpltCallback+0x76>
            else
                rxLen = 0; // overflow -> reset
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <HAL_UART_RxCpltCallback+0x90>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	801a      	strh	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart3, &rxByte, 1);
 80017a6:	2201      	movs	r2, #1
 80017a8:	4904      	ldr	r1, [pc, #16]	; (80017bc <HAL_UART_RxCpltCallback+0x8c>)
 80017aa:	4808      	ldr	r0, [pc, #32]	; (80017cc <HAL_UART_RxCpltCallback+0x9c>)
 80017ac:	f003 fda7 	bl	80052fe <HAL_UART_Receive_IT>
    }
}
 80017b0:	bf00      	nop
 80017b2:	3710      	adds	r7, #16
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40004800 	.word	0x40004800
 80017bc:	20000340 	.word	0x20000340
 80017c0:	20000210 	.word	0x20000210
 80017c4:	20000394 	.word	0x20000394
 80017c8:	20000212 	.word	0x20000212
 80017cc:	2000026c 	.word	0x2000026c

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <Error_Handler+0x8>
	...

080017dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <HAL_MspInit+0x44>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	4a0e      	ldr	r2, [pc, #56]	; (8001820 <HAL_MspInit+0x44>)
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ec:	6413      	str	r3, [r2, #64]	; 0x40
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <HAL_MspInit+0x44>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <HAL_MspInit+0x44>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	4a08      	ldr	r2, [pc, #32]	; (8001820 <HAL_MspInit+0x44>)
 8001800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001804:	6453      	str	r3, [r2, #68]	; 0x44
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <HAL_MspInit+0x44>)
 8001808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800

08001824 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b0ae      	sub	sp, #184	; 0xb8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]
 800183a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800183c:	f107 0314 	add.w	r3, r7, #20
 8001840:	2290      	movs	r2, #144	; 0x90
 8001842:	2100      	movs	r1, #0
 8001844:	4618      	mov	r0, r3
 8001846:	f004 ffb9 	bl	80067bc <memset>
  if(hi2c->Instance==I2C1)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a22      	ldr	r2, [pc, #136]	; (80018d8 <HAL_I2C_MspInit+0xb4>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d13c      	bne.n	80018ce <HAL_I2C_MspInit+0xaa>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001854:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001858:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800185a:	2300      	movs	r3, #0
 800185c:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4618      	mov	r0, r3
 8001864:	f002 f8f6 	bl	8003a54 <HAL_RCCEx_PeriphCLKConfig>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800186e:	f7ff ffaf 	bl	80017d0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001872:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <HAL_I2C_MspInit+0xb8>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a19      	ldr	r2, [pc, #100]	; (80018dc <HAL_I2C_MspInit+0xb8>)
 8001878:	f043 0302 	orr.w	r3, r3, #2
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <HAL_I2C_MspInit+0xb8>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800188a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800188e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001892:	2312      	movs	r3, #18
 8001894:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001898:	2300      	movs	r3, #0
 800189a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018a4:	2304      	movs	r3, #4
 80018a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018aa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80018ae:	4619      	mov	r1, r3
 80018b0:	480b      	ldr	r0, [pc, #44]	; (80018e0 <HAL_I2C_MspInit+0xbc>)
 80018b2:	f000 fc71 	bl	8002198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_I2C_MspInit+0xb8>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_I2C_MspInit+0xb8>)
 80018bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_I2C_MspInit+0xb8>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80018ce:	bf00      	nop
 80018d0:	37b8      	adds	r7, #184	; 0xb8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40005400 	.word	0x40005400
 80018dc:	40023800 	.word	0x40023800
 80018e0:	40020400 	.word	0x40020400

080018e4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	; 0x28
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a17      	ldr	r2, [pc, #92]	; (8001960 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d128      	bne.n	8001958 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001906:	4b17      	ldr	r3, [pc, #92]	; (8001964 <HAL_TIM_Encoder_MspInit+0x80>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	4a16      	ldr	r2, [pc, #88]	; (8001964 <HAL_TIM_Encoder_MspInit+0x80>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6453      	str	r3, [r2, #68]	; 0x44
 8001912:	4b14      	ldr	r3, [pc, #80]	; (8001964 <HAL_TIM_Encoder_MspInit+0x80>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800191e:	4b11      	ldr	r3, [pc, #68]	; (8001964 <HAL_TIM_Encoder_MspInit+0x80>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a10      	ldr	r2, [pc, #64]	; (8001964 <HAL_TIM_Encoder_MspInit+0x80>)
 8001924:	f043 0310 	orr.w	r3, r3, #16
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b0e      	ldr	r3, [pc, #56]	; (8001964 <HAL_TIM_Encoder_MspInit+0x80>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0310 	and.w	r3, r3, #16
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001936:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800193a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001940:	2301      	movs	r3, #1
 8001942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001948:	2301      	movs	r3, #1
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	4619      	mov	r1, r3
 8001952:	4805      	ldr	r0, [pc, #20]	; (8001968 <HAL_TIM_Encoder_MspInit+0x84>)
 8001954:	f000 fc20 	bl	8002198 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001958:	bf00      	nop
 800195a:	3728      	adds	r7, #40	; 0x28
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40010000 	.word	0x40010000
 8001964:	40023800 	.word	0x40023800
 8001968:	40021000 	.word	0x40021000

0800196c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800197c:	d10b      	bne.n	8001996 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <HAL_TIM_PWM_MspInit+0x38>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	4a08      	ldr	r2, [pc, #32]	; (80019a4 <HAL_TIM_PWM_MspInit+0x38>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6413      	str	r3, [r2, #64]	; 0x40
 800198a:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <HAL_TIM_PWM_MspInit+0x38>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800

080019a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b0:	f107 030c 	add.w	r3, r7, #12
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019c8:	d11b      	bne.n	8001a02 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ca:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <HAL_TIM_MspPostInit+0x64>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a0f      	ldr	r2, [pc, #60]	; (8001a0c <HAL_TIM_MspPostInit+0x64>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <HAL_TIM_MspPostInit+0x64>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	60bb      	str	r3, [r7, #8]
 80019e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019e2:	2308      	movs	r3, #8
 80019e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019f2:	2301      	movs	r3, #1
 80019f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 030c 	add.w	r3, r7, #12
 80019fa:	4619      	mov	r1, r3
 80019fc:	4804      	ldr	r0, [pc, #16]	; (8001a10 <HAL_TIM_MspPostInit+0x68>)
 80019fe:	f000 fbcb 	bl	8002198 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a02:	bf00      	nop
 8001a04:	3720      	adds	r7, #32
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40020000 	.word	0x40020000

08001a14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b0ae      	sub	sp, #184	; 0xb8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2290      	movs	r2, #144	; 0x90
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f004 fec1 	bl	80067bc <memset>
  if(huart->Instance==USART3)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a26      	ldr	r2, [pc, #152]	; (8001ad8 <HAL_UART_MspInit+0xc4>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d144      	bne.n	8001ace <HAL_UART_MspInit+0xba>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a48:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a4e:	f107 0314 	add.w	r3, r7, #20
 8001a52:	4618      	mov	r0, r3
 8001a54:	f001 fffe 	bl	8003a54 <HAL_RCCEx_PeriphCLKConfig>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001a5e:	f7ff feb7 	bl	80017d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a62:	4b1e      	ldr	r3, [pc, #120]	; (8001adc <HAL_UART_MspInit+0xc8>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	4a1d      	ldr	r2, [pc, #116]	; (8001adc <HAL_UART_MspInit+0xc8>)
 8001a68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <HAL_UART_MspInit+0xc8>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a76:	613b      	str	r3, [r7, #16]
 8001a78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a7a:	4b18      	ldr	r3, [pc, #96]	; (8001adc <HAL_UART_MspInit+0xc8>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a17      	ldr	r2, [pc, #92]	; (8001adc <HAL_UART_MspInit+0xc8>)
 8001a80:	f043 0308 	orr.w	r3, r3, #8
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_UART_MspInit+0xc8>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001aac:	2307      	movs	r3, #7
 8001aae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ab2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4809      	ldr	r0, [pc, #36]	; (8001ae0 <HAL_UART_MspInit+0xcc>)
 8001aba:	f000 fb6d 	bl	8002198 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	2027      	movs	r0, #39	; 0x27
 8001ac4:	f000 fa9f 	bl	8002006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ac8:	2027      	movs	r0, #39	; 0x27
 8001aca:	f000 fab8 	bl	800203e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ace:	bf00      	nop
 8001ad0:	37b8      	adds	r7, #184	; 0xb8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40004800 	.word	0x40004800
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020c00 	.word	0x40020c00

08001ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <NMI_Handler+0x4>

08001aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <HardFault_Handler+0x4>

08001af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <MemManage_Handler+0x4>

08001af6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001afa:	e7fe      	b.n	8001afa <BusFault_Handler+0x4>

08001afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b00:	e7fe      	b.n	8001b00 <UsageFault_Handler+0x4>

08001b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b02:	b480      	push	{r7}
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b30:	f000 f94a 	bl	8001dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b3c:	4802      	ldr	r0, [pc, #8]	; (8001b48 <USART3_IRQHandler+0x10>)
 8001b3e:	f003 fc2d 	bl	800539c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	2000026c 	.word	0x2000026c

08001b4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
	return 1;
 8001b50:	2301      	movs	r3, #1
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_kill>:

int _kill(int pid, int sig)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b66:	f004 fdff 	bl	8006768 <__errno>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2216      	movs	r2, #22
 8001b6e:	601a      	str	r2, [r3, #0]
	return -1;
 8001b70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <_exit>:

void _exit (int status)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b84:	f04f 31ff 	mov.w	r1, #4294967295
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7ff ffe7 	bl	8001b5c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b8e:	e7fe      	b.n	8001b8e <_exit+0x12>

08001b90 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	617b      	str	r3, [r7, #20]
 8001ba0:	e00a      	b.n	8001bb8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ba2:	f3af 8000 	nop.w
 8001ba6:	4601      	mov	r1, r0
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	1c5a      	adds	r2, r3, #1
 8001bac:	60ba      	str	r2, [r7, #8]
 8001bae:	b2ca      	uxtb	r2, r1
 8001bb0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	617b      	str	r3, [r7, #20]
 8001bb8:	697a      	ldr	r2, [r7, #20]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	dbf0      	blt.n	8001ba2 <_read+0x12>
	}

return len;
 8001bc0:	687b      	ldr	r3, [r7, #4]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3718      	adds	r7, #24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b086      	sub	sp, #24
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	e009      	b.n	8001bf0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	1c5a      	adds	r2, r3, #1
 8001be0:	60ba      	str	r2, [r7, #8]
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	3301      	adds	r3, #1
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	dbf1      	blt.n	8001bdc <_write+0x12>
	}
	return len;
 8001bf8:	687b      	ldr	r3, [r7, #4]
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3718      	adds	r7, #24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <_close>:

int _close(int file)
{
 8001c02:	b480      	push	{r7}
 8001c04:	b083      	sub	sp, #12
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
	return -1;
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
 8001c22:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c2a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr

08001c3a <_isatty>:

int _isatty(int file)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b083      	sub	sp, #12
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
	return 1;
 8001c42:	2301      	movs	r3, #1
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
	...

08001c6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c74:	4a14      	ldr	r2, [pc, #80]	; (8001cc8 <_sbrk+0x5c>)
 8001c76:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <_sbrk+0x60>)
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c80:	4b13      	ldr	r3, [pc, #76]	; (8001cd0 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d102      	bne.n	8001c8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c88:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <_sbrk+0x64>)
 8001c8a:	4a12      	ldr	r2, [pc, #72]	; (8001cd4 <_sbrk+0x68>)
 8001c8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c8e:	4b10      	ldr	r3, [pc, #64]	; (8001cd0 <_sbrk+0x64>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d207      	bcs.n	8001cac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c9c:	f004 fd64 	bl	8006768 <__errno>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	220c      	movs	r2, #12
 8001ca4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8001caa:	e009      	b.n	8001cc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <_sbrk+0x64>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cb2:	4b07      	ldr	r3, [pc, #28]	; (8001cd0 <_sbrk+0x64>)
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4413      	add	r3, r2
 8001cba:	4a05      	ldr	r2, [pc, #20]	; (8001cd0 <_sbrk+0x64>)
 8001cbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3718      	adds	r7, #24
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20080000 	.word	0x20080000
 8001ccc:	00000400 	.word	0x00000400
 8001cd0:	20000238 	.word	0x20000238
 8001cd4:	20000438 	.word	0x20000438

08001cd8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <SystemInit+0x20>)
 8001cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ce2:	4a05      	ldr	r2, [pc, #20]	; (8001cf8 <SystemInit+0x20>)
 8001ce4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ce8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cec:	bf00      	nop
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d34 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d00:	480d      	ldr	r0, [pc, #52]	; (8001d38 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d02:	490e      	ldr	r1, [pc, #56]	; (8001d3c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d04:	4a0e      	ldr	r2, [pc, #56]	; (8001d40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d08:	e002      	b.n	8001d10 <LoopCopyDataInit>

08001d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d0e:	3304      	adds	r3, #4

08001d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d14:	d3f9      	bcc.n	8001d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d16:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d18:	4c0b      	ldr	r4, [pc, #44]	; (8001d48 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d1c:	e001      	b.n	8001d22 <LoopFillZerobss>

08001d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d20:	3204      	adds	r2, #4

08001d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d24:	d3fb      	bcc.n	8001d1e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d26:	f7ff ffd7 	bl	8001cd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d2a:	f004 fd23 	bl	8006774 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d2e:	f7ff f8b5 	bl	8000e9c <main>
  bx  lr    
 8001d32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d34:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d3c:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001d40:	0800bccc 	.word	0x0800bccc
  ldr r2, =_sbss
 8001d44:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001d48:	20000434 	.word	0x20000434

08001d4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d4c:	e7fe      	b.n	8001d4c <ADC_IRQHandler>

08001d4e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d52:	2003      	movs	r0, #3
 8001d54:	f000 f94c 	bl	8001ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d58:	200f      	movs	r0, #15
 8001d5a:	f000 f805 	bl	8001d68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d5e:	f7ff fd3d 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <HAL_InitTick+0x54>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b12      	ldr	r3, [pc, #72]	; (8001dc0 <HAL_InitTick+0x58>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 f967 	bl	800205a <HAL_SYSTICK_Config>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e00e      	b.n	8001db4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b0f      	cmp	r3, #15
 8001d9a:	d80a      	bhi.n	8001db2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	6879      	ldr	r1, [r7, #4]
 8001da0:	f04f 30ff 	mov.w	r0, #4294967295
 8001da4:	f000 f92f 	bl	8002006 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001da8:	4a06      	ldr	r2, [pc, #24]	; (8001dc4 <HAL_InitTick+0x5c>)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
 8001db0:	e000      	b.n	8001db4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000014 	.word	0x20000014
 8001dc0:	2000001c 	.word	0x2000001c
 8001dc4:	20000018 	.word	0x20000018

08001dc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dcc:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <HAL_IncTick+0x20>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <HAL_IncTick+0x24>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	4a04      	ldr	r2, [pc, #16]	; (8001dec <HAL_IncTick+0x24>)
 8001dda:	6013      	str	r3, [r2, #0]
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	2000001c 	.word	0x2000001c
 8001dec:	20000420 	.word	0x20000420

08001df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return uwTick;
 8001df4:	4b03      	ldr	r3, [pc, #12]	; (8001e04 <HAL_GetTick+0x14>)
 8001df6:	681b      	ldr	r3, [r3, #0]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000420 	.word	0x20000420

08001e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e10:	f7ff ffee 	bl	8001df0 <HAL_GetTick>
 8001e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e20:	d005      	beq.n	8001e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <HAL_Delay+0x44>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	461a      	mov	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e2e:	bf00      	nop
 8001e30:	f7ff ffde 	bl	8001df0 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d8f7      	bhi.n	8001e30 <HAL_Delay+0x28>
  {
  }
}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	2000001c 	.word	0x2000001c

08001e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e60:	4b0b      	ldr	r3, [pc, #44]	; (8001e90 <__NVIC_SetPriorityGrouping+0x40>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <__NVIC_SetPriorityGrouping+0x44>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e7e:	4a04      	ldr	r2, [pc, #16]	; (8001e90 <__NVIC_SetPriorityGrouping+0x40>)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	60d3      	str	r3, [r2, #12]
}
 8001e84:	bf00      	nop
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000ed00 	.word	0xe000ed00
 8001e94:	05fa0000 	.word	0x05fa0000

08001e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e9c:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	0a1b      	lsrs	r3, r3, #8
 8001ea2:	f003 0307 	and.w	r3, r3, #7
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	db0b      	blt.n	8001ede <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	f003 021f 	and.w	r2, r3, #31
 8001ecc:	4907      	ldr	r1, [pc, #28]	; (8001eec <__NVIC_EnableIRQ+0x38>)
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	095b      	lsrs	r3, r3, #5
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop
 8001eec:	e000e100 	.word	0xe000e100

08001ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	6039      	str	r1, [r7, #0]
 8001efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	db0a      	blt.n	8001f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	490c      	ldr	r1, [pc, #48]	; (8001f3c <__NVIC_SetPriority+0x4c>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	0112      	lsls	r2, r2, #4
 8001f10:	b2d2      	uxtb	r2, r2
 8001f12:	440b      	add	r3, r1
 8001f14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f18:	e00a      	b.n	8001f30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	4908      	ldr	r1, [pc, #32]	; (8001f40 <__NVIC_SetPriority+0x50>)
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	3b04      	subs	r3, #4
 8001f28:	0112      	lsls	r2, r2, #4
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	761a      	strb	r2, [r3, #24]
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	e000e100 	.word	0xe000e100
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b089      	sub	sp, #36	; 0x24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f1c3 0307 	rsb	r3, r3, #7
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	bf28      	it	cs
 8001f62:	2304      	movcs	r3, #4
 8001f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	2b06      	cmp	r3, #6
 8001f6c:	d902      	bls.n	8001f74 <NVIC_EncodePriority+0x30>
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3b03      	subs	r3, #3
 8001f72:	e000      	b.n	8001f76 <NVIC_EncodePriority+0x32>
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43da      	mvns	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	401a      	ands	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	fa01 f303 	lsl.w	r3, r1, r3
 8001f96:	43d9      	mvns	r1, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f9c:	4313      	orrs	r3, r2
         );
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3724      	adds	r7, #36	; 0x24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
	...

08001fac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fbc:	d301      	bcc.n	8001fc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e00f      	b.n	8001fe2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fc2:	4a0a      	ldr	r2, [pc, #40]	; (8001fec <SysTick_Config+0x40>)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fca:	210f      	movs	r1, #15
 8001fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd0:	f7ff ff8e 	bl	8001ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd4:	4b05      	ldr	r3, [pc, #20]	; (8001fec <SysTick_Config+0x40>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fda:	4b04      	ldr	r3, [pc, #16]	; (8001fec <SysTick_Config+0x40>)
 8001fdc:	2207      	movs	r2, #7
 8001fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	e000e010 	.word	0xe000e010

08001ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7ff ff29 	bl	8001e50 <__NVIC_SetPriorityGrouping>
}
 8001ffe:	bf00      	nop
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002006:	b580      	push	{r7, lr}
 8002008:	b086      	sub	sp, #24
 800200a:	af00      	add	r7, sp, #0
 800200c:	4603      	mov	r3, r0
 800200e:	60b9      	str	r1, [r7, #8]
 8002010:	607a      	str	r2, [r7, #4]
 8002012:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002018:	f7ff ff3e 	bl	8001e98 <__NVIC_GetPriorityGrouping>
 800201c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	68b9      	ldr	r1, [r7, #8]
 8002022:	6978      	ldr	r0, [r7, #20]
 8002024:	f7ff ff8e 	bl	8001f44 <NVIC_EncodePriority>
 8002028:	4602      	mov	r2, r0
 800202a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800202e:	4611      	mov	r1, r2
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff ff5d 	bl	8001ef0 <__NVIC_SetPriority>
}
 8002036:	bf00      	nop
 8002038:	3718      	adds	r7, #24
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b082      	sub	sp, #8
 8002042:	af00      	add	r7, sp, #0
 8002044:	4603      	mov	r3, r0
 8002046:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff ff31 	bl	8001eb4 <__NVIC_EnableIRQ>
}
 8002052:	bf00      	nop
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b082      	sub	sp, #8
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ffa2 	bl	8001fac <SysTick_Config>
 8002068:	4603      	mov	r3, r0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b084      	sub	sp, #16
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002080:	f7ff feb6 	bl	8001df0 <HAL_GetTick>
 8002084:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800208c:	b2db      	uxtb	r3, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d008      	beq.n	80020a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2280      	movs	r2, #128	; 0x80
 8002096:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e052      	b.n	800214a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 0216 	bic.w	r2, r2, #22
 80020b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	695a      	ldr	r2, [r3, #20]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d103      	bne.n	80020d4 <HAL_DMA_Abort+0x62>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d007      	beq.n	80020e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f022 0208 	bic.w	r2, r2, #8
 80020e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 0201 	bic.w	r2, r2, #1
 80020f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020f4:	e013      	b.n	800211e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020f6:	f7ff fe7b 	bl	8001df0 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b05      	cmp	r3, #5
 8002102:	d90c      	bls.n	800211e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2220      	movs	r2, #32
 8002108:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2203      	movs	r2, #3
 800210e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e015      	b.n	800214a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1e4      	bne.n	80020f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002130:	223f      	movs	r2, #63	; 0x3f
 8002132:	409a      	lsls	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002152:	b480      	push	{r7}
 8002154:	b083      	sub	sp, #12
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d004      	beq.n	8002170 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2280      	movs	r2, #128	; 0x80
 800216a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e00c      	b.n	800218a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2205      	movs	r2, #5
 8002174:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0201 	bic.w	r2, r2, #1
 8002186:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
	...

08002198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002198:	b480      	push	{r7}
 800219a:	b089      	sub	sp, #36	; 0x24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021aa:	2300      	movs	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
 80021b6:	e175      	b.n	80024a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80021b8:	2201      	movs	r2, #1
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	697a      	ldr	r2, [r7, #20]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	f040 8164 	bne.w	800249e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f003 0303 	and.w	r3, r3, #3
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d005      	beq.n	80021ee <HAL_GPIO_Init+0x56>
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d130      	bne.n	8002250 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	005b      	lsls	r3, r3, #1
 80021f8:	2203      	movs	r2, #3
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43db      	mvns	r3, r3
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	4013      	ands	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4313      	orrs	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002224:	2201      	movs	r2, #1
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	f003 0201 	and.w	r2, r3, #1
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	2b03      	cmp	r3, #3
 800225a:	d017      	beq.n	800228c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	2203      	movs	r2, #3
 8002268:	fa02 f303 	lsl.w	r3, r2, r3
 800226c:	43db      	mvns	r3, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4013      	ands	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 0303 	and.w	r3, r3, #3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d123      	bne.n	80022e0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	08da      	lsrs	r2, r3, #3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3208      	adds	r2, #8
 80022a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	f003 0307 	and.w	r3, r3, #7
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	220f      	movs	r2, #15
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	691a      	ldr	r2, [r3, #16]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	08da      	lsrs	r2, r3, #3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	3208      	adds	r2, #8
 80022da:	69b9      	ldr	r1, [r7, #24]
 80022dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f003 0203 	and.w	r2, r3, #3
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800231c:	2b00      	cmp	r3, #0
 800231e:	f000 80be 	beq.w	800249e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002322:	4b66      	ldr	r3, [pc, #408]	; (80024bc <HAL_GPIO_Init+0x324>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	4a65      	ldr	r2, [pc, #404]	; (80024bc <HAL_GPIO_Init+0x324>)
 8002328:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800232c:	6453      	str	r3, [r2, #68]	; 0x44
 800232e:	4b63      	ldr	r3, [pc, #396]	; (80024bc <HAL_GPIO_Init+0x324>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800233a:	4a61      	ldr	r2, [pc, #388]	; (80024c0 <HAL_GPIO_Init+0x328>)
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	3302      	adds	r3, #2
 8002342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	220f      	movs	r2, #15
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a58      	ldr	r2, [pc, #352]	; (80024c4 <HAL_GPIO_Init+0x32c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d037      	beq.n	80023d6 <HAL_GPIO_Init+0x23e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a57      	ldr	r2, [pc, #348]	; (80024c8 <HAL_GPIO_Init+0x330>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d031      	beq.n	80023d2 <HAL_GPIO_Init+0x23a>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a56      	ldr	r2, [pc, #344]	; (80024cc <HAL_GPIO_Init+0x334>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d02b      	beq.n	80023ce <HAL_GPIO_Init+0x236>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a55      	ldr	r2, [pc, #340]	; (80024d0 <HAL_GPIO_Init+0x338>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d025      	beq.n	80023ca <HAL_GPIO_Init+0x232>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a54      	ldr	r2, [pc, #336]	; (80024d4 <HAL_GPIO_Init+0x33c>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d01f      	beq.n	80023c6 <HAL_GPIO_Init+0x22e>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a53      	ldr	r2, [pc, #332]	; (80024d8 <HAL_GPIO_Init+0x340>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d019      	beq.n	80023c2 <HAL_GPIO_Init+0x22a>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a52      	ldr	r2, [pc, #328]	; (80024dc <HAL_GPIO_Init+0x344>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d013      	beq.n	80023be <HAL_GPIO_Init+0x226>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a51      	ldr	r2, [pc, #324]	; (80024e0 <HAL_GPIO_Init+0x348>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d00d      	beq.n	80023ba <HAL_GPIO_Init+0x222>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a50      	ldr	r2, [pc, #320]	; (80024e4 <HAL_GPIO_Init+0x34c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d007      	beq.n	80023b6 <HAL_GPIO_Init+0x21e>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a4f      	ldr	r2, [pc, #316]	; (80024e8 <HAL_GPIO_Init+0x350>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d101      	bne.n	80023b2 <HAL_GPIO_Init+0x21a>
 80023ae:	2309      	movs	r3, #9
 80023b0:	e012      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023b2:	230a      	movs	r3, #10
 80023b4:	e010      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023b6:	2308      	movs	r3, #8
 80023b8:	e00e      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023ba:	2307      	movs	r3, #7
 80023bc:	e00c      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023be:	2306      	movs	r3, #6
 80023c0:	e00a      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023c2:	2305      	movs	r3, #5
 80023c4:	e008      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023c6:	2304      	movs	r3, #4
 80023c8:	e006      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023ca:	2303      	movs	r3, #3
 80023cc:	e004      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023ce:	2302      	movs	r3, #2
 80023d0:	e002      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e000      	b.n	80023d8 <HAL_GPIO_Init+0x240>
 80023d6:	2300      	movs	r3, #0
 80023d8:	69fa      	ldr	r2, [r7, #28]
 80023da:	f002 0203 	and.w	r2, r2, #3
 80023de:	0092      	lsls	r2, r2, #2
 80023e0:	4093      	lsls	r3, r2
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80023e8:	4935      	ldr	r1, [pc, #212]	; (80024c0 <HAL_GPIO_Init+0x328>)
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	089b      	lsrs	r3, r3, #2
 80023ee:	3302      	adds	r3, #2
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023f6:	4b3d      	ldr	r3, [pc, #244]	; (80024ec <HAL_GPIO_Init+0x354>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	43db      	mvns	r3, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4013      	ands	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4313      	orrs	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800241a:	4a34      	ldr	r2, [pc, #208]	; (80024ec <HAL_GPIO_Init+0x354>)
 800241c:	69bb      	ldr	r3, [r7, #24]
 800241e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002420:	4b32      	ldr	r3, [pc, #200]	; (80024ec <HAL_GPIO_Init+0x354>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	43db      	mvns	r3, r3
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4013      	ands	r3, r2
 800242e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d003      	beq.n	8002444 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002444:	4a29      	ldr	r2, [pc, #164]	; (80024ec <HAL_GPIO_Init+0x354>)
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800244a:	4b28      	ldr	r3, [pc, #160]	; (80024ec <HAL_GPIO_Init+0x354>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800246e:	4a1f      	ldr	r2, [pc, #124]	; (80024ec <HAL_GPIO_Init+0x354>)
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002474:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <HAL_GPIO_Init+0x354>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d003      	beq.n	8002498 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002498:	4a14      	ldr	r2, [pc, #80]	; (80024ec <HAL_GPIO_Init+0x354>)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	3301      	adds	r3, #1
 80024a2:	61fb      	str	r3, [r7, #28]
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	2b0f      	cmp	r3, #15
 80024a8:	f67f ae86 	bls.w	80021b8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	3724      	adds	r7, #36	; 0x24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40013800 	.word	0x40013800
 80024c4:	40020000 	.word	0x40020000
 80024c8:	40020400 	.word	0x40020400
 80024cc:	40020800 	.word	0x40020800
 80024d0:	40020c00 	.word	0x40020c00
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40021400 	.word	0x40021400
 80024dc:	40021800 	.word	0x40021800
 80024e0:	40021c00 	.word	0x40021c00
 80024e4:	40022000 	.word	0x40022000
 80024e8:	40022400 	.word	0x40022400
 80024ec:	40013c00 	.word	0x40013c00

080024f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	460b      	mov	r3, r1
 80024fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	887b      	ldrh	r3, [r7, #2]
 8002502:	4013      	ands	r3, r2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d002      	beq.n	800250e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002508:	2301      	movs	r3, #1
 800250a:	73fb      	strb	r3, [r7, #15]
 800250c:	e001      	b.n	8002512 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800250e:	2300      	movs	r3, #0
 8002510:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002512:	7bfb      	ldrb	r3, [r7, #15]
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	460b      	mov	r3, r1
 800252a:	807b      	strh	r3, [r7, #2]
 800252c:	4613      	mov	r3, r2
 800252e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002530:	787b      	ldrb	r3, [r7, #1]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d003      	beq.n	800253e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002536:	887a      	ldrh	r2, [r7, #2]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800253c:	e003      	b.n	8002546 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800253e:	887b      	ldrh	r3, [r7, #2]
 8002540:	041a      	lsls	r2, r3, #16
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	619a      	str	r2, [r3, #24]
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
	...

08002554 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d101      	bne.n	8002566 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e07f      	b.n	8002666 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7ff f952 	bl	8001824 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2224      	movs	r2, #36	; 0x24
 8002584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0201 	bic.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	689a      	ldr	r2, [r3, #8]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d107      	bne.n	80025ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025ca:	609a      	str	r2, [r3, #8]
 80025cc:	e006      	b.n	80025dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80025da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d104      	bne.n	80025ee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6859      	ldr	r1, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4b1d      	ldr	r3, [pc, #116]	; (8002670 <HAL_I2C_Init+0x11c>)
 80025fa:	430b      	orrs	r3, r1
 80025fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68da      	ldr	r2, [r3, #12]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800260c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691a      	ldr	r2, [r3, #16]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	69d9      	ldr	r1, [r3, #28]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1a      	ldr	r2, [r3, #32]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f042 0201 	orr.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2220      	movs	r2, #32
 8002652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	02008000 	.word	0x02008000

08002674 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b088      	sub	sp, #32
 8002678:	af02      	add	r7, sp, #8
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	4608      	mov	r0, r1
 800267e:	4611      	mov	r1, r2
 8002680:	461a      	mov	r2, r3
 8002682:	4603      	mov	r3, r0
 8002684:	817b      	strh	r3, [r7, #10]
 8002686:	460b      	mov	r3, r1
 8002688:	813b      	strh	r3, [r7, #8]
 800268a:	4613      	mov	r3, r2
 800268c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002694:	b2db      	uxtb	r3, r3
 8002696:	2b20      	cmp	r3, #32
 8002698:	f040 80f9 	bne.w	800288e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d002      	beq.n	80026a8 <HAL_I2C_Mem_Write+0x34>
 80026a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d105      	bne.n	80026b4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ae:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e0ed      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_I2C_Mem_Write+0x4e>
 80026be:	2302      	movs	r3, #2
 80026c0:	e0e6      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026ca:	f7ff fb91 	bl	8001df0 <HAL_GetTick>
 80026ce:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	2319      	movs	r3, #25
 80026d6:	2201      	movs	r2, #1
 80026d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026dc:	68f8      	ldr	r0, [r7, #12]
 80026de:	f000 fac3 	bl	8002c68 <I2C_WaitOnFlagUntilTimeout>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e0d1      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2221      	movs	r2, #33	; 0x21
 80026f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2240      	movs	r2, #64	; 0x40
 80026f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	6a3a      	ldr	r2, [r7, #32]
 8002706:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800270c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002714:	88f8      	ldrh	r0, [r7, #6]
 8002716:	893a      	ldrh	r2, [r7, #8]
 8002718:	8979      	ldrh	r1, [r7, #10]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	9301      	str	r3, [sp, #4]
 800271e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	4603      	mov	r3, r0
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 f9d3 	bl	8002ad0 <I2C_RequestMemoryWrite>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d005      	beq.n	800273c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e0a9      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002740:	b29b      	uxth	r3, r3
 8002742:	2bff      	cmp	r3, #255	; 0xff
 8002744:	d90e      	bls.n	8002764 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	22ff      	movs	r2, #255	; 0xff
 800274a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002750:	b2da      	uxtb	r2, r3
 8002752:	8979      	ldrh	r1, [r7, #10]
 8002754:	2300      	movs	r3, #0
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f000 fc2b 	bl	8002fb8 <I2C_TransferConfig>
 8002762:	e00f      	b.n	8002784 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002768:	b29a      	uxth	r2, r3
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002772:	b2da      	uxtb	r2, r3
 8002774:	8979      	ldrh	r1, [r7, #10]
 8002776:	2300      	movs	r3, #0
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 fc1a 	bl	8002fb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002784:	697a      	ldr	r2, [r7, #20]
 8002786:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 faad 	bl	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e07b      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800279c:	781a      	ldrb	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	3b01      	subs	r3, #1
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c0:	3b01      	subs	r3, #1
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d034      	beq.n	800283c <HAL_I2C_Mem_Write+0x1c8>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d130      	bne.n	800283c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027e0:	2200      	movs	r2, #0
 80027e2:	2180      	movs	r1, #128	; 0x80
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 fa3f 	bl	8002c68 <I2C_WaitOnFlagUntilTimeout>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e04d      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	2bff      	cmp	r3, #255	; 0xff
 80027fc:	d90e      	bls.n	800281c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	22ff      	movs	r2, #255	; 0xff
 8002802:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002808:	b2da      	uxtb	r2, r3
 800280a:	8979      	ldrh	r1, [r7, #10]
 800280c:	2300      	movs	r3, #0
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f000 fbcf 	bl	8002fb8 <I2C_TransferConfig>
 800281a:	e00f      	b.n	800283c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002820:	b29a      	uxth	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800282a:	b2da      	uxtb	r2, r3
 800282c:	8979      	ldrh	r1, [r7, #10]
 800282e:	2300      	movs	r3, #0
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 fbbe 	bl	8002fb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d19e      	bne.n	8002784 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800284a:	68f8      	ldr	r0, [r7, #12]
 800284c:	f000 fa8c 	bl	8002d68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e01a      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2220      	movs	r2, #32
 8002860:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6859      	ldr	r1, [r3, #4]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4b0a      	ldr	r3, [pc, #40]	; (8002898 <HAL_I2C_Mem_Write+0x224>)
 800286e:	400b      	ands	r3, r1
 8002870:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2220      	movs	r2, #32
 8002876:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800288a:	2300      	movs	r3, #0
 800288c:	e000      	b.n	8002890 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800288e:	2302      	movs	r3, #2
  }
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	fe00e800 	.word	0xfe00e800

0800289c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af02      	add	r7, sp, #8
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	4608      	mov	r0, r1
 80028a6:	4611      	mov	r1, r2
 80028a8:	461a      	mov	r2, r3
 80028aa:	4603      	mov	r3, r0
 80028ac:	817b      	strh	r3, [r7, #10]
 80028ae:	460b      	mov	r3, r1
 80028b0:	813b      	strh	r3, [r7, #8]
 80028b2:	4613      	mov	r3, r2
 80028b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b20      	cmp	r3, #32
 80028c0:	f040 80fd 	bne.w	8002abe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80028c4:	6a3b      	ldr	r3, [r7, #32]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <HAL_I2C_Mem_Read+0x34>
 80028ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d105      	bne.n	80028dc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028d6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e0f1      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_I2C_Mem_Read+0x4e>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e0ea      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028f2:	f7ff fa7d 	bl	8001df0 <HAL_GetTick>
 80028f6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	2319      	movs	r3, #25
 80028fe:	2201      	movs	r2, #1
 8002900:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002904:	68f8      	ldr	r0, [r7, #12]
 8002906:	f000 f9af 	bl	8002c68 <I2C_WaitOnFlagUntilTimeout>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e0d5      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2222      	movs	r2, #34	; 0x22
 8002918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2240      	movs	r2, #64	; 0x40
 8002920:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6a3a      	ldr	r2, [r7, #32]
 800292e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002934:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2200      	movs	r2, #0
 800293a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800293c:	88f8      	ldrh	r0, [r7, #6]
 800293e:	893a      	ldrh	r2, [r7, #8]
 8002940:	8979      	ldrh	r1, [r7, #10]
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	9301      	str	r3, [sp, #4]
 8002946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	4603      	mov	r3, r0
 800294c:	68f8      	ldr	r0, [r7, #12]
 800294e:	f000 f913 	bl	8002b78 <I2C_RequestMemoryRead>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d005      	beq.n	8002964 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e0ad      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002968:	b29b      	uxth	r3, r3
 800296a:	2bff      	cmp	r3, #255	; 0xff
 800296c:	d90e      	bls.n	800298c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	22ff      	movs	r2, #255	; 0xff
 8002972:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002978:	b2da      	uxtb	r2, r3
 800297a:	8979      	ldrh	r1, [r7, #10]
 800297c:	4b52      	ldr	r3, [pc, #328]	; (8002ac8 <HAL_I2C_Mem_Read+0x22c>)
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 fb17 	bl	8002fb8 <I2C_TransferConfig>
 800298a:	e00f      	b.n	80029ac <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002990:	b29a      	uxth	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800299a:	b2da      	uxtb	r2, r3
 800299c:	8979      	ldrh	r1, [r7, #10]
 800299e:	4b4a      	ldr	r3, [pc, #296]	; (8002ac8 <HAL_I2C_Mem_Read+0x22c>)
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029a6:	68f8      	ldr	r0, [r7, #12]
 80029a8:	f000 fb06 	bl	8002fb8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	9300      	str	r3, [sp, #0]
 80029b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029b2:	2200      	movs	r2, #0
 80029b4:	2104      	movs	r1, #4
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f000 f956 	bl	8002c68 <I2C_WaitOnFlagUntilTimeout>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e07c      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d0:	b2d2      	uxtb	r2, r2
 80029d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d8:	1c5a      	adds	r2, r3, #1
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029e2:	3b01      	subs	r3, #1
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	3b01      	subs	r3, #1
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d034      	beq.n	8002a6c <HAL_I2C_Mem_Read+0x1d0>
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d130      	bne.n	8002a6c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a10:	2200      	movs	r2, #0
 8002a12:	2180      	movs	r1, #128	; 0x80
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 f927 	bl	8002c68 <I2C_WaitOnFlagUntilTimeout>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e04d      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	2bff      	cmp	r3, #255	; 0xff
 8002a2c:	d90e      	bls.n	8002a4c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	22ff      	movs	r2, #255	; 0xff
 8002a32:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	8979      	ldrh	r1, [r7, #10]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 fab7 	bl	8002fb8 <I2C_TransferConfig>
 8002a4a:	e00f      	b.n	8002a6c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	8979      	ldrh	r1, [r7, #10]
 8002a5e:	2300      	movs	r3, #0
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a66:	68f8      	ldr	r0, [r7, #12]
 8002a68:	f000 faa6 	bl	8002fb8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a70:	b29b      	uxth	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d19a      	bne.n	80029ac <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 f974 	bl	8002d68 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e01a      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6859      	ldr	r1, [r3, #4]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b0b      	ldr	r3, [pc, #44]	; (8002acc <HAL_I2C_Mem_Read+0x230>)
 8002a9e:	400b      	ands	r3, r1
 8002aa0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2220      	movs	r2, #32
 8002aa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002aba:	2300      	movs	r3, #0
 8002abc:	e000      	b.n	8002ac0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002abe:	2302      	movs	r3, #2
  }
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	80002400 	.word	0x80002400
 8002acc:	fe00e800 	.word	0xfe00e800

08002ad0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af02      	add	r7, sp, #8
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	4608      	mov	r0, r1
 8002ada:	4611      	mov	r1, r2
 8002adc:	461a      	mov	r2, r3
 8002ade:	4603      	mov	r3, r0
 8002ae0:	817b      	strh	r3, [r7, #10]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	813b      	strh	r3, [r7, #8]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002aea:	88fb      	ldrh	r3, [r7, #6]
 8002aec:	b2da      	uxtb	r2, r3
 8002aee:	8979      	ldrh	r1, [r7, #10]
 8002af0:	4b20      	ldr	r3, [pc, #128]	; (8002b74 <I2C_RequestMemoryWrite+0xa4>)
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 fa5d 	bl	8002fb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002afe:	69fa      	ldr	r2, [r7, #28]
 8002b00:	69b9      	ldr	r1, [r7, #24]
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f000 f8f0 	bl	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e02c      	b.n	8002b6c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002b12:	88fb      	ldrh	r3, [r7, #6]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d105      	bne.n	8002b24 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b18:	893b      	ldrh	r3, [r7, #8]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	629a      	str	r2, [r3, #40]	; 0x28
 8002b22:	e015      	b.n	8002b50 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002b24:	893b      	ldrh	r3, [r7, #8]
 8002b26:	0a1b      	lsrs	r3, r3, #8
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b32:	69fa      	ldr	r2, [r7, #28]
 8002b34:	69b9      	ldr	r1, [r7, #24]
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f000 f8d6 	bl	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e012      	b.n	8002b6c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002b46:	893b      	ldrh	r3, [r7, #8]
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	2200      	movs	r2, #0
 8002b58:	2180      	movs	r1, #128	; 0x80
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 f884 	bl	8002c68 <I2C_WaitOnFlagUntilTimeout>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e000      	b.n	8002b6c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	80002000 	.word	0x80002000

08002b78 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af02      	add	r7, sp, #8
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	4608      	mov	r0, r1
 8002b82:	4611      	mov	r1, r2
 8002b84:	461a      	mov	r2, r3
 8002b86:	4603      	mov	r3, r0
 8002b88:	817b      	strh	r3, [r7, #10]
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	813b      	strh	r3, [r7, #8]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	8979      	ldrh	r1, [r7, #10]
 8002b98:	4b20      	ldr	r3, [pc, #128]	; (8002c1c <I2C_RequestMemoryRead+0xa4>)
 8002b9a:	9300      	str	r3, [sp, #0]
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f000 fa0a 	bl	8002fb8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ba4:	69fa      	ldr	r2, [r7, #28]
 8002ba6:	69b9      	ldr	r1, [r7, #24]
 8002ba8:	68f8      	ldr	r0, [r7, #12]
 8002baa:	f000 f89d 	bl	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e02c      	b.n	8002c12 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bb8:	88fb      	ldrh	r3, [r7, #6]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d105      	bne.n	8002bca <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002bbe:	893b      	ldrh	r3, [r7, #8]
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	629a      	str	r2, [r3, #40]	; 0x28
 8002bc8:	e015      	b.n	8002bf6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002bca:	893b      	ldrh	r3, [r7, #8]
 8002bcc:	0a1b      	lsrs	r3, r3, #8
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bd8:	69fa      	ldr	r2, [r7, #28]
 8002bda:	69b9      	ldr	r1, [r7, #24]
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 f883 	bl	8002ce8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e012      	b.n	8002c12 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002bec:	893b      	ldrh	r3, [r7, #8]
 8002bee:	b2da      	uxtb	r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	2140      	movs	r1, #64	; 0x40
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	f000 f831 	bl	8002c68 <I2C_WaitOnFlagUntilTimeout>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	80002000 	.word	0x80002000

08002c20 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d103      	bne.n	8002c3e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d007      	beq.n	8002c5c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	699a      	ldr	r2, [r3, #24]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f042 0201 	orr.w	r2, r2, #1
 8002c5a:	619a      	str	r2, [r3, #24]
  }
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	603b      	str	r3, [r7, #0]
 8002c74:	4613      	mov	r3, r2
 8002c76:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c78:	e022      	b.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c80:	d01e      	beq.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c82:	f7ff f8b5 	bl	8001df0 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d302      	bcc.n	8002c98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d113      	bne.n	8002cc0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9c:	f043 0220 	orr.w	r2, r3, #32
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2220      	movs	r2, #32
 8002ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e00f      	b.n	8002ce0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	699a      	ldr	r2, [r3, #24]
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	68ba      	ldr	r2, [r7, #8]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	bf0c      	ite	eq
 8002cd0:	2301      	moveq	r3, #1
 8002cd2:	2300      	movne	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d0cd      	beq.n	8002c7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002cf4:	e02c      	b.n	8002d50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	68b9      	ldr	r1, [r7, #8]
 8002cfa:	68f8      	ldr	r0, [r7, #12]
 8002cfc:	f000 f870 	bl	8002de0 <I2C_IsErrorOccurred>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e02a      	b.n	8002d60 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d10:	d01e      	beq.n	8002d50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d12:	f7ff f86d 	bl	8001df0 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	68ba      	ldr	r2, [r7, #8]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d302      	bcc.n	8002d28 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d113      	bne.n	8002d50 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2c:	f043 0220 	orr.w	r2, r3, #32
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2220      	movs	r2, #32
 8002d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e007      	b.n	8002d60 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d1cb      	bne.n	8002cf6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d74:	e028      	b.n	8002dc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	68b9      	ldr	r1, [r7, #8]
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f000 f830 	bl	8002de0 <I2C_IsErrorOccurred>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e026      	b.n	8002dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d8a:	f7ff f831 	bl	8001df0 <HAL_GetTick>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	68ba      	ldr	r2, [r7, #8]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d302      	bcc.n	8002da0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d113      	bne.n	8002dc8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	f043 0220 	orr.w	r2, r3, #32
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e007      	b.n	8002dd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	2b20      	cmp	r3, #32
 8002dd4:	d1cf      	bne.n	8002d76 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08a      	sub	sp, #40	; 0x28
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dec:	2300      	movs	r3, #0
 8002dee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	f003 0310 	and.w	r3, r3, #16
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d075      	beq.n	8002ef8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2210      	movs	r2, #16
 8002e12:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002e14:	e056      	b.n	8002ec4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1c:	d052      	beq.n	8002ec4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e1e:	f7fe ffe7 	bl	8001df0 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	68ba      	ldr	r2, [r7, #8]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d302      	bcc.n	8002e34 <I2C_IsErrorOccurred+0x54>
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d147      	bne.n	8002ec4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e3e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e46:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e56:	d12e      	bne.n	8002eb6 <I2C_IsErrorOccurred+0xd6>
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e5e:	d02a      	beq.n	8002eb6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002e60:	7cfb      	ldrb	r3, [r7, #19]
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	d027      	beq.n	8002eb6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685a      	ldr	r2, [r3, #4]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e74:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002e76:	f7fe ffbb 	bl	8001df0 <HAL_GetTick>
 8002e7a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e7c:	e01b      	b.n	8002eb6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002e7e:	f7fe ffb7 	bl	8001df0 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b19      	cmp	r3, #25
 8002e8a:	d914      	bls.n	8002eb6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e90:	f043 0220 	orr.w	r2, r3, #32
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d1dc      	bne.n	8002e7e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	f003 0320 	and.w	r3, r3, #32
 8002ece:	2b20      	cmp	r3, #32
 8002ed0:	d003      	beq.n	8002eda <I2C_IsErrorOccurred+0xfa>
 8002ed2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d09d      	beq.n	8002e16 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002eda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d103      	bne.n	8002eea <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2220      	movs	r2, #32
 8002ee8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002eea:	6a3b      	ldr	r3, [r7, #32]
 8002eec:	f043 0304 	orr.w	r3, r3, #4
 8002ef0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00b      	beq.n	8002f22 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002f0a:	6a3b      	ldr	r3, [r7, #32]
 8002f0c:	f043 0301 	orr.w	r3, r3, #1
 8002f10:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f1a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00b      	beq.n	8002f44 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002f2c:	6a3b      	ldr	r3, [r7, #32]
 8002f2e:	f043 0308 	orr.w	r3, r3, #8
 8002f32:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00b      	beq.n	8002f66 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002f4e:	6a3b      	ldr	r3, [r7, #32]
 8002f50:	f043 0302 	orr.w	r3, r3, #2
 8002f54:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f5e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002f66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d01c      	beq.n	8002fa8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f7ff fe56 	bl	8002c20 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6859      	ldr	r1, [r3, #4]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	; (8002fb4 <I2C_IsErrorOccurred+0x1d4>)
 8002f80:	400b      	ands	r3, r1
 8002f82:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002fa8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3728      	adds	r7, #40	; 0x28
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	fe00e800 	.word	0xfe00e800

08002fb8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b087      	sub	sp, #28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	607b      	str	r3, [r7, #4]
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	817b      	strh	r3, [r7, #10]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fca:	897b      	ldrh	r3, [r7, #10]
 8002fcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fd0:	7a7b      	ldrb	r3, [r7, #9]
 8002fd2:	041b      	lsls	r3, r3, #16
 8002fd4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fd8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002fde:	6a3b      	ldr	r3, [r7, #32]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002fe6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685a      	ldr	r2, [r3, #4]
 8002fee:	6a3b      	ldr	r3, [r7, #32]
 8002ff0:	0d5b      	lsrs	r3, r3, #21
 8002ff2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002ff6:	4b08      	ldr	r3, [pc, #32]	; (8003018 <I2C_TransferConfig+0x60>)
 8002ff8:	430b      	orrs	r3, r1
 8002ffa:	43db      	mvns	r3, r3
 8002ffc:	ea02 0103 	and.w	r1, r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	697a      	ldr	r2, [r7, #20]
 8003006:	430a      	orrs	r2, r1
 8003008:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800300a:	bf00      	nop
 800300c:	371c      	adds	r7, #28
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	03ff63ff 	.word	0x03ff63ff

0800301c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b20      	cmp	r3, #32
 8003030:	d138      	bne.n	80030a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800303c:	2302      	movs	r3, #2
 800303e:	e032      	b.n	80030a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2224      	movs	r2, #36	; 0x24
 800304c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0201 	bic.w	r2, r2, #1
 800305e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800306e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6819      	ldr	r1, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	430a      	orrs	r2, r1
 800307e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f042 0201 	orr.w	r2, r2, #1
 800308e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2220      	movs	r2, #32
 8003094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	e000      	b.n	80030a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80030a4:	2302      	movs	r3, #2
  }
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80030b2:	b480      	push	{r7}
 80030b4:	b085      	sub	sp, #20
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
 80030ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d139      	bne.n	800313c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e033      	b.n	800313e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2224      	movs	r2, #36	; 0x24
 80030e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0201 	bic.w	r2, r2, #1
 80030f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003104:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	021b      	lsls	r3, r3, #8
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	4313      	orrs	r3, r2
 800310e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0201 	orr.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003138:	2300      	movs	r3, #0
 800313a:	e000      	b.n	800313e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800313c:	2302      	movs	r3, #2
  }
}
 800313e:	4618      	mov	r0, r3
 8003140:	3714      	adds	r7, #20
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
	...

0800314c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003154:	2300      	movs	r3, #0
 8003156:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d101      	bne.n	8003162 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e29b      	b.n	800369a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	2b00      	cmp	r3, #0
 800316c:	f000 8087 	beq.w	800327e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003170:	4b96      	ldr	r3, [pc, #600]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f003 030c 	and.w	r3, r3, #12
 8003178:	2b04      	cmp	r3, #4
 800317a:	d00c      	beq.n	8003196 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800317c:	4b93      	ldr	r3, [pc, #588]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f003 030c 	and.w	r3, r3, #12
 8003184:	2b08      	cmp	r3, #8
 8003186:	d112      	bne.n	80031ae <HAL_RCC_OscConfig+0x62>
 8003188:	4b90      	ldr	r3, [pc, #576]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003190:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003194:	d10b      	bne.n	80031ae <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003196:	4b8d      	ldr	r3, [pc, #564]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d06c      	beq.n	800327c <HAL_RCC_OscConfig+0x130>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d168      	bne.n	800327c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e275      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031b6:	d106      	bne.n	80031c6 <HAL_RCC_OscConfig+0x7a>
 80031b8:	4b84      	ldr	r3, [pc, #528]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a83      	ldr	r2, [pc, #524]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c2:	6013      	str	r3, [r2, #0]
 80031c4:	e02e      	b.n	8003224 <HAL_RCC_OscConfig+0xd8>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10c      	bne.n	80031e8 <HAL_RCC_OscConfig+0x9c>
 80031ce:	4b7f      	ldr	r3, [pc, #508]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a7e      	ldr	r2, [pc, #504]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	4b7c      	ldr	r3, [pc, #496]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a7b      	ldr	r2, [pc, #492]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031e4:	6013      	str	r3, [r2, #0]
 80031e6:	e01d      	b.n	8003224 <HAL_RCC_OscConfig+0xd8>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031f0:	d10c      	bne.n	800320c <HAL_RCC_OscConfig+0xc0>
 80031f2:	4b76      	ldr	r3, [pc, #472]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a75      	ldr	r2, [pc, #468]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80031f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031fc:	6013      	str	r3, [r2, #0]
 80031fe:	4b73      	ldr	r3, [pc, #460]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a72      	ldr	r2, [pc, #456]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003208:	6013      	str	r3, [r2, #0]
 800320a:	e00b      	b.n	8003224 <HAL_RCC_OscConfig+0xd8>
 800320c:	4b6f      	ldr	r3, [pc, #444]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a6e      	ldr	r2, [pc, #440]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003212:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003216:	6013      	str	r3, [r2, #0]
 8003218:	4b6c      	ldr	r3, [pc, #432]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a6b      	ldr	r2, [pc, #428]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800321e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003222:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d013      	beq.n	8003254 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322c:	f7fe fde0 	bl	8001df0 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003234:	f7fe fddc 	bl	8001df0 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b64      	cmp	r3, #100	; 0x64
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e229      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003246:	4b61      	ldr	r3, [pc, #388]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0f0      	beq.n	8003234 <HAL_RCC_OscConfig+0xe8>
 8003252:	e014      	b.n	800327e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003254:	f7fe fdcc 	bl	8001df0 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800325c:	f7fe fdc8 	bl	8001df0 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b64      	cmp	r3, #100	; 0x64
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e215      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800326e:	4b57      	ldr	r3, [pc, #348]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1f0      	bne.n	800325c <HAL_RCC_OscConfig+0x110>
 800327a:	e000      	b.n	800327e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800327c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d069      	beq.n	800335e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800328a:	4b50      	ldr	r3, [pc, #320]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 030c 	and.w	r3, r3, #12
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00b      	beq.n	80032ae <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003296:	4b4d      	ldr	r3, [pc, #308]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	f003 030c 	and.w	r3, r3, #12
 800329e:	2b08      	cmp	r3, #8
 80032a0:	d11c      	bne.n	80032dc <HAL_RCC_OscConfig+0x190>
 80032a2:	4b4a      	ldr	r3, [pc, #296]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d116      	bne.n	80032dc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ae:	4b47      	ldr	r3, [pc, #284]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d005      	beq.n	80032c6 <HAL_RCC_OscConfig+0x17a>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d001      	beq.n	80032c6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e1e9      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032c6:	4b41      	ldr	r3, [pc, #260]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	493d      	ldr	r1, [pc, #244]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80032d6:	4313      	orrs	r3, r2
 80032d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032da:	e040      	b.n	800335e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d023      	beq.n	800332c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032e4:	4b39      	ldr	r3, [pc, #228]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a38      	ldr	r2, [pc, #224]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80032ea:	f043 0301 	orr.w	r3, r3, #1
 80032ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7fe fd7e 	bl	8001df0 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f6:	e008      	b.n	800330a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032f8:	f7fe fd7a 	bl	8001df0 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b02      	cmp	r3, #2
 8003304:	d901      	bls.n	800330a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e1c7      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330a:	4b30      	ldr	r3, [pc, #192]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0f0      	beq.n	80032f8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003316:	4b2d      	ldr	r3, [pc, #180]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	691b      	ldr	r3, [r3, #16]
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	4929      	ldr	r1, [pc, #164]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]
 800332a:	e018      	b.n	800335e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800332c:	4b27      	ldr	r3, [pc, #156]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a26      	ldr	r2, [pc, #152]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003332:	f023 0301 	bic.w	r3, r3, #1
 8003336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003338:	f7fe fd5a 	bl	8001df0 <HAL_GetTick>
 800333c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003340:	f7fe fd56 	bl	8001df0 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e1a3      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003352:	4b1e      	ldr	r3, [pc, #120]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1f0      	bne.n	8003340 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b00      	cmp	r3, #0
 8003368:	d038      	beq.n	80033dc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d019      	beq.n	80033a6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003372:	4b16      	ldr	r3, [pc, #88]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003376:	4a15      	ldr	r2, [pc, #84]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 8003378:	f043 0301 	orr.w	r3, r3, #1
 800337c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337e:	f7fe fd37 	bl	8001df0 <HAL_GetTick>
 8003382:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003384:	e008      	b.n	8003398 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003386:	f7fe fd33 	bl	8001df0 <HAL_GetTick>
 800338a:	4602      	mov	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d901      	bls.n	8003398 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e180      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003398:	4b0c      	ldr	r3, [pc, #48]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 800339a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0f0      	beq.n	8003386 <HAL_RCC_OscConfig+0x23a>
 80033a4:	e01a      	b.n	80033dc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033a6:	4b09      	ldr	r3, [pc, #36]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80033a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033aa:	4a08      	ldr	r2, [pc, #32]	; (80033cc <HAL_RCC_OscConfig+0x280>)
 80033ac:	f023 0301 	bic.w	r3, r3, #1
 80033b0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b2:	f7fe fd1d 	bl	8001df0 <HAL_GetTick>
 80033b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b8:	e00a      	b.n	80033d0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033ba:	f7fe fd19 	bl	8001df0 <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d903      	bls.n	80033d0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80033c8:	2303      	movs	r3, #3
 80033ca:	e166      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
 80033cc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d0:	4b92      	ldr	r3, [pc, #584]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80033d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1ee      	bne.n	80033ba <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0304 	and.w	r3, r3, #4
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f000 80a4 	beq.w	8003532 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ea:	4b8c      	ldr	r3, [pc, #560]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10d      	bne.n	8003412 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80033f6:	4b89      	ldr	r3, [pc, #548]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	4a88      	ldr	r2, [pc, #544]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80033fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003400:	6413      	str	r3, [r2, #64]	; 0x40
 8003402:	4b86      	ldr	r3, [pc, #536]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340a:	60bb      	str	r3, [r7, #8]
 800340c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800340e:	2301      	movs	r3, #1
 8003410:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003412:	4b83      	ldr	r3, [pc, #524]	; (8003620 <HAL_RCC_OscConfig+0x4d4>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800341a:	2b00      	cmp	r3, #0
 800341c:	d118      	bne.n	8003450 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800341e:	4b80      	ldr	r3, [pc, #512]	; (8003620 <HAL_RCC_OscConfig+0x4d4>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a7f      	ldr	r2, [pc, #508]	; (8003620 <HAL_RCC_OscConfig+0x4d4>)
 8003424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800342a:	f7fe fce1 	bl	8001df0 <HAL_GetTick>
 800342e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003430:	e008      	b.n	8003444 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003432:	f7fe fcdd 	bl	8001df0 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b64      	cmp	r3, #100	; 0x64
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e12a      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003444:	4b76      	ldr	r3, [pc, #472]	; (8003620 <HAL_RCC_OscConfig+0x4d4>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344c:	2b00      	cmp	r3, #0
 800344e:	d0f0      	beq.n	8003432 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d106      	bne.n	8003466 <HAL_RCC_OscConfig+0x31a>
 8003458:	4b70      	ldr	r3, [pc, #448]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 800345a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345c:	4a6f      	ldr	r2, [pc, #444]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	6713      	str	r3, [r2, #112]	; 0x70
 8003464:	e02d      	b.n	80034c2 <HAL_RCC_OscConfig+0x376>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10c      	bne.n	8003488 <HAL_RCC_OscConfig+0x33c>
 800346e:	4b6b      	ldr	r3, [pc, #428]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003472:	4a6a      	ldr	r2, [pc, #424]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003474:	f023 0301 	bic.w	r3, r3, #1
 8003478:	6713      	str	r3, [r2, #112]	; 0x70
 800347a:	4b68      	ldr	r3, [pc, #416]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 800347c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347e:	4a67      	ldr	r2, [pc, #412]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003480:	f023 0304 	bic.w	r3, r3, #4
 8003484:	6713      	str	r3, [r2, #112]	; 0x70
 8003486:	e01c      	b.n	80034c2 <HAL_RCC_OscConfig+0x376>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	2b05      	cmp	r3, #5
 800348e:	d10c      	bne.n	80034aa <HAL_RCC_OscConfig+0x35e>
 8003490:	4b62      	ldr	r3, [pc, #392]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003494:	4a61      	ldr	r2, [pc, #388]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003496:	f043 0304 	orr.w	r3, r3, #4
 800349a:	6713      	str	r3, [r2, #112]	; 0x70
 800349c:	4b5f      	ldr	r3, [pc, #380]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a0:	4a5e      	ldr	r2, [pc, #376]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80034a2:	f043 0301 	orr.w	r3, r3, #1
 80034a6:	6713      	str	r3, [r2, #112]	; 0x70
 80034a8:	e00b      	b.n	80034c2 <HAL_RCC_OscConfig+0x376>
 80034aa:	4b5c      	ldr	r3, [pc, #368]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ae:	4a5b      	ldr	r2, [pc, #364]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80034b0:	f023 0301 	bic.w	r3, r3, #1
 80034b4:	6713      	str	r3, [r2, #112]	; 0x70
 80034b6:	4b59      	ldr	r3, [pc, #356]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80034b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ba:	4a58      	ldr	r2, [pc, #352]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80034bc:	f023 0304 	bic.w	r3, r3, #4
 80034c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d015      	beq.n	80034f6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ca:	f7fe fc91 	bl	8001df0 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d0:	e00a      	b.n	80034e8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d2:	f7fe fc8d 	bl	8001df0 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e0d8      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e8:	4b4c      	ldr	r3, [pc, #304]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80034ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0ee      	beq.n	80034d2 <HAL_RCC_OscConfig+0x386>
 80034f4:	e014      	b.n	8003520 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f6:	f7fe fc7b 	bl	8001df0 <HAL_GetTick>
 80034fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fc:	e00a      	b.n	8003514 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034fe:	f7fe fc77 	bl	8001df0 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	f241 3288 	movw	r2, #5000	; 0x1388
 800350c:	4293      	cmp	r3, r2
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e0c2      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003514:	4b41      	ldr	r3, [pc, #260]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1ee      	bne.n	80034fe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003520:	7dfb      	ldrb	r3, [r7, #23]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d105      	bne.n	8003532 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003526:	4b3d      	ldr	r3, [pc, #244]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352a:	4a3c      	ldr	r2, [pc, #240]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 800352c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003530:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	2b00      	cmp	r3, #0
 8003538:	f000 80ae 	beq.w	8003698 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800353c:	4b37      	ldr	r3, [pc, #220]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 030c 	and.w	r3, r3, #12
 8003544:	2b08      	cmp	r3, #8
 8003546:	d06d      	beq.n	8003624 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d14b      	bne.n	80035e8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003550:	4b32      	ldr	r3, [pc, #200]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a31      	ldr	r2, [pc, #196]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003556:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800355a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800355c:	f7fe fc48 	bl	8001df0 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003564:	f7fe fc44 	bl	8001df0 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e091      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003576:	4b29      	ldr	r3, [pc, #164]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69da      	ldr	r2, [r3, #28]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003590:	019b      	lsls	r3, r3, #6
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003598:	085b      	lsrs	r3, r3, #1
 800359a:	3b01      	subs	r3, #1
 800359c:	041b      	lsls	r3, r3, #16
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a4:	061b      	lsls	r3, r3, #24
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ac:	071b      	lsls	r3, r3, #28
 80035ae:	491b      	ldr	r1, [pc, #108]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035b4:	4b19      	ldr	r3, [pc, #100]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a18      	ldr	r2, [pc, #96]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80035ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c0:	f7fe fc16 	bl	8001df0 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c8:	f7fe fc12 	bl	8001df0 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e05f      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035da:	4b10      	ldr	r3, [pc, #64]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d0f0      	beq.n	80035c8 <HAL_RCC_OscConfig+0x47c>
 80035e6:	e057      	b.n	8003698 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035e8:	4b0c      	ldr	r3, [pc, #48]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a0b      	ldr	r2, [pc, #44]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 80035ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035f4:	f7fe fbfc 	bl	8001df0 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035fc:	f7fe fbf8 	bl	8001df0 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e045      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800360e:	4b03      	ldr	r3, [pc, #12]	; (800361c <HAL_RCC_OscConfig+0x4d0>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f0      	bne.n	80035fc <HAL_RCC_OscConfig+0x4b0>
 800361a:	e03d      	b.n	8003698 <HAL_RCC_OscConfig+0x54c>
 800361c:	40023800 	.word	0x40023800
 8003620:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003624:	4b1f      	ldr	r3, [pc, #124]	; (80036a4 <HAL_RCC_OscConfig+0x558>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d030      	beq.n	8003694 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800363c:	429a      	cmp	r2, r3
 800363e:	d129      	bne.n	8003694 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800364a:	429a      	cmp	r2, r3
 800364c:	d122      	bne.n	8003694 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003654:	4013      	ands	r3, r2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800365a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800365c:	4293      	cmp	r3, r2
 800365e:	d119      	bne.n	8003694 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	085b      	lsrs	r3, r3, #1
 800366c:	3b01      	subs	r3, #1
 800366e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003670:	429a      	cmp	r2, r3
 8003672:	d10f      	bne.n	8003694 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003680:	429a      	cmp	r2, r3
 8003682:	d107      	bne.n	8003694 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003690:	429a      	cmp	r2, r3
 8003692:	d001      	beq.n	8003698 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e000      	b.n	800369a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3718      	adds	r7, #24
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	40023800 	.word	0x40023800

080036a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80036b2:	2300      	movs	r3, #0
 80036b4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e0d0      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036c0:	4b6a      	ldr	r3, [pc, #424]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 030f 	and.w	r3, r3, #15
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d910      	bls.n	80036f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b67      	ldr	r3, [pc, #412]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f023 020f 	bic.w	r2, r3, #15
 80036d6:	4965      	ldr	r1, [pc, #404]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	4313      	orrs	r3, r2
 80036dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036de:	4b63      	ldr	r3, [pc, #396]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	683a      	ldr	r2, [r7, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d001      	beq.n	80036f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0b8      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d020      	beq.n	800373e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b00      	cmp	r3, #0
 8003706:	d005      	beq.n	8003714 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003708:	4b59      	ldr	r3, [pc, #356]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	4a58      	ldr	r2, [pc, #352]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800370e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003712:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0308 	and.w	r3, r3, #8
 800371c:	2b00      	cmp	r3, #0
 800371e:	d005      	beq.n	800372c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003720:	4b53      	ldr	r3, [pc, #332]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	4a52      	ldr	r2, [pc, #328]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003726:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800372a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800372c:	4b50      	ldr	r3, [pc, #320]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	494d      	ldr	r1, [pc, #308]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800373a:	4313      	orrs	r3, r2
 800373c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b00      	cmp	r3, #0
 8003748:	d040      	beq.n	80037cc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d107      	bne.n	8003762 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003752:	4b47      	ldr	r3, [pc, #284]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d115      	bne.n	800378a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e07f      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2b02      	cmp	r3, #2
 8003768:	d107      	bne.n	800377a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800376a:	4b41      	ldr	r3, [pc, #260]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d109      	bne.n	800378a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e073      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800377a:	4b3d      	ldr	r3, [pc, #244]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e06b      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800378a:	4b39      	ldr	r3, [pc, #228]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	f023 0203 	bic.w	r2, r3, #3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	4936      	ldr	r1, [pc, #216]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003798:	4313      	orrs	r3, r2
 800379a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800379c:	f7fe fb28 	bl	8001df0 <HAL_GetTick>
 80037a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a2:	e00a      	b.n	80037ba <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a4:	f7fe fb24 	bl	8001df0 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e053      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ba:	4b2d      	ldr	r3, [pc, #180]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 020c 	and.w	r2, r3, #12
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d1eb      	bne.n	80037a4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037cc:	4b27      	ldr	r3, [pc, #156]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 030f 	and.w	r3, r3, #15
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d210      	bcs.n	80037fc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037da:	4b24      	ldr	r3, [pc, #144]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f023 020f 	bic.w	r2, r3, #15
 80037e2:	4922      	ldr	r1, [pc, #136]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ea:	4b20      	ldr	r3, [pc, #128]	; (800386c <HAL_RCC_ClockConfig+0x1c4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 030f 	and.w	r3, r3, #15
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d001      	beq.n	80037fc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e032      	b.n	8003862 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0304 	and.w	r3, r3, #4
 8003804:	2b00      	cmp	r3, #0
 8003806:	d008      	beq.n	800381a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003808:	4b19      	ldr	r3, [pc, #100]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	4916      	ldr	r1, [pc, #88]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003816:	4313      	orrs	r3, r2
 8003818:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0308 	and.w	r3, r3, #8
 8003822:	2b00      	cmp	r3, #0
 8003824:	d009      	beq.n	800383a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003826:	4b12      	ldr	r3, [pc, #72]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	490e      	ldr	r1, [pc, #56]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003836:	4313      	orrs	r3, r2
 8003838:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800383a:	f000 f821 	bl	8003880 <HAL_RCC_GetSysClockFreq>
 800383e:	4602      	mov	r2, r0
 8003840:	4b0b      	ldr	r3, [pc, #44]	; (8003870 <HAL_RCC_ClockConfig+0x1c8>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	091b      	lsrs	r3, r3, #4
 8003846:	f003 030f 	and.w	r3, r3, #15
 800384a:	490a      	ldr	r1, [pc, #40]	; (8003874 <HAL_RCC_ClockConfig+0x1cc>)
 800384c:	5ccb      	ldrb	r3, [r1, r3]
 800384e:	fa22 f303 	lsr.w	r3, r2, r3
 8003852:	4a09      	ldr	r2, [pc, #36]	; (8003878 <HAL_RCC_ClockConfig+0x1d0>)
 8003854:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003856:	4b09      	ldr	r3, [pc, #36]	; (800387c <HAL_RCC_ClockConfig+0x1d4>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe fa84 	bl	8001d68 <HAL_InitTick>

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40023c00 	.word	0x40023c00
 8003870:	40023800 	.word	0x40023800
 8003874:	0800b7d8 	.word	0x0800b7d8
 8003878:	20000014 	.word	0x20000014
 800387c:	20000018 	.word	0x20000018

08003880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003880:	b5b0      	push	{r4, r5, r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003886:	2100      	movs	r1, #0
 8003888:	6079      	str	r1, [r7, #4]
 800388a:	2100      	movs	r1, #0
 800388c:	60f9      	str	r1, [r7, #12]
 800388e:	2100      	movs	r1, #0
 8003890:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003892:	2100      	movs	r1, #0
 8003894:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003896:	4952      	ldr	r1, [pc, #328]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003898:	6889      	ldr	r1, [r1, #8]
 800389a:	f001 010c 	and.w	r1, r1, #12
 800389e:	2908      	cmp	r1, #8
 80038a0:	d00d      	beq.n	80038be <HAL_RCC_GetSysClockFreq+0x3e>
 80038a2:	2908      	cmp	r1, #8
 80038a4:	f200 8094 	bhi.w	80039d0 <HAL_RCC_GetSysClockFreq+0x150>
 80038a8:	2900      	cmp	r1, #0
 80038aa:	d002      	beq.n	80038b2 <HAL_RCC_GetSysClockFreq+0x32>
 80038ac:	2904      	cmp	r1, #4
 80038ae:	d003      	beq.n	80038b8 <HAL_RCC_GetSysClockFreq+0x38>
 80038b0:	e08e      	b.n	80039d0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038b2:	4b4c      	ldr	r3, [pc, #304]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x164>)
 80038b4:	60bb      	str	r3, [r7, #8]
      break;
 80038b6:	e08e      	b.n	80039d6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038b8:	4b4b      	ldr	r3, [pc, #300]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x168>)
 80038ba:	60bb      	str	r3, [r7, #8]
      break;
 80038bc:	e08b      	b.n	80039d6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038be:	4948      	ldr	r1, [pc, #288]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80038c0:	6849      	ldr	r1, [r1, #4]
 80038c2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80038c6:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80038c8:	4945      	ldr	r1, [pc, #276]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80038ca:	6849      	ldr	r1, [r1, #4]
 80038cc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80038d0:	2900      	cmp	r1, #0
 80038d2:	d024      	beq.n	800391e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038d4:	4942      	ldr	r1, [pc, #264]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80038d6:	6849      	ldr	r1, [r1, #4]
 80038d8:	0989      	lsrs	r1, r1, #6
 80038da:	4608      	mov	r0, r1
 80038dc:	f04f 0100 	mov.w	r1, #0
 80038e0:	f240 14ff 	movw	r4, #511	; 0x1ff
 80038e4:	f04f 0500 	mov.w	r5, #0
 80038e8:	ea00 0204 	and.w	r2, r0, r4
 80038ec:	ea01 0305 	and.w	r3, r1, r5
 80038f0:	493d      	ldr	r1, [pc, #244]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x168>)
 80038f2:	fb01 f003 	mul.w	r0, r1, r3
 80038f6:	2100      	movs	r1, #0
 80038f8:	fb01 f102 	mul.w	r1, r1, r2
 80038fc:	1844      	adds	r4, r0, r1
 80038fe:	493a      	ldr	r1, [pc, #232]	; (80039e8 <HAL_RCC_GetSysClockFreq+0x168>)
 8003900:	fba2 0101 	umull	r0, r1, r2, r1
 8003904:	1863      	adds	r3, r4, r1
 8003906:	4619      	mov	r1, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	461a      	mov	r2, r3
 800390c:	f04f 0300 	mov.w	r3, #0
 8003910:	f7fc feaa 	bl	8000668 <__aeabi_uldivmod>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	4613      	mov	r3, r2
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	e04a      	b.n	80039b4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800391e:	4b30      	ldr	r3, [pc, #192]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x160>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	099b      	lsrs	r3, r3, #6
 8003924:	461a      	mov	r2, r3
 8003926:	f04f 0300 	mov.w	r3, #0
 800392a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800392e:	f04f 0100 	mov.w	r1, #0
 8003932:	ea02 0400 	and.w	r4, r2, r0
 8003936:	ea03 0501 	and.w	r5, r3, r1
 800393a:	4620      	mov	r0, r4
 800393c:	4629      	mov	r1, r5
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	014b      	lsls	r3, r1, #5
 8003948:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800394c:	0142      	lsls	r2, r0, #5
 800394e:	4610      	mov	r0, r2
 8003950:	4619      	mov	r1, r3
 8003952:	1b00      	subs	r0, r0, r4
 8003954:	eb61 0105 	sbc.w	r1, r1, r5
 8003958:	f04f 0200 	mov.w	r2, #0
 800395c:	f04f 0300 	mov.w	r3, #0
 8003960:	018b      	lsls	r3, r1, #6
 8003962:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003966:	0182      	lsls	r2, r0, #6
 8003968:	1a12      	subs	r2, r2, r0
 800396a:	eb63 0301 	sbc.w	r3, r3, r1
 800396e:	f04f 0000 	mov.w	r0, #0
 8003972:	f04f 0100 	mov.w	r1, #0
 8003976:	00d9      	lsls	r1, r3, #3
 8003978:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800397c:	00d0      	lsls	r0, r2, #3
 800397e:	4602      	mov	r2, r0
 8003980:	460b      	mov	r3, r1
 8003982:	1912      	adds	r2, r2, r4
 8003984:	eb45 0303 	adc.w	r3, r5, r3
 8003988:	f04f 0000 	mov.w	r0, #0
 800398c:	f04f 0100 	mov.w	r1, #0
 8003990:	0299      	lsls	r1, r3, #10
 8003992:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003996:	0290      	lsls	r0, r2, #10
 8003998:	4602      	mov	r2, r0
 800399a:	460b      	mov	r3, r1
 800399c:	4610      	mov	r0, r2
 800399e:	4619      	mov	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	461a      	mov	r2, r3
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	f7fc fe5e 	bl	8000668 <__aeabi_uldivmod>
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	4613      	mov	r3, r2
 80039b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80039b4:	4b0a      	ldr	r3, [pc, #40]	; (80039e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	0c1b      	lsrs	r3, r3, #16
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	3301      	adds	r3, #1
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80039c4:	68fa      	ldr	r2, [r7, #12]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039cc:	60bb      	str	r3, [r7, #8]
      break;
 80039ce:	e002      	b.n	80039d6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039d0:	4b04      	ldr	r3, [pc, #16]	; (80039e4 <HAL_RCC_GetSysClockFreq+0x164>)
 80039d2:	60bb      	str	r3, [r7, #8]
      break;
 80039d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039d6:	68bb      	ldr	r3, [r7, #8]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bdb0      	pop	{r4, r5, r7, pc}
 80039e0:	40023800 	.word	0x40023800
 80039e4:	00f42400 	.word	0x00f42400
 80039e8:	017d7840 	.word	0x017d7840

080039ec <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039f0:	4b03      	ldr	r3, [pc, #12]	; (8003a00 <HAL_RCC_GetHCLKFreq+0x14>)
 80039f2:	681b      	ldr	r3, [r3, #0]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	20000014 	.word	0x20000014

08003a04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a08:	f7ff fff0 	bl	80039ec <HAL_RCC_GetHCLKFreq>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	0a9b      	lsrs	r3, r3, #10
 8003a14:	f003 0307 	and.w	r3, r3, #7
 8003a18:	4903      	ldr	r1, [pc, #12]	; (8003a28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a1a:	5ccb      	ldrb	r3, [r1, r3]
 8003a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40023800 	.word	0x40023800
 8003a28:	0800b7e8 	.word	0x0800b7e8

08003a2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a30:	f7ff ffdc 	bl	80039ec <HAL_RCC_GetHCLKFreq>
 8003a34:	4602      	mov	r2, r0
 8003a36:	4b05      	ldr	r3, [pc, #20]	; (8003a4c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	0b5b      	lsrs	r3, r3, #13
 8003a3c:	f003 0307 	and.w	r3, r3, #7
 8003a40:	4903      	ldr	r1, [pc, #12]	; (8003a50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a42:	5ccb      	ldrb	r3, [r1, r3]
 8003a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	0800b7e8 	.word	0x0800b7e8

08003a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b088      	sub	sp, #32
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003a60:	2300      	movs	r3, #0
 8003a62:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d012      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a7c:	4b69      	ldr	r3, [pc, #420]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	4a68      	ldr	r2, [pc, #416]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a82:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003a86:	6093      	str	r3, [r2, #8]
 8003a88:	4b66      	ldr	r3, [pc, #408]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a90:	4964      	ldr	r1, [pc, #400]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d017      	beq.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003aae:	4b5d      	ldr	r3, [pc, #372]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ab4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003abc:	4959      	ldr	r1, [pc, #356]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ac8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003acc:	d101      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003ada:	2301      	movs	r3, #1
 8003adc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d017      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003aea:	4b4e      	ldr	r3, [pc, #312]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003af0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af8:	494a      	ldr	r1, [pc, #296]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b08:	d101      	bne.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003b16:	2301      	movs	r3, #1
 8003b18:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003b26:	2301      	movs	r3, #1
 8003b28:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0320 	and.w	r3, r3, #32
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 808b 	beq.w	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b38:	4b3a      	ldr	r3, [pc, #232]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3c:	4a39      	ldr	r2, [pc, #228]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b42:	6413      	str	r3, [r2, #64]	; 0x40
 8003b44:	4b37      	ldr	r3, [pc, #220]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b4c:	60bb      	str	r3, [r7, #8]
 8003b4e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003b50:	4b35      	ldr	r3, [pc, #212]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a34      	ldr	r2, [pc, #208]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b5c:	f7fe f948 	bl	8001df0 <HAL_GetTick>
 8003b60:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b62:	e008      	b.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b64:	f7fe f944 	bl	8001df0 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b64      	cmp	r3, #100	; 0x64
 8003b70:	d901      	bls.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e38f      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003b76:	4b2c      	ldr	r3, [pc, #176]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d0f0      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b82:	4b28      	ldr	r3, [pc, #160]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b8a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d035      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d02e      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ba0:	4b20      	ldr	r3, [pc, #128]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ba8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003baa:	4b1e      	ldr	r3, [pc, #120]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bae:	4a1d      	ldr	r2, [pc, #116]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bb6:	4b1b      	ldr	r3, [pc, #108]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bba:	4a1a      	ldr	r2, [pc, #104]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bc0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003bc2:	4a18      	ldr	r2, [pc, #96]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bc8:	4b16      	ldr	r3, [pc, #88]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d114      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7fe f90c 	bl	8001df0 <HAL_GetTick>
 8003bd8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bda:	e00a      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bdc:	f7fe f908 	bl	8001df0 <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e351      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bf2:	4b0c      	ldr	r3, [pc, #48]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d0ee      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c0a:	d111      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003c0c:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c18:	4b04      	ldr	r3, [pc, #16]	; (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c1a:	400b      	ands	r3, r1
 8003c1c:	4901      	ldr	r1, [pc, #4]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	608b      	str	r3, [r1, #8]
 8003c22:	e00b      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003c24:	40023800 	.word	0x40023800
 8003c28:	40007000 	.word	0x40007000
 8003c2c:	0ffffcff 	.word	0x0ffffcff
 8003c30:	4bb3      	ldr	r3, [pc, #716]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	4ab2      	ldr	r2, [pc, #712]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c36:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c3a:	6093      	str	r3, [r2, #8]
 8003c3c:	4bb0      	ldr	r3, [pc, #704]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c3e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c48:	49ad      	ldr	r1, [pc, #692]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0310 	and.w	r3, r3, #16
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d010      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c5a:	4ba9      	ldr	r3, [pc, #676]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c60:	4aa7      	ldr	r2, [pc, #668]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c66:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003c6a:	4ba5      	ldr	r3, [pc, #660]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c6c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c74:	49a2      	ldr	r1, [pc, #648]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00a      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c88:	4b9d      	ldr	r3, [pc, #628]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c96:	499a      	ldr	r1, [pc, #616]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00a      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003caa:	4b95      	ldr	r3, [pc, #596]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cb8:	4991      	ldr	r1, [pc, #580]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ccc:	4b8c      	ldr	r3, [pc, #560]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cda:	4989      	ldr	r1, [pc, #548]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00a      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003cee:	4b84      	ldr	r3, [pc, #528]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cf4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfc:	4980      	ldr	r1, [pc, #512]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00a      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d10:	4b7b      	ldr	r3, [pc, #492]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d16:	f023 0203 	bic.w	r2, r3, #3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d1e:	4978      	ldr	r1, [pc, #480]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d20:	4313      	orrs	r3, r2
 8003d22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003d32:	4b73      	ldr	r3, [pc, #460]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d38:	f023 020c 	bic.w	r2, r3, #12
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d40:	496f      	ldr	r1, [pc, #444]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00a      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003d54:	4b6a      	ldr	r3, [pc, #424]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d5a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d62:	4967      	ldr	r1, [pc, #412]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00a      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d76:	4b62      	ldr	r3, [pc, #392]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d7c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d84:	495e      	ldr	r1, [pc, #376]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00a      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d98:	4b59      	ldr	r3, [pc, #356]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d9e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da6:	4956      	ldr	r1, [pc, #344]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00a      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003dba:	4b51      	ldr	r3, [pc, #324]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dc0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc8:	494d      	ldr	r1, [pc, #308]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003ddc:	4b48      	ldr	r3, [pc, #288]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dea:	4945      	ldr	r1, [pc, #276]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003dfe:	4b40      	ldr	r3, [pc, #256]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e0c:	493c      	ldr	r1, [pc, #240]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00a      	beq.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003e20:	4b37      	ldr	r3, [pc, #220]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e26:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e2e:	4934      	ldr	r1, [pc, #208]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d011      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003e42:	4b2f      	ldr	r3, [pc, #188]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e48:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e50:	492b      	ldr	r1, [pc, #172]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e60:	d101      	bne.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003e62:	2301      	movs	r3, #1
 8003e64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003e72:	2301      	movs	r3, #1
 8003e74:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e82:	4b1f      	ldr	r3, [pc, #124]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e88:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e90:	491b      	ldr	r1, [pc, #108]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d00b      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ea4:	4b16      	ldr	r3, [pc, #88]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eaa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003eb4:	4912      	ldr	r1, [pc, #72]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00b      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003ec8:	4b0d      	ldr	r3, [pc, #52]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ece:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ed8:	4909      	ldr	r1, [pc, #36]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00f      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003eec:	4b04      	ldr	r3, [pc, #16]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ef2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efc:	e002      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003efe:	bf00      	nop
 8003f00:	40023800 	.word	0x40023800
 8003f04:	4986      	ldr	r1, [pc, #536]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00b      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003f18:	4b81      	ldr	r3, [pc, #516]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f1e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f28:	497d      	ldr	r1, [pc, #500]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003f30:	69fb      	ldr	r3, [r7, #28]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d006      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 80d6 	beq.w	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f44:	4b76      	ldr	r3, [pc, #472]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a75      	ldr	r2, [pc, #468]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f4a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f50:	f7fd ff4e 	bl	8001df0 <HAL_GetTick>
 8003f54:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f56:	e008      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f58:	f7fd ff4a 	bl	8001df0 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b64      	cmp	r3, #100	; 0x64
 8003f64:	d901      	bls.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e195      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f6a:	4b6d      	ldr	r3, [pc, #436]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1f0      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d021      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d11d      	bne.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003f8a:	4b65      	ldr	r3, [pc, #404]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f98:	4b61      	ldr	r3, [pc, #388]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f9e:	0e1b      	lsrs	r3, r3, #24
 8003fa0:	f003 030f 	and.w	r3, r3, #15
 8003fa4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	019a      	lsls	r2, r3, #6
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	041b      	lsls	r3, r3, #16
 8003fb0:	431a      	orrs	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	061b      	lsls	r3, r3, #24
 8003fb6:	431a      	orrs	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	071b      	lsls	r3, r3, #28
 8003fbe:	4958      	ldr	r1, [pc, #352]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d004      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fda:	d00a      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d02e      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ff0:	d129      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ff2:	4b4b      	ldr	r3, [pc, #300]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ff8:	0c1b      	lsrs	r3, r3, #16
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004000:	4b47      	ldr	r3, [pc, #284]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004002:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004006:	0f1b      	lsrs	r3, r3, #28
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	019a      	lsls	r2, r3, #6
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	041b      	lsls	r3, r3, #16
 8004018:	431a      	orrs	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	061b      	lsls	r3, r3, #24
 8004020:	431a      	orrs	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	071b      	lsls	r3, r3, #28
 8004026:	493e      	ldr	r1, [pc, #248]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004028:	4313      	orrs	r3, r2
 800402a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800402e:	4b3c      	ldr	r3, [pc, #240]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004030:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004034:	f023 021f 	bic.w	r2, r3, #31
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403c:	3b01      	subs	r3, #1
 800403e:	4938      	ldr	r1, [pc, #224]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004040:	4313      	orrs	r3, r2
 8004042:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d01d      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004052:	4b33      	ldr	r3, [pc, #204]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004054:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004058:	0e1b      	lsrs	r3, r3, #24
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004060:	4b2f      	ldr	r3, [pc, #188]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004062:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004066:	0f1b      	lsrs	r3, r3, #28
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	019a      	lsls	r2, r3, #6
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	041b      	lsls	r3, r3, #16
 800407a:	431a      	orrs	r2, r3
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	061b      	lsls	r3, r3, #24
 8004080:	431a      	orrs	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	071b      	lsls	r3, r3, #28
 8004086:	4926      	ldr	r1, [pc, #152]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004088:	4313      	orrs	r3, r2
 800408a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d011      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	019a      	lsls	r2, r3, #6
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	691b      	ldr	r3, [r3, #16]
 80040a4:	041b      	lsls	r3, r3, #16
 80040a6:	431a      	orrs	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	061b      	lsls	r3, r3, #24
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	071b      	lsls	r3, r3, #28
 80040b6:	491a      	ldr	r1, [pc, #104]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80040be:	4b18      	ldr	r3, [pc, #96]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a17      	ldr	r2, [pc, #92]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040ca:	f7fd fe91 	bl	8001df0 <HAL_GetTick>
 80040ce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040d0:	e008      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80040d2:	f7fd fe8d 	bl	8001df0 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b64      	cmp	r3, #100	; 0x64
 80040de:	d901      	bls.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e0d8      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040e4:	4b0e      	ldr	r3, [pc, #56]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80040f0:	69bb      	ldr	r3, [r7, #24]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	f040 80ce 	bne.w	8004294 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80040f8:	4b09      	ldr	r3, [pc, #36]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a08      	ldr	r2, [pc, #32]	; (8004120 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80040fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004102:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004104:	f7fd fe74 	bl	8001df0 <HAL_GetTick>
 8004108:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800410a:	e00b      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800410c:	f7fd fe70 	bl	8001df0 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b64      	cmp	r3, #100	; 0x64
 8004118:	d904      	bls.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e0bb      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800411e:	bf00      	nop
 8004120:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004124:	4b5e      	ldr	r3, [pc, #376]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800412c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004130:	d0ec      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004142:	2b00      	cmp	r3, #0
 8004144:	d009      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800414e:	2b00      	cmp	r3, #0
 8004150:	d02e      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	2b00      	cmp	r3, #0
 8004158:	d12a      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800415a:	4b51      	ldr	r3, [pc, #324]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800415c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004160:	0c1b      	lsrs	r3, r3, #16
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004168:	4b4d      	ldr	r3, [pc, #308]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416e:	0f1b      	lsrs	r3, r3, #28
 8004170:	f003 0307 	and.w	r3, r3, #7
 8004174:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	695b      	ldr	r3, [r3, #20]
 800417a:	019a      	lsls	r2, r3, #6
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	041b      	lsls	r3, r3, #16
 8004180:	431a      	orrs	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	061b      	lsls	r3, r3, #24
 8004188:	431a      	orrs	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	071b      	lsls	r3, r3, #28
 800418e:	4944      	ldr	r1, [pc, #272]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004190:	4313      	orrs	r3, r2
 8004192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004196:	4b42      	ldr	r3, [pc, #264]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004198:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800419c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a4:	3b01      	subs	r3, #1
 80041a6:	021b      	lsls	r3, r3, #8
 80041a8:	493d      	ldr	r1, [pc, #244]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d022      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041c4:	d11d      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041c6:	4b36      	ldr	r3, [pc, #216]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041cc:	0e1b      	lsrs	r3, r3, #24
 80041ce:	f003 030f 	and.w	r3, r3, #15
 80041d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80041d4:	4b32      	ldr	r3, [pc, #200]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041da:	0f1b      	lsrs	r3, r3, #28
 80041dc:	f003 0307 	and.w	r3, r3, #7
 80041e0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	019a      	lsls	r2, r3, #6
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	041b      	lsls	r3, r3, #16
 80041ee:	431a      	orrs	r2, r3
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	061b      	lsls	r3, r3, #24
 80041f4:	431a      	orrs	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	071b      	lsls	r3, r3, #28
 80041fa:	4929      	ldr	r1, [pc, #164]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d028      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800420e:	4b24      	ldr	r3, [pc, #144]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004214:	0e1b      	lsrs	r3, r3, #24
 8004216:	f003 030f 	and.w	r3, r3, #15
 800421a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800421c:	4b20      	ldr	r3, [pc, #128]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004222:	0c1b      	lsrs	r3, r3, #16
 8004224:	f003 0303 	and.w	r3, r3, #3
 8004228:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	019a      	lsls	r2, r3, #6
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	041b      	lsls	r3, r3, #16
 8004234:	431a      	orrs	r2, r3
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	061b      	lsls	r3, r3, #24
 800423a:	431a      	orrs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	071b      	lsls	r3, r3, #28
 8004242:	4917      	ldr	r1, [pc, #92]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004244:	4313      	orrs	r3, r2
 8004246:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800424a:	4b15      	ldr	r3, [pc, #84]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800424c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004250:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004258:	4911      	ldr	r1, [pc, #68]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800425a:	4313      	orrs	r3, r2
 800425c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004260:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a0e      	ldr	r2, [pc, #56]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004266:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800426a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800426c:	f7fd fdc0 	bl	8001df0 <HAL_GetTick>
 8004270:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004272:	e008      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004274:	f7fd fdbc 	bl	8001df0 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b64      	cmp	r3, #100	; 0x64
 8004280:	d901      	bls.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e007      	b.n	8004296 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004286:	4b06      	ldr	r3, [pc, #24]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800428e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004292:	d1ef      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3720      	adds	r7, #32
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40023800 	.word	0x40023800

080042a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e049      	b.n	800434a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d106      	bne.n	80042d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7fd fb4e 	bl	800196c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3304      	adds	r3, #4
 80042e0:	4619      	mov	r1, r3
 80042e2:	4610      	mov	r0, r2
 80042e4:	f000 fb78 	bl	80049d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3708      	adds	r7, #8
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
	...

08004354 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d109      	bne.n	8004378 <HAL_TIM_PWM_Start+0x24>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800436a:	b2db      	uxtb	r3, r3
 800436c:	2b01      	cmp	r3, #1
 800436e:	bf14      	ite	ne
 8004370:	2301      	movne	r3, #1
 8004372:	2300      	moveq	r3, #0
 8004374:	b2db      	uxtb	r3, r3
 8004376:	e03c      	b.n	80043f2 <HAL_TIM_PWM_Start+0x9e>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	2b04      	cmp	r3, #4
 800437c:	d109      	bne.n	8004392 <HAL_TIM_PWM_Start+0x3e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b01      	cmp	r3, #1
 8004388:	bf14      	ite	ne
 800438a:	2301      	movne	r3, #1
 800438c:	2300      	moveq	r3, #0
 800438e:	b2db      	uxtb	r3, r3
 8004390:	e02f      	b.n	80043f2 <HAL_TIM_PWM_Start+0x9e>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b08      	cmp	r3, #8
 8004396:	d109      	bne.n	80043ac <HAL_TIM_PWM_Start+0x58>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	bf14      	ite	ne
 80043a4:	2301      	movne	r3, #1
 80043a6:	2300      	moveq	r3, #0
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	e022      	b.n	80043f2 <HAL_TIM_PWM_Start+0x9e>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	2b0c      	cmp	r3, #12
 80043b0:	d109      	bne.n	80043c6 <HAL_TIM_PWM_Start+0x72>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	bf14      	ite	ne
 80043be:	2301      	movne	r3, #1
 80043c0:	2300      	moveq	r3, #0
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	e015      	b.n	80043f2 <HAL_TIM_PWM_Start+0x9e>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b10      	cmp	r3, #16
 80043ca:	d109      	bne.n	80043e0 <HAL_TIM_PWM_Start+0x8c>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	bf14      	ite	ne
 80043d8:	2301      	movne	r3, #1
 80043da:	2300      	moveq	r3, #0
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	e008      	b.n	80043f2 <HAL_TIM_PWM_Start+0x9e>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	bf14      	ite	ne
 80043ec:	2301      	movne	r3, #1
 80043ee:	2300      	moveq	r3, #0
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d001      	beq.n	80043fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e092      	b.n	8004520 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d104      	bne.n	800440a <HAL_TIM_PWM_Start+0xb6>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004408:	e023      	b.n	8004452 <HAL_TIM_PWM_Start+0xfe>
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b04      	cmp	r3, #4
 800440e:	d104      	bne.n	800441a <HAL_TIM_PWM_Start+0xc6>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004418:	e01b      	b.n	8004452 <HAL_TIM_PWM_Start+0xfe>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b08      	cmp	r3, #8
 800441e:	d104      	bne.n	800442a <HAL_TIM_PWM_Start+0xd6>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004428:	e013      	b.n	8004452 <HAL_TIM_PWM_Start+0xfe>
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b0c      	cmp	r3, #12
 800442e:	d104      	bne.n	800443a <HAL_TIM_PWM_Start+0xe6>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004438:	e00b      	b.n	8004452 <HAL_TIM_PWM_Start+0xfe>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b10      	cmp	r3, #16
 800443e:	d104      	bne.n	800444a <HAL_TIM_PWM_Start+0xf6>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004448:	e003      	b.n	8004452 <HAL_TIM_PWM_Start+0xfe>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2202      	movs	r2, #2
 800444e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2201      	movs	r2, #1
 8004458:	6839      	ldr	r1, [r7, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fdba 	bl	8004fd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a30      	ldr	r2, [pc, #192]	; (8004528 <HAL_TIM_PWM_Start+0x1d4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d004      	beq.n	8004474 <HAL_TIM_PWM_Start+0x120>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a2f      	ldr	r2, [pc, #188]	; (800452c <HAL_TIM_PWM_Start+0x1d8>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d101      	bne.n	8004478 <HAL_TIM_PWM_Start+0x124>
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <HAL_TIM_PWM_Start+0x126>
 8004478:	2300      	movs	r3, #0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d007      	beq.n	800448e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800448c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a25      	ldr	r2, [pc, #148]	; (8004528 <HAL_TIM_PWM_Start+0x1d4>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d022      	beq.n	80044de <HAL_TIM_PWM_Start+0x18a>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044a0:	d01d      	beq.n	80044de <HAL_TIM_PWM_Start+0x18a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a22      	ldr	r2, [pc, #136]	; (8004530 <HAL_TIM_PWM_Start+0x1dc>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d018      	beq.n	80044de <HAL_TIM_PWM_Start+0x18a>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a20      	ldr	r2, [pc, #128]	; (8004534 <HAL_TIM_PWM_Start+0x1e0>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d013      	beq.n	80044de <HAL_TIM_PWM_Start+0x18a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a1f      	ldr	r2, [pc, #124]	; (8004538 <HAL_TIM_PWM_Start+0x1e4>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d00e      	beq.n	80044de <HAL_TIM_PWM_Start+0x18a>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a19      	ldr	r2, [pc, #100]	; (800452c <HAL_TIM_PWM_Start+0x1d8>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d009      	beq.n	80044de <HAL_TIM_PWM_Start+0x18a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a1b      	ldr	r2, [pc, #108]	; (800453c <HAL_TIM_PWM_Start+0x1e8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d004      	beq.n	80044de <HAL_TIM_PWM_Start+0x18a>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a19      	ldr	r2, [pc, #100]	; (8004540 <HAL_TIM_PWM_Start+0x1ec>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d115      	bne.n	800450a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	4b17      	ldr	r3, [pc, #92]	; (8004544 <HAL_TIM_PWM_Start+0x1f0>)
 80044e6:	4013      	ands	r3, r2
 80044e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2b06      	cmp	r3, #6
 80044ee:	d015      	beq.n	800451c <HAL_TIM_PWM_Start+0x1c8>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044f6:	d011      	beq.n	800451c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0201 	orr.w	r2, r2, #1
 8004506:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004508:	e008      	b.n	800451c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f042 0201 	orr.w	r2, r2, #1
 8004518:	601a      	str	r2, [r3, #0]
 800451a:	e000      	b.n	800451e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800451c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	40010000 	.word	0x40010000
 800452c:	40010400 	.word	0x40010400
 8004530:	40000400 	.word	0x40000400
 8004534:	40000800 	.word	0x40000800
 8004538:	40000c00 	.word	0x40000c00
 800453c:	40014000 	.word	0x40014000
 8004540:	40001800 	.word	0x40001800
 8004544:	00010007 	.word	0x00010007

08004548 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e08f      	b.n	800467c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004562:	b2db      	uxtb	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d106      	bne.n	8004576 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7fd f9b7 	bl	80018e4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2202      	movs	r2, #2
 800457a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	6899      	ldr	r1, [r3, #8]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	4b3e      	ldr	r3, [pc, #248]	; (8004684 <HAL_TIM_Encoder_Init+0x13c>)
 800458a:	400b      	ands	r3, r1
 800458c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	3304      	adds	r3, #4
 8004596:	4619      	mov	r1, r3
 8004598:	4610      	mov	r0, r2
 800459a:	f000 fa1d 	bl	80049d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4b31      	ldr	r3, [pc, #196]	; (8004688 <HAL_TIM_Encoder_Init+0x140>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	689a      	ldr	r2, [r3, #8]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	021b      	lsls	r3, r3, #8
 80045d2:	4313      	orrs	r3, r2
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4b2b      	ldr	r3, [pc, #172]	; (800468c <HAL_TIM_Encoder_Init+0x144>)
 80045de:	4013      	ands	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	4b2a      	ldr	r3, [pc, #168]	; (8004690 <HAL_TIM_Encoder_Init+0x148>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	69db      	ldr	r3, [r3, #28]
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	4313      	orrs	r3, r2
 80045f6:	693a      	ldr	r2, [r7, #16]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	011a      	lsls	r2, r3, #4
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	031b      	lsls	r3, r3, #12
 8004608:	4313      	orrs	r3, r2
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	4313      	orrs	r3, r2
 800460e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004616:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800461e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	685a      	ldr	r2, [r3, #4]
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	011b      	lsls	r3, r3, #4
 800462a:	4313      	orrs	r3, r2
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	4313      	orrs	r3, r2
 8004630:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68fa      	ldr	r2, [r7, #12]
 8004648:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	3718      	adds	r7, #24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	fffebff8 	.word	0xfffebff8
 8004688:	fffffcfc 	.word	0xfffffcfc
 800468c:	fffff3f3 	.word	0xfffff3f3
 8004690:	ffff0f0f 	.word	0xffff0f0f

08004694 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
 800469c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046a4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80046ac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046b4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046bc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d110      	bne.n	80046e6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d102      	bne.n	80046d0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80046ca:	7b7b      	ldrb	r3, [r7, #13]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d001      	beq.n	80046d4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e069      	b.n	80047a8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e4:	e031      	b.n	800474a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	2b04      	cmp	r3, #4
 80046ea:	d110      	bne.n	800470e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80046ec:	7bbb      	ldrb	r3, [r7, #14]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d102      	bne.n	80046f8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80046f2:	7b3b      	ldrb	r3, [r7, #12]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d001      	beq.n	80046fc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e055      	b.n	80047a8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800470c:	e01d      	b.n	800474a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800470e:	7bfb      	ldrb	r3, [r7, #15]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d108      	bne.n	8004726 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004714:	7bbb      	ldrb	r3, [r7, #14]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d105      	bne.n	8004726 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800471a:	7b7b      	ldrb	r3, [r7, #13]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d102      	bne.n	8004726 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004720:	7b3b      	ldrb	r3, [r7, #12]
 8004722:	2b01      	cmp	r3, #1
 8004724:	d001      	beq.n	800472a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e03e      	b.n	80047a8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2202      	movs	r2, #2
 800472e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2202      	movs	r2, #2
 8004736:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2202      	movs	r2, #2
 800473e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2202      	movs	r2, #2
 8004746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <HAL_TIM_Encoder_Start+0xc4>
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	2b04      	cmp	r3, #4
 8004754:	d008      	beq.n	8004768 <HAL_TIM_Encoder_Start+0xd4>
 8004756:	e00f      	b.n	8004778 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2201      	movs	r2, #1
 800475e:	2100      	movs	r1, #0
 8004760:	4618      	mov	r0, r3
 8004762:	f000 fc37 	bl	8004fd4 <TIM_CCxChannelCmd>
      break;
 8004766:	e016      	b.n	8004796 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2201      	movs	r2, #1
 800476e:	2104      	movs	r1, #4
 8004770:	4618      	mov	r0, r3
 8004772:	f000 fc2f 	bl	8004fd4 <TIM_CCxChannelCmd>
      break;
 8004776:	e00e      	b.n	8004796 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2201      	movs	r2, #1
 800477e:	2100      	movs	r1, #0
 8004780:	4618      	mov	r0, r3
 8004782:	f000 fc27 	bl	8004fd4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2201      	movs	r2, #1
 800478c:	2104      	movs	r1, #4
 800478e:	4618      	mov	r0, r3
 8004790:	f000 fc20 	bl	8004fd4 <TIM_CCxChannelCmd>
      break;
 8004794:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f042 0201 	orr.w	r2, r2, #1
 80047a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047bc:	2300      	movs	r3, #0
 80047be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d101      	bne.n	80047ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047ca:	2302      	movs	r3, #2
 80047cc:	e0ff      	b.n	80049ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2b14      	cmp	r3, #20
 80047da:	f200 80f0 	bhi.w	80049be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80047de:	a201      	add	r2, pc, #4	; (adr r2, 80047e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e4:	08004839 	.word	0x08004839
 80047e8:	080049bf 	.word	0x080049bf
 80047ec:	080049bf 	.word	0x080049bf
 80047f0:	080049bf 	.word	0x080049bf
 80047f4:	08004879 	.word	0x08004879
 80047f8:	080049bf 	.word	0x080049bf
 80047fc:	080049bf 	.word	0x080049bf
 8004800:	080049bf 	.word	0x080049bf
 8004804:	080048bb 	.word	0x080048bb
 8004808:	080049bf 	.word	0x080049bf
 800480c:	080049bf 	.word	0x080049bf
 8004810:	080049bf 	.word	0x080049bf
 8004814:	080048fb 	.word	0x080048fb
 8004818:	080049bf 	.word	0x080049bf
 800481c:	080049bf 	.word	0x080049bf
 8004820:	080049bf 	.word	0x080049bf
 8004824:	0800493d 	.word	0x0800493d
 8004828:	080049bf 	.word	0x080049bf
 800482c:	080049bf 	.word	0x080049bf
 8004830:	080049bf 	.word	0x080049bf
 8004834:	0800497d 	.word	0x0800497d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68b9      	ldr	r1, [r7, #8]
 800483e:	4618      	mov	r0, r3
 8004840:	f000 f96a 	bl	8004b18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f042 0208 	orr.w	r2, r2, #8
 8004852:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	699a      	ldr	r2, [r3, #24]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0204 	bic.w	r2, r2, #4
 8004862:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6999      	ldr	r1, [r3, #24]
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	691a      	ldr	r2, [r3, #16]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	430a      	orrs	r2, r1
 8004874:	619a      	str	r2, [r3, #24]
      break;
 8004876:	e0a5      	b.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68b9      	ldr	r1, [r7, #8]
 800487e:	4618      	mov	r0, r3
 8004880:	f000 f9bc 	bl	8004bfc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	699a      	ldr	r2, [r3, #24]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004892:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	699a      	ldr	r2, [r3, #24]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6999      	ldr	r1, [r3, #24]
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	691b      	ldr	r3, [r3, #16]
 80048ae:	021a      	lsls	r2, r3, #8
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	619a      	str	r2, [r3, #24]
      break;
 80048b8:	e084      	b.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68b9      	ldr	r1, [r7, #8]
 80048c0:	4618      	mov	r0, r3
 80048c2:	f000 fa13 	bl	8004cec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	69da      	ldr	r2, [r3, #28]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f042 0208 	orr.w	r2, r2, #8
 80048d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	69da      	ldr	r2, [r3, #28]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 0204 	bic.w	r2, r2, #4
 80048e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69d9      	ldr	r1, [r3, #28]
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	691a      	ldr	r2, [r3, #16]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	61da      	str	r2, [r3, #28]
      break;
 80048f8:	e064      	b.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68b9      	ldr	r1, [r7, #8]
 8004900:	4618      	mov	r0, r3
 8004902:	f000 fa69 	bl	8004dd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	69da      	ldr	r2, [r3, #28]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004914:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	69da      	ldr	r2, [r3, #28]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004924:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69d9      	ldr	r1, [r3, #28]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	021a      	lsls	r2, r3, #8
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	61da      	str	r2, [r3, #28]
      break;
 800493a:	e043      	b.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68b9      	ldr	r1, [r7, #8]
 8004942:	4618      	mov	r0, r3
 8004944:	f000 faa0 	bl	8004e88 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f042 0208 	orr.w	r2, r2, #8
 8004956:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 0204 	bic.w	r2, r2, #4
 8004966:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	691a      	ldr	r2, [r3, #16]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800497a:	e023      	b.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68b9      	ldr	r1, [r7, #8]
 8004982:	4618      	mov	r0, r3
 8004984:	f000 fad2 	bl	8004f2c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004996:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	021a      	lsls	r2, r3, #8
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80049bc:	e002      	b.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	75fb      	strb	r3, [r7, #23]
      break;
 80049c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80049cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3718      	adds	r7, #24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop

080049d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a40      	ldr	r2, [pc, #256]	; (8004aec <TIM_Base_SetConfig+0x114>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d013      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049f6:	d00f      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a3d      	ldr	r2, [pc, #244]	; (8004af0 <TIM_Base_SetConfig+0x118>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d00b      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a3c      	ldr	r2, [pc, #240]	; (8004af4 <TIM_Base_SetConfig+0x11c>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d007      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a3b      	ldr	r2, [pc, #236]	; (8004af8 <TIM_Base_SetConfig+0x120>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d003      	beq.n	8004a18 <TIM_Base_SetConfig+0x40>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a3a      	ldr	r2, [pc, #232]	; (8004afc <TIM_Base_SetConfig+0x124>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d108      	bne.n	8004a2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a2f      	ldr	r2, [pc, #188]	; (8004aec <TIM_Base_SetConfig+0x114>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d02b      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a38:	d027      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a2c      	ldr	r2, [pc, #176]	; (8004af0 <TIM_Base_SetConfig+0x118>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d023      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a2b      	ldr	r2, [pc, #172]	; (8004af4 <TIM_Base_SetConfig+0x11c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d01f      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a2a      	ldr	r2, [pc, #168]	; (8004af8 <TIM_Base_SetConfig+0x120>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d01b      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a29      	ldr	r2, [pc, #164]	; (8004afc <TIM_Base_SetConfig+0x124>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d017      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a28      	ldr	r2, [pc, #160]	; (8004b00 <TIM_Base_SetConfig+0x128>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d013      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a27      	ldr	r2, [pc, #156]	; (8004b04 <TIM_Base_SetConfig+0x12c>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d00f      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a26      	ldr	r2, [pc, #152]	; (8004b08 <TIM_Base_SetConfig+0x130>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d00b      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a25      	ldr	r2, [pc, #148]	; (8004b0c <TIM_Base_SetConfig+0x134>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d007      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a24      	ldr	r2, [pc, #144]	; (8004b10 <TIM_Base_SetConfig+0x138>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d003      	beq.n	8004a8a <TIM_Base_SetConfig+0xb2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a23      	ldr	r2, [pc, #140]	; (8004b14 <TIM_Base_SetConfig+0x13c>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d108      	bne.n	8004a9c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	689a      	ldr	r2, [r3, #8]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a0a      	ldr	r2, [pc, #40]	; (8004aec <TIM_Base_SetConfig+0x114>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d003      	beq.n	8004ad0 <TIM_Base_SetConfig+0xf8>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a0c      	ldr	r2, [pc, #48]	; (8004afc <TIM_Base_SetConfig+0x124>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d103      	bne.n	8004ad8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	615a      	str	r2, [r3, #20]
}
 8004ade:	bf00      	nop
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40010000 	.word	0x40010000
 8004af0:	40000400 	.word	0x40000400
 8004af4:	40000800 	.word	0x40000800
 8004af8:	40000c00 	.word	0x40000c00
 8004afc:	40010400 	.word	0x40010400
 8004b00:	40014000 	.word	0x40014000
 8004b04:	40014400 	.word	0x40014400
 8004b08:	40014800 	.word	0x40014800
 8004b0c:	40001800 	.word	0x40001800
 8004b10:	40001c00 	.word	0x40001c00
 8004b14:	40002000 	.word	0x40002000

08004b18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b087      	sub	sp, #28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	f023 0201 	bic.w	r2, r3, #1
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b40:	68fa      	ldr	r2, [r7, #12]
 8004b42:	4b2b      	ldr	r3, [pc, #172]	; (8004bf0 <TIM_OC1_SetConfig+0xd8>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f023 0303 	bic.w	r3, r3, #3
 8004b4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	f023 0302 	bic.w	r3, r3, #2
 8004b60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a21      	ldr	r2, [pc, #132]	; (8004bf4 <TIM_OC1_SetConfig+0xdc>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d003      	beq.n	8004b7c <TIM_OC1_SetConfig+0x64>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a20      	ldr	r2, [pc, #128]	; (8004bf8 <TIM_OC1_SetConfig+0xe0>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d10c      	bne.n	8004b96 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f023 0308 	bic.w	r3, r3, #8
 8004b82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	68db      	ldr	r3, [r3, #12]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f023 0304 	bic.w	r3, r3, #4
 8004b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a16      	ldr	r2, [pc, #88]	; (8004bf4 <TIM_OC1_SetConfig+0xdc>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d003      	beq.n	8004ba6 <TIM_OC1_SetConfig+0x8e>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a15      	ldr	r2, [pc, #84]	; (8004bf8 <TIM_OC1_SetConfig+0xe0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d111      	bne.n	8004bca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	699b      	ldr	r3, [r3, #24]
 8004bc4:	693a      	ldr	r2, [r7, #16]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	621a      	str	r2, [r3, #32]
}
 8004be4:	bf00      	nop
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	fffeff8f 	.word	0xfffeff8f
 8004bf4:	40010000 	.word	0x40010000
 8004bf8:	40010400 	.word	0x40010400

08004bfc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	f023 0210 	bic.w	r2, r3, #16
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	4b2e      	ldr	r3, [pc, #184]	; (8004ce0 <TIM_OC2_SetConfig+0xe4>)
 8004c28:	4013      	ands	r3, r2
 8004c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	021b      	lsls	r3, r3, #8
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	f023 0320 	bic.w	r3, r3, #32
 8004c46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	697a      	ldr	r2, [r7, #20]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4a23      	ldr	r2, [pc, #140]	; (8004ce4 <TIM_OC2_SetConfig+0xe8>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d003      	beq.n	8004c64 <TIM_OC2_SetConfig+0x68>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a22      	ldr	r2, [pc, #136]	; (8004ce8 <TIM_OC2_SetConfig+0xec>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d10d      	bne.n	8004c80 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	011b      	lsls	r3, r3, #4
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c7e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a18      	ldr	r2, [pc, #96]	; (8004ce4 <TIM_OC2_SetConfig+0xe8>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d003      	beq.n	8004c90 <TIM_OC2_SetConfig+0x94>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a17      	ldr	r2, [pc, #92]	; (8004ce8 <TIM_OC2_SetConfig+0xec>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d113      	bne.n	8004cb8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	695b      	ldr	r3, [r3, #20]
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	621a      	str	r2, [r3, #32]
}
 8004cd2:	bf00      	nop
 8004cd4:	371c      	adds	r7, #28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	feff8fff 	.word	0xfeff8fff
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40010400 	.word	0x40010400

08004cec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b087      	sub	sp, #28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	69db      	ldr	r3, [r3, #28]
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4b2d      	ldr	r3, [pc, #180]	; (8004dcc <TIM_OC3_SetConfig+0xe0>)
 8004d18:	4013      	ands	r3, r2
 8004d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f023 0303 	bic.w	r3, r3, #3
 8004d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004d34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	021b      	lsls	r3, r3, #8
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a22      	ldr	r2, [pc, #136]	; (8004dd0 <TIM_OC3_SetConfig+0xe4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d003      	beq.n	8004d52 <TIM_OC3_SetConfig+0x66>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a21      	ldr	r2, [pc, #132]	; (8004dd4 <TIM_OC3_SetConfig+0xe8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d10d      	bne.n	8004d6e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	021b      	lsls	r3, r3, #8
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4a17      	ldr	r2, [pc, #92]	; (8004dd0 <TIM_OC3_SetConfig+0xe4>)
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d003      	beq.n	8004d7e <TIM_OC3_SetConfig+0x92>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a16      	ldr	r2, [pc, #88]	; (8004dd4 <TIM_OC3_SetConfig+0xe8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d113      	bne.n	8004da6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	011b      	lsls	r3, r3, #4
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	685a      	ldr	r2, [r3, #4]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	621a      	str	r2, [r3, #32]
}
 8004dc0:	bf00      	nop
 8004dc2:	371c      	adds	r7, #28
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	fffeff8f 	.word	0xfffeff8f
 8004dd0:	40010000 	.word	0x40010000
 8004dd4:	40010400 	.word	0x40010400

08004dd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b087      	sub	sp, #28
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a1b      	ldr	r3, [r3, #32]
 8004de6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	4b1e      	ldr	r3, [pc, #120]	; (8004e7c <TIM_OC4_SetConfig+0xa4>)
 8004e04:	4013      	ands	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	021b      	lsls	r3, r3, #8
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	031b      	lsls	r3, r3, #12
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a13      	ldr	r2, [pc, #76]	; (8004e80 <TIM_OC4_SetConfig+0xa8>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d003      	beq.n	8004e40 <TIM_OC4_SetConfig+0x68>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a12      	ldr	r2, [pc, #72]	; (8004e84 <TIM_OC4_SetConfig+0xac>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d109      	bne.n	8004e54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	019b      	lsls	r3, r3, #6
 8004e4e:	697a      	ldr	r2, [r7, #20]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685a      	ldr	r2, [r3, #4]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	621a      	str	r2, [r3, #32]
}
 8004e6e:	bf00      	nop
 8004e70:	371c      	adds	r7, #28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	feff8fff 	.word	0xfeff8fff
 8004e80:	40010000 	.word	0x40010000
 8004e84:	40010400 	.word	0x40010400

08004e88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	4b1b      	ldr	r3, [pc, #108]	; (8004f20 <TIM_OC5_SetConfig+0x98>)
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004ec8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	041b      	lsls	r3, r3, #16
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a12      	ldr	r2, [pc, #72]	; (8004f24 <TIM_OC5_SetConfig+0x9c>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d003      	beq.n	8004ee6 <TIM_OC5_SetConfig+0x5e>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a11      	ldr	r2, [pc, #68]	; (8004f28 <TIM_OC5_SetConfig+0xa0>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d109      	bne.n	8004efa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	021b      	lsls	r3, r3, #8
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	697a      	ldr	r2, [r7, #20]
 8004efe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	621a      	str	r2, [r3, #32]
}
 8004f14:	bf00      	nop
 8004f16:	371c      	adds	r7, #28
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr
 8004f20:	fffeff8f 	.word	0xfffeff8f
 8004f24:	40010000 	.word	0x40010000
 8004f28:	40010400 	.word	0x40010400

08004f2c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4b1c      	ldr	r3, [pc, #112]	; (8004fc8 <TIM_OC6_SetConfig+0x9c>)
 8004f58:	4013      	ands	r3, r2
 8004f5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	021b      	lsls	r3, r3, #8
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	051b      	lsls	r3, r3, #20
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <TIM_OC6_SetConfig+0xa0>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d003      	beq.n	8004f8c <TIM_OC6_SetConfig+0x60>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a12      	ldr	r2, [pc, #72]	; (8004fd0 <TIM_OC6_SetConfig+0xa4>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d109      	bne.n	8004fa0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f92:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	029b      	lsls	r3, r3, #10
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	621a      	str	r2, [r3, #32]
}
 8004fba:	bf00      	nop
 8004fbc:	371c      	adds	r7, #28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	feff8fff 	.word	0xfeff8fff
 8004fcc:	40010000 	.word	0x40010000
 8004fd0:	40010400 	.word	0x40010400

08004fd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f003 031f 	and.w	r3, r3, #31
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6a1a      	ldr	r2, [r3, #32]
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	43db      	mvns	r3, r3
 8004ff6:	401a      	ands	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6a1a      	ldr	r2, [r3, #32]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	f003 031f 	and.w	r3, r3, #31
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	fa01 f303 	lsl.w	r3, r1, r3
 800500c:	431a      	orrs	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	621a      	str	r2, [r3, #32]
}
 8005012:	bf00      	nop
 8005014:	371c      	adds	r7, #28
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
	...

08005020 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005020:	b480      	push	{r7}
 8005022:	b085      	sub	sp, #20
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005030:	2b01      	cmp	r3, #1
 8005032:	d101      	bne.n	8005038 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005034:	2302      	movs	r3, #2
 8005036:	e06d      	b.n	8005114 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2201      	movs	r2, #1
 800503c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2202      	movs	r2, #2
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a30      	ldr	r2, [pc, #192]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d004      	beq.n	800506c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a2f      	ldr	r2, [pc, #188]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d108      	bne.n	800507e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005072:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	4313      	orrs	r3, r2
 800507c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005084:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	4313      	orrs	r3, r2
 800508e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a20      	ldr	r2, [pc, #128]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d022      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050aa:	d01d      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a1d      	ldr	r2, [pc, #116]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d018      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a1c      	ldr	r2, [pc, #112]	; (800512c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d013      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a1a      	ldr	r2, [pc, #104]	; (8005130 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d00e      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a15      	ldr	r2, [pc, #84]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d009      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a16      	ldr	r2, [pc, #88]	; (8005134 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d004      	beq.n	80050e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a15      	ldr	r2, [pc, #84]	; (8005138 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d10c      	bne.n	8005102 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68ba      	ldr	r2, [r7, #8]
 8005100:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3714      	adds	r7, #20
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr
 8005120:	40010000 	.word	0x40010000
 8005124:	40010400 	.word	0x40010400
 8005128:	40000400 	.word	0x40000400
 800512c:	40000800 	.word	0x40000800
 8005130:	40000c00 	.word	0x40000c00
 8005134:	40014000 	.word	0x40014000
 8005138:	40001800 	.word	0x40001800

0800513c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d101      	bne.n	800514e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e040      	b.n	80051d0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005152:	2b00      	cmp	r3, #0
 8005154:	d106      	bne.n	8005164 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f7fc fc58 	bl	8001a14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2224      	movs	r2, #36	; 0x24
 8005168:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f022 0201 	bic.w	r2, r2, #1
 8005178:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 fc18 	bl	80059b0 <UART_SetConfig>
 8005180:	4603      	mov	r3, r0
 8005182:	2b01      	cmp	r3, #1
 8005184:	d101      	bne.n	800518a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e022      	b.n	80051d0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518e:	2b00      	cmp	r3, #0
 8005190:	d002      	beq.n	8005198 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fe6e 	bl	8005e74 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	689a      	ldr	r2, [r3, #8]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0201 	orr.w	r2, r2, #1
 80051c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 fef5 	bl	8005fb8 <UART_CheckIdleState>
 80051ce:	4603      	mov	r3, r0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3708      	adds	r7, #8
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b08a      	sub	sp, #40	; 0x28
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	603b      	str	r3, [r7, #0]
 80051e4:	4613      	mov	r3, r2
 80051e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051ec:	2b20      	cmp	r3, #32
 80051ee:	f040 8081 	bne.w	80052f4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <HAL_UART_Transmit+0x26>
 80051f8:	88fb      	ldrh	r3, [r7, #6]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e079      	b.n	80052f6 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005208:	2b01      	cmp	r3, #1
 800520a:	d101      	bne.n	8005210 <HAL_UART_Transmit+0x38>
 800520c:	2302      	movs	r3, #2
 800520e:	e072      	b.n	80052f6 <HAL_UART_Transmit+0x11e>
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2200      	movs	r2, #0
 800521c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2221      	movs	r2, #33	; 0x21
 8005224:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005226:	f7fc fde3 	bl	8001df0 <HAL_GetTick>
 800522a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	88fa      	ldrh	r2, [r7, #6]
 8005230:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	88fa      	ldrh	r2, [r7, #6]
 8005238:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005244:	d108      	bne.n	8005258 <HAL_UART_Transmit+0x80>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d104      	bne.n	8005258 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800524e:	2300      	movs	r3, #0
 8005250:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	61bb      	str	r3, [r7, #24]
 8005256:	e003      	b.n	8005260 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800525c:	2300      	movs	r3, #0
 800525e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005268:	e02c      	b.n	80052c4 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2200      	movs	r2, #0
 8005272:	2180      	movs	r1, #128	; 0x80
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fee8 	bl	800604a <UART_WaitOnFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e038      	b.n	80052f6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d10b      	bne.n	80052a2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	881b      	ldrh	r3, [r3, #0]
 800528e:	461a      	mov	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005298:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	3302      	adds	r3, #2
 800529e:	61bb      	str	r3, [r7, #24]
 80052a0:	e007      	b.n	80052b2 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	781a      	ldrb	r2, [r3, #0]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	3301      	adds	r3, #1
 80052b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	3b01      	subs	r3, #1
 80052bc:	b29a      	uxth	r2, r3
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1cc      	bne.n	800526a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	9300      	str	r3, [sp, #0]
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	2200      	movs	r2, #0
 80052d8:	2140      	movs	r1, #64	; 0x40
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 feb5 	bl	800604a <UART_WaitOnFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e005      	b.n	80052f6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2220      	movs	r2, #32
 80052ee:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80052f0:	2300      	movs	r3, #0
 80052f2:	e000      	b.n	80052f6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80052f4:	2302      	movs	r3, #2
  }
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3720      	adds	r7, #32
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}

080052fe <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052fe:	b580      	push	{r7, lr}
 8005300:	b08a      	sub	sp, #40	; 0x28
 8005302:	af00      	add	r7, sp, #0
 8005304:	60f8      	str	r0, [r7, #12]
 8005306:	60b9      	str	r1, [r7, #8]
 8005308:	4613      	mov	r3, r2
 800530a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005310:	2b20      	cmp	r3, #32
 8005312:	d13d      	bne.n	8005390 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d002      	beq.n	8005320 <HAL_UART_Receive_IT+0x22>
 800531a:	88fb      	ldrh	r3, [r7, #6]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e036      	b.n	8005392 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800532a:	2b01      	cmp	r3, #1
 800532c:	d101      	bne.n	8005332 <HAL_UART_Receive_IT+0x34>
 800532e:	2302      	movs	r3, #2
 8005330:	e02f      	b.n	8005392 <HAL_UART_Receive_IT+0x94>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d018      	beq.n	8005380 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	e853 3f00 	ldrex	r3, [r3]
 800535a:	613b      	str	r3, [r7, #16]
   return(result);
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005362:	627b      	str	r3, [r7, #36]	; 0x24
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	461a      	mov	r2, r3
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	623b      	str	r3, [r7, #32]
 800536e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005370:	69f9      	ldr	r1, [r7, #28]
 8005372:	6a3a      	ldr	r2, [r7, #32]
 8005374:	e841 2300 	strex	r3, r2, [r1]
 8005378:	61bb      	str	r3, [r7, #24]
   return(result);
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1e6      	bne.n	800534e <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005380:	88fb      	ldrh	r3, [r7, #6]
 8005382:	461a      	mov	r2, r3
 8005384:	68b9      	ldr	r1, [r7, #8]
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f000 ff24 	bl	80061d4 <UART_Start_Receive_IT>
 800538c:	4603      	mov	r3, r0
 800538e:	e000      	b.n	8005392 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005390:	2302      	movs	r3, #2
  }
}
 8005392:	4618      	mov	r0, r3
 8005394:	3728      	adds	r7, #40	; 0x28
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
	...

0800539c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b0ba      	sub	sp, #232	; 0xe8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053c2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80053c6:	f640 030f 	movw	r3, #2063	; 0x80f
 80053ca:	4013      	ands	r3, r2
 80053cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80053d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d115      	bne.n	8005404 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80053d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053dc:	f003 0320 	and.w	r3, r3, #32
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00f      	beq.n	8005404 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053e8:	f003 0320 	and.w	r3, r3, #32
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d009      	beq.n	8005404 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 82a4 	beq.w	8005942 <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	4798      	blx	r3
      }
      return;
 8005402:	e29e      	b.n	8005942 <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005404:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 8117 	beq.w	800563c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800540e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005412:	f003 0301 	and.w	r3, r3, #1
 8005416:	2b00      	cmp	r3, #0
 8005418:	d106      	bne.n	8005428 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800541a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800541e:	4b85      	ldr	r3, [pc, #532]	; (8005634 <HAL_UART_IRQHandler+0x298>)
 8005420:	4013      	ands	r3, r2
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 810a 	beq.w	800563c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b00      	cmp	r3, #0
 8005432:	d011      	beq.n	8005458 <HAL_UART_IRQHandler+0xbc>
 8005434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00b      	beq.n	8005458 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2201      	movs	r2, #1
 8005446:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800544e:	f043 0201 	orr.w	r2, r3, #1
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005458:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800545c:	f003 0302 	and.w	r3, r3, #2
 8005460:	2b00      	cmp	r3, #0
 8005462:	d011      	beq.n	8005488 <HAL_UART_IRQHandler+0xec>
 8005464:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	2b00      	cmp	r3, #0
 800546e:	d00b      	beq.n	8005488 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2202      	movs	r2, #2
 8005476:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800547e:	f043 0204 	orr.w	r2, r3, #4
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d011      	beq.n	80054b8 <HAL_UART_IRQHandler+0x11c>
 8005494:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00b      	beq.n	80054b8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2204      	movs	r2, #4
 80054a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054ae:	f043 0202 	orr.w	r2, r3, #2
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d017      	beq.n	80054f4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054c8:	f003 0320 	and.w	r3, r3, #32
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d105      	bne.n	80054dc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80054d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054d4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00b      	beq.n	80054f4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2208      	movs	r2, #8
 80054e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054ea:	f043 0208 	orr.w	r2, r3, #8
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80054f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d012      	beq.n	8005526 <HAL_UART_IRQHandler+0x18a>
 8005500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005504:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00c      	beq.n	8005526 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005514:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800551c:	f043 0220 	orr.w	r2, r3, #32
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800552c:	2b00      	cmp	r3, #0
 800552e:	f000 820a 	beq.w	8005946 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005536:	f003 0320 	and.w	r3, r3, #32
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00d      	beq.n	800555a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800553e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005542:	f003 0320 	and.w	r3, r3, #32
 8005546:	2b00      	cmp	r3, #0
 8005548:	d007      	beq.n	800555a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005560:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556e:	2b40      	cmp	r3, #64	; 0x40
 8005570:	d005      	beq.n	800557e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005572:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005576:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800557a:	2b00      	cmp	r3, #0
 800557c:	d04f      	beq.n	800561e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 fef2 	bl	8006368 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800558e:	2b40      	cmp	r3, #64	; 0x40
 8005590:	d141      	bne.n	8005616 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	3308      	adds	r3, #8
 8005598:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80055a0:	e853 3f00 	ldrex	r3, [r3]
 80055a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80055a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	3308      	adds	r3, #8
 80055ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80055be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80055c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80055ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80055ce:	e841 2300 	strex	r3, r2, [r1]
 80055d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80055d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d1d9      	bne.n	8005592 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d013      	beq.n	800560e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ea:	4a13      	ldr	r2, [pc, #76]	; (8005638 <HAL_UART_IRQHandler+0x29c>)
 80055ec:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fc fdad 	bl	8002152 <HAL_DMA_Abort_IT>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d017      	beq.n	800562e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005602:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005608:	4610      	mov	r0, r2
 800560a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800560c:	e00f      	b.n	800562e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 f9ae 	bl	8005970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005614:	e00b      	b.n	800562e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f9aa 	bl	8005970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800561c:	e007      	b.n	800562e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f9a6 	bl	8005970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800562c:	e18b      	b.n	8005946 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562e:	bf00      	nop
    return;
 8005630:	e189      	b.n	8005946 <HAL_UART_IRQHandler+0x5aa>
 8005632:	bf00      	nop
 8005634:	04000120 	.word	0x04000120
 8005638:	0800642f 	.word	0x0800642f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005640:	2b01      	cmp	r3, #1
 8005642:	f040 8144 	bne.w	80058ce <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800564a:	f003 0310 	and.w	r3, r3, #16
 800564e:	2b00      	cmp	r3, #0
 8005650:	f000 813d 	beq.w	80058ce <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005658:	f003 0310 	and.w	r3, r3, #16
 800565c:	2b00      	cmp	r3, #0
 800565e:	f000 8136 	beq.w	80058ce <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2210      	movs	r2, #16
 8005668:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005674:	2b40      	cmp	r3, #64	; 0x40
 8005676:	f040 80b2 	bne.w	80057de <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005686:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 815d 	beq.w	800594a <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005696:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800569a:	429a      	cmp	r2, r3
 800569c:	f080 8155 	bcs.w	800594a <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056b4:	f000 8085 	beq.w	80057c2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80056c4:	e853 3f00 	ldrex	r3, [r3]
 80056c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80056cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	461a      	mov	r2, r3
 80056de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80056e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80056e6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80056ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80056f2:	e841 2300 	strex	r3, r2, [r1]
 80056f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80056fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1da      	bne.n	80056b8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	3308      	adds	r3, #8
 8005708:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800570c:	e853 3f00 	ldrex	r3, [r3]
 8005710:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005712:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005714:	f023 0301 	bic.w	r3, r3, #1
 8005718:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	3308      	adds	r3, #8
 8005722:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005726:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800572a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800572e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005732:	e841 2300 	strex	r3, r2, [r1]
 8005736:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005738:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1e1      	bne.n	8005702 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	3308      	adds	r3, #8
 8005744:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005746:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005748:	e853 3f00 	ldrex	r3, [r3]
 800574c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800574e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005750:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005754:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3308      	adds	r3, #8
 800575e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005762:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005764:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005766:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005768:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800576a:	e841 2300 	strex	r3, r2, [r1]
 800576e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005770:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005772:	2b00      	cmp	r3, #0
 8005774:	d1e3      	bne.n	800573e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2220      	movs	r2, #32
 800577a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800578a:	e853 3f00 	ldrex	r3, [r3]
 800578e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005790:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005792:	f023 0310 	bic.w	r3, r3, #16
 8005796:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	461a      	mov	r2, r3
 80057a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80057a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80057a6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80057aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057ac:	e841 2300 	strex	r3, r2, [r1]
 80057b0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80057b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1e4      	bne.n	8005782 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057bc:	4618      	mov	r0, r3
 80057be:	f7fc fc58 	bl	8002072 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	4619      	mov	r1, r3
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f8d4 	bl	8005984 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80057dc:	e0b5      	b.n	800594a <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f000 80a7 	beq.w	800594e <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8005800:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 80a2 	beq.w	800594e <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005812:	e853 3f00 	ldrex	r3, [r3]
 8005816:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005818:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800581a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800581e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800582c:	647b      	str	r3, [r7, #68]	; 0x44
 800582e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005830:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005832:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005834:	e841 2300 	strex	r3, r2, [r1]
 8005838:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800583a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1e4      	bne.n	800580a <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	3308      	adds	r3, #8
 8005846:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800584a:	e853 3f00 	ldrex	r3, [r3]
 800584e:	623b      	str	r3, [r7, #32]
   return(result);
 8005850:	6a3b      	ldr	r3, [r7, #32]
 8005852:	f023 0301 	bic.w	r3, r3, #1
 8005856:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3308      	adds	r3, #8
 8005860:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005864:	633a      	str	r2, [r7, #48]	; 0x30
 8005866:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005868:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800586a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800586c:	e841 2300 	strex	r3, r2, [r1]
 8005870:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e3      	bne.n	8005840 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2220      	movs	r2, #32
 800587c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	e853 3f00 	ldrex	r3, [r3]
 8005896:	60fb      	str	r3, [r7, #12]
   return(result);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0310 	bic.w	r3, r3, #16
 800589e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	461a      	mov	r2, r3
 80058a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80058ac:	61fb      	str	r3, [r7, #28]
 80058ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b0:	69b9      	ldr	r1, [r7, #24]
 80058b2:	69fa      	ldr	r2, [r7, #28]
 80058b4:	e841 2300 	strex	r3, r2, [r1]
 80058b8:	617b      	str	r3, [r7, #20]
   return(result);
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1e4      	bne.n	800588a <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058c4:	4619      	mov	r1, r3
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f85c 	bl	8005984 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80058cc:	e03f      	b.n	800594e <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80058ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00e      	beq.n	80058f8 <HAL_UART_IRQHandler+0x55c>
 80058da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d008      	beq.n	80058f8 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80058ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f853 	bl	800599c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80058f6:	e02d      	b.n	8005954 <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80058f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00e      	beq.n	8005922 <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800590c:	2b00      	cmp	r3, #0
 800590e:	d008      	beq.n	8005922 <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005914:	2b00      	cmp	r3, #0
 8005916:	d01c      	beq.n	8005952 <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	4798      	blx	r3
    }
    return;
 8005920:	e017      	b.n	8005952 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800592a:	2b00      	cmp	r3, #0
 800592c:	d012      	beq.n	8005954 <HAL_UART_IRQHandler+0x5b8>
 800592e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00c      	beq.n	8005954 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 fd8d 	bl	800645a <UART_EndTransmit_IT>
    return;
 8005940:	e008      	b.n	8005954 <HAL_UART_IRQHandler+0x5b8>
      return;
 8005942:	bf00      	nop
 8005944:	e006      	b.n	8005954 <HAL_UART_IRQHandler+0x5b8>
    return;
 8005946:	bf00      	nop
 8005948:	e004      	b.n	8005954 <HAL_UART_IRQHandler+0x5b8>
      return;
 800594a:	bf00      	nop
 800594c:	e002      	b.n	8005954 <HAL_UART_IRQHandler+0x5b8>
      return;
 800594e:	bf00      	nop
 8005950:	e000      	b.n	8005954 <HAL_UART_IRQHandler+0x5b8>
    return;
 8005952:	bf00      	nop
  }

}
 8005954:	37e8      	adds	r7, #232	; 0xe8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop

0800595c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b088      	sub	sp, #32
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059b8:	2300      	movs	r3, #0
 80059ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689a      	ldr	r2, [r3, #8]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	431a      	orrs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	431a      	orrs	r2, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	69db      	ldr	r3, [r3, #28]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	4ba7      	ldr	r3, [pc, #668]	; (8005c78 <UART_SetConfig+0x2c8>)
 80059dc:	4013      	ands	r3, r2
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	6812      	ldr	r2, [r2, #0]
 80059e2:	6979      	ldr	r1, [r7, #20]
 80059e4:	430b      	orrs	r3, r1
 80059e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	68da      	ldr	r2, [r3, #12]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a1b      	ldr	r3, [r3, #32]
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a95      	ldr	r2, [pc, #596]	; (8005c7c <UART_SetConfig+0x2cc>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d120      	bne.n	8005a6e <UART_SetConfig+0xbe>
 8005a2c:	4b94      	ldr	r3, [pc, #592]	; (8005c80 <UART_SetConfig+0x2d0>)
 8005a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a32:	f003 0303 	and.w	r3, r3, #3
 8005a36:	2b03      	cmp	r3, #3
 8005a38:	d816      	bhi.n	8005a68 <UART_SetConfig+0xb8>
 8005a3a:	a201      	add	r2, pc, #4	; (adr r2, 8005a40 <UART_SetConfig+0x90>)
 8005a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a40:	08005a51 	.word	0x08005a51
 8005a44:	08005a5d 	.word	0x08005a5d
 8005a48:	08005a57 	.word	0x08005a57
 8005a4c:	08005a63 	.word	0x08005a63
 8005a50:	2301      	movs	r3, #1
 8005a52:	77fb      	strb	r3, [r7, #31]
 8005a54:	e14f      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005a56:	2302      	movs	r3, #2
 8005a58:	77fb      	strb	r3, [r7, #31]
 8005a5a:	e14c      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005a5c:	2304      	movs	r3, #4
 8005a5e:	77fb      	strb	r3, [r7, #31]
 8005a60:	e149      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005a62:	2308      	movs	r3, #8
 8005a64:	77fb      	strb	r3, [r7, #31]
 8005a66:	e146      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005a68:	2310      	movs	r3, #16
 8005a6a:	77fb      	strb	r3, [r7, #31]
 8005a6c:	e143      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a84      	ldr	r2, [pc, #528]	; (8005c84 <UART_SetConfig+0x2d4>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d132      	bne.n	8005ade <UART_SetConfig+0x12e>
 8005a78:	4b81      	ldr	r3, [pc, #516]	; (8005c80 <UART_SetConfig+0x2d0>)
 8005a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a7e:	f003 030c 	and.w	r3, r3, #12
 8005a82:	2b0c      	cmp	r3, #12
 8005a84:	d828      	bhi.n	8005ad8 <UART_SetConfig+0x128>
 8005a86:	a201      	add	r2, pc, #4	; (adr r2, 8005a8c <UART_SetConfig+0xdc>)
 8005a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8c:	08005ac1 	.word	0x08005ac1
 8005a90:	08005ad9 	.word	0x08005ad9
 8005a94:	08005ad9 	.word	0x08005ad9
 8005a98:	08005ad9 	.word	0x08005ad9
 8005a9c:	08005acd 	.word	0x08005acd
 8005aa0:	08005ad9 	.word	0x08005ad9
 8005aa4:	08005ad9 	.word	0x08005ad9
 8005aa8:	08005ad9 	.word	0x08005ad9
 8005aac:	08005ac7 	.word	0x08005ac7
 8005ab0:	08005ad9 	.word	0x08005ad9
 8005ab4:	08005ad9 	.word	0x08005ad9
 8005ab8:	08005ad9 	.word	0x08005ad9
 8005abc:	08005ad3 	.word	0x08005ad3
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	77fb      	strb	r3, [r7, #31]
 8005ac4:	e117      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005ac6:	2302      	movs	r3, #2
 8005ac8:	77fb      	strb	r3, [r7, #31]
 8005aca:	e114      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005acc:	2304      	movs	r3, #4
 8005ace:	77fb      	strb	r3, [r7, #31]
 8005ad0:	e111      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005ad2:	2308      	movs	r3, #8
 8005ad4:	77fb      	strb	r3, [r7, #31]
 8005ad6:	e10e      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005ad8:	2310      	movs	r3, #16
 8005ada:	77fb      	strb	r3, [r7, #31]
 8005adc:	e10b      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a69      	ldr	r2, [pc, #420]	; (8005c88 <UART_SetConfig+0x2d8>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d120      	bne.n	8005b2a <UART_SetConfig+0x17a>
 8005ae8:	4b65      	ldr	r3, [pc, #404]	; (8005c80 <UART_SetConfig+0x2d0>)
 8005aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005af2:	2b30      	cmp	r3, #48	; 0x30
 8005af4:	d013      	beq.n	8005b1e <UART_SetConfig+0x16e>
 8005af6:	2b30      	cmp	r3, #48	; 0x30
 8005af8:	d814      	bhi.n	8005b24 <UART_SetConfig+0x174>
 8005afa:	2b20      	cmp	r3, #32
 8005afc:	d009      	beq.n	8005b12 <UART_SetConfig+0x162>
 8005afe:	2b20      	cmp	r3, #32
 8005b00:	d810      	bhi.n	8005b24 <UART_SetConfig+0x174>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <UART_SetConfig+0x15c>
 8005b06:	2b10      	cmp	r3, #16
 8005b08:	d006      	beq.n	8005b18 <UART_SetConfig+0x168>
 8005b0a:	e00b      	b.n	8005b24 <UART_SetConfig+0x174>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	77fb      	strb	r3, [r7, #31]
 8005b10:	e0f1      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b12:	2302      	movs	r3, #2
 8005b14:	77fb      	strb	r3, [r7, #31]
 8005b16:	e0ee      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b18:	2304      	movs	r3, #4
 8005b1a:	77fb      	strb	r3, [r7, #31]
 8005b1c:	e0eb      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b1e:	2308      	movs	r3, #8
 8005b20:	77fb      	strb	r3, [r7, #31]
 8005b22:	e0e8      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b24:	2310      	movs	r3, #16
 8005b26:	77fb      	strb	r3, [r7, #31]
 8005b28:	e0e5      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a57      	ldr	r2, [pc, #348]	; (8005c8c <UART_SetConfig+0x2dc>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d120      	bne.n	8005b76 <UART_SetConfig+0x1c6>
 8005b34:	4b52      	ldr	r3, [pc, #328]	; (8005c80 <UART_SetConfig+0x2d0>)
 8005b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b3a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005b3e:	2bc0      	cmp	r3, #192	; 0xc0
 8005b40:	d013      	beq.n	8005b6a <UART_SetConfig+0x1ba>
 8005b42:	2bc0      	cmp	r3, #192	; 0xc0
 8005b44:	d814      	bhi.n	8005b70 <UART_SetConfig+0x1c0>
 8005b46:	2b80      	cmp	r3, #128	; 0x80
 8005b48:	d009      	beq.n	8005b5e <UART_SetConfig+0x1ae>
 8005b4a:	2b80      	cmp	r3, #128	; 0x80
 8005b4c:	d810      	bhi.n	8005b70 <UART_SetConfig+0x1c0>
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d002      	beq.n	8005b58 <UART_SetConfig+0x1a8>
 8005b52:	2b40      	cmp	r3, #64	; 0x40
 8005b54:	d006      	beq.n	8005b64 <UART_SetConfig+0x1b4>
 8005b56:	e00b      	b.n	8005b70 <UART_SetConfig+0x1c0>
 8005b58:	2300      	movs	r3, #0
 8005b5a:	77fb      	strb	r3, [r7, #31]
 8005b5c:	e0cb      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	77fb      	strb	r3, [r7, #31]
 8005b62:	e0c8      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b64:	2304      	movs	r3, #4
 8005b66:	77fb      	strb	r3, [r7, #31]
 8005b68:	e0c5      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b6a:	2308      	movs	r3, #8
 8005b6c:	77fb      	strb	r3, [r7, #31]
 8005b6e:	e0c2      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b70:	2310      	movs	r3, #16
 8005b72:	77fb      	strb	r3, [r7, #31]
 8005b74:	e0bf      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a45      	ldr	r2, [pc, #276]	; (8005c90 <UART_SetConfig+0x2e0>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d125      	bne.n	8005bcc <UART_SetConfig+0x21c>
 8005b80:	4b3f      	ldr	r3, [pc, #252]	; (8005c80 <UART_SetConfig+0x2d0>)
 8005b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b8e:	d017      	beq.n	8005bc0 <UART_SetConfig+0x210>
 8005b90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b94:	d817      	bhi.n	8005bc6 <UART_SetConfig+0x216>
 8005b96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b9a:	d00b      	beq.n	8005bb4 <UART_SetConfig+0x204>
 8005b9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ba0:	d811      	bhi.n	8005bc6 <UART_SetConfig+0x216>
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <UART_SetConfig+0x1fe>
 8005ba6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005baa:	d006      	beq.n	8005bba <UART_SetConfig+0x20a>
 8005bac:	e00b      	b.n	8005bc6 <UART_SetConfig+0x216>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	77fb      	strb	r3, [r7, #31]
 8005bb2:	e0a0      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005bb4:	2302      	movs	r3, #2
 8005bb6:	77fb      	strb	r3, [r7, #31]
 8005bb8:	e09d      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005bba:	2304      	movs	r3, #4
 8005bbc:	77fb      	strb	r3, [r7, #31]
 8005bbe:	e09a      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005bc0:	2308      	movs	r3, #8
 8005bc2:	77fb      	strb	r3, [r7, #31]
 8005bc4:	e097      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005bc6:	2310      	movs	r3, #16
 8005bc8:	77fb      	strb	r3, [r7, #31]
 8005bca:	e094      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a30      	ldr	r2, [pc, #192]	; (8005c94 <UART_SetConfig+0x2e4>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d125      	bne.n	8005c22 <UART_SetConfig+0x272>
 8005bd6:	4b2a      	ldr	r3, [pc, #168]	; (8005c80 <UART_SetConfig+0x2d0>)
 8005bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bdc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005be0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005be4:	d017      	beq.n	8005c16 <UART_SetConfig+0x266>
 8005be6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bea:	d817      	bhi.n	8005c1c <UART_SetConfig+0x26c>
 8005bec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bf0:	d00b      	beq.n	8005c0a <UART_SetConfig+0x25a>
 8005bf2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bf6:	d811      	bhi.n	8005c1c <UART_SetConfig+0x26c>
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d003      	beq.n	8005c04 <UART_SetConfig+0x254>
 8005bfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c00:	d006      	beq.n	8005c10 <UART_SetConfig+0x260>
 8005c02:	e00b      	b.n	8005c1c <UART_SetConfig+0x26c>
 8005c04:	2301      	movs	r3, #1
 8005c06:	77fb      	strb	r3, [r7, #31]
 8005c08:	e075      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c0a:	2302      	movs	r3, #2
 8005c0c:	77fb      	strb	r3, [r7, #31]
 8005c0e:	e072      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c10:	2304      	movs	r3, #4
 8005c12:	77fb      	strb	r3, [r7, #31]
 8005c14:	e06f      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c16:	2308      	movs	r3, #8
 8005c18:	77fb      	strb	r3, [r7, #31]
 8005c1a:	e06c      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c1c:	2310      	movs	r3, #16
 8005c1e:	77fb      	strb	r3, [r7, #31]
 8005c20:	e069      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a1c      	ldr	r2, [pc, #112]	; (8005c98 <UART_SetConfig+0x2e8>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d137      	bne.n	8005c9c <UART_SetConfig+0x2ec>
 8005c2c:	4b14      	ldr	r3, [pc, #80]	; (8005c80 <UART_SetConfig+0x2d0>)
 8005c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c32:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005c36:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005c3a:	d017      	beq.n	8005c6c <UART_SetConfig+0x2bc>
 8005c3c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005c40:	d817      	bhi.n	8005c72 <UART_SetConfig+0x2c2>
 8005c42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c46:	d00b      	beq.n	8005c60 <UART_SetConfig+0x2b0>
 8005c48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c4c:	d811      	bhi.n	8005c72 <UART_SetConfig+0x2c2>
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d003      	beq.n	8005c5a <UART_SetConfig+0x2aa>
 8005c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c56:	d006      	beq.n	8005c66 <UART_SetConfig+0x2b6>
 8005c58:	e00b      	b.n	8005c72 <UART_SetConfig+0x2c2>
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	77fb      	strb	r3, [r7, #31]
 8005c5e:	e04a      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c60:	2302      	movs	r3, #2
 8005c62:	77fb      	strb	r3, [r7, #31]
 8005c64:	e047      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c66:	2304      	movs	r3, #4
 8005c68:	77fb      	strb	r3, [r7, #31]
 8005c6a:	e044      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c6c:	2308      	movs	r3, #8
 8005c6e:	77fb      	strb	r3, [r7, #31]
 8005c70:	e041      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c72:	2310      	movs	r3, #16
 8005c74:	77fb      	strb	r3, [r7, #31]
 8005c76:	e03e      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005c78:	efff69f3 	.word	0xefff69f3
 8005c7c:	40011000 	.word	0x40011000
 8005c80:	40023800 	.word	0x40023800
 8005c84:	40004400 	.word	0x40004400
 8005c88:	40004800 	.word	0x40004800
 8005c8c:	40004c00 	.word	0x40004c00
 8005c90:	40005000 	.word	0x40005000
 8005c94:	40011400 	.word	0x40011400
 8005c98:	40007800 	.word	0x40007800
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a71      	ldr	r2, [pc, #452]	; (8005e68 <UART_SetConfig+0x4b8>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d125      	bne.n	8005cf2 <UART_SetConfig+0x342>
 8005ca6:	4b71      	ldr	r3, [pc, #452]	; (8005e6c <UART_SetConfig+0x4bc>)
 8005ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005cb0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005cb4:	d017      	beq.n	8005ce6 <UART_SetConfig+0x336>
 8005cb6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005cba:	d817      	bhi.n	8005cec <UART_SetConfig+0x33c>
 8005cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc0:	d00b      	beq.n	8005cda <UART_SetConfig+0x32a>
 8005cc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc6:	d811      	bhi.n	8005cec <UART_SetConfig+0x33c>
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d003      	beq.n	8005cd4 <UART_SetConfig+0x324>
 8005ccc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005cd0:	d006      	beq.n	8005ce0 <UART_SetConfig+0x330>
 8005cd2:	e00b      	b.n	8005cec <UART_SetConfig+0x33c>
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	77fb      	strb	r3, [r7, #31]
 8005cd8:	e00d      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005cda:	2302      	movs	r3, #2
 8005cdc:	77fb      	strb	r3, [r7, #31]
 8005cde:	e00a      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005ce0:	2304      	movs	r3, #4
 8005ce2:	77fb      	strb	r3, [r7, #31]
 8005ce4:	e007      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005ce6:	2308      	movs	r3, #8
 8005ce8:	77fb      	strb	r3, [r7, #31]
 8005cea:	e004      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005cec:	2310      	movs	r3, #16
 8005cee:	77fb      	strb	r3, [r7, #31]
 8005cf0:	e001      	b.n	8005cf6 <UART_SetConfig+0x346>
 8005cf2:	2310      	movs	r3, #16
 8005cf4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cfe:	d15a      	bne.n	8005db6 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8005d00:	7ffb      	ldrb	r3, [r7, #31]
 8005d02:	2b08      	cmp	r3, #8
 8005d04:	d827      	bhi.n	8005d56 <UART_SetConfig+0x3a6>
 8005d06:	a201      	add	r2, pc, #4	; (adr r2, 8005d0c <UART_SetConfig+0x35c>)
 8005d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d0c:	08005d31 	.word	0x08005d31
 8005d10:	08005d39 	.word	0x08005d39
 8005d14:	08005d41 	.word	0x08005d41
 8005d18:	08005d57 	.word	0x08005d57
 8005d1c:	08005d47 	.word	0x08005d47
 8005d20:	08005d57 	.word	0x08005d57
 8005d24:	08005d57 	.word	0x08005d57
 8005d28:	08005d57 	.word	0x08005d57
 8005d2c:	08005d4f 	.word	0x08005d4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d30:	f7fd fe68 	bl	8003a04 <HAL_RCC_GetPCLK1Freq>
 8005d34:	61b8      	str	r0, [r7, #24]
        break;
 8005d36:	e013      	b.n	8005d60 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d38:	f7fd fe78 	bl	8003a2c <HAL_RCC_GetPCLK2Freq>
 8005d3c:	61b8      	str	r0, [r7, #24]
        break;
 8005d3e:	e00f      	b.n	8005d60 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d40:	4b4b      	ldr	r3, [pc, #300]	; (8005e70 <UART_SetConfig+0x4c0>)
 8005d42:	61bb      	str	r3, [r7, #24]
        break;
 8005d44:	e00c      	b.n	8005d60 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d46:	f7fd fd9b 	bl	8003880 <HAL_RCC_GetSysClockFreq>
 8005d4a:	61b8      	str	r0, [r7, #24]
        break;
 8005d4c:	e008      	b.n	8005d60 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d52:	61bb      	str	r3, [r7, #24]
        break;
 8005d54:	e004      	b.n	8005d60 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	77bb      	strb	r3, [r7, #30]
        break;
 8005d5e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d074      	beq.n	8005e50 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	005a      	lsls	r2, r3, #1
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	085b      	lsrs	r3, r3, #1
 8005d70:	441a      	add	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d7a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	2b0f      	cmp	r3, #15
 8005d80:	d916      	bls.n	8005db0 <UART_SetConfig+0x400>
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d88:	d212      	bcs.n	8005db0 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	b29b      	uxth	r3, r3
 8005d8e:	f023 030f 	bic.w	r3, r3, #15
 8005d92:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	085b      	lsrs	r3, r3, #1
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	f003 0307 	and.w	r3, r3, #7
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	89fb      	ldrh	r3, [r7, #14]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	89fa      	ldrh	r2, [r7, #14]
 8005dac:	60da      	str	r2, [r3, #12]
 8005dae:	e04f      	b.n	8005e50 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	77bb      	strb	r3, [r7, #30]
 8005db4:	e04c      	b.n	8005e50 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005db6:	7ffb      	ldrb	r3, [r7, #31]
 8005db8:	2b08      	cmp	r3, #8
 8005dba:	d828      	bhi.n	8005e0e <UART_SetConfig+0x45e>
 8005dbc:	a201      	add	r2, pc, #4	; (adr r2, 8005dc4 <UART_SetConfig+0x414>)
 8005dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc2:	bf00      	nop
 8005dc4:	08005de9 	.word	0x08005de9
 8005dc8:	08005df1 	.word	0x08005df1
 8005dcc:	08005df9 	.word	0x08005df9
 8005dd0:	08005e0f 	.word	0x08005e0f
 8005dd4:	08005dff 	.word	0x08005dff
 8005dd8:	08005e0f 	.word	0x08005e0f
 8005ddc:	08005e0f 	.word	0x08005e0f
 8005de0:	08005e0f 	.word	0x08005e0f
 8005de4:	08005e07 	.word	0x08005e07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005de8:	f7fd fe0c 	bl	8003a04 <HAL_RCC_GetPCLK1Freq>
 8005dec:	61b8      	str	r0, [r7, #24]
        break;
 8005dee:	e013      	b.n	8005e18 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005df0:	f7fd fe1c 	bl	8003a2c <HAL_RCC_GetPCLK2Freq>
 8005df4:	61b8      	str	r0, [r7, #24]
        break;
 8005df6:	e00f      	b.n	8005e18 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005df8:	4b1d      	ldr	r3, [pc, #116]	; (8005e70 <UART_SetConfig+0x4c0>)
 8005dfa:	61bb      	str	r3, [r7, #24]
        break;
 8005dfc:	e00c      	b.n	8005e18 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dfe:	f7fd fd3f 	bl	8003880 <HAL_RCC_GetSysClockFreq>
 8005e02:	61b8      	str	r0, [r7, #24]
        break;
 8005e04:	e008      	b.n	8005e18 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e0a:	61bb      	str	r3, [r7, #24]
        break;
 8005e0c:	e004      	b.n	8005e18 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	77bb      	strb	r3, [r7, #30]
        break;
 8005e16:	bf00      	nop
    }

    if (pclk != 0U)
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d018      	beq.n	8005e50 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	085a      	lsrs	r2, r3, #1
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	441a      	add	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e30:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	2b0f      	cmp	r3, #15
 8005e36:	d909      	bls.n	8005e4c <UART_SetConfig+0x49c>
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e3e:	d205      	bcs.n	8005e4c <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	60da      	str	r2, [r3, #12]
 8005e4a:	e001      	b.n	8005e50 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005e5c:	7fbb      	ldrb	r3, [r7, #30]
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3720      	adds	r7, #32
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	40007c00 	.word	0x40007c00
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	00f42400 	.word	0x00f42400

08005e74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e80:	f003 0301 	and.w	r3, r3, #1
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00a      	beq.n	8005e9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea2:	f003 0302 	and.w	r3, r3, #2
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00a      	beq.n	8005ec0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec4:	f003 0304 	and.w	r3, r3, #4
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00a      	beq.n	8005ee2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee6:	f003 0308 	and.w	r3, r3, #8
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00a      	beq.n	8005f04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	430a      	orrs	r2, r1
 8005f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d00a      	beq.n	8005f26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	430a      	orrs	r2, r1
 8005f24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f2a:	f003 0320 	and.w	r3, r3, #32
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00a      	beq.n	8005f48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	430a      	orrs	r2, r1
 8005f46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d01a      	beq.n	8005f8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f72:	d10a      	bne.n	8005f8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	605a      	str	r2, [r3, #4]
  }
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b086      	sub	sp, #24
 8005fbc:	af02      	add	r7, sp, #8
 8005fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fc8:	f7fb ff12 	bl	8001df0 <HAL_GetTick>
 8005fcc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0308 	and.w	r3, r3, #8
 8005fd8:	2b08      	cmp	r3, #8
 8005fda:	d10e      	bne.n	8005ffa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fdc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f82d 	bl	800604a <UART_WaitOnFlagUntilTimeout>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d001      	beq.n	8005ffa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e023      	b.n	8006042 <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0304 	and.w	r3, r3, #4
 8006004:	2b04      	cmp	r3, #4
 8006006:	d10e      	bne.n	8006026 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006008:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800600c:	9300      	str	r3, [sp, #0]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f000 f817 	bl	800604a <UART_WaitOnFlagUntilTimeout>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d001      	beq.n	8006026 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e00d      	b.n	8006042 <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2220      	movs	r2, #32
 800602a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2220      	movs	r2, #32
 8006030:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}

0800604a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800604a:	b580      	push	{r7, lr}
 800604c:	b09c      	sub	sp, #112	; 0x70
 800604e:	af00      	add	r7, sp, #0
 8006050:	60f8      	str	r0, [r7, #12]
 8006052:	60b9      	str	r1, [r7, #8]
 8006054:	603b      	str	r3, [r7, #0]
 8006056:	4613      	mov	r3, r2
 8006058:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800605a:	e0a5      	b.n	80061a8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800605c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800605e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006062:	f000 80a1 	beq.w	80061a8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006066:	f7fb fec3 	bl	8001df0 <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006072:	429a      	cmp	r2, r3
 8006074:	d302      	bcc.n	800607c <UART_WaitOnFlagUntilTimeout+0x32>
 8006076:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006078:	2b00      	cmp	r3, #0
 800607a:	d13e      	bne.n	80060fa <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006082:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006084:	e853 3f00 	ldrex	r3, [r3]
 8006088:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800608a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800608c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006090:	667b      	str	r3, [r7, #100]	; 0x64
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	461a      	mov	r2, r3
 8006098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800609a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800609c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80060a0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80060a2:	e841 2300 	strex	r3, r2, [r1]
 80060a6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80060a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1e6      	bne.n	800607c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	3308      	adds	r3, #8
 80060b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060b8:	e853 3f00 	ldrex	r3, [r3]
 80060bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c0:	f023 0301 	bic.w	r3, r3, #1
 80060c4:	663b      	str	r3, [r7, #96]	; 0x60
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	3308      	adds	r3, #8
 80060cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80060ce:	64ba      	str	r2, [r7, #72]	; 0x48
 80060d0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80060d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060d6:	e841 2300 	strex	r3, r2, [r1]
 80060da:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80060dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1e5      	bne.n	80060ae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2220      	movs	r2, #32
 80060e6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2220      	movs	r2, #32
 80060ec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e067      	b.n	80061ca <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	2b00      	cmp	r3, #0
 8006106:	d04f      	beq.n	80061a8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006112:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006116:	d147      	bne.n	80061a8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006120:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800612a:	e853 3f00 	ldrex	r3, [r3]
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006136:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	461a      	mov	r2, r3
 800613e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006140:	637b      	str	r3, [r7, #52]	; 0x34
 8006142:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006146:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800614e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e6      	bne.n	8006122 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3308      	adds	r3, #8
 800615a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	e853 3f00 	ldrex	r3, [r3]
 8006162:	613b      	str	r3, [r7, #16]
   return(result);
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	f023 0301 	bic.w	r3, r3, #1
 800616a:	66bb      	str	r3, [r7, #104]	; 0x68
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	3308      	adds	r3, #8
 8006172:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006174:	623a      	str	r2, [r7, #32]
 8006176:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006178:	69f9      	ldr	r1, [r7, #28]
 800617a:	6a3a      	ldr	r2, [r7, #32]
 800617c:	e841 2300 	strex	r3, r2, [r1]
 8006180:	61bb      	str	r3, [r7, #24]
   return(result);
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d1e5      	bne.n	8006154 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2220      	movs	r2, #32
 800618c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2220      	movs	r2, #32
 8006192:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2220      	movs	r2, #32
 8006198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80061a4:	2303      	movs	r3, #3
 80061a6:	e010      	b.n	80061ca <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	69da      	ldr	r2, [r3, #28]
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	4013      	ands	r3, r2
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	bf0c      	ite	eq
 80061b8:	2301      	moveq	r3, #1
 80061ba:	2300      	movne	r3, #0
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	461a      	mov	r2, r3
 80061c0:	79fb      	ldrb	r3, [r7, #7]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	f43f af4a 	beq.w	800605c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3770      	adds	r7, #112	; 0x70
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
	...

080061d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b097      	sub	sp, #92	; 0x5c
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	4613      	mov	r3, r2
 80061e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	88fa      	ldrh	r2, [r7, #6]
 80061ec:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	88fa      	ldrh	r2, [r7, #6]
 80061f4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006206:	d10e      	bne.n	8006226 <UART_Start_Receive_IT+0x52>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d105      	bne.n	800621c <UART_Start_Receive_IT+0x48>
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006216:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800621a:	e02d      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	22ff      	movs	r2, #255	; 0xff
 8006220:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006224:	e028      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10d      	bne.n	800624a <UART_Start_Receive_IT+0x76>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d104      	bne.n	8006240 <UART_Start_Receive_IT+0x6c>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	22ff      	movs	r2, #255	; 0xff
 800623a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800623e:	e01b      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	227f      	movs	r2, #127	; 0x7f
 8006244:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006248:	e016      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006252:	d10d      	bne.n	8006270 <UART_Start_Receive_IT+0x9c>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d104      	bne.n	8006266 <UART_Start_Receive_IT+0x92>
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	227f      	movs	r2, #127	; 0x7f
 8006260:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006264:	e008      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	223f      	movs	r2, #63	; 0x3f
 800626a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800626e:	e003      	b.n	8006278 <UART_Start_Receive_IT+0xa4>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2222      	movs	r2, #34	; 0x22
 8006284:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3308      	adds	r3, #8
 800628c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006290:	e853 3f00 	ldrex	r3, [r3]
 8006294:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006298:	f043 0301 	orr.w	r3, r3, #1
 800629c:	657b      	str	r3, [r7, #84]	; 0x54
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3308      	adds	r3, #8
 80062a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80062a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80062a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80062ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80062ae:	e841 2300 	strex	r3, r2, [r1]
 80062b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80062b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1e5      	bne.n	8006286 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062c2:	d107      	bne.n	80062d4 <UART_Start_Receive_IT+0x100>
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d103      	bne.n	80062d4 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4a24      	ldr	r2, [pc, #144]	; (8006360 <UART_Start_Receive_IT+0x18c>)
 80062d0:	665a      	str	r2, [r3, #100]	; 0x64
 80062d2:	e002      	b.n	80062da <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	4a23      	ldr	r2, [pc, #140]	; (8006364 <UART_Start_Receive_IT+0x190>)
 80062d8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d019      	beq.n	800631e <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f2:	e853 3f00 	ldrex	r3, [r3]
 80062f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80062fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	461a      	mov	r2, r3
 8006306:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006308:	637b      	str	r3, [r7, #52]	; 0x34
 800630a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800630e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006310:	e841 2300 	strex	r3, r2, [r1]
 8006314:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1e6      	bne.n	80062ea <UART_Start_Receive_IT+0x116>
 800631c:	e018      	b.n	8006350 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	613b      	str	r3, [r7, #16]
   return(result);
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f043 0320 	orr.w	r3, r3, #32
 8006332:	653b      	str	r3, [r7, #80]	; 0x50
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	461a      	mov	r2, r3
 800633a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800633c:	623b      	str	r3, [r7, #32]
 800633e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006340:	69f9      	ldr	r1, [r7, #28]
 8006342:	6a3a      	ldr	r2, [r7, #32]
 8006344:	e841 2300 	strex	r3, r2, [r1]
 8006348:	61bb      	str	r3, [r7, #24]
   return(result);
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1e6      	bne.n	800631e <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	375c      	adds	r7, #92	; 0x5c
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	0800660b 	.word	0x0800660b
 8006364:	080064af 	.word	0x080064af

08006368 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006368:	b480      	push	{r7}
 800636a:	b095      	sub	sp, #84	; 0x54
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006378:	e853 3f00 	ldrex	r3, [r3]
 800637c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800637e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006380:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006384:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	461a      	mov	r2, r3
 800638c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800638e:	643b      	str	r3, [r7, #64]	; 0x40
 8006390:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006392:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006394:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006396:	e841 2300 	strex	r3, r2, [r1]
 800639a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800639c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1e6      	bne.n	8006370 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	3308      	adds	r3, #8
 80063a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063aa:	6a3b      	ldr	r3, [r7, #32]
 80063ac:	e853 3f00 	ldrex	r3, [r3]
 80063b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	f023 0301 	bic.w	r3, r3, #1
 80063b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	3308      	adds	r3, #8
 80063c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80063c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80063c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063ca:	e841 2300 	strex	r3, r2, [r1]
 80063ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80063d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1e5      	bne.n	80063a2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d118      	bne.n	8006410 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	e853 3f00 	ldrex	r3, [r3]
 80063ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	f023 0310 	bic.w	r3, r3, #16
 80063f2:	647b      	str	r3, [r7, #68]	; 0x44
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	461a      	mov	r2, r3
 80063fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063fc:	61bb      	str	r3, [r7, #24]
 80063fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006400:	6979      	ldr	r1, [r7, #20]
 8006402:	69ba      	ldr	r2, [r7, #24]
 8006404:	e841 2300 	strex	r3, r2, [r1]
 8006408:	613b      	str	r3, [r7, #16]
   return(result);
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d1e6      	bne.n	80063de <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2220      	movs	r2, #32
 8006414:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006422:	bf00      	nop
 8006424:	3754      	adds	r7, #84	; 0x54
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800642e:	b580      	push	{r7, lr}
 8006430:	b084      	sub	sp, #16
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800643a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800644c:	68f8      	ldr	r0, [r7, #12]
 800644e:	f7ff fa8f 	bl	8005970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006452:	bf00      	nop
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b088      	sub	sp, #32
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	e853 3f00 	ldrex	r3, [r3]
 800646e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006476:	61fb      	str	r3, [r7, #28]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	461a      	mov	r2, r3
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	61bb      	str	r3, [r7, #24]
 8006482:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006484:	6979      	ldr	r1, [r7, #20]
 8006486:	69ba      	ldr	r2, [r7, #24]
 8006488:	e841 2300 	strex	r3, r2, [r1]
 800648c:	613b      	str	r3, [r7, #16]
   return(result);
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1e6      	bne.n	8006462 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2220      	movs	r2, #32
 8006498:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f7ff fa5b 	bl	800595c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064a6:	bf00      	nop
 80064a8:	3720      	adds	r7, #32
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}

080064ae <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80064ae:	b580      	push	{r7, lr}
 80064b0:	b096      	sub	sp, #88	; 0x58
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80064bc:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064c4:	2b22      	cmp	r3, #34	; 0x22
 80064c6:	f040 8094 	bne.w	80065f2 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d0:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064d4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80064d8:	b2d9      	uxtb	r1, r3
 80064da:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064e4:	400a      	ands	r2, r1
 80064e6:	b2d2      	uxtb	r2, r2
 80064e8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	3b01      	subs	r3, #1
 80064fe:	b29a      	uxth	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800650c:	b29b      	uxth	r3, r3
 800650e:	2b00      	cmp	r3, #0
 8006510:	d177      	bne.n	8006602 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800651a:	e853 3f00 	ldrex	r3, [r3]
 800651e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006522:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006526:	653b      	str	r3, [r7, #80]	; 0x50
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	461a      	mov	r2, r3
 800652e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006530:	647b      	str	r3, [r7, #68]	; 0x44
 8006532:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006534:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006536:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006538:	e841 2300 	strex	r3, r2, [r1]
 800653c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800653e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006540:	2b00      	cmp	r3, #0
 8006542:	d1e6      	bne.n	8006512 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	3308      	adds	r3, #8
 800654a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654e:	e853 3f00 	ldrex	r3, [r3]
 8006552:	623b      	str	r3, [r7, #32]
   return(result);
 8006554:	6a3b      	ldr	r3, [r7, #32]
 8006556:	f023 0301 	bic.w	r3, r3, #1
 800655a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	3308      	adds	r3, #8
 8006562:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006564:	633a      	str	r2, [r7, #48]	; 0x30
 8006566:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006568:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800656a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800656c:	e841 2300 	strex	r3, r2, [r1]
 8006570:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006574:	2b00      	cmp	r3, #0
 8006576:	d1e5      	bne.n	8006544 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2220      	movs	r2, #32
 800657c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006588:	2b01      	cmp	r3, #1
 800658a:	d12e      	bne.n	80065ea <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	e853 3f00 	ldrex	r3, [r3]
 800659e:	60fb      	str	r3, [r7, #12]
   return(result);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0310 	bic.w	r3, r3, #16
 80065a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	461a      	mov	r2, r3
 80065ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065b0:	61fb      	str	r3, [r7, #28]
 80065b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	69b9      	ldr	r1, [r7, #24]
 80065b6:	69fa      	ldr	r2, [r7, #28]
 80065b8:	e841 2300 	strex	r3, r2, [r1]
 80065bc:	617b      	str	r3, [r7, #20]
   return(result);
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e6      	bne.n	8006592 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	69db      	ldr	r3, [r3, #28]
 80065ca:	f003 0310 	and.w	r3, r3, #16
 80065ce:	2b10      	cmp	r3, #16
 80065d0:	d103      	bne.n	80065da <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2210      	movs	r2, #16
 80065d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80065e0:	4619      	mov	r1, r3
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f7ff f9ce 	bl	8005984 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065e8:	e00b      	b.n	8006602 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7fb f8a0 	bl	8001730 <HAL_UART_RxCpltCallback>
}
 80065f0:	e007      	b.n	8006602 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	699a      	ldr	r2, [r3, #24]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f042 0208 	orr.w	r2, r2, #8
 8006600:	619a      	str	r2, [r3, #24]
}
 8006602:	bf00      	nop
 8006604:	3758      	adds	r7, #88	; 0x58
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800660a:	b580      	push	{r7, lr}
 800660c:	b096      	sub	sp, #88	; 0x58
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006618:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006620:	2b22      	cmp	r3, #34	; 0x22
 8006622:	f040 8094 	bne.w	800674e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800662c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006634:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8006636:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800663a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800663e:	4013      	ands	r3, r2
 8006640:	b29a      	uxth	r2, r3
 8006642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006644:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800664a:	1c9a      	adds	r2, r3, #2
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006656:	b29b      	uxth	r3, r3
 8006658:	3b01      	subs	r3, #1
 800665a:	b29a      	uxth	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006668:	b29b      	uxth	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d177      	bne.n	800675e <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800667c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006682:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	461a      	mov	r2, r3
 800668a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800668c:	643b      	str	r3, [r7, #64]	; 0x40
 800668e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006692:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006694:	e841 2300 	strex	r3, r2, [r1]
 8006698:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800669a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1e6      	bne.n	800666e <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3308      	adds	r3, #8
 80066a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a8:	6a3b      	ldr	r3, [r7, #32]
 80066aa:	e853 3f00 	ldrex	r3, [r3]
 80066ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f023 0301 	bic.w	r3, r3, #1
 80066b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	3308      	adds	r3, #8
 80066be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c8:	e841 2300 	strex	r3, r2, [r1]
 80066cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1e5      	bne.n	80066a0 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2220      	movs	r2, #32
 80066d8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d12e      	bne.n	8006746 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	e853 3f00 	ldrex	r3, [r3]
 80066fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	f023 0310 	bic.w	r3, r3, #16
 8006702:	647b      	str	r3, [r7, #68]	; 0x44
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	461a      	mov	r2, r3
 800670a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800670c:	61bb      	str	r3, [r7, #24]
 800670e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006710:	6979      	ldr	r1, [r7, #20]
 8006712:	69ba      	ldr	r2, [r7, #24]
 8006714:	e841 2300 	strex	r3, r2, [r1]
 8006718:	613b      	str	r3, [r7, #16]
   return(result);
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d1e6      	bne.n	80066ee <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	f003 0310 	and.w	r3, r3, #16
 800672a:	2b10      	cmp	r3, #16
 800672c:	d103      	bne.n	8006736 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2210      	movs	r2, #16
 8006734:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800673c:	4619      	mov	r1, r3
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f7ff f920 	bl	8005984 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006744:	e00b      	b.n	800675e <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f7fa fff2 	bl	8001730 <HAL_UART_RxCpltCallback>
}
 800674c:	e007      	b.n	800675e <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	699a      	ldr	r2, [r3, #24]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f042 0208 	orr.w	r2, r2, #8
 800675c:	619a      	str	r2, [r3, #24]
}
 800675e:	bf00      	nop
 8006760:	3758      	adds	r7, #88	; 0x58
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
	...

08006768 <__errno>:
 8006768:	4b01      	ldr	r3, [pc, #4]	; (8006770 <__errno+0x8>)
 800676a:	6818      	ldr	r0, [r3, #0]
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	20000020 	.word	0x20000020

08006774 <__libc_init_array>:
 8006774:	b570      	push	{r4, r5, r6, lr}
 8006776:	4d0d      	ldr	r5, [pc, #52]	; (80067ac <__libc_init_array+0x38>)
 8006778:	4c0d      	ldr	r4, [pc, #52]	; (80067b0 <__libc_init_array+0x3c>)
 800677a:	1b64      	subs	r4, r4, r5
 800677c:	10a4      	asrs	r4, r4, #2
 800677e:	2600      	movs	r6, #0
 8006780:	42a6      	cmp	r6, r4
 8006782:	d109      	bne.n	8006798 <__libc_init_array+0x24>
 8006784:	4d0b      	ldr	r5, [pc, #44]	; (80067b4 <__libc_init_array+0x40>)
 8006786:	4c0c      	ldr	r4, [pc, #48]	; (80067b8 <__libc_init_array+0x44>)
 8006788:	f004 ffe6 	bl	800b758 <_init>
 800678c:	1b64      	subs	r4, r4, r5
 800678e:	10a4      	asrs	r4, r4, #2
 8006790:	2600      	movs	r6, #0
 8006792:	42a6      	cmp	r6, r4
 8006794:	d105      	bne.n	80067a2 <__libc_init_array+0x2e>
 8006796:	bd70      	pop	{r4, r5, r6, pc}
 8006798:	f855 3b04 	ldr.w	r3, [r5], #4
 800679c:	4798      	blx	r3
 800679e:	3601      	adds	r6, #1
 80067a0:	e7ee      	b.n	8006780 <__libc_init_array+0xc>
 80067a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80067a6:	4798      	blx	r3
 80067a8:	3601      	adds	r6, #1
 80067aa:	e7f2      	b.n	8006792 <__libc_init_array+0x1e>
 80067ac:	0800bcc4 	.word	0x0800bcc4
 80067b0:	0800bcc4 	.word	0x0800bcc4
 80067b4:	0800bcc4 	.word	0x0800bcc4
 80067b8:	0800bcc8 	.word	0x0800bcc8

080067bc <memset>:
 80067bc:	4402      	add	r2, r0
 80067be:	4603      	mov	r3, r0
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d100      	bne.n	80067c6 <memset+0xa>
 80067c4:	4770      	bx	lr
 80067c6:	f803 1b01 	strb.w	r1, [r3], #1
 80067ca:	e7f9      	b.n	80067c0 <memset+0x4>

080067cc <__cvt>:
 80067cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ce:	ed2d 8b02 	vpush	{d8}
 80067d2:	eeb0 8b40 	vmov.f64	d8, d0
 80067d6:	b085      	sub	sp, #20
 80067d8:	4617      	mov	r7, r2
 80067da:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80067dc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80067de:	ee18 2a90 	vmov	r2, s17
 80067e2:	f025 0520 	bic.w	r5, r5, #32
 80067e6:	2a00      	cmp	r2, #0
 80067e8:	bfb6      	itet	lt
 80067ea:	222d      	movlt	r2, #45	; 0x2d
 80067ec:	2200      	movge	r2, #0
 80067ee:	eeb1 8b40 	vneglt.f64	d8, d0
 80067f2:	2d46      	cmp	r5, #70	; 0x46
 80067f4:	460c      	mov	r4, r1
 80067f6:	701a      	strb	r2, [r3, #0]
 80067f8:	d004      	beq.n	8006804 <__cvt+0x38>
 80067fa:	2d45      	cmp	r5, #69	; 0x45
 80067fc:	d100      	bne.n	8006800 <__cvt+0x34>
 80067fe:	3401      	adds	r4, #1
 8006800:	2102      	movs	r1, #2
 8006802:	e000      	b.n	8006806 <__cvt+0x3a>
 8006804:	2103      	movs	r1, #3
 8006806:	ab03      	add	r3, sp, #12
 8006808:	9301      	str	r3, [sp, #4]
 800680a:	ab02      	add	r3, sp, #8
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	4622      	mov	r2, r4
 8006810:	4633      	mov	r3, r6
 8006812:	eeb0 0b48 	vmov.f64	d0, d8
 8006816:	f001 fe17 	bl	8008448 <_dtoa_r>
 800681a:	2d47      	cmp	r5, #71	; 0x47
 800681c:	d109      	bne.n	8006832 <__cvt+0x66>
 800681e:	07fb      	lsls	r3, r7, #31
 8006820:	d407      	bmi.n	8006832 <__cvt+0x66>
 8006822:	9b03      	ldr	r3, [sp, #12]
 8006824:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006826:	1a1b      	subs	r3, r3, r0
 8006828:	6013      	str	r3, [r2, #0]
 800682a:	b005      	add	sp, #20
 800682c:	ecbd 8b02 	vpop	{d8}
 8006830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006832:	2d46      	cmp	r5, #70	; 0x46
 8006834:	eb00 0204 	add.w	r2, r0, r4
 8006838:	d10c      	bne.n	8006854 <__cvt+0x88>
 800683a:	7803      	ldrb	r3, [r0, #0]
 800683c:	2b30      	cmp	r3, #48	; 0x30
 800683e:	d107      	bne.n	8006850 <__cvt+0x84>
 8006840:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006848:	bf1c      	itt	ne
 800684a:	f1c4 0401 	rsbne	r4, r4, #1
 800684e:	6034      	strne	r4, [r6, #0]
 8006850:	6833      	ldr	r3, [r6, #0]
 8006852:	441a      	add	r2, r3
 8006854:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800685c:	bf08      	it	eq
 800685e:	9203      	streq	r2, [sp, #12]
 8006860:	2130      	movs	r1, #48	; 0x30
 8006862:	9b03      	ldr	r3, [sp, #12]
 8006864:	4293      	cmp	r3, r2
 8006866:	d2dc      	bcs.n	8006822 <__cvt+0x56>
 8006868:	1c5c      	adds	r4, r3, #1
 800686a:	9403      	str	r4, [sp, #12]
 800686c:	7019      	strb	r1, [r3, #0]
 800686e:	e7f8      	b.n	8006862 <__cvt+0x96>

08006870 <__exponent>:
 8006870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006872:	4603      	mov	r3, r0
 8006874:	2900      	cmp	r1, #0
 8006876:	bfb8      	it	lt
 8006878:	4249      	neglt	r1, r1
 800687a:	f803 2b02 	strb.w	r2, [r3], #2
 800687e:	bfb4      	ite	lt
 8006880:	222d      	movlt	r2, #45	; 0x2d
 8006882:	222b      	movge	r2, #43	; 0x2b
 8006884:	2909      	cmp	r1, #9
 8006886:	7042      	strb	r2, [r0, #1]
 8006888:	dd2a      	ble.n	80068e0 <__exponent+0x70>
 800688a:	f10d 0407 	add.w	r4, sp, #7
 800688e:	46a4      	mov	ip, r4
 8006890:	270a      	movs	r7, #10
 8006892:	46a6      	mov	lr, r4
 8006894:	460a      	mov	r2, r1
 8006896:	fb91 f6f7 	sdiv	r6, r1, r7
 800689a:	fb07 1516 	mls	r5, r7, r6, r1
 800689e:	3530      	adds	r5, #48	; 0x30
 80068a0:	2a63      	cmp	r2, #99	; 0x63
 80068a2:	f104 34ff 	add.w	r4, r4, #4294967295
 80068a6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80068aa:	4631      	mov	r1, r6
 80068ac:	dcf1      	bgt.n	8006892 <__exponent+0x22>
 80068ae:	3130      	adds	r1, #48	; 0x30
 80068b0:	f1ae 0502 	sub.w	r5, lr, #2
 80068b4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80068b8:	1c44      	adds	r4, r0, #1
 80068ba:	4629      	mov	r1, r5
 80068bc:	4561      	cmp	r1, ip
 80068be:	d30a      	bcc.n	80068d6 <__exponent+0x66>
 80068c0:	f10d 0209 	add.w	r2, sp, #9
 80068c4:	eba2 020e 	sub.w	r2, r2, lr
 80068c8:	4565      	cmp	r5, ip
 80068ca:	bf88      	it	hi
 80068cc:	2200      	movhi	r2, #0
 80068ce:	4413      	add	r3, r2
 80068d0:	1a18      	subs	r0, r3, r0
 80068d2:	b003      	add	sp, #12
 80068d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068da:	f804 2f01 	strb.w	r2, [r4, #1]!
 80068de:	e7ed      	b.n	80068bc <__exponent+0x4c>
 80068e0:	2330      	movs	r3, #48	; 0x30
 80068e2:	3130      	adds	r1, #48	; 0x30
 80068e4:	7083      	strb	r3, [r0, #2]
 80068e6:	70c1      	strb	r1, [r0, #3]
 80068e8:	1d03      	adds	r3, r0, #4
 80068ea:	e7f1      	b.n	80068d0 <__exponent+0x60>
 80068ec:	0000      	movs	r0, r0
	...

080068f0 <_printf_float>:
 80068f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f4:	b08b      	sub	sp, #44	; 0x2c
 80068f6:	460c      	mov	r4, r1
 80068f8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80068fc:	4616      	mov	r6, r2
 80068fe:	461f      	mov	r7, r3
 8006900:	4605      	mov	r5, r0
 8006902:	f002 fe93 	bl	800962c <_localeconv_r>
 8006906:	f8d0 b000 	ldr.w	fp, [r0]
 800690a:	4658      	mov	r0, fp
 800690c:	f7f9 fc98 	bl	8000240 <strlen>
 8006910:	2300      	movs	r3, #0
 8006912:	9308      	str	r3, [sp, #32]
 8006914:	f8d8 3000 	ldr.w	r3, [r8]
 8006918:	f894 9018 	ldrb.w	r9, [r4, #24]
 800691c:	6822      	ldr	r2, [r4, #0]
 800691e:	3307      	adds	r3, #7
 8006920:	f023 0307 	bic.w	r3, r3, #7
 8006924:	f103 0108 	add.w	r1, r3, #8
 8006928:	f8c8 1000 	str.w	r1, [r8]
 800692c:	4682      	mov	sl, r0
 800692e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006932:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8006936:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8006b98 <_printf_float+0x2a8>
 800693a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800693e:	eeb0 6bc0 	vabs.f64	d6, d0
 8006942:	eeb4 6b47 	vcmp.f64	d6, d7
 8006946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800694a:	dd24      	ble.n	8006996 <_printf_float+0xa6>
 800694c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006954:	d502      	bpl.n	800695c <_printf_float+0x6c>
 8006956:	232d      	movs	r3, #45	; 0x2d
 8006958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800695c:	4b90      	ldr	r3, [pc, #576]	; (8006ba0 <_printf_float+0x2b0>)
 800695e:	4891      	ldr	r0, [pc, #580]	; (8006ba4 <_printf_float+0x2b4>)
 8006960:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006964:	bf94      	ite	ls
 8006966:	4698      	movls	r8, r3
 8006968:	4680      	movhi	r8, r0
 800696a:	2303      	movs	r3, #3
 800696c:	6123      	str	r3, [r4, #16]
 800696e:	f022 0204 	bic.w	r2, r2, #4
 8006972:	2300      	movs	r3, #0
 8006974:	6022      	str	r2, [r4, #0]
 8006976:	9304      	str	r3, [sp, #16]
 8006978:	9700      	str	r7, [sp, #0]
 800697a:	4633      	mov	r3, r6
 800697c:	aa09      	add	r2, sp, #36	; 0x24
 800697e:	4621      	mov	r1, r4
 8006980:	4628      	mov	r0, r5
 8006982:	f000 f9d3 	bl	8006d2c <_printf_common>
 8006986:	3001      	adds	r0, #1
 8006988:	f040 808a 	bne.w	8006aa0 <_printf_float+0x1b0>
 800698c:	f04f 30ff 	mov.w	r0, #4294967295
 8006990:	b00b      	add	sp, #44	; 0x2c
 8006992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006996:	eeb4 0b40 	vcmp.f64	d0, d0
 800699a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800699e:	d709      	bvc.n	80069b4 <_printf_float+0xc4>
 80069a0:	ee10 3a90 	vmov	r3, s1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bfbc      	itt	lt
 80069a8:	232d      	movlt	r3, #45	; 0x2d
 80069aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80069ae:	487e      	ldr	r0, [pc, #504]	; (8006ba8 <_printf_float+0x2b8>)
 80069b0:	4b7e      	ldr	r3, [pc, #504]	; (8006bac <_printf_float+0x2bc>)
 80069b2:	e7d5      	b.n	8006960 <_printf_float+0x70>
 80069b4:	6863      	ldr	r3, [r4, #4]
 80069b6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80069ba:	9104      	str	r1, [sp, #16]
 80069bc:	1c59      	adds	r1, r3, #1
 80069be:	d13c      	bne.n	8006a3a <_printf_float+0x14a>
 80069c0:	2306      	movs	r3, #6
 80069c2:	6063      	str	r3, [r4, #4]
 80069c4:	2300      	movs	r3, #0
 80069c6:	9303      	str	r3, [sp, #12]
 80069c8:	ab08      	add	r3, sp, #32
 80069ca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80069ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069d2:	ab07      	add	r3, sp, #28
 80069d4:	6861      	ldr	r1, [r4, #4]
 80069d6:	9300      	str	r3, [sp, #0]
 80069d8:	6022      	str	r2, [r4, #0]
 80069da:	f10d 031b 	add.w	r3, sp, #27
 80069de:	4628      	mov	r0, r5
 80069e0:	f7ff fef4 	bl	80067cc <__cvt>
 80069e4:	9b04      	ldr	r3, [sp, #16]
 80069e6:	9907      	ldr	r1, [sp, #28]
 80069e8:	2b47      	cmp	r3, #71	; 0x47
 80069ea:	4680      	mov	r8, r0
 80069ec:	d108      	bne.n	8006a00 <_printf_float+0x110>
 80069ee:	1cc8      	adds	r0, r1, #3
 80069f0:	db02      	blt.n	80069f8 <_printf_float+0x108>
 80069f2:	6863      	ldr	r3, [r4, #4]
 80069f4:	4299      	cmp	r1, r3
 80069f6:	dd41      	ble.n	8006a7c <_printf_float+0x18c>
 80069f8:	f1a9 0902 	sub.w	r9, r9, #2
 80069fc:	fa5f f989 	uxtb.w	r9, r9
 8006a00:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006a04:	d820      	bhi.n	8006a48 <_printf_float+0x158>
 8006a06:	3901      	subs	r1, #1
 8006a08:	464a      	mov	r2, r9
 8006a0a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a0e:	9107      	str	r1, [sp, #28]
 8006a10:	f7ff ff2e 	bl	8006870 <__exponent>
 8006a14:	9a08      	ldr	r2, [sp, #32]
 8006a16:	9004      	str	r0, [sp, #16]
 8006a18:	1813      	adds	r3, r2, r0
 8006a1a:	2a01      	cmp	r2, #1
 8006a1c:	6123      	str	r3, [r4, #16]
 8006a1e:	dc02      	bgt.n	8006a26 <_printf_float+0x136>
 8006a20:	6822      	ldr	r2, [r4, #0]
 8006a22:	07d2      	lsls	r2, r2, #31
 8006a24:	d501      	bpl.n	8006a2a <_printf_float+0x13a>
 8006a26:	3301      	adds	r3, #1
 8006a28:	6123      	str	r3, [r4, #16]
 8006a2a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d0a2      	beq.n	8006978 <_printf_float+0x88>
 8006a32:	232d      	movs	r3, #45	; 0x2d
 8006a34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a38:	e79e      	b.n	8006978 <_printf_float+0x88>
 8006a3a:	9904      	ldr	r1, [sp, #16]
 8006a3c:	2947      	cmp	r1, #71	; 0x47
 8006a3e:	d1c1      	bne.n	80069c4 <_printf_float+0xd4>
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1bf      	bne.n	80069c4 <_printf_float+0xd4>
 8006a44:	2301      	movs	r3, #1
 8006a46:	e7bc      	b.n	80069c2 <_printf_float+0xd2>
 8006a48:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006a4c:	d118      	bne.n	8006a80 <_printf_float+0x190>
 8006a4e:	2900      	cmp	r1, #0
 8006a50:	6863      	ldr	r3, [r4, #4]
 8006a52:	dd0b      	ble.n	8006a6c <_printf_float+0x17c>
 8006a54:	6121      	str	r1, [r4, #16]
 8006a56:	b913      	cbnz	r3, 8006a5e <_printf_float+0x16e>
 8006a58:	6822      	ldr	r2, [r4, #0]
 8006a5a:	07d0      	lsls	r0, r2, #31
 8006a5c:	d502      	bpl.n	8006a64 <_printf_float+0x174>
 8006a5e:	3301      	adds	r3, #1
 8006a60:	440b      	add	r3, r1
 8006a62:	6123      	str	r3, [r4, #16]
 8006a64:	2300      	movs	r3, #0
 8006a66:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a68:	9304      	str	r3, [sp, #16]
 8006a6a:	e7de      	b.n	8006a2a <_printf_float+0x13a>
 8006a6c:	b913      	cbnz	r3, 8006a74 <_printf_float+0x184>
 8006a6e:	6822      	ldr	r2, [r4, #0]
 8006a70:	07d2      	lsls	r2, r2, #31
 8006a72:	d501      	bpl.n	8006a78 <_printf_float+0x188>
 8006a74:	3302      	adds	r3, #2
 8006a76:	e7f4      	b.n	8006a62 <_printf_float+0x172>
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e7f2      	b.n	8006a62 <_printf_float+0x172>
 8006a7c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006a80:	9b08      	ldr	r3, [sp, #32]
 8006a82:	4299      	cmp	r1, r3
 8006a84:	db05      	blt.n	8006a92 <_printf_float+0x1a2>
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	6121      	str	r1, [r4, #16]
 8006a8a:	07d8      	lsls	r0, r3, #31
 8006a8c:	d5ea      	bpl.n	8006a64 <_printf_float+0x174>
 8006a8e:	1c4b      	adds	r3, r1, #1
 8006a90:	e7e7      	b.n	8006a62 <_printf_float+0x172>
 8006a92:	2900      	cmp	r1, #0
 8006a94:	bfd4      	ite	le
 8006a96:	f1c1 0202 	rsble	r2, r1, #2
 8006a9a:	2201      	movgt	r2, #1
 8006a9c:	4413      	add	r3, r2
 8006a9e:	e7e0      	b.n	8006a62 <_printf_float+0x172>
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	055a      	lsls	r2, r3, #21
 8006aa4:	d407      	bmi.n	8006ab6 <_printf_float+0x1c6>
 8006aa6:	6923      	ldr	r3, [r4, #16]
 8006aa8:	4642      	mov	r2, r8
 8006aaa:	4631      	mov	r1, r6
 8006aac:	4628      	mov	r0, r5
 8006aae:	47b8      	blx	r7
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d12a      	bne.n	8006b0a <_printf_float+0x21a>
 8006ab4:	e76a      	b.n	800698c <_printf_float+0x9c>
 8006ab6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006aba:	f240 80e2 	bls.w	8006c82 <_printf_float+0x392>
 8006abe:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006ac2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aca:	d133      	bne.n	8006b34 <_printf_float+0x244>
 8006acc:	4a38      	ldr	r2, [pc, #224]	; (8006bb0 <_printf_float+0x2c0>)
 8006ace:	2301      	movs	r3, #1
 8006ad0:	4631      	mov	r1, r6
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	47b8      	blx	r7
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	f43f af58 	beq.w	800698c <_printf_float+0x9c>
 8006adc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	db02      	blt.n	8006aea <_printf_float+0x1fa>
 8006ae4:	6823      	ldr	r3, [r4, #0]
 8006ae6:	07d8      	lsls	r0, r3, #31
 8006ae8:	d50f      	bpl.n	8006b0a <_printf_float+0x21a>
 8006aea:	4653      	mov	r3, sl
 8006aec:	465a      	mov	r2, fp
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b8      	blx	r7
 8006af4:	3001      	adds	r0, #1
 8006af6:	f43f af49 	beq.w	800698c <_printf_float+0x9c>
 8006afa:	f04f 0800 	mov.w	r8, #0
 8006afe:	f104 091a 	add.w	r9, r4, #26
 8006b02:	9b08      	ldr	r3, [sp, #32]
 8006b04:	3b01      	subs	r3, #1
 8006b06:	4543      	cmp	r3, r8
 8006b08:	dc09      	bgt.n	8006b1e <_printf_float+0x22e>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	079b      	lsls	r3, r3, #30
 8006b0e:	f100 8108 	bmi.w	8006d22 <_printf_float+0x432>
 8006b12:	68e0      	ldr	r0, [r4, #12]
 8006b14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b16:	4298      	cmp	r0, r3
 8006b18:	bfb8      	it	lt
 8006b1a:	4618      	movlt	r0, r3
 8006b1c:	e738      	b.n	8006990 <_printf_float+0xa0>
 8006b1e:	2301      	movs	r3, #1
 8006b20:	464a      	mov	r2, r9
 8006b22:	4631      	mov	r1, r6
 8006b24:	4628      	mov	r0, r5
 8006b26:	47b8      	blx	r7
 8006b28:	3001      	adds	r0, #1
 8006b2a:	f43f af2f 	beq.w	800698c <_printf_float+0x9c>
 8006b2e:	f108 0801 	add.w	r8, r8, #1
 8006b32:	e7e6      	b.n	8006b02 <_printf_float+0x212>
 8006b34:	9b07      	ldr	r3, [sp, #28]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	dc3c      	bgt.n	8006bb4 <_printf_float+0x2c4>
 8006b3a:	4a1d      	ldr	r2, [pc, #116]	; (8006bb0 <_printf_float+0x2c0>)
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	4631      	mov	r1, r6
 8006b40:	4628      	mov	r0, r5
 8006b42:	47b8      	blx	r7
 8006b44:	3001      	adds	r0, #1
 8006b46:	f43f af21 	beq.w	800698c <_printf_float+0x9c>
 8006b4a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	d102      	bne.n	8006b58 <_printf_float+0x268>
 8006b52:	6823      	ldr	r3, [r4, #0]
 8006b54:	07d9      	lsls	r1, r3, #31
 8006b56:	d5d8      	bpl.n	8006b0a <_printf_float+0x21a>
 8006b58:	4653      	mov	r3, sl
 8006b5a:	465a      	mov	r2, fp
 8006b5c:	4631      	mov	r1, r6
 8006b5e:	4628      	mov	r0, r5
 8006b60:	47b8      	blx	r7
 8006b62:	3001      	adds	r0, #1
 8006b64:	f43f af12 	beq.w	800698c <_printf_float+0x9c>
 8006b68:	f04f 0900 	mov.w	r9, #0
 8006b6c:	f104 0a1a 	add.w	sl, r4, #26
 8006b70:	9b07      	ldr	r3, [sp, #28]
 8006b72:	425b      	negs	r3, r3
 8006b74:	454b      	cmp	r3, r9
 8006b76:	dc01      	bgt.n	8006b7c <_printf_float+0x28c>
 8006b78:	9b08      	ldr	r3, [sp, #32]
 8006b7a:	e795      	b.n	8006aa8 <_printf_float+0x1b8>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	4652      	mov	r2, sl
 8006b80:	4631      	mov	r1, r6
 8006b82:	4628      	mov	r0, r5
 8006b84:	47b8      	blx	r7
 8006b86:	3001      	adds	r0, #1
 8006b88:	f43f af00 	beq.w	800698c <_printf_float+0x9c>
 8006b8c:	f109 0901 	add.w	r9, r9, #1
 8006b90:	e7ee      	b.n	8006b70 <_printf_float+0x280>
 8006b92:	bf00      	nop
 8006b94:	f3af 8000 	nop.w
 8006b98:	ffffffff 	.word	0xffffffff
 8006b9c:	7fefffff 	.word	0x7fefffff
 8006ba0:	0800b7f4 	.word	0x0800b7f4
 8006ba4:	0800b7f8 	.word	0x0800b7f8
 8006ba8:	0800b800 	.word	0x0800b800
 8006bac:	0800b7fc 	.word	0x0800b7fc
 8006bb0:	0800bc09 	.word	0x0800bc09
 8006bb4:	9a08      	ldr	r2, [sp, #32]
 8006bb6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	bfa8      	it	ge
 8006bbc:	461a      	movge	r2, r3
 8006bbe:	2a00      	cmp	r2, #0
 8006bc0:	4691      	mov	r9, r2
 8006bc2:	dc38      	bgt.n	8006c36 <_printf_float+0x346>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	9305      	str	r3, [sp, #20]
 8006bc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bcc:	f104 021a 	add.w	r2, r4, #26
 8006bd0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bd2:	9905      	ldr	r1, [sp, #20]
 8006bd4:	9304      	str	r3, [sp, #16]
 8006bd6:	eba3 0309 	sub.w	r3, r3, r9
 8006bda:	428b      	cmp	r3, r1
 8006bdc:	dc33      	bgt.n	8006c46 <_printf_float+0x356>
 8006bde:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	db3c      	blt.n	8006c60 <_printf_float+0x370>
 8006be6:	6823      	ldr	r3, [r4, #0]
 8006be8:	07da      	lsls	r2, r3, #31
 8006bea:	d439      	bmi.n	8006c60 <_printf_float+0x370>
 8006bec:	9a08      	ldr	r2, [sp, #32]
 8006bee:	9b04      	ldr	r3, [sp, #16]
 8006bf0:	9907      	ldr	r1, [sp, #28]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	eba2 0901 	sub.w	r9, r2, r1
 8006bf8:	4599      	cmp	r9, r3
 8006bfa:	bfa8      	it	ge
 8006bfc:	4699      	movge	r9, r3
 8006bfe:	f1b9 0f00 	cmp.w	r9, #0
 8006c02:	dc35      	bgt.n	8006c70 <_printf_float+0x380>
 8006c04:	f04f 0800 	mov.w	r8, #0
 8006c08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c0c:	f104 0a1a 	add.w	sl, r4, #26
 8006c10:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8006c14:	1a9b      	subs	r3, r3, r2
 8006c16:	eba3 0309 	sub.w	r3, r3, r9
 8006c1a:	4543      	cmp	r3, r8
 8006c1c:	f77f af75 	ble.w	8006b0a <_printf_float+0x21a>
 8006c20:	2301      	movs	r3, #1
 8006c22:	4652      	mov	r2, sl
 8006c24:	4631      	mov	r1, r6
 8006c26:	4628      	mov	r0, r5
 8006c28:	47b8      	blx	r7
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	f43f aeae 	beq.w	800698c <_printf_float+0x9c>
 8006c30:	f108 0801 	add.w	r8, r8, #1
 8006c34:	e7ec      	b.n	8006c10 <_printf_float+0x320>
 8006c36:	4613      	mov	r3, r2
 8006c38:	4631      	mov	r1, r6
 8006c3a:	4642      	mov	r2, r8
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	47b8      	blx	r7
 8006c40:	3001      	adds	r0, #1
 8006c42:	d1bf      	bne.n	8006bc4 <_printf_float+0x2d4>
 8006c44:	e6a2      	b.n	800698c <_printf_float+0x9c>
 8006c46:	2301      	movs	r3, #1
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	9204      	str	r2, [sp, #16]
 8006c4e:	47b8      	blx	r7
 8006c50:	3001      	adds	r0, #1
 8006c52:	f43f ae9b 	beq.w	800698c <_printf_float+0x9c>
 8006c56:	9b05      	ldr	r3, [sp, #20]
 8006c58:	9a04      	ldr	r2, [sp, #16]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	9305      	str	r3, [sp, #20]
 8006c5e:	e7b7      	b.n	8006bd0 <_printf_float+0x2e0>
 8006c60:	4653      	mov	r3, sl
 8006c62:	465a      	mov	r2, fp
 8006c64:	4631      	mov	r1, r6
 8006c66:	4628      	mov	r0, r5
 8006c68:	47b8      	blx	r7
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	d1be      	bne.n	8006bec <_printf_float+0x2fc>
 8006c6e:	e68d      	b.n	800698c <_printf_float+0x9c>
 8006c70:	9a04      	ldr	r2, [sp, #16]
 8006c72:	464b      	mov	r3, r9
 8006c74:	4442      	add	r2, r8
 8006c76:	4631      	mov	r1, r6
 8006c78:	4628      	mov	r0, r5
 8006c7a:	47b8      	blx	r7
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d1c1      	bne.n	8006c04 <_printf_float+0x314>
 8006c80:	e684      	b.n	800698c <_printf_float+0x9c>
 8006c82:	9a08      	ldr	r2, [sp, #32]
 8006c84:	2a01      	cmp	r2, #1
 8006c86:	dc01      	bgt.n	8006c8c <_printf_float+0x39c>
 8006c88:	07db      	lsls	r3, r3, #31
 8006c8a:	d537      	bpl.n	8006cfc <_printf_float+0x40c>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	4642      	mov	r2, r8
 8006c90:	4631      	mov	r1, r6
 8006c92:	4628      	mov	r0, r5
 8006c94:	47b8      	blx	r7
 8006c96:	3001      	adds	r0, #1
 8006c98:	f43f ae78 	beq.w	800698c <_printf_float+0x9c>
 8006c9c:	4653      	mov	r3, sl
 8006c9e:	465a      	mov	r2, fp
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	f43f ae70 	beq.w	800698c <_printf_float+0x9c>
 8006cac:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006cb0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cb8:	d01b      	beq.n	8006cf2 <_printf_float+0x402>
 8006cba:	9b08      	ldr	r3, [sp, #32]
 8006cbc:	f108 0201 	add.w	r2, r8, #1
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	4628      	mov	r0, r5
 8006cc6:	47b8      	blx	r7
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d10e      	bne.n	8006cea <_printf_float+0x3fa>
 8006ccc:	e65e      	b.n	800698c <_printf_float+0x9c>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	464a      	mov	r2, r9
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b8      	blx	r7
 8006cd8:	3001      	adds	r0, #1
 8006cda:	f43f ae57 	beq.w	800698c <_printf_float+0x9c>
 8006cde:	f108 0801 	add.w	r8, r8, #1
 8006ce2:	9b08      	ldr	r3, [sp, #32]
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	4543      	cmp	r3, r8
 8006ce8:	dcf1      	bgt.n	8006cce <_printf_float+0x3de>
 8006cea:	9b04      	ldr	r3, [sp, #16]
 8006cec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006cf0:	e6db      	b.n	8006aaa <_printf_float+0x1ba>
 8006cf2:	f04f 0800 	mov.w	r8, #0
 8006cf6:	f104 091a 	add.w	r9, r4, #26
 8006cfa:	e7f2      	b.n	8006ce2 <_printf_float+0x3f2>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	4642      	mov	r2, r8
 8006d00:	e7df      	b.n	8006cc2 <_printf_float+0x3d2>
 8006d02:	2301      	movs	r3, #1
 8006d04:	464a      	mov	r2, r9
 8006d06:	4631      	mov	r1, r6
 8006d08:	4628      	mov	r0, r5
 8006d0a:	47b8      	blx	r7
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	f43f ae3d 	beq.w	800698c <_printf_float+0x9c>
 8006d12:	f108 0801 	add.w	r8, r8, #1
 8006d16:	68e3      	ldr	r3, [r4, #12]
 8006d18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d1a:	1a5b      	subs	r3, r3, r1
 8006d1c:	4543      	cmp	r3, r8
 8006d1e:	dcf0      	bgt.n	8006d02 <_printf_float+0x412>
 8006d20:	e6f7      	b.n	8006b12 <_printf_float+0x222>
 8006d22:	f04f 0800 	mov.w	r8, #0
 8006d26:	f104 0919 	add.w	r9, r4, #25
 8006d2a:	e7f4      	b.n	8006d16 <_printf_float+0x426>

08006d2c <_printf_common>:
 8006d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d30:	4616      	mov	r6, r2
 8006d32:	4699      	mov	r9, r3
 8006d34:	688a      	ldr	r2, [r1, #8]
 8006d36:	690b      	ldr	r3, [r1, #16]
 8006d38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	bfb8      	it	lt
 8006d40:	4613      	movlt	r3, r2
 8006d42:	6033      	str	r3, [r6, #0]
 8006d44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d48:	4607      	mov	r7, r0
 8006d4a:	460c      	mov	r4, r1
 8006d4c:	b10a      	cbz	r2, 8006d52 <_printf_common+0x26>
 8006d4e:	3301      	adds	r3, #1
 8006d50:	6033      	str	r3, [r6, #0]
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	0699      	lsls	r1, r3, #26
 8006d56:	bf42      	ittt	mi
 8006d58:	6833      	ldrmi	r3, [r6, #0]
 8006d5a:	3302      	addmi	r3, #2
 8006d5c:	6033      	strmi	r3, [r6, #0]
 8006d5e:	6825      	ldr	r5, [r4, #0]
 8006d60:	f015 0506 	ands.w	r5, r5, #6
 8006d64:	d106      	bne.n	8006d74 <_printf_common+0x48>
 8006d66:	f104 0a19 	add.w	sl, r4, #25
 8006d6a:	68e3      	ldr	r3, [r4, #12]
 8006d6c:	6832      	ldr	r2, [r6, #0]
 8006d6e:	1a9b      	subs	r3, r3, r2
 8006d70:	42ab      	cmp	r3, r5
 8006d72:	dc26      	bgt.n	8006dc2 <_printf_common+0x96>
 8006d74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d78:	1e13      	subs	r3, r2, #0
 8006d7a:	6822      	ldr	r2, [r4, #0]
 8006d7c:	bf18      	it	ne
 8006d7e:	2301      	movne	r3, #1
 8006d80:	0692      	lsls	r2, r2, #26
 8006d82:	d42b      	bmi.n	8006ddc <_printf_common+0xb0>
 8006d84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d88:	4649      	mov	r1, r9
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	47c0      	blx	r8
 8006d8e:	3001      	adds	r0, #1
 8006d90:	d01e      	beq.n	8006dd0 <_printf_common+0xa4>
 8006d92:	6823      	ldr	r3, [r4, #0]
 8006d94:	68e5      	ldr	r5, [r4, #12]
 8006d96:	6832      	ldr	r2, [r6, #0]
 8006d98:	f003 0306 	and.w	r3, r3, #6
 8006d9c:	2b04      	cmp	r3, #4
 8006d9e:	bf08      	it	eq
 8006da0:	1aad      	subeq	r5, r5, r2
 8006da2:	68a3      	ldr	r3, [r4, #8]
 8006da4:	6922      	ldr	r2, [r4, #16]
 8006da6:	bf0c      	ite	eq
 8006da8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dac:	2500      	movne	r5, #0
 8006dae:	4293      	cmp	r3, r2
 8006db0:	bfc4      	itt	gt
 8006db2:	1a9b      	subgt	r3, r3, r2
 8006db4:	18ed      	addgt	r5, r5, r3
 8006db6:	2600      	movs	r6, #0
 8006db8:	341a      	adds	r4, #26
 8006dba:	42b5      	cmp	r5, r6
 8006dbc:	d11a      	bne.n	8006df4 <_printf_common+0xc8>
 8006dbe:	2000      	movs	r0, #0
 8006dc0:	e008      	b.n	8006dd4 <_printf_common+0xa8>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	4652      	mov	r2, sl
 8006dc6:	4649      	mov	r1, r9
 8006dc8:	4638      	mov	r0, r7
 8006dca:	47c0      	blx	r8
 8006dcc:	3001      	adds	r0, #1
 8006dce:	d103      	bne.n	8006dd8 <_printf_common+0xac>
 8006dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd8:	3501      	adds	r5, #1
 8006dda:	e7c6      	b.n	8006d6a <_printf_common+0x3e>
 8006ddc:	18e1      	adds	r1, r4, r3
 8006dde:	1c5a      	adds	r2, r3, #1
 8006de0:	2030      	movs	r0, #48	; 0x30
 8006de2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006de6:	4422      	add	r2, r4
 8006de8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006dec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006df0:	3302      	adds	r3, #2
 8006df2:	e7c7      	b.n	8006d84 <_printf_common+0x58>
 8006df4:	2301      	movs	r3, #1
 8006df6:	4622      	mov	r2, r4
 8006df8:	4649      	mov	r1, r9
 8006dfa:	4638      	mov	r0, r7
 8006dfc:	47c0      	blx	r8
 8006dfe:	3001      	adds	r0, #1
 8006e00:	d0e6      	beq.n	8006dd0 <_printf_common+0xa4>
 8006e02:	3601      	adds	r6, #1
 8006e04:	e7d9      	b.n	8006dba <_printf_common+0x8e>
	...

08006e08 <_printf_i>:
 8006e08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e0c:	460c      	mov	r4, r1
 8006e0e:	4691      	mov	r9, r2
 8006e10:	7e27      	ldrb	r7, [r4, #24]
 8006e12:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006e14:	2f78      	cmp	r7, #120	; 0x78
 8006e16:	4680      	mov	r8, r0
 8006e18:	469a      	mov	sl, r3
 8006e1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e1e:	d807      	bhi.n	8006e30 <_printf_i+0x28>
 8006e20:	2f62      	cmp	r7, #98	; 0x62
 8006e22:	d80a      	bhi.n	8006e3a <_printf_i+0x32>
 8006e24:	2f00      	cmp	r7, #0
 8006e26:	f000 80d8 	beq.w	8006fda <_printf_i+0x1d2>
 8006e2a:	2f58      	cmp	r7, #88	; 0x58
 8006e2c:	f000 80a3 	beq.w	8006f76 <_printf_i+0x16e>
 8006e30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006e34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e38:	e03a      	b.n	8006eb0 <_printf_i+0xa8>
 8006e3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e3e:	2b15      	cmp	r3, #21
 8006e40:	d8f6      	bhi.n	8006e30 <_printf_i+0x28>
 8006e42:	a001      	add	r0, pc, #4	; (adr r0, 8006e48 <_printf_i+0x40>)
 8006e44:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006e48:	08006ea1 	.word	0x08006ea1
 8006e4c:	08006eb5 	.word	0x08006eb5
 8006e50:	08006e31 	.word	0x08006e31
 8006e54:	08006e31 	.word	0x08006e31
 8006e58:	08006e31 	.word	0x08006e31
 8006e5c:	08006e31 	.word	0x08006e31
 8006e60:	08006eb5 	.word	0x08006eb5
 8006e64:	08006e31 	.word	0x08006e31
 8006e68:	08006e31 	.word	0x08006e31
 8006e6c:	08006e31 	.word	0x08006e31
 8006e70:	08006e31 	.word	0x08006e31
 8006e74:	08006fc1 	.word	0x08006fc1
 8006e78:	08006ee5 	.word	0x08006ee5
 8006e7c:	08006fa3 	.word	0x08006fa3
 8006e80:	08006e31 	.word	0x08006e31
 8006e84:	08006e31 	.word	0x08006e31
 8006e88:	08006fe3 	.word	0x08006fe3
 8006e8c:	08006e31 	.word	0x08006e31
 8006e90:	08006ee5 	.word	0x08006ee5
 8006e94:	08006e31 	.word	0x08006e31
 8006e98:	08006e31 	.word	0x08006e31
 8006e9c:	08006fab 	.word	0x08006fab
 8006ea0:	680b      	ldr	r3, [r1, #0]
 8006ea2:	1d1a      	adds	r2, r3, #4
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	600a      	str	r2, [r1, #0]
 8006ea8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006eac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e0a3      	b.n	8006ffc <_printf_i+0x1f4>
 8006eb4:	6825      	ldr	r5, [r4, #0]
 8006eb6:	6808      	ldr	r0, [r1, #0]
 8006eb8:	062e      	lsls	r6, r5, #24
 8006eba:	f100 0304 	add.w	r3, r0, #4
 8006ebe:	d50a      	bpl.n	8006ed6 <_printf_i+0xce>
 8006ec0:	6805      	ldr	r5, [r0, #0]
 8006ec2:	600b      	str	r3, [r1, #0]
 8006ec4:	2d00      	cmp	r5, #0
 8006ec6:	da03      	bge.n	8006ed0 <_printf_i+0xc8>
 8006ec8:	232d      	movs	r3, #45	; 0x2d
 8006eca:	426d      	negs	r5, r5
 8006ecc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ed0:	485e      	ldr	r0, [pc, #376]	; (800704c <_printf_i+0x244>)
 8006ed2:	230a      	movs	r3, #10
 8006ed4:	e019      	b.n	8006f0a <_printf_i+0x102>
 8006ed6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006eda:	6805      	ldr	r5, [r0, #0]
 8006edc:	600b      	str	r3, [r1, #0]
 8006ede:	bf18      	it	ne
 8006ee0:	b22d      	sxthne	r5, r5
 8006ee2:	e7ef      	b.n	8006ec4 <_printf_i+0xbc>
 8006ee4:	680b      	ldr	r3, [r1, #0]
 8006ee6:	6825      	ldr	r5, [r4, #0]
 8006ee8:	1d18      	adds	r0, r3, #4
 8006eea:	6008      	str	r0, [r1, #0]
 8006eec:	0628      	lsls	r0, r5, #24
 8006eee:	d501      	bpl.n	8006ef4 <_printf_i+0xec>
 8006ef0:	681d      	ldr	r5, [r3, #0]
 8006ef2:	e002      	b.n	8006efa <_printf_i+0xf2>
 8006ef4:	0669      	lsls	r1, r5, #25
 8006ef6:	d5fb      	bpl.n	8006ef0 <_printf_i+0xe8>
 8006ef8:	881d      	ldrh	r5, [r3, #0]
 8006efa:	4854      	ldr	r0, [pc, #336]	; (800704c <_printf_i+0x244>)
 8006efc:	2f6f      	cmp	r7, #111	; 0x6f
 8006efe:	bf0c      	ite	eq
 8006f00:	2308      	moveq	r3, #8
 8006f02:	230a      	movne	r3, #10
 8006f04:	2100      	movs	r1, #0
 8006f06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f0a:	6866      	ldr	r6, [r4, #4]
 8006f0c:	60a6      	str	r6, [r4, #8]
 8006f0e:	2e00      	cmp	r6, #0
 8006f10:	bfa2      	ittt	ge
 8006f12:	6821      	ldrge	r1, [r4, #0]
 8006f14:	f021 0104 	bicge.w	r1, r1, #4
 8006f18:	6021      	strge	r1, [r4, #0]
 8006f1a:	b90d      	cbnz	r5, 8006f20 <_printf_i+0x118>
 8006f1c:	2e00      	cmp	r6, #0
 8006f1e:	d04d      	beq.n	8006fbc <_printf_i+0x1b4>
 8006f20:	4616      	mov	r6, r2
 8006f22:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f26:	fb03 5711 	mls	r7, r3, r1, r5
 8006f2a:	5dc7      	ldrb	r7, [r0, r7]
 8006f2c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f30:	462f      	mov	r7, r5
 8006f32:	42bb      	cmp	r3, r7
 8006f34:	460d      	mov	r5, r1
 8006f36:	d9f4      	bls.n	8006f22 <_printf_i+0x11a>
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d10b      	bne.n	8006f54 <_printf_i+0x14c>
 8006f3c:	6823      	ldr	r3, [r4, #0]
 8006f3e:	07df      	lsls	r7, r3, #31
 8006f40:	d508      	bpl.n	8006f54 <_printf_i+0x14c>
 8006f42:	6923      	ldr	r3, [r4, #16]
 8006f44:	6861      	ldr	r1, [r4, #4]
 8006f46:	4299      	cmp	r1, r3
 8006f48:	bfde      	ittt	le
 8006f4a:	2330      	movle	r3, #48	; 0x30
 8006f4c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f50:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f54:	1b92      	subs	r2, r2, r6
 8006f56:	6122      	str	r2, [r4, #16]
 8006f58:	f8cd a000 	str.w	sl, [sp]
 8006f5c:	464b      	mov	r3, r9
 8006f5e:	aa03      	add	r2, sp, #12
 8006f60:	4621      	mov	r1, r4
 8006f62:	4640      	mov	r0, r8
 8006f64:	f7ff fee2 	bl	8006d2c <_printf_common>
 8006f68:	3001      	adds	r0, #1
 8006f6a:	d14c      	bne.n	8007006 <_printf_i+0x1fe>
 8006f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f70:	b004      	add	sp, #16
 8006f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f76:	4835      	ldr	r0, [pc, #212]	; (800704c <_printf_i+0x244>)
 8006f78:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	680e      	ldr	r6, [r1, #0]
 8006f80:	061f      	lsls	r7, r3, #24
 8006f82:	f856 5b04 	ldr.w	r5, [r6], #4
 8006f86:	600e      	str	r6, [r1, #0]
 8006f88:	d514      	bpl.n	8006fb4 <_printf_i+0x1ac>
 8006f8a:	07d9      	lsls	r1, r3, #31
 8006f8c:	bf44      	itt	mi
 8006f8e:	f043 0320 	orrmi.w	r3, r3, #32
 8006f92:	6023      	strmi	r3, [r4, #0]
 8006f94:	b91d      	cbnz	r5, 8006f9e <_printf_i+0x196>
 8006f96:	6823      	ldr	r3, [r4, #0]
 8006f98:	f023 0320 	bic.w	r3, r3, #32
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	2310      	movs	r3, #16
 8006fa0:	e7b0      	b.n	8006f04 <_printf_i+0xfc>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	f043 0320 	orr.w	r3, r3, #32
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	2378      	movs	r3, #120	; 0x78
 8006fac:	4828      	ldr	r0, [pc, #160]	; (8007050 <_printf_i+0x248>)
 8006fae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006fb2:	e7e3      	b.n	8006f7c <_printf_i+0x174>
 8006fb4:	065e      	lsls	r6, r3, #25
 8006fb6:	bf48      	it	mi
 8006fb8:	b2ad      	uxthmi	r5, r5
 8006fba:	e7e6      	b.n	8006f8a <_printf_i+0x182>
 8006fbc:	4616      	mov	r6, r2
 8006fbe:	e7bb      	b.n	8006f38 <_printf_i+0x130>
 8006fc0:	680b      	ldr	r3, [r1, #0]
 8006fc2:	6826      	ldr	r6, [r4, #0]
 8006fc4:	6960      	ldr	r0, [r4, #20]
 8006fc6:	1d1d      	adds	r5, r3, #4
 8006fc8:	600d      	str	r5, [r1, #0]
 8006fca:	0635      	lsls	r5, r6, #24
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	d501      	bpl.n	8006fd4 <_printf_i+0x1cc>
 8006fd0:	6018      	str	r0, [r3, #0]
 8006fd2:	e002      	b.n	8006fda <_printf_i+0x1d2>
 8006fd4:	0671      	lsls	r1, r6, #25
 8006fd6:	d5fb      	bpl.n	8006fd0 <_printf_i+0x1c8>
 8006fd8:	8018      	strh	r0, [r3, #0]
 8006fda:	2300      	movs	r3, #0
 8006fdc:	6123      	str	r3, [r4, #16]
 8006fde:	4616      	mov	r6, r2
 8006fe0:	e7ba      	b.n	8006f58 <_printf_i+0x150>
 8006fe2:	680b      	ldr	r3, [r1, #0]
 8006fe4:	1d1a      	adds	r2, r3, #4
 8006fe6:	600a      	str	r2, [r1, #0]
 8006fe8:	681e      	ldr	r6, [r3, #0]
 8006fea:	6862      	ldr	r2, [r4, #4]
 8006fec:	2100      	movs	r1, #0
 8006fee:	4630      	mov	r0, r6
 8006ff0:	f7f9 f92e 	bl	8000250 <memchr>
 8006ff4:	b108      	cbz	r0, 8006ffa <_printf_i+0x1f2>
 8006ff6:	1b80      	subs	r0, r0, r6
 8006ff8:	6060      	str	r0, [r4, #4]
 8006ffa:	6863      	ldr	r3, [r4, #4]
 8006ffc:	6123      	str	r3, [r4, #16]
 8006ffe:	2300      	movs	r3, #0
 8007000:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007004:	e7a8      	b.n	8006f58 <_printf_i+0x150>
 8007006:	6923      	ldr	r3, [r4, #16]
 8007008:	4632      	mov	r2, r6
 800700a:	4649      	mov	r1, r9
 800700c:	4640      	mov	r0, r8
 800700e:	47d0      	blx	sl
 8007010:	3001      	adds	r0, #1
 8007012:	d0ab      	beq.n	8006f6c <_printf_i+0x164>
 8007014:	6823      	ldr	r3, [r4, #0]
 8007016:	079b      	lsls	r3, r3, #30
 8007018:	d413      	bmi.n	8007042 <_printf_i+0x23a>
 800701a:	68e0      	ldr	r0, [r4, #12]
 800701c:	9b03      	ldr	r3, [sp, #12]
 800701e:	4298      	cmp	r0, r3
 8007020:	bfb8      	it	lt
 8007022:	4618      	movlt	r0, r3
 8007024:	e7a4      	b.n	8006f70 <_printf_i+0x168>
 8007026:	2301      	movs	r3, #1
 8007028:	4632      	mov	r2, r6
 800702a:	4649      	mov	r1, r9
 800702c:	4640      	mov	r0, r8
 800702e:	47d0      	blx	sl
 8007030:	3001      	adds	r0, #1
 8007032:	d09b      	beq.n	8006f6c <_printf_i+0x164>
 8007034:	3501      	adds	r5, #1
 8007036:	68e3      	ldr	r3, [r4, #12]
 8007038:	9903      	ldr	r1, [sp, #12]
 800703a:	1a5b      	subs	r3, r3, r1
 800703c:	42ab      	cmp	r3, r5
 800703e:	dcf2      	bgt.n	8007026 <_printf_i+0x21e>
 8007040:	e7eb      	b.n	800701a <_printf_i+0x212>
 8007042:	2500      	movs	r5, #0
 8007044:	f104 0619 	add.w	r6, r4, #25
 8007048:	e7f5      	b.n	8007036 <_printf_i+0x22e>
 800704a:	bf00      	nop
 800704c:	0800b804 	.word	0x0800b804
 8007050:	0800b815 	.word	0x0800b815

08007054 <_scanf_float>:
 8007054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007058:	b087      	sub	sp, #28
 800705a:	4617      	mov	r7, r2
 800705c:	9303      	str	r3, [sp, #12]
 800705e:	688b      	ldr	r3, [r1, #8]
 8007060:	1e5a      	subs	r2, r3, #1
 8007062:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007066:	bf83      	ittte	hi
 8007068:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800706c:	195b      	addhi	r3, r3, r5
 800706e:	9302      	strhi	r3, [sp, #8]
 8007070:	2300      	movls	r3, #0
 8007072:	bf86      	itte	hi
 8007074:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007078:	608b      	strhi	r3, [r1, #8]
 800707a:	9302      	strls	r3, [sp, #8]
 800707c:	680b      	ldr	r3, [r1, #0]
 800707e:	468b      	mov	fp, r1
 8007080:	2500      	movs	r5, #0
 8007082:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007086:	f84b 3b1c 	str.w	r3, [fp], #28
 800708a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800708e:	4680      	mov	r8, r0
 8007090:	460c      	mov	r4, r1
 8007092:	465e      	mov	r6, fp
 8007094:	46aa      	mov	sl, r5
 8007096:	46a9      	mov	r9, r5
 8007098:	9501      	str	r5, [sp, #4]
 800709a:	68a2      	ldr	r2, [r4, #8]
 800709c:	b152      	cbz	r2, 80070b4 <_scanf_float+0x60>
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	2b4e      	cmp	r3, #78	; 0x4e
 80070a4:	d864      	bhi.n	8007170 <_scanf_float+0x11c>
 80070a6:	2b40      	cmp	r3, #64	; 0x40
 80070a8:	d83c      	bhi.n	8007124 <_scanf_float+0xd0>
 80070aa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80070ae:	b2c8      	uxtb	r0, r1
 80070b0:	280e      	cmp	r0, #14
 80070b2:	d93a      	bls.n	800712a <_scanf_float+0xd6>
 80070b4:	f1b9 0f00 	cmp.w	r9, #0
 80070b8:	d003      	beq.n	80070c2 <_scanf_float+0x6e>
 80070ba:	6823      	ldr	r3, [r4, #0]
 80070bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070c6:	f1ba 0f01 	cmp.w	sl, #1
 80070ca:	f200 8113 	bhi.w	80072f4 <_scanf_float+0x2a0>
 80070ce:	455e      	cmp	r6, fp
 80070d0:	f200 8105 	bhi.w	80072de <_scanf_float+0x28a>
 80070d4:	2501      	movs	r5, #1
 80070d6:	4628      	mov	r0, r5
 80070d8:	b007      	add	sp, #28
 80070da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070de:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80070e2:	2a0d      	cmp	r2, #13
 80070e4:	d8e6      	bhi.n	80070b4 <_scanf_float+0x60>
 80070e6:	a101      	add	r1, pc, #4	; (adr r1, 80070ec <_scanf_float+0x98>)
 80070e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80070ec:	0800722b 	.word	0x0800722b
 80070f0:	080070b5 	.word	0x080070b5
 80070f4:	080070b5 	.word	0x080070b5
 80070f8:	080070b5 	.word	0x080070b5
 80070fc:	0800728b 	.word	0x0800728b
 8007100:	08007263 	.word	0x08007263
 8007104:	080070b5 	.word	0x080070b5
 8007108:	080070b5 	.word	0x080070b5
 800710c:	08007239 	.word	0x08007239
 8007110:	080070b5 	.word	0x080070b5
 8007114:	080070b5 	.word	0x080070b5
 8007118:	080070b5 	.word	0x080070b5
 800711c:	080070b5 	.word	0x080070b5
 8007120:	080071f1 	.word	0x080071f1
 8007124:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007128:	e7db      	b.n	80070e2 <_scanf_float+0x8e>
 800712a:	290e      	cmp	r1, #14
 800712c:	d8c2      	bhi.n	80070b4 <_scanf_float+0x60>
 800712e:	a001      	add	r0, pc, #4	; (adr r0, 8007134 <_scanf_float+0xe0>)
 8007130:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007134:	080071e3 	.word	0x080071e3
 8007138:	080070b5 	.word	0x080070b5
 800713c:	080071e3 	.word	0x080071e3
 8007140:	08007277 	.word	0x08007277
 8007144:	080070b5 	.word	0x080070b5
 8007148:	08007191 	.word	0x08007191
 800714c:	080071cd 	.word	0x080071cd
 8007150:	080071cd 	.word	0x080071cd
 8007154:	080071cd 	.word	0x080071cd
 8007158:	080071cd 	.word	0x080071cd
 800715c:	080071cd 	.word	0x080071cd
 8007160:	080071cd 	.word	0x080071cd
 8007164:	080071cd 	.word	0x080071cd
 8007168:	080071cd 	.word	0x080071cd
 800716c:	080071cd 	.word	0x080071cd
 8007170:	2b6e      	cmp	r3, #110	; 0x6e
 8007172:	d809      	bhi.n	8007188 <_scanf_float+0x134>
 8007174:	2b60      	cmp	r3, #96	; 0x60
 8007176:	d8b2      	bhi.n	80070de <_scanf_float+0x8a>
 8007178:	2b54      	cmp	r3, #84	; 0x54
 800717a:	d077      	beq.n	800726c <_scanf_float+0x218>
 800717c:	2b59      	cmp	r3, #89	; 0x59
 800717e:	d199      	bne.n	80070b4 <_scanf_float+0x60>
 8007180:	2d07      	cmp	r5, #7
 8007182:	d197      	bne.n	80070b4 <_scanf_float+0x60>
 8007184:	2508      	movs	r5, #8
 8007186:	e029      	b.n	80071dc <_scanf_float+0x188>
 8007188:	2b74      	cmp	r3, #116	; 0x74
 800718a:	d06f      	beq.n	800726c <_scanf_float+0x218>
 800718c:	2b79      	cmp	r3, #121	; 0x79
 800718e:	e7f6      	b.n	800717e <_scanf_float+0x12a>
 8007190:	6821      	ldr	r1, [r4, #0]
 8007192:	05c8      	lsls	r0, r1, #23
 8007194:	d51a      	bpl.n	80071cc <_scanf_float+0x178>
 8007196:	9b02      	ldr	r3, [sp, #8]
 8007198:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800719c:	6021      	str	r1, [r4, #0]
 800719e:	f109 0901 	add.w	r9, r9, #1
 80071a2:	b11b      	cbz	r3, 80071ac <_scanf_float+0x158>
 80071a4:	3b01      	subs	r3, #1
 80071a6:	3201      	adds	r2, #1
 80071a8:	9302      	str	r3, [sp, #8]
 80071aa:	60a2      	str	r2, [r4, #8]
 80071ac:	68a3      	ldr	r3, [r4, #8]
 80071ae:	3b01      	subs	r3, #1
 80071b0:	60a3      	str	r3, [r4, #8]
 80071b2:	6923      	ldr	r3, [r4, #16]
 80071b4:	3301      	adds	r3, #1
 80071b6:	6123      	str	r3, [r4, #16]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	3b01      	subs	r3, #1
 80071bc:	2b00      	cmp	r3, #0
 80071be:	607b      	str	r3, [r7, #4]
 80071c0:	f340 8084 	ble.w	80072cc <_scanf_float+0x278>
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	3301      	adds	r3, #1
 80071c8:	603b      	str	r3, [r7, #0]
 80071ca:	e766      	b.n	800709a <_scanf_float+0x46>
 80071cc:	eb1a 0f05 	cmn.w	sl, r5
 80071d0:	f47f af70 	bne.w	80070b4 <_scanf_float+0x60>
 80071d4:	6822      	ldr	r2, [r4, #0]
 80071d6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80071da:	6022      	str	r2, [r4, #0]
 80071dc:	f806 3b01 	strb.w	r3, [r6], #1
 80071e0:	e7e4      	b.n	80071ac <_scanf_float+0x158>
 80071e2:	6822      	ldr	r2, [r4, #0]
 80071e4:	0610      	lsls	r0, r2, #24
 80071e6:	f57f af65 	bpl.w	80070b4 <_scanf_float+0x60>
 80071ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80071ee:	e7f4      	b.n	80071da <_scanf_float+0x186>
 80071f0:	f1ba 0f00 	cmp.w	sl, #0
 80071f4:	d10e      	bne.n	8007214 <_scanf_float+0x1c0>
 80071f6:	f1b9 0f00 	cmp.w	r9, #0
 80071fa:	d10e      	bne.n	800721a <_scanf_float+0x1c6>
 80071fc:	6822      	ldr	r2, [r4, #0]
 80071fe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007202:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007206:	d108      	bne.n	800721a <_scanf_float+0x1c6>
 8007208:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800720c:	6022      	str	r2, [r4, #0]
 800720e:	f04f 0a01 	mov.w	sl, #1
 8007212:	e7e3      	b.n	80071dc <_scanf_float+0x188>
 8007214:	f1ba 0f02 	cmp.w	sl, #2
 8007218:	d055      	beq.n	80072c6 <_scanf_float+0x272>
 800721a:	2d01      	cmp	r5, #1
 800721c:	d002      	beq.n	8007224 <_scanf_float+0x1d0>
 800721e:	2d04      	cmp	r5, #4
 8007220:	f47f af48 	bne.w	80070b4 <_scanf_float+0x60>
 8007224:	3501      	adds	r5, #1
 8007226:	b2ed      	uxtb	r5, r5
 8007228:	e7d8      	b.n	80071dc <_scanf_float+0x188>
 800722a:	f1ba 0f01 	cmp.w	sl, #1
 800722e:	f47f af41 	bne.w	80070b4 <_scanf_float+0x60>
 8007232:	f04f 0a02 	mov.w	sl, #2
 8007236:	e7d1      	b.n	80071dc <_scanf_float+0x188>
 8007238:	b97d      	cbnz	r5, 800725a <_scanf_float+0x206>
 800723a:	f1b9 0f00 	cmp.w	r9, #0
 800723e:	f47f af3c 	bne.w	80070ba <_scanf_float+0x66>
 8007242:	6822      	ldr	r2, [r4, #0]
 8007244:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007248:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800724c:	f47f af39 	bne.w	80070c2 <_scanf_float+0x6e>
 8007250:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007254:	6022      	str	r2, [r4, #0]
 8007256:	2501      	movs	r5, #1
 8007258:	e7c0      	b.n	80071dc <_scanf_float+0x188>
 800725a:	2d03      	cmp	r5, #3
 800725c:	d0e2      	beq.n	8007224 <_scanf_float+0x1d0>
 800725e:	2d05      	cmp	r5, #5
 8007260:	e7de      	b.n	8007220 <_scanf_float+0x1cc>
 8007262:	2d02      	cmp	r5, #2
 8007264:	f47f af26 	bne.w	80070b4 <_scanf_float+0x60>
 8007268:	2503      	movs	r5, #3
 800726a:	e7b7      	b.n	80071dc <_scanf_float+0x188>
 800726c:	2d06      	cmp	r5, #6
 800726e:	f47f af21 	bne.w	80070b4 <_scanf_float+0x60>
 8007272:	2507      	movs	r5, #7
 8007274:	e7b2      	b.n	80071dc <_scanf_float+0x188>
 8007276:	6822      	ldr	r2, [r4, #0]
 8007278:	0591      	lsls	r1, r2, #22
 800727a:	f57f af1b 	bpl.w	80070b4 <_scanf_float+0x60>
 800727e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007282:	6022      	str	r2, [r4, #0]
 8007284:	f8cd 9004 	str.w	r9, [sp, #4]
 8007288:	e7a8      	b.n	80071dc <_scanf_float+0x188>
 800728a:	6822      	ldr	r2, [r4, #0]
 800728c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007290:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007294:	d006      	beq.n	80072a4 <_scanf_float+0x250>
 8007296:	0550      	lsls	r0, r2, #21
 8007298:	f57f af0c 	bpl.w	80070b4 <_scanf_float+0x60>
 800729c:	f1b9 0f00 	cmp.w	r9, #0
 80072a0:	f43f af0f 	beq.w	80070c2 <_scanf_float+0x6e>
 80072a4:	0591      	lsls	r1, r2, #22
 80072a6:	bf58      	it	pl
 80072a8:	9901      	ldrpl	r1, [sp, #4]
 80072aa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80072ae:	bf58      	it	pl
 80072b0:	eba9 0101 	subpl.w	r1, r9, r1
 80072b4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80072b8:	bf58      	it	pl
 80072ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80072be:	6022      	str	r2, [r4, #0]
 80072c0:	f04f 0900 	mov.w	r9, #0
 80072c4:	e78a      	b.n	80071dc <_scanf_float+0x188>
 80072c6:	f04f 0a03 	mov.w	sl, #3
 80072ca:	e787      	b.n	80071dc <_scanf_float+0x188>
 80072cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80072d0:	4639      	mov	r1, r7
 80072d2:	4640      	mov	r0, r8
 80072d4:	4798      	blx	r3
 80072d6:	2800      	cmp	r0, #0
 80072d8:	f43f aedf 	beq.w	800709a <_scanf_float+0x46>
 80072dc:	e6ea      	b.n	80070b4 <_scanf_float+0x60>
 80072de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80072e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80072e6:	463a      	mov	r2, r7
 80072e8:	4640      	mov	r0, r8
 80072ea:	4798      	blx	r3
 80072ec:	6923      	ldr	r3, [r4, #16]
 80072ee:	3b01      	subs	r3, #1
 80072f0:	6123      	str	r3, [r4, #16]
 80072f2:	e6ec      	b.n	80070ce <_scanf_float+0x7a>
 80072f4:	1e6b      	subs	r3, r5, #1
 80072f6:	2b06      	cmp	r3, #6
 80072f8:	d825      	bhi.n	8007346 <_scanf_float+0x2f2>
 80072fa:	2d02      	cmp	r5, #2
 80072fc:	d836      	bhi.n	800736c <_scanf_float+0x318>
 80072fe:	455e      	cmp	r6, fp
 8007300:	f67f aee8 	bls.w	80070d4 <_scanf_float+0x80>
 8007304:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007308:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800730c:	463a      	mov	r2, r7
 800730e:	4640      	mov	r0, r8
 8007310:	4798      	blx	r3
 8007312:	6923      	ldr	r3, [r4, #16]
 8007314:	3b01      	subs	r3, #1
 8007316:	6123      	str	r3, [r4, #16]
 8007318:	e7f1      	b.n	80072fe <_scanf_float+0x2aa>
 800731a:	9802      	ldr	r0, [sp, #8]
 800731c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007320:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007324:	9002      	str	r0, [sp, #8]
 8007326:	463a      	mov	r2, r7
 8007328:	4640      	mov	r0, r8
 800732a:	4798      	blx	r3
 800732c:	6923      	ldr	r3, [r4, #16]
 800732e:	3b01      	subs	r3, #1
 8007330:	6123      	str	r3, [r4, #16]
 8007332:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007336:	fa5f fa8a 	uxtb.w	sl, sl
 800733a:	f1ba 0f02 	cmp.w	sl, #2
 800733e:	d1ec      	bne.n	800731a <_scanf_float+0x2c6>
 8007340:	3d03      	subs	r5, #3
 8007342:	b2ed      	uxtb	r5, r5
 8007344:	1b76      	subs	r6, r6, r5
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	05da      	lsls	r2, r3, #23
 800734a:	d52f      	bpl.n	80073ac <_scanf_float+0x358>
 800734c:	055b      	lsls	r3, r3, #21
 800734e:	d510      	bpl.n	8007372 <_scanf_float+0x31e>
 8007350:	455e      	cmp	r6, fp
 8007352:	f67f aebf 	bls.w	80070d4 <_scanf_float+0x80>
 8007356:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800735a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800735e:	463a      	mov	r2, r7
 8007360:	4640      	mov	r0, r8
 8007362:	4798      	blx	r3
 8007364:	6923      	ldr	r3, [r4, #16]
 8007366:	3b01      	subs	r3, #1
 8007368:	6123      	str	r3, [r4, #16]
 800736a:	e7f1      	b.n	8007350 <_scanf_float+0x2fc>
 800736c:	46aa      	mov	sl, r5
 800736e:	9602      	str	r6, [sp, #8]
 8007370:	e7df      	b.n	8007332 <_scanf_float+0x2de>
 8007372:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007376:	6923      	ldr	r3, [r4, #16]
 8007378:	2965      	cmp	r1, #101	; 0x65
 800737a:	f103 33ff 	add.w	r3, r3, #4294967295
 800737e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007382:	6123      	str	r3, [r4, #16]
 8007384:	d00c      	beq.n	80073a0 <_scanf_float+0x34c>
 8007386:	2945      	cmp	r1, #69	; 0x45
 8007388:	d00a      	beq.n	80073a0 <_scanf_float+0x34c>
 800738a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800738e:	463a      	mov	r2, r7
 8007390:	4640      	mov	r0, r8
 8007392:	4798      	blx	r3
 8007394:	6923      	ldr	r3, [r4, #16]
 8007396:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800739a:	3b01      	subs	r3, #1
 800739c:	1eb5      	subs	r5, r6, #2
 800739e:	6123      	str	r3, [r4, #16]
 80073a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80073a4:	463a      	mov	r2, r7
 80073a6:	4640      	mov	r0, r8
 80073a8:	4798      	blx	r3
 80073aa:	462e      	mov	r6, r5
 80073ac:	6825      	ldr	r5, [r4, #0]
 80073ae:	f015 0510 	ands.w	r5, r5, #16
 80073b2:	d14d      	bne.n	8007450 <_scanf_float+0x3fc>
 80073b4:	7035      	strb	r5, [r6, #0]
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80073bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073c0:	d11a      	bne.n	80073f8 <_scanf_float+0x3a4>
 80073c2:	9b01      	ldr	r3, [sp, #4]
 80073c4:	454b      	cmp	r3, r9
 80073c6:	eba3 0209 	sub.w	r2, r3, r9
 80073ca:	d122      	bne.n	8007412 <_scanf_float+0x3be>
 80073cc:	2200      	movs	r2, #0
 80073ce:	4659      	mov	r1, fp
 80073d0:	4640      	mov	r0, r8
 80073d2:	f000 feff 	bl	80081d4 <_strtod_r>
 80073d6:	9b03      	ldr	r3, [sp, #12]
 80073d8:	6821      	ldr	r1, [r4, #0]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f011 0f02 	tst.w	r1, #2
 80073e0:	f103 0204 	add.w	r2, r3, #4
 80073e4:	d020      	beq.n	8007428 <_scanf_float+0x3d4>
 80073e6:	9903      	ldr	r1, [sp, #12]
 80073e8:	600a      	str	r2, [r1, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	ed83 0b00 	vstr	d0, [r3]
 80073f0:	68e3      	ldr	r3, [r4, #12]
 80073f2:	3301      	adds	r3, #1
 80073f4:	60e3      	str	r3, [r4, #12]
 80073f6:	e66e      	b.n	80070d6 <_scanf_float+0x82>
 80073f8:	9b04      	ldr	r3, [sp, #16]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d0e6      	beq.n	80073cc <_scanf_float+0x378>
 80073fe:	9905      	ldr	r1, [sp, #20]
 8007400:	230a      	movs	r3, #10
 8007402:	462a      	mov	r2, r5
 8007404:	3101      	adds	r1, #1
 8007406:	4640      	mov	r0, r8
 8007408:	f000 ff6e 	bl	80082e8 <_strtol_r>
 800740c:	9b04      	ldr	r3, [sp, #16]
 800740e:	9e05      	ldr	r6, [sp, #20]
 8007410:	1ac2      	subs	r2, r0, r3
 8007412:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007416:	429e      	cmp	r6, r3
 8007418:	bf28      	it	cs
 800741a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800741e:	490d      	ldr	r1, [pc, #52]	; (8007454 <_scanf_float+0x400>)
 8007420:	4630      	mov	r0, r6
 8007422:	f000 f855 	bl	80074d0 <siprintf>
 8007426:	e7d1      	b.n	80073cc <_scanf_float+0x378>
 8007428:	f011 0f04 	tst.w	r1, #4
 800742c:	9903      	ldr	r1, [sp, #12]
 800742e:	600a      	str	r2, [r1, #0]
 8007430:	d1db      	bne.n	80073ea <_scanf_float+0x396>
 8007432:	eeb4 0b40 	vcmp.f64	d0, d0
 8007436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800743a:	681e      	ldr	r6, [r3, #0]
 800743c:	d705      	bvc.n	800744a <_scanf_float+0x3f6>
 800743e:	4806      	ldr	r0, [pc, #24]	; (8007458 <_scanf_float+0x404>)
 8007440:	f000 f80c 	bl	800745c <nanf>
 8007444:	ed86 0a00 	vstr	s0, [r6]
 8007448:	e7d2      	b.n	80073f0 <_scanf_float+0x39c>
 800744a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800744e:	e7f9      	b.n	8007444 <_scanf_float+0x3f0>
 8007450:	2500      	movs	r5, #0
 8007452:	e640      	b.n	80070d6 <_scanf_float+0x82>
 8007454:	0800b826 	.word	0x0800b826
 8007458:	0800bc5b 	.word	0x0800bc5b

0800745c <nanf>:
 800745c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007464 <nanf+0x8>
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	7fc00000 	.word	0x7fc00000

08007468 <sniprintf>:
 8007468:	b40c      	push	{r2, r3}
 800746a:	b530      	push	{r4, r5, lr}
 800746c:	4b17      	ldr	r3, [pc, #92]	; (80074cc <sniprintf+0x64>)
 800746e:	1e0c      	subs	r4, r1, #0
 8007470:	681d      	ldr	r5, [r3, #0]
 8007472:	b09d      	sub	sp, #116	; 0x74
 8007474:	da08      	bge.n	8007488 <sniprintf+0x20>
 8007476:	238b      	movs	r3, #139	; 0x8b
 8007478:	602b      	str	r3, [r5, #0]
 800747a:	f04f 30ff 	mov.w	r0, #4294967295
 800747e:	b01d      	add	sp, #116	; 0x74
 8007480:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007484:	b002      	add	sp, #8
 8007486:	4770      	bx	lr
 8007488:	f44f 7302 	mov.w	r3, #520	; 0x208
 800748c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007490:	bf14      	ite	ne
 8007492:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007496:	4623      	moveq	r3, r4
 8007498:	9304      	str	r3, [sp, #16]
 800749a:	9307      	str	r3, [sp, #28]
 800749c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80074a0:	9002      	str	r0, [sp, #8]
 80074a2:	9006      	str	r0, [sp, #24]
 80074a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80074a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80074aa:	ab21      	add	r3, sp, #132	; 0x84
 80074ac:	a902      	add	r1, sp, #8
 80074ae:	4628      	mov	r0, r5
 80074b0:	9301      	str	r3, [sp, #4]
 80074b2:	f002 fecb 	bl	800a24c <_svfiprintf_r>
 80074b6:	1c43      	adds	r3, r0, #1
 80074b8:	bfbc      	itt	lt
 80074ba:	238b      	movlt	r3, #139	; 0x8b
 80074bc:	602b      	strlt	r3, [r5, #0]
 80074be:	2c00      	cmp	r4, #0
 80074c0:	d0dd      	beq.n	800747e <sniprintf+0x16>
 80074c2:	9b02      	ldr	r3, [sp, #8]
 80074c4:	2200      	movs	r2, #0
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e7d9      	b.n	800747e <sniprintf+0x16>
 80074ca:	bf00      	nop
 80074cc:	20000020 	.word	0x20000020

080074d0 <siprintf>:
 80074d0:	b40e      	push	{r1, r2, r3}
 80074d2:	b500      	push	{lr}
 80074d4:	b09c      	sub	sp, #112	; 0x70
 80074d6:	ab1d      	add	r3, sp, #116	; 0x74
 80074d8:	9002      	str	r0, [sp, #8]
 80074da:	9006      	str	r0, [sp, #24]
 80074dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80074e0:	4809      	ldr	r0, [pc, #36]	; (8007508 <siprintf+0x38>)
 80074e2:	9107      	str	r1, [sp, #28]
 80074e4:	9104      	str	r1, [sp, #16]
 80074e6:	4909      	ldr	r1, [pc, #36]	; (800750c <siprintf+0x3c>)
 80074e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80074ec:	9105      	str	r1, [sp, #20]
 80074ee:	6800      	ldr	r0, [r0, #0]
 80074f0:	9301      	str	r3, [sp, #4]
 80074f2:	a902      	add	r1, sp, #8
 80074f4:	f002 feaa 	bl	800a24c <_svfiprintf_r>
 80074f8:	9b02      	ldr	r3, [sp, #8]
 80074fa:	2200      	movs	r2, #0
 80074fc:	701a      	strb	r2, [r3, #0]
 80074fe:	b01c      	add	sp, #112	; 0x70
 8007500:	f85d eb04 	ldr.w	lr, [sp], #4
 8007504:	b003      	add	sp, #12
 8007506:	4770      	bx	lr
 8007508:	20000020 	.word	0x20000020
 800750c:	ffff0208 	.word	0xffff0208

08007510 <siscanf>:
 8007510:	b40e      	push	{r1, r2, r3}
 8007512:	b510      	push	{r4, lr}
 8007514:	b09f      	sub	sp, #124	; 0x7c
 8007516:	ac21      	add	r4, sp, #132	; 0x84
 8007518:	f44f 7101 	mov.w	r1, #516	; 0x204
 800751c:	f854 2b04 	ldr.w	r2, [r4], #4
 8007520:	9201      	str	r2, [sp, #4]
 8007522:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007526:	9004      	str	r0, [sp, #16]
 8007528:	9008      	str	r0, [sp, #32]
 800752a:	f7f8 fe89 	bl	8000240 <strlen>
 800752e:	4b0c      	ldr	r3, [pc, #48]	; (8007560 <siscanf+0x50>)
 8007530:	9005      	str	r0, [sp, #20]
 8007532:	9009      	str	r0, [sp, #36]	; 0x24
 8007534:	930d      	str	r3, [sp, #52]	; 0x34
 8007536:	480b      	ldr	r0, [pc, #44]	; (8007564 <siscanf+0x54>)
 8007538:	9a01      	ldr	r2, [sp, #4]
 800753a:	6800      	ldr	r0, [r0, #0]
 800753c:	9403      	str	r4, [sp, #12]
 800753e:	2300      	movs	r3, #0
 8007540:	9311      	str	r3, [sp, #68]	; 0x44
 8007542:	9316      	str	r3, [sp, #88]	; 0x58
 8007544:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007548:	f8ad 301e 	strh.w	r3, [sp, #30]
 800754c:	a904      	add	r1, sp, #16
 800754e:	4623      	mov	r3, r4
 8007550:	f002 ffd6 	bl	800a500 <__ssvfiscanf_r>
 8007554:	b01f      	add	sp, #124	; 0x7c
 8007556:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800755a:	b003      	add	sp, #12
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop
 8007560:	0800758b 	.word	0x0800758b
 8007564:	20000020 	.word	0x20000020

08007568 <__sread>:
 8007568:	b510      	push	{r4, lr}
 800756a:	460c      	mov	r4, r1
 800756c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007570:	f003 fa8a 	bl	800aa88 <_read_r>
 8007574:	2800      	cmp	r0, #0
 8007576:	bfab      	itete	ge
 8007578:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800757a:	89a3      	ldrhlt	r3, [r4, #12]
 800757c:	181b      	addge	r3, r3, r0
 800757e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007582:	bfac      	ite	ge
 8007584:	6563      	strge	r3, [r4, #84]	; 0x54
 8007586:	81a3      	strhlt	r3, [r4, #12]
 8007588:	bd10      	pop	{r4, pc}

0800758a <__seofread>:
 800758a:	2000      	movs	r0, #0
 800758c:	4770      	bx	lr

0800758e <__swrite>:
 800758e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007592:	461f      	mov	r7, r3
 8007594:	898b      	ldrh	r3, [r1, #12]
 8007596:	05db      	lsls	r3, r3, #23
 8007598:	4605      	mov	r5, r0
 800759a:	460c      	mov	r4, r1
 800759c:	4616      	mov	r6, r2
 800759e:	d505      	bpl.n	80075ac <__swrite+0x1e>
 80075a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075a4:	2302      	movs	r3, #2
 80075a6:	2200      	movs	r2, #0
 80075a8:	f002 f844 	bl	8009634 <_lseek_r>
 80075ac:	89a3      	ldrh	r3, [r4, #12]
 80075ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075b6:	81a3      	strh	r3, [r4, #12]
 80075b8:	4632      	mov	r2, r6
 80075ba:	463b      	mov	r3, r7
 80075bc:	4628      	mov	r0, r5
 80075be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075c2:	f000 be93 	b.w	80082ec <_write_r>

080075c6 <__sseek>:
 80075c6:	b510      	push	{r4, lr}
 80075c8:	460c      	mov	r4, r1
 80075ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ce:	f002 f831 	bl	8009634 <_lseek_r>
 80075d2:	1c43      	adds	r3, r0, #1
 80075d4:	89a3      	ldrh	r3, [r4, #12]
 80075d6:	bf15      	itete	ne
 80075d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80075da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80075de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80075e2:	81a3      	strheq	r3, [r4, #12]
 80075e4:	bf18      	it	ne
 80075e6:	81a3      	strhne	r3, [r4, #12]
 80075e8:	bd10      	pop	{r4, pc}

080075ea <__sclose>:
 80075ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ee:	f000 be8f 	b.w	8008310 <_close_r>

080075f2 <sulp>:
 80075f2:	b570      	push	{r4, r5, r6, lr}
 80075f4:	4604      	mov	r4, r0
 80075f6:	460d      	mov	r5, r1
 80075f8:	4616      	mov	r6, r2
 80075fa:	ec45 4b10 	vmov	d0, r4, r5
 80075fe:	f002 fbbf 	bl	8009d80 <__ulp>
 8007602:	b17e      	cbz	r6, 8007624 <sulp+0x32>
 8007604:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007608:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800760c:	2b00      	cmp	r3, #0
 800760e:	dd09      	ble.n	8007624 <sulp+0x32>
 8007610:	051b      	lsls	r3, r3, #20
 8007612:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8007616:	2000      	movs	r0, #0
 8007618:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800761c:	ec41 0b17 	vmov	d7, r0, r1
 8007620:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007624:	bd70      	pop	{r4, r5, r6, pc}
	...

08007628 <_strtod_l>:
 8007628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762c:	ed2d 8b0c 	vpush	{d8-d13}
 8007630:	b09d      	sub	sp, #116	; 0x74
 8007632:	461f      	mov	r7, r3
 8007634:	2300      	movs	r3, #0
 8007636:	9318      	str	r3, [sp, #96]	; 0x60
 8007638:	4ba6      	ldr	r3, [pc, #664]	; (80078d4 <_strtod_l+0x2ac>)
 800763a:	9213      	str	r2, [sp, #76]	; 0x4c
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	9308      	str	r3, [sp, #32]
 8007640:	4604      	mov	r4, r0
 8007642:	4618      	mov	r0, r3
 8007644:	468a      	mov	sl, r1
 8007646:	f7f8 fdfb 	bl	8000240 <strlen>
 800764a:	f04f 0800 	mov.w	r8, #0
 800764e:	4605      	mov	r5, r0
 8007650:	f04f 0900 	mov.w	r9, #0
 8007654:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8007658:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800765a:	781a      	ldrb	r2, [r3, #0]
 800765c:	2a2b      	cmp	r2, #43	; 0x2b
 800765e:	d04d      	beq.n	80076fc <_strtod_l+0xd4>
 8007660:	d83a      	bhi.n	80076d8 <_strtod_l+0xb0>
 8007662:	2a0d      	cmp	r2, #13
 8007664:	d833      	bhi.n	80076ce <_strtod_l+0xa6>
 8007666:	2a08      	cmp	r2, #8
 8007668:	d833      	bhi.n	80076d2 <_strtod_l+0xaa>
 800766a:	2a00      	cmp	r2, #0
 800766c:	d03d      	beq.n	80076ea <_strtod_l+0xc2>
 800766e:	2300      	movs	r3, #0
 8007670:	930b      	str	r3, [sp, #44]	; 0x2c
 8007672:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007674:	7833      	ldrb	r3, [r6, #0]
 8007676:	2b30      	cmp	r3, #48	; 0x30
 8007678:	f040 80b6 	bne.w	80077e8 <_strtod_l+0x1c0>
 800767c:	7873      	ldrb	r3, [r6, #1]
 800767e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007682:	2b58      	cmp	r3, #88	; 0x58
 8007684:	d16d      	bne.n	8007762 <_strtod_l+0x13a>
 8007686:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007688:	9301      	str	r3, [sp, #4]
 800768a:	ab18      	add	r3, sp, #96	; 0x60
 800768c:	9702      	str	r7, [sp, #8]
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	4a91      	ldr	r2, [pc, #580]	; (80078d8 <_strtod_l+0x2b0>)
 8007692:	ab19      	add	r3, sp, #100	; 0x64
 8007694:	a917      	add	r1, sp, #92	; 0x5c
 8007696:	4620      	mov	r0, r4
 8007698:	f001 fcc0 	bl	800901c <__gethex>
 800769c:	f010 0507 	ands.w	r5, r0, #7
 80076a0:	4607      	mov	r7, r0
 80076a2:	d005      	beq.n	80076b0 <_strtod_l+0x88>
 80076a4:	2d06      	cmp	r5, #6
 80076a6:	d12b      	bne.n	8007700 <_strtod_l+0xd8>
 80076a8:	3601      	adds	r6, #1
 80076aa:	2300      	movs	r3, #0
 80076ac:	9617      	str	r6, [sp, #92]	; 0x5c
 80076ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80076b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	f040 856e 	bne.w	8008194 <_strtod_l+0xb6c>
 80076b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ba:	b1e3      	cbz	r3, 80076f6 <_strtod_l+0xce>
 80076bc:	ec49 8b17 	vmov	d7, r8, r9
 80076c0:	eeb1 0b47 	vneg.f64	d0, d7
 80076c4:	b01d      	add	sp, #116	; 0x74
 80076c6:	ecbd 8b0c 	vpop	{d8-d13}
 80076ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ce:	2a20      	cmp	r2, #32
 80076d0:	d1cd      	bne.n	800766e <_strtod_l+0x46>
 80076d2:	3301      	adds	r3, #1
 80076d4:	9317      	str	r3, [sp, #92]	; 0x5c
 80076d6:	e7bf      	b.n	8007658 <_strtod_l+0x30>
 80076d8:	2a2d      	cmp	r2, #45	; 0x2d
 80076da:	d1c8      	bne.n	800766e <_strtod_l+0x46>
 80076dc:	2201      	movs	r2, #1
 80076de:	920b      	str	r2, [sp, #44]	; 0x2c
 80076e0:	1c5a      	adds	r2, r3, #1
 80076e2:	9217      	str	r2, [sp, #92]	; 0x5c
 80076e4:	785b      	ldrb	r3, [r3, #1]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d1c3      	bne.n	8007672 <_strtod_l+0x4a>
 80076ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80076ec:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f040 854d 	bne.w	8008190 <_strtod_l+0xb68>
 80076f6:	ec49 8b10 	vmov	d0, r8, r9
 80076fa:	e7e3      	b.n	80076c4 <_strtod_l+0x9c>
 80076fc:	2200      	movs	r2, #0
 80076fe:	e7ee      	b.n	80076de <_strtod_l+0xb6>
 8007700:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007702:	b13a      	cbz	r2, 8007714 <_strtod_l+0xec>
 8007704:	2135      	movs	r1, #53	; 0x35
 8007706:	a81a      	add	r0, sp, #104	; 0x68
 8007708:	f002 fc46 	bl	8009f98 <__copybits>
 800770c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800770e:	4620      	mov	r0, r4
 8007710:	f002 f80a 	bl	8009728 <_Bfree>
 8007714:	3d01      	subs	r5, #1
 8007716:	2d05      	cmp	r5, #5
 8007718:	d807      	bhi.n	800772a <_strtod_l+0x102>
 800771a:	e8df f005 	tbb	[pc, r5]
 800771e:	0b0e      	.short	0x0b0e
 8007720:	030e1d18 	.word	0x030e1d18
 8007724:	f04f 0900 	mov.w	r9, #0
 8007728:	46c8      	mov	r8, r9
 800772a:	073b      	lsls	r3, r7, #28
 800772c:	d5c0      	bpl.n	80076b0 <_strtod_l+0x88>
 800772e:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007732:	e7bd      	b.n	80076b0 <_strtod_l+0x88>
 8007734:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8007738:	e7f7      	b.n	800772a <_strtod_l+0x102>
 800773a:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 800773e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007740:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007744:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007748:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800774c:	e7ed      	b.n	800772a <_strtod_l+0x102>
 800774e:	f8df 918c 	ldr.w	r9, [pc, #396]	; 80078dc <_strtod_l+0x2b4>
 8007752:	f04f 0800 	mov.w	r8, #0
 8007756:	e7e8      	b.n	800772a <_strtod_l+0x102>
 8007758:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800775c:	f04f 38ff 	mov.w	r8, #4294967295
 8007760:	e7e3      	b.n	800772a <_strtod_l+0x102>
 8007762:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007764:	1c5a      	adds	r2, r3, #1
 8007766:	9217      	str	r2, [sp, #92]	; 0x5c
 8007768:	785b      	ldrb	r3, [r3, #1]
 800776a:	2b30      	cmp	r3, #48	; 0x30
 800776c:	d0f9      	beq.n	8007762 <_strtod_l+0x13a>
 800776e:	2b00      	cmp	r3, #0
 8007770:	d09e      	beq.n	80076b0 <_strtod_l+0x88>
 8007772:	2301      	movs	r3, #1
 8007774:	9306      	str	r3, [sp, #24]
 8007776:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007778:	930c      	str	r3, [sp, #48]	; 0x30
 800777a:	2300      	movs	r3, #0
 800777c:	9304      	str	r3, [sp, #16]
 800777e:	930a      	str	r3, [sp, #40]	; 0x28
 8007780:	461e      	mov	r6, r3
 8007782:	220a      	movs	r2, #10
 8007784:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007786:	f890 b000 	ldrb.w	fp, [r0]
 800778a:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 800778e:	b2d9      	uxtb	r1, r3
 8007790:	2909      	cmp	r1, #9
 8007792:	d92b      	bls.n	80077ec <_strtod_l+0x1c4>
 8007794:	9908      	ldr	r1, [sp, #32]
 8007796:	462a      	mov	r2, r5
 8007798:	f003 f9dc 	bl	800ab54 <strncmp>
 800779c:	2800      	cmp	r0, #0
 800779e:	d035      	beq.n	800780c <_strtod_l+0x1e4>
 80077a0:	2000      	movs	r0, #0
 80077a2:	465a      	mov	r2, fp
 80077a4:	4633      	mov	r3, r6
 80077a6:	4683      	mov	fp, r0
 80077a8:	4601      	mov	r1, r0
 80077aa:	2a65      	cmp	r2, #101	; 0x65
 80077ac:	d001      	beq.n	80077b2 <_strtod_l+0x18a>
 80077ae:	2a45      	cmp	r2, #69	; 0x45
 80077b0:	d118      	bne.n	80077e4 <_strtod_l+0x1bc>
 80077b2:	b91b      	cbnz	r3, 80077bc <_strtod_l+0x194>
 80077b4:	9b06      	ldr	r3, [sp, #24]
 80077b6:	4303      	orrs	r3, r0
 80077b8:	d097      	beq.n	80076ea <_strtod_l+0xc2>
 80077ba:	2300      	movs	r3, #0
 80077bc:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 80077c0:	f10a 0201 	add.w	r2, sl, #1
 80077c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80077c6:	f89a 2001 	ldrb.w	r2, [sl, #1]
 80077ca:	2a2b      	cmp	r2, #43	; 0x2b
 80077cc:	d077      	beq.n	80078be <_strtod_l+0x296>
 80077ce:	2a2d      	cmp	r2, #45	; 0x2d
 80077d0:	d07d      	beq.n	80078ce <_strtod_l+0x2a6>
 80077d2:	f04f 0e00 	mov.w	lr, #0
 80077d6:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 80077da:	2d09      	cmp	r5, #9
 80077dc:	f240 8084 	bls.w	80078e8 <_strtod_l+0x2c0>
 80077e0:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80077e4:	2500      	movs	r5, #0
 80077e6:	e09f      	b.n	8007928 <_strtod_l+0x300>
 80077e8:	2300      	movs	r3, #0
 80077ea:	e7c3      	b.n	8007774 <_strtod_l+0x14c>
 80077ec:	2e08      	cmp	r6, #8
 80077ee:	bfd5      	itete	le
 80077f0:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80077f2:	9904      	ldrgt	r1, [sp, #16]
 80077f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80077f8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80077fc:	f100 0001 	add.w	r0, r0, #1
 8007800:	bfd4      	ite	le
 8007802:	930a      	strle	r3, [sp, #40]	; 0x28
 8007804:	9304      	strgt	r3, [sp, #16]
 8007806:	3601      	adds	r6, #1
 8007808:	9017      	str	r0, [sp, #92]	; 0x5c
 800780a:	e7bb      	b.n	8007784 <_strtod_l+0x15c>
 800780c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800780e:	195a      	adds	r2, r3, r5
 8007810:	9217      	str	r2, [sp, #92]	; 0x5c
 8007812:	5d5a      	ldrb	r2, [r3, r5]
 8007814:	b3ae      	cbz	r6, 8007882 <_strtod_l+0x25a>
 8007816:	4683      	mov	fp, r0
 8007818:	4633      	mov	r3, r6
 800781a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800781e:	2909      	cmp	r1, #9
 8007820:	d912      	bls.n	8007848 <_strtod_l+0x220>
 8007822:	2101      	movs	r1, #1
 8007824:	e7c1      	b.n	80077aa <_strtod_l+0x182>
 8007826:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007828:	1c5a      	adds	r2, r3, #1
 800782a:	9217      	str	r2, [sp, #92]	; 0x5c
 800782c:	785a      	ldrb	r2, [r3, #1]
 800782e:	3001      	adds	r0, #1
 8007830:	2a30      	cmp	r2, #48	; 0x30
 8007832:	d0f8      	beq.n	8007826 <_strtod_l+0x1fe>
 8007834:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007838:	2b08      	cmp	r3, #8
 800783a:	f200 84b0 	bhi.w	800819e <_strtod_l+0xb76>
 800783e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007840:	930c      	str	r3, [sp, #48]	; 0x30
 8007842:	4683      	mov	fp, r0
 8007844:	2000      	movs	r0, #0
 8007846:	4603      	mov	r3, r0
 8007848:	3a30      	subs	r2, #48	; 0x30
 800784a:	f100 0101 	add.w	r1, r0, #1
 800784e:	d012      	beq.n	8007876 <_strtod_l+0x24e>
 8007850:	448b      	add	fp, r1
 8007852:	eb00 0c03 	add.w	ip, r0, r3
 8007856:	4619      	mov	r1, r3
 8007858:	250a      	movs	r5, #10
 800785a:	4561      	cmp	r1, ip
 800785c:	d113      	bne.n	8007886 <_strtod_l+0x25e>
 800785e:	1819      	adds	r1, r3, r0
 8007860:	2908      	cmp	r1, #8
 8007862:	f103 0301 	add.w	r3, r3, #1
 8007866:	4403      	add	r3, r0
 8007868:	dc1d      	bgt.n	80078a6 <_strtod_l+0x27e>
 800786a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800786c:	210a      	movs	r1, #10
 800786e:	fb01 2200 	mla	r2, r1, r0, r2
 8007872:	920a      	str	r2, [sp, #40]	; 0x28
 8007874:	2100      	movs	r1, #0
 8007876:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007878:	1c50      	adds	r0, r2, #1
 800787a:	9017      	str	r0, [sp, #92]	; 0x5c
 800787c:	7852      	ldrb	r2, [r2, #1]
 800787e:	4608      	mov	r0, r1
 8007880:	e7cb      	b.n	800781a <_strtod_l+0x1f2>
 8007882:	4630      	mov	r0, r6
 8007884:	e7d4      	b.n	8007830 <_strtod_l+0x208>
 8007886:	2908      	cmp	r1, #8
 8007888:	dc04      	bgt.n	8007894 <_strtod_l+0x26c>
 800788a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800788c:	436f      	muls	r7, r5
 800788e:	970a      	str	r7, [sp, #40]	; 0x28
 8007890:	3101      	adds	r1, #1
 8007892:	e7e2      	b.n	800785a <_strtod_l+0x232>
 8007894:	f101 0e01 	add.w	lr, r1, #1
 8007898:	f1be 0f10 	cmp.w	lr, #16
 800789c:	bfde      	ittt	le
 800789e:	9f04      	ldrle	r7, [sp, #16]
 80078a0:	436f      	mulle	r7, r5
 80078a2:	9704      	strle	r7, [sp, #16]
 80078a4:	e7f4      	b.n	8007890 <_strtod_l+0x268>
 80078a6:	2b10      	cmp	r3, #16
 80078a8:	bfdf      	itttt	le
 80078aa:	9804      	ldrle	r0, [sp, #16]
 80078ac:	210a      	movle	r1, #10
 80078ae:	fb01 2200 	mlale	r2, r1, r0, r2
 80078b2:	9204      	strle	r2, [sp, #16]
 80078b4:	e7de      	b.n	8007874 <_strtod_l+0x24c>
 80078b6:	f04f 0b00 	mov.w	fp, #0
 80078ba:	2101      	movs	r1, #1
 80078bc:	e77a      	b.n	80077b4 <_strtod_l+0x18c>
 80078be:	f04f 0e00 	mov.w	lr, #0
 80078c2:	f10a 0202 	add.w	r2, sl, #2
 80078c6:	9217      	str	r2, [sp, #92]	; 0x5c
 80078c8:	f89a 2002 	ldrb.w	r2, [sl, #2]
 80078cc:	e783      	b.n	80077d6 <_strtod_l+0x1ae>
 80078ce:	f04f 0e01 	mov.w	lr, #1
 80078d2:	e7f6      	b.n	80078c2 <_strtod_l+0x29a>
 80078d4:	0800ba80 	.word	0x0800ba80
 80078d8:	0800b82c 	.word	0x0800b82c
 80078dc:	7ff00000 	.word	0x7ff00000
 80078e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80078e2:	1c55      	adds	r5, r2, #1
 80078e4:	9517      	str	r5, [sp, #92]	; 0x5c
 80078e6:	7852      	ldrb	r2, [r2, #1]
 80078e8:	2a30      	cmp	r2, #48	; 0x30
 80078ea:	d0f9      	beq.n	80078e0 <_strtod_l+0x2b8>
 80078ec:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80078f0:	2d08      	cmp	r5, #8
 80078f2:	f63f af77 	bhi.w	80077e4 <_strtod_l+0x1bc>
 80078f6:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80078fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80078fc:	9208      	str	r2, [sp, #32]
 80078fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007900:	1c55      	adds	r5, r2, #1
 8007902:	9517      	str	r5, [sp, #92]	; 0x5c
 8007904:	7852      	ldrb	r2, [r2, #1]
 8007906:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800790a:	2f09      	cmp	r7, #9
 800790c:	d937      	bls.n	800797e <_strtod_l+0x356>
 800790e:	9f08      	ldr	r7, [sp, #32]
 8007910:	1bed      	subs	r5, r5, r7
 8007912:	2d08      	cmp	r5, #8
 8007914:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007918:	dc02      	bgt.n	8007920 <_strtod_l+0x2f8>
 800791a:	4565      	cmp	r5, ip
 800791c:	bfa8      	it	ge
 800791e:	4665      	movge	r5, ip
 8007920:	f1be 0f00 	cmp.w	lr, #0
 8007924:	d000      	beq.n	8007928 <_strtod_l+0x300>
 8007926:	426d      	negs	r5, r5
 8007928:	2b00      	cmp	r3, #0
 800792a:	d14f      	bne.n	80079cc <_strtod_l+0x3a4>
 800792c:	9b06      	ldr	r3, [sp, #24]
 800792e:	4303      	orrs	r3, r0
 8007930:	f47f aebe 	bne.w	80076b0 <_strtod_l+0x88>
 8007934:	2900      	cmp	r1, #0
 8007936:	f47f aed8 	bne.w	80076ea <_strtod_l+0xc2>
 800793a:	2a69      	cmp	r2, #105	; 0x69
 800793c:	d027      	beq.n	800798e <_strtod_l+0x366>
 800793e:	dc24      	bgt.n	800798a <_strtod_l+0x362>
 8007940:	2a49      	cmp	r2, #73	; 0x49
 8007942:	d024      	beq.n	800798e <_strtod_l+0x366>
 8007944:	2a4e      	cmp	r2, #78	; 0x4e
 8007946:	f47f aed0 	bne.w	80076ea <_strtod_l+0xc2>
 800794a:	499b      	ldr	r1, [pc, #620]	; (8007bb8 <_strtod_l+0x590>)
 800794c:	a817      	add	r0, sp, #92	; 0x5c
 800794e:	f001 fdbd 	bl	80094cc <__match>
 8007952:	2800      	cmp	r0, #0
 8007954:	f43f aec9 	beq.w	80076ea <_strtod_l+0xc2>
 8007958:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	2b28      	cmp	r3, #40	; 0x28
 800795e:	d12d      	bne.n	80079bc <_strtod_l+0x394>
 8007960:	4996      	ldr	r1, [pc, #600]	; (8007bbc <_strtod_l+0x594>)
 8007962:	aa1a      	add	r2, sp, #104	; 0x68
 8007964:	a817      	add	r0, sp, #92	; 0x5c
 8007966:	f001 fdc5 	bl	80094f4 <__hexnan>
 800796a:	2805      	cmp	r0, #5
 800796c:	d126      	bne.n	80079bc <_strtod_l+0x394>
 800796e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007970:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007974:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007978:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800797c:	e698      	b.n	80076b0 <_strtod_l+0x88>
 800797e:	250a      	movs	r5, #10
 8007980:	fb05 250c 	mla	r5, r5, ip, r2
 8007984:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8007988:	e7b9      	b.n	80078fe <_strtod_l+0x2d6>
 800798a:	2a6e      	cmp	r2, #110	; 0x6e
 800798c:	e7db      	b.n	8007946 <_strtod_l+0x31e>
 800798e:	498c      	ldr	r1, [pc, #560]	; (8007bc0 <_strtod_l+0x598>)
 8007990:	a817      	add	r0, sp, #92	; 0x5c
 8007992:	f001 fd9b 	bl	80094cc <__match>
 8007996:	2800      	cmp	r0, #0
 8007998:	f43f aea7 	beq.w	80076ea <_strtod_l+0xc2>
 800799c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800799e:	4989      	ldr	r1, [pc, #548]	; (8007bc4 <_strtod_l+0x59c>)
 80079a0:	3b01      	subs	r3, #1
 80079a2:	a817      	add	r0, sp, #92	; 0x5c
 80079a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80079a6:	f001 fd91 	bl	80094cc <__match>
 80079aa:	b910      	cbnz	r0, 80079b2 <_strtod_l+0x38a>
 80079ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079ae:	3301      	adds	r3, #1
 80079b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80079b2:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8007bd8 <_strtod_l+0x5b0>
 80079b6:	f04f 0800 	mov.w	r8, #0
 80079ba:	e679      	b.n	80076b0 <_strtod_l+0x88>
 80079bc:	4882      	ldr	r0, [pc, #520]	; (8007bc8 <_strtod_l+0x5a0>)
 80079be:	f003 f877 	bl	800aab0 <nan>
 80079c2:	ed8d 0b04 	vstr	d0, [sp, #16]
 80079c6:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80079ca:	e671      	b.n	80076b0 <_strtod_l+0x88>
 80079cc:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 80079d0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80079d4:	eba5 020b 	sub.w	r2, r5, fp
 80079d8:	2e00      	cmp	r6, #0
 80079da:	bf08      	it	eq
 80079dc:	461e      	moveq	r6, r3
 80079de:	2b10      	cmp	r3, #16
 80079e0:	ed8d 7b08 	vstr	d7, [sp, #32]
 80079e4:	9206      	str	r2, [sp, #24]
 80079e6:	461a      	mov	r2, r3
 80079e8:	bfa8      	it	ge
 80079ea:	2210      	movge	r2, #16
 80079ec:	2b09      	cmp	r3, #9
 80079ee:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80079f2:	dd0e      	ble.n	8007a12 <_strtod_l+0x3ea>
 80079f4:	4975      	ldr	r1, [pc, #468]	; (8007bcc <_strtod_l+0x5a4>)
 80079f6:	eddd 7a04 	vldr	s15, [sp, #16]
 80079fa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80079fe:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8007a02:	ed9d 5b08 	vldr	d5, [sp, #32]
 8007a06:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007a0a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8007a0e:	ec59 8b17 	vmov	r8, r9, d7
 8007a12:	2b0f      	cmp	r3, #15
 8007a14:	dc37      	bgt.n	8007a86 <_strtod_l+0x45e>
 8007a16:	9906      	ldr	r1, [sp, #24]
 8007a18:	2900      	cmp	r1, #0
 8007a1a:	f43f ae49 	beq.w	80076b0 <_strtod_l+0x88>
 8007a1e:	dd23      	ble.n	8007a68 <_strtod_l+0x440>
 8007a20:	2916      	cmp	r1, #22
 8007a22:	dc0b      	bgt.n	8007a3c <_strtod_l+0x414>
 8007a24:	4b69      	ldr	r3, [pc, #420]	; (8007bcc <_strtod_l+0x5a4>)
 8007a26:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007a2a:	ed93 7b00 	vldr	d7, [r3]
 8007a2e:	ec49 8b16 	vmov	d6, r8, r9
 8007a32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007a36:	ec59 8b17 	vmov	r8, r9, d7
 8007a3a:	e639      	b.n	80076b0 <_strtod_l+0x88>
 8007a3c:	9806      	ldr	r0, [sp, #24]
 8007a3e:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8007a42:	4281      	cmp	r1, r0
 8007a44:	db1f      	blt.n	8007a86 <_strtod_l+0x45e>
 8007a46:	4a61      	ldr	r2, [pc, #388]	; (8007bcc <_strtod_l+0x5a4>)
 8007a48:	f1c3 030f 	rsb	r3, r3, #15
 8007a4c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8007a50:	ed91 7b00 	vldr	d7, [r1]
 8007a54:	ec49 8b16 	vmov	d6, r8, r9
 8007a58:	1ac3      	subs	r3, r0, r3
 8007a5a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007a5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007a62:	ed92 6b00 	vldr	d6, [r2]
 8007a66:	e7e4      	b.n	8007a32 <_strtod_l+0x40a>
 8007a68:	9906      	ldr	r1, [sp, #24]
 8007a6a:	3116      	adds	r1, #22
 8007a6c:	db0b      	blt.n	8007a86 <_strtod_l+0x45e>
 8007a6e:	4b57      	ldr	r3, [pc, #348]	; (8007bcc <_strtod_l+0x5a4>)
 8007a70:	ebab 0505 	sub.w	r5, fp, r5
 8007a74:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007a78:	ed95 7b00 	vldr	d7, [r5]
 8007a7c:	ec49 8b16 	vmov	d6, r8, r9
 8007a80:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007a84:	e7d7      	b.n	8007a36 <_strtod_l+0x40e>
 8007a86:	9906      	ldr	r1, [sp, #24]
 8007a88:	1a9a      	subs	r2, r3, r2
 8007a8a:	440a      	add	r2, r1
 8007a8c:	2a00      	cmp	r2, #0
 8007a8e:	dd74      	ble.n	8007b7a <_strtod_l+0x552>
 8007a90:	f012 000f 	ands.w	r0, r2, #15
 8007a94:	d00a      	beq.n	8007aac <_strtod_l+0x484>
 8007a96:	494d      	ldr	r1, [pc, #308]	; (8007bcc <_strtod_l+0x5a4>)
 8007a98:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007a9c:	ed91 7b00 	vldr	d7, [r1]
 8007aa0:	ec49 8b16 	vmov	d6, r8, r9
 8007aa4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007aa8:	ec59 8b17 	vmov	r8, r9, d7
 8007aac:	f032 020f 	bics.w	r2, r2, #15
 8007ab0:	d04f      	beq.n	8007b52 <_strtod_l+0x52a>
 8007ab2:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8007ab6:	dd22      	ble.n	8007afe <_strtod_l+0x4d6>
 8007ab8:	2500      	movs	r5, #0
 8007aba:	462e      	mov	r6, r5
 8007abc:	950a      	str	r5, [sp, #40]	; 0x28
 8007abe:	462f      	mov	r7, r5
 8007ac0:	2322      	movs	r3, #34	; 0x22
 8007ac2:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8007bd8 <_strtod_l+0x5b0>
 8007ac6:	6023      	str	r3, [r4, #0]
 8007ac8:	f04f 0800 	mov.w	r8, #0
 8007acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f43f adee 	beq.w	80076b0 <_strtod_l+0x88>
 8007ad4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	f001 fe26 	bl	8009728 <_Bfree>
 8007adc:	4639      	mov	r1, r7
 8007ade:	4620      	mov	r0, r4
 8007ae0:	f001 fe22 	bl	8009728 <_Bfree>
 8007ae4:	4631      	mov	r1, r6
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f001 fe1e 	bl	8009728 <_Bfree>
 8007aec:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007aee:	4620      	mov	r0, r4
 8007af0:	f001 fe1a 	bl	8009728 <_Bfree>
 8007af4:	4629      	mov	r1, r5
 8007af6:	4620      	mov	r0, r4
 8007af8:	f001 fe16 	bl	8009728 <_Bfree>
 8007afc:	e5d8      	b.n	80076b0 <_strtod_l+0x88>
 8007afe:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8007b02:	2000      	movs	r0, #0
 8007b04:	4f32      	ldr	r7, [pc, #200]	; (8007bd0 <_strtod_l+0x5a8>)
 8007b06:	1112      	asrs	r2, r2, #4
 8007b08:	4601      	mov	r1, r0
 8007b0a:	2a01      	cmp	r2, #1
 8007b0c:	dc24      	bgt.n	8007b58 <_strtod_l+0x530>
 8007b0e:	b108      	cbz	r0, 8007b14 <_strtod_l+0x4ec>
 8007b10:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007b14:	4a2e      	ldr	r2, [pc, #184]	; (8007bd0 <_strtod_l+0x5a8>)
 8007b16:	482f      	ldr	r0, [pc, #188]	; (8007bd4 <_strtod_l+0x5ac>)
 8007b18:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8007b1c:	ed91 7b00 	vldr	d7, [r1]
 8007b20:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007b24:	ec49 8b16 	vmov	d6, r8, r9
 8007b28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007b2c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007b30:	9905      	ldr	r1, [sp, #20]
 8007b32:	4a29      	ldr	r2, [pc, #164]	; (8007bd8 <_strtod_l+0x5b0>)
 8007b34:	400a      	ands	r2, r1
 8007b36:	4282      	cmp	r2, r0
 8007b38:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007b3c:	d8bc      	bhi.n	8007ab8 <_strtod_l+0x490>
 8007b3e:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8007b42:	4282      	cmp	r2, r0
 8007b44:	bf86      	itte	hi
 8007b46:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007bdc <_strtod_l+0x5b4>
 8007b4a:	f04f 38ff 	movhi.w	r8, #4294967295
 8007b4e:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8007b52:	2200      	movs	r2, #0
 8007b54:	9204      	str	r2, [sp, #16]
 8007b56:	e07f      	b.n	8007c58 <_strtod_l+0x630>
 8007b58:	f012 0f01 	tst.w	r2, #1
 8007b5c:	d00a      	beq.n	8007b74 <_strtod_l+0x54c>
 8007b5e:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8007b62:	ed90 7b00 	vldr	d7, [r0]
 8007b66:	ed9d 6b04 	vldr	d6, [sp, #16]
 8007b6a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007b6e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007b72:	2001      	movs	r0, #1
 8007b74:	3101      	adds	r1, #1
 8007b76:	1052      	asrs	r2, r2, #1
 8007b78:	e7c7      	b.n	8007b0a <_strtod_l+0x4e2>
 8007b7a:	d0ea      	beq.n	8007b52 <_strtod_l+0x52a>
 8007b7c:	4252      	negs	r2, r2
 8007b7e:	f012 000f 	ands.w	r0, r2, #15
 8007b82:	d00a      	beq.n	8007b9a <_strtod_l+0x572>
 8007b84:	4911      	ldr	r1, [pc, #68]	; (8007bcc <_strtod_l+0x5a4>)
 8007b86:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007b8a:	ed91 7b00 	vldr	d7, [r1]
 8007b8e:	ec49 8b16 	vmov	d6, r8, r9
 8007b92:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007b96:	ec59 8b17 	vmov	r8, r9, d7
 8007b9a:	1112      	asrs	r2, r2, #4
 8007b9c:	d0d9      	beq.n	8007b52 <_strtod_l+0x52a>
 8007b9e:	2a1f      	cmp	r2, #31
 8007ba0:	dd1e      	ble.n	8007be0 <_strtod_l+0x5b8>
 8007ba2:	2500      	movs	r5, #0
 8007ba4:	462e      	mov	r6, r5
 8007ba6:	950a      	str	r5, [sp, #40]	; 0x28
 8007ba8:	462f      	mov	r7, r5
 8007baa:	2322      	movs	r3, #34	; 0x22
 8007bac:	f04f 0800 	mov.w	r8, #0
 8007bb0:	f04f 0900 	mov.w	r9, #0
 8007bb4:	6023      	str	r3, [r4, #0]
 8007bb6:	e789      	b.n	8007acc <_strtod_l+0x4a4>
 8007bb8:	0800b801 	.word	0x0800b801
 8007bbc:	0800b840 	.word	0x0800b840
 8007bc0:	0800b7f9 	.word	0x0800b7f9
 8007bc4:	0800b984 	.word	0x0800b984
 8007bc8:	0800bc5b 	.word	0x0800bc5b
 8007bcc:	0800bb20 	.word	0x0800bb20
 8007bd0:	0800baf8 	.word	0x0800baf8
 8007bd4:	7ca00000 	.word	0x7ca00000
 8007bd8:	7ff00000 	.word	0x7ff00000
 8007bdc:	7fefffff 	.word	0x7fefffff
 8007be0:	f012 0110 	ands.w	r1, r2, #16
 8007be4:	bf18      	it	ne
 8007be6:	216a      	movne	r1, #106	; 0x6a
 8007be8:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8007bec:	9104      	str	r1, [sp, #16]
 8007bee:	49c0      	ldr	r1, [pc, #768]	; (8007ef0 <_strtod_l+0x8c8>)
 8007bf0:	2000      	movs	r0, #0
 8007bf2:	07d7      	lsls	r7, r2, #31
 8007bf4:	d508      	bpl.n	8007c08 <_strtod_l+0x5e0>
 8007bf6:	ed9d 6b08 	vldr	d6, [sp, #32]
 8007bfa:	ed91 7b00 	vldr	d7, [r1]
 8007bfe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007c02:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007c06:	2001      	movs	r0, #1
 8007c08:	1052      	asrs	r2, r2, #1
 8007c0a:	f101 0108 	add.w	r1, r1, #8
 8007c0e:	d1f0      	bne.n	8007bf2 <_strtod_l+0x5ca>
 8007c10:	b108      	cbz	r0, 8007c16 <_strtod_l+0x5ee>
 8007c12:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8007c16:	9a04      	ldr	r2, [sp, #16]
 8007c18:	b1ba      	cbz	r2, 8007c4a <_strtod_l+0x622>
 8007c1a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007c1e:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8007c22:	2a00      	cmp	r2, #0
 8007c24:	4649      	mov	r1, r9
 8007c26:	dd10      	ble.n	8007c4a <_strtod_l+0x622>
 8007c28:	2a1f      	cmp	r2, #31
 8007c2a:	f340 8132 	ble.w	8007e92 <_strtod_l+0x86a>
 8007c2e:	2a34      	cmp	r2, #52	; 0x34
 8007c30:	bfde      	ittt	le
 8007c32:	3a20      	suble	r2, #32
 8007c34:	f04f 30ff 	movle.w	r0, #4294967295
 8007c38:	fa00 f202 	lslle.w	r2, r0, r2
 8007c3c:	f04f 0800 	mov.w	r8, #0
 8007c40:	bfcc      	ite	gt
 8007c42:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007c46:	ea02 0901 	andle.w	r9, r2, r1
 8007c4a:	ec49 8b17 	vmov	d7, r8, r9
 8007c4e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c56:	d0a4      	beq.n	8007ba2 <_strtod_l+0x57a>
 8007c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c5a:	9200      	str	r2, [sp, #0]
 8007c5c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007c5e:	4632      	mov	r2, r6
 8007c60:	4620      	mov	r0, r4
 8007c62:	f001 fdcd 	bl	8009800 <__s2b>
 8007c66:	900a      	str	r0, [sp, #40]	; 0x28
 8007c68:	2800      	cmp	r0, #0
 8007c6a:	f43f af25 	beq.w	8007ab8 <_strtod_l+0x490>
 8007c6e:	9b06      	ldr	r3, [sp, #24]
 8007c70:	ebab 0505 	sub.w	r5, fp, r5
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	bfb4      	ite	lt
 8007c78:	462b      	movlt	r3, r5
 8007c7a:	2300      	movge	r3, #0
 8007c7c:	930c      	str	r3, [sp, #48]	; 0x30
 8007c7e:	9b06      	ldr	r3, [sp, #24]
 8007c80:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8007ed8 <_strtod_l+0x8b0>
 8007c84:	ed9f ab96 	vldr	d10, [pc, #600]	; 8007ee0 <_strtod_l+0x8b8>
 8007c88:	ed9f bb97 	vldr	d11, [pc, #604]	; 8007ee8 <_strtod_l+0x8c0>
 8007c8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007c90:	2500      	movs	r5, #0
 8007c92:	9312      	str	r3, [sp, #72]	; 0x48
 8007c94:	462e      	mov	r6, r5
 8007c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c98:	4620      	mov	r0, r4
 8007c9a:	6859      	ldr	r1, [r3, #4]
 8007c9c:	f001 fd04 	bl	80096a8 <_Balloc>
 8007ca0:	4607      	mov	r7, r0
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	f43f af0c 	beq.w	8007ac0 <_strtod_l+0x498>
 8007ca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007caa:	691a      	ldr	r2, [r3, #16]
 8007cac:	3202      	adds	r2, #2
 8007cae:	f103 010c 	add.w	r1, r3, #12
 8007cb2:	0092      	lsls	r2, r2, #2
 8007cb4:	300c      	adds	r0, #12
 8007cb6:	f001 fce9 	bl	800968c <memcpy>
 8007cba:	ec49 8b10 	vmov	d0, r8, r9
 8007cbe:	aa1a      	add	r2, sp, #104	; 0x68
 8007cc0:	a919      	add	r1, sp, #100	; 0x64
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8007cc8:	f002 f8d6 	bl	8009e78 <__d2b>
 8007ccc:	9018      	str	r0, [sp, #96]	; 0x60
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	f43f aef6 	beq.w	8007ac0 <_strtod_l+0x498>
 8007cd4:	2101      	movs	r1, #1
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	f001 fe2c 	bl	8009934 <__i2b>
 8007cdc:	4606      	mov	r6, r0
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	f43f aeee 	beq.w	8007ac0 <_strtod_l+0x498>
 8007ce4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007ce6:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	bfab      	itete	ge
 8007cec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8007cee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8007cf0:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 8007cf4:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8007cf8:	bfac      	ite	ge
 8007cfa:	eb03 0b02 	addge.w	fp, r3, r2
 8007cfe:	eba2 0a03 	sublt.w	sl, r2, r3
 8007d02:	9a04      	ldr	r2, [sp, #16]
 8007d04:	1a9b      	subs	r3, r3, r2
 8007d06:	440b      	add	r3, r1
 8007d08:	4a7a      	ldr	r2, [pc, #488]	; (8007ef4 <_strtod_l+0x8cc>)
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8007d12:	f280 80d1 	bge.w	8007eb8 <_strtod_l+0x890>
 8007d16:	1ad2      	subs	r2, r2, r3
 8007d18:	2a1f      	cmp	r2, #31
 8007d1a:	eba1 0102 	sub.w	r1, r1, r2
 8007d1e:	f04f 0001 	mov.w	r0, #1
 8007d22:	f300 80bd 	bgt.w	8007ea0 <_strtod_l+0x878>
 8007d26:	fa00 f302 	lsl.w	r3, r0, r2
 8007d2a:	930e      	str	r3, [sp, #56]	; 0x38
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	930d      	str	r3, [sp, #52]	; 0x34
 8007d30:	eb0b 0301 	add.w	r3, fp, r1
 8007d34:	9a04      	ldr	r2, [sp, #16]
 8007d36:	459b      	cmp	fp, r3
 8007d38:	448a      	add	sl, r1
 8007d3a:	4492      	add	sl, r2
 8007d3c:	465a      	mov	r2, fp
 8007d3e:	bfa8      	it	ge
 8007d40:	461a      	movge	r2, r3
 8007d42:	4552      	cmp	r2, sl
 8007d44:	bfa8      	it	ge
 8007d46:	4652      	movge	r2, sl
 8007d48:	2a00      	cmp	r2, #0
 8007d4a:	bfc2      	ittt	gt
 8007d4c:	1a9b      	subgt	r3, r3, r2
 8007d4e:	ebaa 0a02 	subgt.w	sl, sl, r2
 8007d52:	ebab 0b02 	subgt.w	fp, fp, r2
 8007d56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d58:	2a00      	cmp	r2, #0
 8007d5a:	dd18      	ble.n	8007d8e <_strtod_l+0x766>
 8007d5c:	4631      	mov	r1, r6
 8007d5e:	4620      	mov	r0, r4
 8007d60:	9315      	str	r3, [sp, #84]	; 0x54
 8007d62:	f001 fea3 	bl	8009aac <__pow5mult>
 8007d66:	4606      	mov	r6, r0
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	f43f aea9 	beq.w	8007ac0 <_strtod_l+0x498>
 8007d6e:	4601      	mov	r1, r0
 8007d70:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007d72:	4620      	mov	r0, r4
 8007d74:	f001 fdf4 	bl	8009960 <__multiply>
 8007d78:	9014      	str	r0, [sp, #80]	; 0x50
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	f43f aea0 	beq.w	8007ac0 <_strtod_l+0x498>
 8007d80:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d82:	4620      	mov	r0, r4
 8007d84:	f001 fcd0 	bl	8009728 <_Bfree>
 8007d88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d8c:	9218      	str	r2, [sp, #96]	; 0x60
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f300 8097 	bgt.w	8007ec2 <_strtod_l+0x89a>
 8007d94:	9b06      	ldr	r3, [sp, #24]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	dd08      	ble.n	8007dac <_strtod_l+0x784>
 8007d9a:	4639      	mov	r1, r7
 8007d9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d9e:	4620      	mov	r0, r4
 8007da0:	f001 fe84 	bl	8009aac <__pow5mult>
 8007da4:	4607      	mov	r7, r0
 8007da6:	2800      	cmp	r0, #0
 8007da8:	f43f ae8a 	beq.w	8007ac0 <_strtod_l+0x498>
 8007dac:	f1ba 0f00 	cmp.w	sl, #0
 8007db0:	dd08      	ble.n	8007dc4 <_strtod_l+0x79c>
 8007db2:	4639      	mov	r1, r7
 8007db4:	4652      	mov	r2, sl
 8007db6:	4620      	mov	r0, r4
 8007db8:	f001 fed2 	bl	8009b60 <__lshift>
 8007dbc:	4607      	mov	r7, r0
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	f43f ae7e 	beq.w	8007ac0 <_strtod_l+0x498>
 8007dc4:	f1bb 0f00 	cmp.w	fp, #0
 8007dc8:	dd08      	ble.n	8007ddc <_strtod_l+0x7b4>
 8007dca:	4631      	mov	r1, r6
 8007dcc:	465a      	mov	r2, fp
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f001 fec6 	bl	8009b60 <__lshift>
 8007dd4:	4606      	mov	r6, r0
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	f43f ae72 	beq.w	8007ac0 <_strtod_l+0x498>
 8007ddc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007dde:	463a      	mov	r2, r7
 8007de0:	4620      	mov	r0, r4
 8007de2:	f001 ff45 	bl	8009c70 <__mdiff>
 8007de6:	4605      	mov	r5, r0
 8007de8:	2800      	cmp	r0, #0
 8007dea:	f43f ae69 	beq.w	8007ac0 <_strtod_l+0x498>
 8007dee:	2300      	movs	r3, #0
 8007df0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8007df4:	60c3      	str	r3, [r0, #12]
 8007df6:	4631      	mov	r1, r6
 8007df8:	f001 ff1e 	bl	8009c38 <__mcmp>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	da7f      	bge.n	8007f00 <_strtod_l+0x8d8>
 8007e00:	ea5a 0308 	orrs.w	r3, sl, r8
 8007e04:	f040 80a5 	bne.w	8007f52 <_strtod_l+0x92a>
 8007e08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f040 80a0 	bne.w	8007f52 <_strtod_l+0x92a>
 8007e12:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007e16:	0d1b      	lsrs	r3, r3, #20
 8007e18:	051b      	lsls	r3, r3, #20
 8007e1a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007e1e:	f240 8098 	bls.w	8007f52 <_strtod_l+0x92a>
 8007e22:	696b      	ldr	r3, [r5, #20]
 8007e24:	b91b      	cbnz	r3, 8007e2e <_strtod_l+0x806>
 8007e26:	692b      	ldr	r3, [r5, #16]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	f340 8092 	ble.w	8007f52 <_strtod_l+0x92a>
 8007e2e:	4629      	mov	r1, r5
 8007e30:	2201      	movs	r2, #1
 8007e32:	4620      	mov	r0, r4
 8007e34:	f001 fe94 	bl	8009b60 <__lshift>
 8007e38:	4631      	mov	r1, r6
 8007e3a:	4605      	mov	r5, r0
 8007e3c:	f001 fefc 	bl	8009c38 <__mcmp>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	f340 8086 	ble.w	8007f52 <_strtod_l+0x92a>
 8007e46:	9904      	ldr	r1, [sp, #16]
 8007e48:	4a2b      	ldr	r2, [pc, #172]	; (8007ef8 <_strtod_l+0x8d0>)
 8007e4a:	464b      	mov	r3, r9
 8007e4c:	2900      	cmp	r1, #0
 8007e4e:	f000 80a1 	beq.w	8007f94 <_strtod_l+0x96c>
 8007e52:	ea02 0109 	and.w	r1, r2, r9
 8007e56:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007e5a:	f300 809b 	bgt.w	8007f94 <_strtod_l+0x96c>
 8007e5e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007e62:	f77f aea2 	ble.w	8007baa <_strtod_l+0x582>
 8007e66:	4a25      	ldr	r2, [pc, #148]	; (8007efc <_strtod_l+0x8d4>)
 8007e68:	2300      	movs	r3, #0
 8007e6a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8007e6e:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8007e72:	ec49 8b17 	vmov	d7, r8, r9
 8007e76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007e7a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007e7e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	bf08      	it	eq
 8007e86:	2322      	moveq	r3, #34	; 0x22
 8007e88:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007e8c:	bf08      	it	eq
 8007e8e:	6023      	streq	r3, [r4, #0]
 8007e90:	e620      	b.n	8007ad4 <_strtod_l+0x4ac>
 8007e92:	f04f 31ff 	mov.w	r1, #4294967295
 8007e96:	fa01 f202 	lsl.w	r2, r1, r2
 8007e9a:	ea02 0808 	and.w	r8, r2, r8
 8007e9e:	e6d4      	b.n	8007c4a <_strtod_l+0x622>
 8007ea0:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8007ea4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8007ea8:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8007eac:	33e2      	adds	r3, #226	; 0xe2
 8007eae:	fa00 f303 	lsl.w	r3, r0, r3
 8007eb2:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8007eb6:	e73b      	b.n	8007d30 <_strtod_l+0x708>
 8007eb8:	2000      	movs	r0, #0
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8007ec0:	e736      	b.n	8007d30 <_strtod_l+0x708>
 8007ec2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	f001 fe4a 	bl	8009b60 <__lshift>
 8007ecc:	9018      	str	r0, [sp, #96]	; 0x60
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	f47f af60 	bne.w	8007d94 <_strtod_l+0x76c>
 8007ed4:	e5f4      	b.n	8007ac0 <_strtod_l+0x498>
 8007ed6:	bf00      	nop
 8007ed8:	94a03595 	.word	0x94a03595
 8007edc:	3fcfffff 	.word	0x3fcfffff
 8007ee0:	94a03595 	.word	0x94a03595
 8007ee4:	3fdfffff 	.word	0x3fdfffff
 8007ee8:	35afe535 	.word	0x35afe535
 8007eec:	3fe00000 	.word	0x3fe00000
 8007ef0:	0800b858 	.word	0x0800b858
 8007ef4:	fffffc02 	.word	0xfffffc02
 8007ef8:	7ff00000 	.word	0x7ff00000
 8007efc:	39500000 	.word	0x39500000
 8007f00:	46cb      	mov	fp, r9
 8007f02:	d165      	bne.n	8007fd0 <_strtod_l+0x9a8>
 8007f04:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f08:	f1ba 0f00 	cmp.w	sl, #0
 8007f0c:	d02a      	beq.n	8007f64 <_strtod_l+0x93c>
 8007f0e:	4aaa      	ldr	r2, [pc, #680]	; (80081b8 <_strtod_l+0xb90>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d12b      	bne.n	8007f6c <_strtod_l+0x944>
 8007f14:	9b04      	ldr	r3, [sp, #16]
 8007f16:	4641      	mov	r1, r8
 8007f18:	b1fb      	cbz	r3, 8007f5a <_strtod_l+0x932>
 8007f1a:	4aa8      	ldr	r2, [pc, #672]	; (80081bc <_strtod_l+0xb94>)
 8007f1c:	ea09 0202 	and.w	r2, r9, r2
 8007f20:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007f24:	f04f 30ff 	mov.w	r0, #4294967295
 8007f28:	d81a      	bhi.n	8007f60 <_strtod_l+0x938>
 8007f2a:	0d12      	lsrs	r2, r2, #20
 8007f2c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007f30:	fa00 f303 	lsl.w	r3, r0, r3
 8007f34:	4299      	cmp	r1, r3
 8007f36:	d119      	bne.n	8007f6c <_strtod_l+0x944>
 8007f38:	4ba1      	ldr	r3, [pc, #644]	; (80081c0 <_strtod_l+0xb98>)
 8007f3a:	459b      	cmp	fp, r3
 8007f3c:	d102      	bne.n	8007f44 <_strtod_l+0x91c>
 8007f3e:	3101      	adds	r1, #1
 8007f40:	f43f adbe 	beq.w	8007ac0 <_strtod_l+0x498>
 8007f44:	4b9d      	ldr	r3, [pc, #628]	; (80081bc <_strtod_l+0xb94>)
 8007f46:	ea0b 0303 	and.w	r3, fp, r3
 8007f4a:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007f4e:	f04f 0800 	mov.w	r8, #0
 8007f52:	9b04      	ldr	r3, [sp, #16]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d186      	bne.n	8007e66 <_strtod_l+0x83e>
 8007f58:	e5bc      	b.n	8007ad4 <_strtod_l+0x4ac>
 8007f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f5e:	e7e9      	b.n	8007f34 <_strtod_l+0x90c>
 8007f60:	4603      	mov	r3, r0
 8007f62:	e7e7      	b.n	8007f34 <_strtod_l+0x90c>
 8007f64:	ea53 0308 	orrs.w	r3, r3, r8
 8007f68:	f43f af6d 	beq.w	8007e46 <_strtod_l+0x81e>
 8007f6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f6e:	b1db      	cbz	r3, 8007fa8 <_strtod_l+0x980>
 8007f70:	ea13 0f0b 	tst.w	r3, fp
 8007f74:	d0ed      	beq.n	8007f52 <_strtod_l+0x92a>
 8007f76:	9a04      	ldr	r2, [sp, #16]
 8007f78:	4640      	mov	r0, r8
 8007f7a:	4649      	mov	r1, r9
 8007f7c:	f1ba 0f00 	cmp.w	sl, #0
 8007f80:	d016      	beq.n	8007fb0 <_strtod_l+0x988>
 8007f82:	f7ff fb36 	bl	80075f2 <sulp>
 8007f86:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007f8a:	ee37 7b00 	vadd.f64	d7, d7, d0
 8007f8e:	ec59 8b17 	vmov	r8, r9, d7
 8007f92:	e7de      	b.n	8007f52 <_strtod_l+0x92a>
 8007f94:	4013      	ands	r3, r2
 8007f96:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007f9a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007f9e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007fa2:	f04f 38ff 	mov.w	r8, #4294967295
 8007fa6:	e7d4      	b.n	8007f52 <_strtod_l+0x92a>
 8007fa8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007faa:	ea13 0f08 	tst.w	r3, r8
 8007fae:	e7e1      	b.n	8007f74 <_strtod_l+0x94c>
 8007fb0:	f7ff fb1f 	bl	80075f2 <sulp>
 8007fb4:	ed9d 7b08 	vldr	d7, [sp, #32]
 8007fb8:	ee37 7b40 	vsub.f64	d7, d7, d0
 8007fbc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007fc0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fc8:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8007fcc:	d1c1      	bne.n	8007f52 <_strtod_l+0x92a>
 8007fce:	e5ec      	b.n	8007baa <_strtod_l+0x582>
 8007fd0:	4631      	mov	r1, r6
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	f001 ffac 	bl	8009f30 <__ratio>
 8007fd8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8007fdc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fe4:	d867      	bhi.n	80080b6 <_strtod_l+0xa8e>
 8007fe6:	f1ba 0f00 	cmp.w	sl, #0
 8007fea:	d044      	beq.n	8008076 <_strtod_l+0xa4e>
 8007fec:	4b75      	ldr	r3, [pc, #468]	; (80081c4 <_strtod_l+0xb9c>)
 8007fee:	2200      	movs	r2, #0
 8007ff0:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8007ff4:	4971      	ldr	r1, [pc, #452]	; (80081bc <_strtod_l+0xb94>)
 8007ff6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80081d0 <_strtod_l+0xba8>
 8007ffa:	ea0b 0001 	and.w	r0, fp, r1
 8007ffe:	4560      	cmp	r0, ip
 8008000:	900d      	str	r0, [sp, #52]	; 0x34
 8008002:	f040 808b 	bne.w	800811c <_strtod_l+0xaf4>
 8008006:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800800a:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800800e:	ec49 8b10 	vmov	d0, r8, r9
 8008012:	ec43 2b1c 	vmov	d12, r2, r3
 8008016:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800801a:	f001 feb1 	bl	8009d80 <__ulp>
 800801e:	ec49 8b1d 	vmov	d13, r8, r9
 8008022:	eeac db00 	vfma.f64	d13, d12, d0
 8008026:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800802a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800802c:	4963      	ldr	r1, [pc, #396]	; (80081bc <_strtod_l+0xb94>)
 800802e:	4a66      	ldr	r2, [pc, #408]	; (80081c8 <_strtod_l+0xba0>)
 8008030:	4019      	ands	r1, r3
 8008032:	4291      	cmp	r1, r2
 8008034:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8008038:	d947      	bls.n	80080ca <_strtod_l+0xaa2>
 800803a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800803c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008040:	4293      	cmp	r3, r2
 8008042:	d103      	bne.n	800804c <_strtod_l+0xa24>
 8008044:	9b08      	ldr	r3, [sp, #32]
 8008046:	3301      	adds	r3, #1
 8008048:	f43f ad3a 	beq.w	8007ac0 <_strtod_l+0x498>
 800804c:	f8df 9170 	ldr.w	r9, [pc, #368]	; 80081c0 <_strtod_l+0xb98>
 8008050:	f04f 38ff 	mov.w	r8, #4294967295
 8008054:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008056:	4620      	mov	r0, r4
 8008058:	f001 fb66 	bl	8009728 <_Bfree>
 800805c:	4639      	mov	r1, r7
 800805e:	4620      	mov	r0, r4
 8008060:	f001 fb62 	bl	8009728 <_Bfree>
 8008064:	4631      	mov	r1, r6
 8008066:	4620      	mov	r0, r4
 8008068:	f001 fb5e 	bl	8009728 <_Bfree>
 800806c:	4629      	mov	r1, r5
 800806e:	4620      	mov	r0, r4
 8008070:	f001 fb5a 	bl	8009728 <_Bfree>
 8008074:	e60f      	b.n	8007c96 <_strtod_l+0x66e>
 8008076:	f1b8 0f00 	cmp.w	r8, #0
 800807a:	d112      	bne.n	80080a2 <_strtod_l+0xa7a>
 800807c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008080:	b9b3      	cbnz	r3, 80080b0 <_strtod_l+0xa88>
 8008082:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8008086:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800808a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800808e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8008092:	d401      	bmi.n	8008098 <_strtod_l+0xa70>
 8008094:	ee20 8b08 	vmul.f64	d8, d0, d8
 8008098:	eeb1 7b48 	vneg.f64	d7, d8
 800809c:	ec53 2b17 	vmov	r2, r3, d7
 80080a0:	e7a8      	b.n	8007ff4 <_strtod_l+0x9cc>
 80080a2:	f1b8 0f01 	cmp.w	r8, #1
 80080a6:	d103      	bne.n	80080b0 <_strtod_l+0xa88>
 80080a8:	f1b9 0f00 	cmp.w	r9, #0
 80080ac:	f43f ad7d 	beq.w	8007baa <_strtod_l+0x582>
 80080b0:	4b46      	ldr	r3, [pc, #280]	; (80081cc <_strtod_l+0xba4>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	e79c      	b.n	8007ff0 <_strtod_l+0x9c8>
 80080b6:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 80080ba:	ee20 8b08 	vmul.f64	d8, d0, d8
 80080be:	f1ba 0f00 	cmp.w	sl, #0
 80080c2:	d0e9      	beq.n	8008098 <_strtod_l+0xa70>
 80080c4:	ec53 2b18 	vmov	r2, r3, d8
 80080c8:	e794      	b.n	8007ff4 <_strtod_l+0x9cc>
 80080ca:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80080ce:	9b04      	ldr	r3, [sp, #16]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d1bf      	bne.n	8008054 <_strtod_l+0xa2c>
 80080d4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80080d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80080da:	0d1b      	lsrs	r3, r3, #20
 80080dc:	051b      	lsls	r3, r3, #20
 80080de:	429a      	cmp	r2, r3
 80080e0:	d1b8      	bne.n	8008054 <_strtod_l+0xa2c>
 80080e2:	ec51 0b18 	vmov	r0, r1, d8
 80080e6:	f7f8 fad7 	bl	8000698 <__aeabi_d2lz>
 80080ea:	f7f8 fa8f 	bl	800060c <__aeabi_l2d>
 80080ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080f2:	ec41 0b17 	vmov	d7, r0, r1
 80080f6:	ea43 0308 	orr.w	r3, r3, r8
 80080fa:	ea53 030a 	orrs.w	r3, r3, sl
 80080fe:	ee38 8b47 	vsub.f64	d8, d8, d7
 8008102:	d03e      	beq.n	8008182 <_strtod_l+0xb5a>
 8008104:	eeb4 8bca 	vcmpe.f64	d8, d10
 8008108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800810c:	f53f ace2 	bmi.w	8007ad4 <_strtod_l+0x4ac>
 8008110:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8008114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008118:	dd9c      	ble.n	8008054 <_strtod_l+0xa2c>
 800811a:	e4db      	b.n	8007ad4 <_strtod_l+0x4ac>
 800811c:	9904      	ldr	r1, [sp, #16]
 800811e:	b301      	cbz	r1, 8008162 <_strtod_l+0xb3a>
 8008120:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008122:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8008126:	d81c      	bhi.n	8008162 <_strtod_l+0xb3a>
 8008128:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80081b0 <_strtod_l+0xb88>
 800812c:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008134:	d811      	bhi.n	800815a <_strtod_l+0xb32>
 8008136:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800813a:	ee18 3a10 	vmov	r3, s16
 800813e:	2b01      	cmp	r3, #1
 8008140:	bf38      	it	cc
 8008142:	2301      	movcc	r3, #1
 8008144:	ee08 3a10 	vmov	s16, r3
 8008148:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800814c:	f1ba 0f00 	cmp.w	sl, #0
 8008150:	d114      	bne.n	800817c <_strtod_l+0xb54>
 8008152:	eeb1 7b48 	vneg.f64	d7, d8
 8008156:	ec53 2b17 	vmov	r2, r3, d7
 800815a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800815c:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8008160:	1a0b      	subs	r3, r1, r0
 8008162:	ed9d 0b08 	vldr	d0, [sp, #32]
 8008166:	ec43 2b1c 	vmov	d12, r2, r3
 800816a:	f001 fe09 	bl	8009d80 <__ulp>
 800816e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8008172:	eeac 7b00 	vfma.f64	d7, d12, d0
 8008176:	ec59 8b17 	vmov	r8, r9, d7
 800817a:	e7a8      	b.n	80080ce <_strtod_l+0xaa6>
 800817c:	ec53 2b18 	vmov	r2, r3, d8
 8008180:	e7eb      	b.n	800815a <_strtod_l+0xb32>
 8008182:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8008186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800818a:	f57f af63 	bpl.w	8008054 <_strtod_l+0xa2c>
 800818e:	e4a1      	b.n	8007ad4 <_strtod_l+0x4ac>
 8008190:	2300      	movs	r3, #0
 8008192:	930b      	str	r3, [sp, #44]	; 0x2c
 8008194:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008196:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008198:	6013      	str	r3, [r2, #0]
 800819a:	f7ff ba8d 	b.w	80076b8 <_strtod_l+0x90>
 800819e:	2a65      	cmp	r2, #101	; 0x65
 80081a0:	f43f ab89 	beq.w	80078b6 <_strtod_l+0x28e>
 80081a4:	2a45      	cmp	r2, #69	; 0x45
 80081a6:	f43f ab86 	beq.w	80078b6 <_strtod_l+0x28e>
 80081aa:	2101      	movs	r1, #1
 80081ac:	f7ff bbbe 	b.w	800792c <_strtod_l+0x304>
 80081b0:	ffc00000 	.word	0xffc00000
 80081b4:	41dfffff 	.word	0x41dfffff
 80081b8:	000fffff 	.word	0x000fffff
 80081bc:	7ff00000 	.word	0x7ff00000
 80081c0:	7fefffff 	.word	0x7fefffff
 80081c4:	3ff00000 	.word	0x3ff00000
 80081c8:	7c9fffff 	.word	0x7c9fffff
 80081cc:	bff00000 	.word	0xbff00000
 80081d0:	7fe00000 	.word	0x7fe00000

080081d4 <_strtod_r>:
 80081d4:	4b01      	ldr	r3, [pc, #4]	; (80081dc <_strtod_r+0x8>)
 80081d6:	f7ff ba27 	b.w	8007628 <_strtod_l>
 80081da:	bf00      	nop
 80081dc:	20000088 	.word	0x20000088

080081e0 <_strtol_l.isra.0>:
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e6:	d001      	beq.n	80081ec <_strtol_l.isra.0+0xc>
 80081e8:	2b24      	cmp	r3, #36	; 0x24
 80081ea:	d906      	bls.n	80081fa <_strtol_l.isra.0+0x1a>
 80081ec:	f7fe fabc 	bl	8006768 <__errno>
 80081f0:	2316      	movs	r3, #22
 80081f2:	6003      	str	r3, [r0, #0]
 80081f4:	2000      	movs	r0, #0
 80081f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081fa:	4f3a      	ldr	r7, [pc, #232]	; (80082e4 <_strtol_l.isra.0+0x104>)
 80081fc:	468e      	mov	lr, r1
 80081fe:	4676      	mov	r6, lr
 8008200:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008204:	5de5      	ldrb	r5, [r4, r7]
 8008206:	f015 0508 	ands.w	r5, r5, #8
 800820a:	d1f8      	bne.n	80081fe <_strtol_l.isra.0+0x1e>
 800820c:	2c2d      	cmp	r4, #45	; 0x2d
 800820e:	d134      	bne.n	800827a <_strtol_l.isra.0+0x9a>
 8008210:	f89e 4000 	ldrb.w	r4, [lr]
 8008214:	f04f 0801 	mov.w	r8, #1
 8008218:	f106 0e02 	add.w	lr, r6, #2
 800821c:	2b00      	cmp	r3, #0
 800821e:	d05c      	beq.n	80082da <_strtol_l.isra.0+0xfa>
 8008220:	2b10      	cmp	r3, #16
 8008222:	d10c      	bne.n	800823e <_strtol_l.isra.0+0x5e>
 8008224:	2c30      	cmp	r4, #48	; 0x30
 8008226:	d10a      	bne.n	800823e <_strtol_l.isra.0+0x5e>
 8008228:	f89e 4000 	ldrb.w	r4, [lr]
 800822c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008230:	2c58      	cmp	r4, #88	; 0x58
 8008232:	d14d      	bne.n	80082d0 <_strtol_l.isra.0+0xf0>
 8008234:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008238:	2310      	movs	r3, #16
 800823a:	f10e 0e02 	add.w	lr, lr, #2
 800823e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008242:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008246:	2600      	movs	r6, #0
 8008248:	fbbc f9f3 	udiv	r9, ip, r3
 800824c:	4635      	mov	r5, r6
 800824e:	fb03 ca19 	mls	sl, r3, r9, ip
 8008252:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008256:	2f09      	cmp	r7, #9
 8008258:	d818      	bhi.n	800828c <_strtol_l.isra.0+0xac>
 800825a:	463c      	mov	r4, r7
 800825c:	42a3      	cmp	r3, r4
 800825e:	dd24      	ble.n	80082aa <_strtol_l.isra.0+0xca>
 8008260:	2e00      	cmp	r6, #0
 8008262:	db1f      	blt.n	80082a4 <_strtol_l.isra.0+0xc4>
 8008264:	45a9      	cmp	r9, r5
 8008266:	d31d      	bcc.n	80082a4 <_strtol_l.isra.0+0xc4>
 8008268:	d101      	bne.n	800826e <_strtol_l.isra.0+0x8e>
 800826a:	45a2      	cmp	sl, r4
 800826c:	db1a      	blt.n	80082a4 <_strtol_l.isra.0+0xc4>
 800826e:	fb05 4503 	mla	r5, r5, r3, r4
 8008272:	2601      	movs	r6, #1
 8008274:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008278:	e7eb      	b.n	8008252 <_strtol_l.isra.0+0x72>
 800827a:	2c2b      	cmp	r4, #43	; 0x2b
 800827c:	bf08      	it	eq
 800827e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008282:	46a8      	mov	r8, r5
 8008284:	bf08      	it	eq
 8008286:	f106 0e02 	addeq.w	lr, r6, #2
 800828a:	e7c7      	b.n	800821c <_strtol_l.isra.0+0x3c>
 800828c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008290:	2f19      	cmp	r7, #25
 8008292:	d801      	bhi.n	8008298 <_strtol_l.isra.0+0xb8>
 8008294:	3c37      	subs	r4, #55	; 0x37
 8008296:	e7e1      	b.n	800825c <_strtol_l.isra.0+0x7c>
 8008298:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800829c:	2f19      	cmp	r7, #25
 800829e:	d804      	bhi.n	80082aa <_strtol_l.isra.0+0xca>
 80082a0:	3c57      	subs	r4, #87	; 0x57
 80082a2:	e7db      	b.n	800825c <_strtol_l.isra.0+0x7c>
 80082a4:	f04f 36ff 	mov.w	r6, #4294967295
 80082a8:	e7e4      	b.n	8008274 <_strtol_l.isra.0+0x94>
 80082aa:	2e00      	cmp	r6, #0
 80082ac:	da05      	bge.n	80082ba <_strtol_l.isra.0+0xda>
 80082ae:	2322      	movs	r3, #34	; 0x22
 80082b0:	6003      	str	r3, [r0, #0]
 80082b2:	4665      	mov	r5, ip
 80082b4:	b942      	cbnz	r2, 80082c8 <_strtol_l.isra.0+0xe8>
 80082b6:	4628      	mov	r0, r5
 80082b8:	e79d      	b.n	80081f6 <_strtol_l.isra.0+0x16>
 80082ba:	f1b8 0f00 	cmp.w	r8, #0
 80082be:	d000      	beq.n	80082c2 <_strtol_l.isra.0+0xe2>
 80082c0:	426d      	negs	r5, r5
 80082c2:	2a00      	cmp	r2, #0
 80082c4:	d0f7      	beq.n	80082b6 <_strtol_l.isra.0+0xd6>
 80082c6:	b10e      	cbz	r6, 80082cc <_strtol_l.isra.0+0xec>
 80082c8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80082cc:	6011      	str	r1, [r2, #0]
 80082ce:	e7f2      	b.n	80082b6 <_strtol_l.isra.0+0xd6>
 80082d0:	2430      	movs	r4, #48	; 0x30
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1b3      	bne.n	800823e <_strtol_l.isra.0+0x5e>
 80082d6:	2308      	movs	r3, #8
 80082d8:	e7b1      	b.n	800823e <_strtol_l.isra.0+0x5e>
 80082da:	2c30      	cmp	r4, #48	; 0x30
 80082dc:	d0a4      	beq.n	8008228 <_strtol_l.isra.0+0x48>
 80082de:	230a      	movs	r3, #10
 80082e0:	e7ad      	b.n	800823e <_strtol_l.isra.0+0x5e>
 80082e2:	bf00      	nop
 80082e4:	0800b881 	.word	0x0800b881

080082e8 <_strtol_r>:
 80082e8:	f7ff bf7a 	b.w	80081e0 <_strtol_l.isra.0>

080082ec <_write_r>:
 80082ec:	b538      	push	{r3, r4, r5, lr}
 80082ee:	4d07      	ldr	r5, [pc, #28]	; (800830c <_write_r+0x20>)
 80082f0:	4604      	mov	r4, r0
 80082f2:	4608      	mov	r0, r1
 80082f4:	4611      	mov	r1, r2
 80082f6:	2200      	movs	r2, #0
 80082f8:	602a      	str	r2, [r5, #0]
 80082fa:	461a      	mov	r2, r3
 80082fc:	f7f9 fc65 	bl	8001bca <_write>
 8008300:	1c43      	adds	r3, r0, #1
 8008302:	d102      	bne.n	800830a <_write_r+0x1e>
 8008304:	682b      	ldr	r3, [r5, #0]
 8008306:	b103      	cbz	r3, 800830a <_write_r+0x1e>
 8008308:	6023      	str	r3, [r4, #0]
 800830a:	bd38      	pop	{r3, r4, r5, pc}
 800830c:	20000424 	.word	0x20000424

08008310 <_close_r>:
 8008310:	b538      	push	{r3, r4, r5, lr}
 8008312:	4d06      	ldr	r5, [pc, #24]	; (800832c <_close_r+0x1c>)
 8008314:	2300      	movs	r3, #0
 8008316:	4604      	mov	r4, r0
 8008318:	4608      	mov	r0, r1
 800831a:	602b      	str	r3, [r5, #0]
 800831c:	f7f9 fc71 	bl	8001c02 <_close>
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d102      	bne.n	800832a <_close_r+0x1a>
 8008324:	682b      	ldr	r3, [r5, #0]
 8008326:	b103      	cbz	r3, 800832a <_close_r+0x1a>
 8008328:	6023      	str	r3, [r4, #0]
 800832a:	bd38      	pop	{r3, r4, r5, pc}
 800832c:	20000424 	.word	0x20000424

08008330 <quorem>:
 8008330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008334:	6903      	ldr	r3, [r0, #16]
 8008336:	690c      	ldr	r4, [r1, #16]
 8008338:	42a3      	cmp	r3, r4
 800833a:	4607      	mov	r7, r0
 800833c:	f2c0 8081 	blt.w	8008442 <quorem+0x112>
 8008340:	3c01      	subs	r4, #1
 8008342:	f101 0814 	add.w	r8, r1, #20
 8008346:	f100 0514 	add.w	r5, r0, #20
 800834a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800834e:	9301      	str	r3, [sp, #4]
 8008350:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008354:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008358:	3301      	adds	r3, #1
 800835a:	429a      	cmp	r2, r3
 800835c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008360:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008364:	fbb2 f6f3 	udiv	r6, r2, r3
 8008368:	d331      	bcc.n	80083ce <quorem+0x9e>
 800836a:	f04f 0e00 	mov.w	lr, #0
 800836e:	4640      	mov	r0, r8
 8008370:	46ac      	mov	ip, r5
 8008372:	46f2      	mov	sl, lr
 8008374:	f850 2b04 	ldr.w	r2, [r0], #4
 8008378:	b293      	uxth	r3, r2
 800837a:	fb06 e303 	mla	r3, r6, r3, lr
 800837e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008382:	b29b      	uxth	r3, r3
 8008384:	ebaa 0303 	sub.w	r3, sl, r3
 8008388:	0c12      	lsrs	r2, r2, #16
 800838a:	f8dc a000 	ldr.w	sl, [ip]
 800838e:	fb06 e202 	mla	r2, r6, r2, lr
 8008392:	fa13 f38a 	uxtah	r3, r3, sl
 8008396:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800839a:	fa1f fa82 	uxth.w	sl, r2
 800839e:	f8dc 2000 	ldr.w	r2, [ip]
 80083a2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80083a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083b0:	4581      	cmp	r9, r0
 80083b2:	f84c 3b04 	str.w	r3, [ip], #4
 80083b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80083ba:	d2db      	bcs.n	8008374 <quorem+0x44>
 80083bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80083c0:	b92b      	cbnz	r3, 80083ce <quorem+0x9e>
 80083c2:	9b01      	ldr	r3, [sp, #4]
 80083c4:	3b04      	subs	r3, #4
 80083c6:	429d      	cmp	r5, r3
 80083c8:	461a      	mov	r2, r3
 80083ca:	d32e      	bcc.n	800842a <quorem+0xfa>
 80083cc:	613c      	str	r4, [r7, #16]
 80083ce:	4638      	mov	r0, r7
 80083d0:	f001 fc32 	bl	8009c38 <__mcmp>
 80083d4:	2800      	cmp	r0, #0
 80083d6:	db24      	blt.n	8008422 <quorem+0xf2>
 80083d8:	3601      	adds	r6, #1
 80083da:	4628      	mov	r0, r5
 80083dc:	f04f 0c00 	mov.w	ip, #0
 80083e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80083e4:	f8d0 e000 	ldr.w	lr, [r0]
 80083e8:	b293      	uxth	r3, r2
 80083ea:	ebac 0303 	sub.w	r3, ip, r3
 80083ee:	0c12      	lsrs	r2, r2, #16
 80083f0:	fa13 f38e 	uxtah	r3, r3, lr
 80083f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80083f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008402:	45c1      	cmp	r9, r8
 8008404:	f840 3b04 	str.w	r3, [r0], #4
 8008408:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800840c:	d2e8      	bcs.n	80083e0 <quorem+0xb0>
 800840e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008412:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008416:	b922      	cbnz	r2, 8008422 <quorem+0xf2>
 8008418:	3b04      	subs	r3, #4
 800841a:	429d      	cmp	r5, r3
 800841c:	461a      	mov	r2, r3
 800841e:	d30a      	bcc.n	8008436 <quorem+0x106>
 8008420:	613c      	str	r4, [r7, #16]
 8008422:	4630      	mov	r0, r6
 8008424:	b003      	add	sp, #12
 8008426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800842a:	6812      	ldr	r2, [r2, #0]
 800842c:	3b04      	subs	r3, #4
 800842e:	2a00      	cmp	r2, #0
 8008430:	d1cc      	bne.n	80083cc <quorem+0x9c>
 8008432:	3c01      	subs	r4, #1
 8008434:	e7c7      	b.n	80083c6 <quorem+0x96>
 8008436:	6812      	ldr	r2, [r2, #0]
 8008438:	3b04      	subs	r3, #4
 800843a:	2a00      	cmp	r2, #0
 800843c:	d1f0      	bne.n	8008420 <quorem+0xf0>
 800843e:	3c01      	subs	r4, #1
 8008440:	e7eb      	b.n	800841a <quorem+0xea>
 8008442:	2000      	movs	r0, #0
 8008444:	e7ee      	b.n	8008424 <quorem+0xf4>
	...

08008448 <_dtoa_r>:
 8008448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800844c:	ec59 8b10 	vmov	r8, r9, d0
 8008450:	b095      	sub	sp, #84	; 0x54
 8008452:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008454:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8008456:	9107      	str	r1, [sp, #28]
 8008458:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800845c:	4606      	mov	r6, r0
 800845e:	9209      	str	r2, [sp, #36]	; 0x24
 8008460:	9310      	str	r3, [sp, #64]	; 0x40
 8008462:	b975      	cbnz	r5, 8008482 <_dtoa_r+0x3a>
 8008464:	2010      	movs	r0, #16
 8008466:	f001 f8f7 	bl	8009658 <malloc>
 800846a:	4602      	mov	r2, r0
 800846c:	6270      	str	r0, [r6, #36]	; 0x24
 800846e:	b920      	cbnz	r0, 800847a <_dtoa_r+0x32>
 8008470:	4bab      	ldr	r3, [pc, #684]	; (8008720 <_dtoa_r+0x2d8>)
 8008472:	21ea      	movs	r1, #234	; 0xea
 8008474:	48ab      	ldr	r0, [pc, #684]	; (8008724 <_dtoa_r+0x2dc>)
 8008476:	f002 fc45 	bl	800ad04 <__assert_func>
 800847a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800847e:	6005      	str	r5, [r0, #0]
 8008480:	60c5      	str	r5, [r0, #12]
 8008482:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008484:	6819      	ldr	r1, [r3, #0]
 8008486:	b151      	cbz	r1, 800849e <_dtoa_r+0x56>
 8008488:	685a      	ldr	r2, [r3, #4]
 800848a:	604a      	str	r2, [r1, #4]
 800848c:	2301      	movs	r3, #1
 800848e:	4093      	lsls	r3, r2
 8008490:	608b      	str	r3, [r1, #8]
 8008492:	4630      	mov	r0, r6
 8008494:	f001 f948 	bl	8009728 <_Bfree>
 8008498:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800849a:	2200      	movs	r2, #0
 800849c:	601a      	str	r2, [r3, #0]
 800849e:	f1b9 0300 	subs.w	r3, r9, #0
 80084a2:	bfbb      	ittet	lt
 80084a4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80084a8:	9303      	strlt	r3, [sp, #12]
 80084aa:	2300      	movge	r3, #0
 80084ac:	2201      	movlt	r2, #1
 80084ae:	bfac      	ite	ge
 80084b0:	6023      	strge	r3, [r4, #0]
 80084b2:	6022      	strlt	r2, [r4, #0]
 80084b4:	4b9c      	ldr	r3, [pc, #624]	; (8008728 <_dtoa_r+0x2e0>)
 80084b6:	9c03      	ldr	r4, [sp, #12]
 80084b8:	43a3      	bics	r3, r4
 80084ba:	d11a      	bne.n	80084f2 <_dtoa_r+0xaa>
 80084bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80084be:	f242 730f 	movw	r3, #9999	; 0x270f
 80084c2:	6013      	str	r3, [r2, #0]
 80084c4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80084c8:	ea53 0308 	orrs.w	r3, r3, r8
 80084cc:	f000 8512 	beq.w	8008ef4 <_dtoa_r+0xaac>
 80084d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80084d2:	b953      	cbnz	r3, 80084ea <_dtoa_r+0xa2>
 80084d4:	4b95      	ldr	r3, [pc, #596]	; (800872c <_dtoa_r+0x2e4>)
 80084d6:	e01f      	b.n	8008518 <_dtoa_r+0xd0>
 80084d8:	4b95      	ldr	r3, [pc, #596]	; (8008730 <_dtoa_r+0x2e8>)
 80084da:	9300      	str	r3, [sp, #0]
 80084dc:	3308      	adds	r3, #8
 80084de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80084e0:	6013      	str	r3, [r2, #0]
 80084e2:	9800      	ldr	r0, [sp, #0]
 80084e4:	b015      	add	sp, #84	; 0x54
 80084e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084ea:	4b90      	ldr	r3, [pc, #576]	; (800872c <_dtoa_r+0x2e4>)
 80084ec:	9300      	str	r3, [sp, #0]
 80084ee:	3303      	adds	r3, #3
 80084f0:	e7f5      	b.n	80084de <_dtoa_r+0x96>
 80084f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80084f6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80084fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084fe:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008502:	d10b      	bne.n	800851c <_dtoa_r+0xd4>
 8008504:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008506:	2301      	movs	r3, #1
 8008508:	6013      	str	r3, [r2, #0]
 800850a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800850c:	2b00      	cmp	r3, #0
 800850e:	f000 84ee 	beq.w	8008eee <_dtoa_r+0xaa6>
 8008512:	4888      	ldr	r0, [pc, #544]	; (8008734 <_dtoa_r+0x2ec>)
 8008514:	6018      	str	r0, [r3, #0]
 8008516:	1e43      	subs	r3, r0, #1
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	e7e2      	b.n	80084e2 <_dtoa_r+0x9a>
 800851c:	a913      	add	r1, sp, #76	; 0x4c
 800851e:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008522:	aa12      	add	r2, sp, #72	; 0x48
 8008524:	4630      	mov	r0, r6
 8008526:	f001 fca7 	bl	8009e78 <__d2b>
 800852a:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800852e:	4605      	mov	r5, r0
 8008530:	9812      	ldr	r0, [sp, #72]	; 0x48
 8008532:	2900      	cmp	r1, #0
 8008534:	d047      	beq.n	80085c6 <_dtoa_r+0x17e>
 8008536:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008538:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800853c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008540:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8008544:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008548:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800854c:	2400      	movs	r4, #0
 800854e:	ec43 2b16 	vmov	d6, r2, r3
 8008552:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8008556:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8008708 <_dtoa_r+0x2c0>
 800855a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800855e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8008710 <_dtoa_r+0x2c8>
 8008562:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008566:	eeb0 7b46 	vmov.f64	d7, d6
 800856a:	ee06 1a90 	vmov	s13, r1
 800856e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8008572:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8008718 <_dtoa_r+0x2d0>
 8008576:	eea5 7b06 	vfma.f64	d7, d5, d6
 800857a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800857e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008586:	ee16 ba90 	vmov	fp, s13
 800858a:	9411      	str	r4, [sp, #68]	; 0x44
 800858c:	d508      	bpl.n	80085a0 <_dtoa_r+0x158>
 800858e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008592:	eeb4 6b47 	vcmp.f64	d6, d7
 8008596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800859a:	bf18      	it	ne
 800859c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80085a0:	f1bb 0f16 	cmp.w	fp, #22
 80085a4:	d832      	bhi.n	800860c <_dtoa_r+0x1c4>
 80085a6:	4b64      	ldr	r3, [pc, #400]	; (8008738 <_dtoa_r+0x2f0>)
 80085a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80085ac:	ed93 7b00 	vldr	d7, [r3]
 80085b0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80085b4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80085b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085bc:	d501      	bpl.n	80085c2 <_dtoa_r+0x17a>
 80085be:	f10b 3bff 	add.w	fp, fp, #4294967295
 80085c2:	2300      	movs	r3, #0
 80085c4:	e023      	b.n	800860e <_dtoa_r+0x1c6>
 80085c6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80085c8:	4401      	add	r1, r0
 80085ca:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80085ce:	2b20      	cmp	r3, #32
 80085d0:	bfc3      	ittte	gt
 80085d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80085d6:	fa04 f303 	lslgt.w	r3, r4, r3
 80085da:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80085de:	f1c3 0320 	rsble	r3, r3, #32
 80085e2:	bfc6      	itte	gt
 80085e4:	fa28 f804 	lsrgt.w	r8, r8, r4
 80085e8:	ea43 0308 	orrgt.w	r3, r3, r8
 80085ec:	fa08 f303 	lslle.w	r3, r8, r3
 80085f0:	ee07 3a90 	vmov	s15, r3
 80085f4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80085f8:	3901      	subs	r1, #1
 80085fa:	ed8d 7b00 	vstr	d7, [sp]
 80085fe:	9c01      	ldr	r4, [sp, #4]
 8008600:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008604:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8008608:	2401      	movs	r4, #1
 800860a:	e7a0      	b.n	800854e <_dtoa_r+0x106>
 800860c:	2301      	movs	r3, #1
 800860e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008610:	1a43      	subs	r3, r0, r1
 8008612:	1e5a      	subs	r2, r3, #1
 8008614:	bf45      	ittet	mi
 8008616:	f1c3 0301 	rsbmi	r3, r3, #1
 800861a:	9305      	strmi	r3, [sp, #20]
 800861c:	2300      	movpl	r3, #0
 800861e:	2300      	movmi	r3, #0
 8008620:	9206      	str	r2, [sp, #24]
 8008622:	bf54      	ite	pl
 8008624:	9305      	strpl	r3, [sp, #20]
 8008626:	9306      	strmi	r3, [sp, #24]
 8008628:	f1bb 0f00 	cmp.w	fp, #0
 800862c:	db18      	blt.n	8008660 <_dtoa_r+0x218>
 800862e:	9b06      	ldr	r3, [sp, #24]
 8008630:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008634:	445b      	add	r3, fp
 8008636:	9306      	str	r3, [sp, #24]
 8008638:	2300      	movs	r3, #0
 800863a:	9a07      	ldr	r2, [sp, #28]
 800863c:	2a09      	cmp	r2, #9
 800863e:	d849      	bhi.n	80086d4 <_dtoa_r+0x28c>
 8008640:	2a05      	cmp	r2, #5
 8008642:	bfc4      	itt	gt
 8008644:	3a04      	subgt	r2, #4
 8008646:	9207      	strgt	r2, [sp, #28]
 8008648:	9a07      	ldr	r2, [sp, #28]
 800864a:	f1a2 0202 	sub.w	r2, r2, #2
 800864e:	bfcc      	ite	gt
 8008650:	2400      	movgt	r4, #0
 8008652:	2401      	movle	r4, #1
 8008654:	2a03      	cmp	r2, #3
 8008656:	d848      	bhi.n	80086ea <_dtoa_r+0x2a2>
 8008658:	e8df f002 	tbb	[pc, r2]
 800865c:	3a2c2e0b 	.word	0x3a2c2e0b
 8008660:	9b05      	ldr	r3, [sp, #20]
 8008662:	2200      	movs	r2, #0
 8008664:	eba3 030b 	sub.w	r3, r3, fp
 8008668:	9305      	str	r3, [sp, #20]
 800866a:	920e      	str	r2, [sp, #56]	; 0x38
 800866c:	f1cb 0300 	rsb	r3, fp, #0
 8008670:	e7e3      	b.n	800863a <_dtoa_r+0x1f2>
 8008672:	2200      	movs	r2, #0
 8008674:	9208      	str	r2, [sp, #32]
 8008676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008678:	2a00      	cmp	r2, #0
 800867a:	dc39      	bgt.n	80086f0 <_dtoa_r+0x2a8>
 800867c:	f04f 0a01 	mov.w	sl, #1
 8008680:	46d1      	mov	r9, sl
 8008682:	4652      	mov	r2, sl
 8008684:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008688:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800868a:	2100      	movs	r1, #0
 800868c:	6079      	str	r1, [r7, #4]
 800868e:	2004      	movs	r0, #4
 8008690:	f100 0c14 	add.w	ip, r0, #20
 8008694:	4594      	cmp	ip, r2
 8008696:	6879      	ldr	r1, [r7, #4]
 8008698:	d92f      	bls.n	80086fa <_dtoa_r+0x2b2>
 800869a:	4630      	mov	r0, r6
 800869c:	930c      	str	r3, [sp, #48]	; 0x30
 800869e:	f001 f803 	bl	80096a8 <_Balloc>
 80086a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086a4:	9000      	str	r0, [sp, #0]
 80086a6:	4602      	mov	r2, r0
 80086a8:	2800      	cmp	r0, #0
 80086aa:	d149      	bne.n	8008740 <_dtoa_r+0x2f8>
 80086ac:	4b23      	ldr	r3, [pc, #140]	; (800873c <_dtoa_r+0x2f4>)
 80086ae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80086b2:	e6df      	b.n	8008474 <_dtoa_r+0x2c>
 80086b4:	2201      	movs	r2, #1
 80086b6:	e7dd      	b.n	8008674 <_dtoa_r+0x22c>
 80086b8:	2200      	movs	r2, #0
 80086ba:	9208      	str	r2, [sp, #32]
 80086bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086be:	eb0b 0a02 	add.w	sl, fp, r2
 80086c2:	f10a 0901 	add.w	r9, sl, #1
 80086c6:	464a      	mov	r2, r9
 80086c8:	2a01      	cmp	r2, #1
 80086ca:	bfb8      	it	lt
 80086cc:	2201      	movlt	r2, #1
 80086ce:	e7db      	b.n	8008688 <_dtoa_r+0x240>
 80086d0:	2201      	movs	r2, #1
 80086d2:	e7f2      	b.n	80086ba <_dtoa_r+0x272>
 80086d4:	2401      	movs	r4, #1
 80086d6:	2200      	movs	r2, #0
 80086d8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80086dc:	f04f 3aff 	mov.w	sl, #4294967295
 80086e0:	2100      	movs	r1, #0
 80086e2:	46d1      	mov	r9, sl
 80086e4:	2212      	movs	r2, #18
 80086e6:	9109      	str	r1, [sp, #36]	; 0x24
 80086e8:	e7ce      	b.n	8008688 <_dtoa_r+0x240>
 80086ea:	2201      	movs	r2, #1
 80086ec:	9208      	str	r2, [sp, #32]
 80086ee:	e7f5      	b.n	80086dc <_dtoa_r+0x294>
 80086f0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80086f4:	46d1      	mov	r9, sl
 80086f6:	4652      	mov	r2, sl
 80086f8:	e7c6      	b.n	8008688 <_dtoa_r+0x240>
 80086fa:	3101      	adds	r1, #1
 80086fc:	6079      	str	r1, [r7, #4]
 80086fe:	0040      	lsls	r0, r0, #1
 8008700:	e7c6      	b.n	8008690 <_dtoa_r+0x248>
 8008702:	bf00      	nop
 8008704:	f3af 8000 	nop.w
 8008708:	636f4361 	.word	0x636f4361
 800870c:	3fd287a7 	.word	0x3fd287a7
 8008710:	8b60c8b3 	.word	0x8b60c8b3
 8008714:	3fc68a28 	.word	0x3fc68a28
 8008718:	509f79fb 	.word	0x509f79fb
 800871c:	3fd34413 	.word	0x3fd34413
 8008720:	0800b98e 	.word	0x0800b98e
 8008724:	0800b9a5 	.word	0x0800b9a5
 8008728:	7ff00000 	.word	0x7ff00000
 800872c:	0800b98a 	.word	0x0800b98a
 8008730:	0800b981 	.word	0x0800b981
 8008734:	0800bc0a 	.word	0x0800bc0a
 8008738:	0800bb20 	.word	0x0800bb20
 800873c:	0800ba04 	.word	0x0800ba04
 8008740:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8008742:	9900      	ldr	r1, [sp, #0]
 8008744:	6011      	str	r1, [r2, #0]
 8008746:	f1b9 0f0e 	cmp.w	r9, #14
 800874a:	d872      	bhi.n	8008832 <_dtoa_r+0x3ea>
 800874c:	2c00      	cmp	r4, #0
 800874e:	d070      	beq.n	8008832 <_dtoa_r+0x3ea>
 8008750:	f1bb 0f00 	cmp.w	fp, #0
 8008754:	f340 80a6 	ble.w	80088a4 <_dtoa_r+0x45c>
 8008758:	49ca      	ldr	r1, [pc, #808]	; (8008a84 <_dtoa_r+0x63c>)
 800875a:	f00b 020f 	and.w	r2, fp, #15
 800875e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8008762:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008766:	ed92 7b00 	vldr	d7, [r2]
 800876a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800876e:	f000 808d 	beq.w	800888c <_dtoa_r+0x444>
 8008772:	4ac5      	ldr	r2, [pc, #788]	; (8008a88 <_dtoa_r+0x640>)
 8008774:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8008778:	ed92 6b08 	vldr	d6, [r2, #32]
 800877c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8008780:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008784:	f001 010f 	and.w	r1, r1, #15
 8008788:	2203      	movs	r2, #3
 800878a:	48bf      	ldr	r0, [pc, #764]	; (8008a88 <_dtoa_r+0x640>)
 800878c:	2900      	cmp	r1, #0
 800878e:	d17f      	bne.n	8008890 <_dtoa_r+0x448>
 8008790:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008794:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008798:	ed8d 7b02 	vstr	d7, [sp, #8]
 800879c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800879e:	2900      	cmp	r1, #0
 80087a0:	f000 80b2 	beq.w	8008908 <_dtoa_r+0x4c0>
 80087a4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80087a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087ac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80087b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087b4:	f140 80a8 	bpl.w	8008908 <_dtoa_r+0x4c0>
 80087b8:	f1b9 0f00 	cmp.w	r9, #0
 80087bc:	f000 80a4 	beq.w	8008908 <_dtoa_r+0x4c0>
 80087c0:	f1ba 0f00 	cmp.w	sl, #0
 80087c4:	dd31      	ble.n	800882a <_dtoa_r+0x3e2>
 80087c6:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80087ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80087ce:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087d2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80087d6:	3201      	adds	r2, #1
 80087d8:	4650      	mov	r0, sl
 80087da:	ed9d 6b02 	vldr	d6, [sp, #8]
 80087de:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80087e2:	ee07 2a90 	vmov	s15, r2
 80087e6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80087ea:	eea7 5b06 	vfma.f64	d5, d7, d6
 80087ee:	ed8d 5b02 	vstr	d5, [sp, #8]
 80087f2:	9c03      	ldr	r4, [sp, #12]
 80087f4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80087f8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80087fc:	2800      	cmp	r0, #0
 80087fe:	f040 8086 	bne.w	800890e <_dtoa_r+0x4c6>
 8008802:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008806:	ee36 6b47 	vsub.f64	d6, d6, d7
 800880a:	ec42 1b17 	vmov	d7, r1, r2
 800880e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008816:	f300 8272 	bgt.w	8008cfe <_dtoa_r+0x8b6>
 800881a:	eeb1 7b47 	vneg.f64	d7, d7
 800881e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008826:	f100 8267 	bmi.w	8008cf8 <_dtoa_r+0x8b0>
 800882a:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800882e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008832:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008834:	2a00      	cmp	r2, #0
 8008836:	f2c0 8129 	blt.w	8008a8c <_dtoa_r+0x644>
 800883a:	f1bb 0f0e 	cmp.w	fp, #14
 800883e:	f300 8125 	bgt.w	8008a8c <_dtoa_r+0x644>
 8008842:	4b90      	ldr	r3, [pc, #576]	; (8008a84 <_dtoa_r+0x63c>)
 8008844:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008848:	ed93 6b00 	vldr	d6, [r3]
 800884c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800884e:	2b00      	cmp	r3, #0
 8008850:	f280 80c3 	bge.w	80089da <_dtoa_r+0x592>
 8008854:	f1b9 0f00 	cmp.w	r9, #0
 8008858:	f300 80bf 	bgt.w	80089da <_dtoa_r+0x592>
 800885c:	f040 824c 	bne.w	8008cf8 <_dtoa_r+0x8b0>
 8008860:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008864:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008868:	ed9d 7b02 	vldr	d7, [sp, #8]
 800886c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008874:	464c      	mov	r4, r9
 8008876:	464f      	mov	r7, r9
 8008878:	f280 8222 	bge.w	8008cc0 <_dtoa_r+0x878>
 800887c:	f8dd 8000 	ldr.w	r8, [sp]
 8008880:	2331      	movs	r3, #49	; 0x31
 8008882:	f808 3b01 	strb.w	r3, [r8], #1
 8008886:	f10b 0b01 	add.w	fp, fp, #1
 800888a:	e21e      	b.n	8008cca <_dtoa_r+0x882>
 800888c:	2202      	movs	r2, #2
 800888e:	e77c      	b.n	800878a <_dtoa_r+0x342>
 8008890:	07cc      	lsls	r4, r1, #31
 8008892:	d504      	bpl.n	800889e <_dtoa_r+0x456>
 8008894:	ed90 6b00 	vldr	d6, [r0]
 8008898:	3201      	adds	r2, #1
 800889a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800889e:	1049      	asrs	r1, r1, #1
 80088a0:	3008      	adds	r0, #8
 80088a2:	e773      	b.n	800878c <_dtoa_r+0x344>
 80088a4:	d02e      	beq.n	8008904 <_dtoa_r+0x4bc>
 80088a6:	f1cb 0100 	rsb	r1, fp, #0
 80088aa:	4a76      	ldr	r2, [pc, #472]	; (8008a84 <_dtoa_r+0x63c>)
 80088ac:	f001 000f 	and.w	r0, r1, #15
 80088b0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80088b4:	ed92 7b00 	vldr	d7, [r2]
 80088b8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80088bc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80088c0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80088c4:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 80088c8:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80088cc:	486e      	ldr	r0, [pc, #440]	; (8008a88 <_dtoa_r+0x640>)
 80088ce:	1109      	asrs	r1, r1, #4
 80088d0:	2400      	movs	r4, #0
 80088d2:	2202      	movs	r2, #2
 80088d4:	b939      	cbnz	r1, 80088e6 <_dtoa_r+0x49e>
 80088d6:	2c00      	cmp	r4, #0
 80088d8:	f43f af60 	beq.w	800879c <_dtoa_r+0x354>
 80088dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80088e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088e4:	e75a      	b.n	800879c <_dtoa_r+0x354>
 80088e6:	07cf      	lsls	r7, r1, #31
 80088e8:	d509      	bpl.n	80088fe <_dtoa_r+0x4b6>
 80088ea:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80088ee:	ed90 7b00 	vldr	d7, [r0]
 80088f2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80088f6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80088fa:	3201      	adds	r2, #1
 80088fc:	2401      	movs	r4, #1
 80088fe:	1049      	asrs	r1, r1, #1
 8008900:	3008      	adds	r0, #8
 8008902:	e7e7      	b.n	80088d4 <_dtoa_r+0x48c>
 8008904:	2202      	movs	r2, #2
 8008906:	e749      	b.n	800879c <_dtoa_r+0x354>
 8008908:	465f      	mov	r7, fp
 800890a:	4648      	mov	r0, r9
 800890c:	e765      	b.n	80087da <_dtoa_r+0x392>
 800890e:	ec42 1b17 	vmov	d7, r1, r2
 8008912:	4a5c      	ldr	r2, [pc, #368]	; (8008a84 <_dtoa_r+0x63c>)
 8008914:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008918:	ed12 4b02 	vldr	d4, [r2, #-8]
 800891c:	9a00      	ldr	r2, [sp, #0]
 800891e:	1814      	adds	r4, r2, r0
 8008920:	9a08      	ldr	r2, [sp, #32]
 8008922:	b352      	cbz	r2, 800897a <_dtoa_r+0x532>
 8008924:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8008928:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800892c:	f8dd 8000 	ldr.w	r8, [sp]
 8008930:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008934:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008938:	ee35 7b47 	vsub.f64	d7, d5, d7
 800893c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008940:	ee14 2a90 	vmov	r2, s9
 8008944:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008948:	3230      	adds	r2, #48	; 0x30
 800894a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800894e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008956:	f808 2b01 	strb.w	r2, [r8], #1
 800895a:	d439      	bmi.n	80089d0 <_dtoa_r+0x588>
 800895c:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008960:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008968:	d472      	bmi.n	8008a50 <_dtoa_r+0x608>
 800896a:	45a0      	cmp	r8, r4
 800896c:	f43f af5d 	beq.w	800882a <_dtoa_r+0x3e2>
 8008970:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008974:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008978:	e7e0      	b.n	800893c <_dtoa_r+0x4f4>
 800897a:	f8dd 8000 	ldr.w	r8, [sp]
 800897e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008982:	4621      	mov	r1, r4
 8008984:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008988:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800898c:	ee14 2a90 	vmov	r2, s9
 8008990:	3230      	adds	r2, #48	; 0x30
 8008992:	f808 2b01 	strb.w	r2, [r8], #1
 8008996:	45a0      	cmp	r8, r4
 8008998:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800899c:	ee36 6b45 	vsub.f64	d6, d6, d5
 80089a0:	d118      	bne.n	80089d4 <_dtoa_r+0x58c>
 80089a2:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80089a6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80089aa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80089ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089b2:	dc4d      	bgt.n	8008a50 <_dtoa_r+0x608>
 80089b4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80089b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80089bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089c0:	f57f af33 	bpl.w	800882a <_dtoa_r+0x3e2>
 80089c4:	4688      	mov	r8, r1
 80089c6:	3901      	subs	r1, #1
 80089c8:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80089cc:	2b30      	cmp	r3, #48	; 0x30
 80089ce:	d0f9      	beq.n	80089c4 <_dtoa_r+0x57c>
 80089d0:	46bb      	mov	fp, r7
 80089d2:	e02a      	b.n	8008a2a <_dtoa_r+0x5e2>
 80089d4:	ee26 6b03 	vmul.f64	d6, d6, d3
 80089d8:	e7d6      	b.n	8008988 <_dtoa_r+0x540>
 80089da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80089de:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80089e2:	f8dd 8000 	ldr.w	r8, [sp]
 80089e6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80089ea:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80089ee:	ee15 3a10 	vmov	r3, s10
 80089f2:	3330      	adds	r3, #48	; 0x30
 80089f4:	f808 3b01 	strb.w	r3, [r8], #1
 80089f8:	9b00      	ldr	r3, [sp, #0]
 80089fa:	eba8 0303 	sub.w	r3, r8, r3
 80089fe:	4599      	cmp	r9, r3
 8008a00:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008a04:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008a08:	d133      	bne.n	8008a72 <_dtoa_r+0x62a>
 8008a0a:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008a0e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a16:	dc1a      	bgt.n	8008a4e <_dtoa_r+0x606>
 8008a18:	eeb4 7b46 	vcmp.f64	d7, d6
 8008a1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a20:	d103      	bne.n	8008a2a <_dtoa_r+0x5e2>
 8008a22:	ee15 3a10 	vmov	r3, s10
 8008a26:	07d9      	lsls	r1, r3, #31
 8008a28:	d411      	bmi.n	8008a4e <_dtoa_r+0x606>
 8008a2a:	4629      	mov	r1, r5
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	f000 fe7b 	bl	8009728 <_Bfree>
 8008a32:	2300      	movs	r3, #0
 8008a34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008a36:	f888 3000 	strb.w	r3, [r8]
 8008a3a:	f10b 0301 	add.w	r3, fp, #1
 8008a3e:	6013      	str	r3, [r2, #0]
 8008a40:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	f43f ad4d 	beq.w	80084e2 <_dtoa_r+0x9a>
 8008a48:	f8c3 8000 	str.w	r8, [r3]
 8008a4c:	e549      	b.n	80084e2 <_dtoa_r+0x9a>
 8008a4e:	465f      	mov	r7, fp
 8008a50:	4643      	mov	r3, r8
 8008a52:	4698      	mov	r8, r3
 8008a54:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a58:	2a39      	cmp	r2, #57	; 0x39
 8008a5a:	d106      	bne.n	8008a6a <_dtoa_r+0x622>
 8008a5c:	9a00      	ldr	r2, [sp, #0]
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d1f7      	bne.n	8008a52 <_dtoa_r+0x60a>
 8008a62:	9900      	ldr	r1, [sp, #0]
 8008a64:	2230      	movs	r2, #48	; 0x30
 8008a66:	3701      	adds	r7, #1
 8008a68:	700a      	strb	r2, [r1, #0]
 8008a6a:	781a      	ldrb	r2, [r3, #0]
 8008a6c:	3201      	adds	r2, #1
 8008a6e:	701a      	strb	r2, [r3, #0]
 8008a70:	e7ae      	b.n	80089d0 <_dtoa_r+0x588>
 8008a72:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008a76:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7e:	d1b2      	bne.n	80089e6 <_dtoa_r+0x59e>
 8008a80:	e7d3      	b.n	8008a2a <_dtoa_r+0x5e2>
 8008a82:	bf00      	nop
 8008a84:	0800bb20 	.word	0x0800bb20
 8008a88:	0800baf8 	.word	0x0800baf8
 8008a8c:	9908      	ldr	r1, [sp, #32]
 8008a8e:	2900      	cmp	r1, #0
 8008a90:	f000 80d1 	beq.w	8008c36 <_dtoa_r+0x7ee>
 8008a94:	9907      	ldr	r1, [sp, #28]
 8008a96:	2901      	cmp	r1, #1
 8008a98:	f300 80b4 	bgt.w	8008c04 <_dtoa_r+0x7bc>
 8008a9c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008a9e:	2900      	cmp	r1, #0
 8008aa0:	f000 80ac 	beq.w	8008bfc <_dtoa_r+0x7b4>
 8008aa4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008aa8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008aac:	461c      	mov	r4, r3
 8008aae:	930a      	str	r3, [sp, #40]	; 0x28
 8008ab0:	9b05      	ldr	r3, [sp, #20]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	9305      	str	r3, [sp, #20]
 8008ab6:	9b06      	ldr	r3, [sp, #24]
 8008ab8:	2101      	movs	r1, #1
 8008aba:	4413      	add	r3, r2
 8008abc:	4630      	mov	r0, r6
 8008abe:	9306      	str	r3, [sp, #24]
 8008ac0:	f000 ff38 	bl	8009934 <__i2b>
 8008ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ac6:	4607      	mov	r7, r0
 8008ac8:	f1b8 0f00 	cmp.w	r8, #0
 8008acc:	dd0d      	ble.n	8008aea <_dtoa_r+0x6a2>
 8008ace:	9a06      	ldr	r2, [sp, #24]
 8008ad0:	2a00      	cmp	r2, #0
 8008ad2:	dd0a      	ble.n	8008aea <_dtoa_r+0x6a2>
 8008ad4:	4542      	cmp	r2, r8
 8008ad6:	9905      	ldr	r1, [sp, #20]
 8008ad8:	bfa8      	it	ge
 8008ada:	4642      	movge	r2, r8
 8008adc:	1a89      	subs	r1, r1, r2
 8008ade:	9105      	str	r1, [sp, #20]
 8008ae0:	9906      	ldr	r1, [sp, #24]
 8008ae2:	eba8 0802 	sub.w	r8, r8, r2
 8008ae6:	1a8a      	subs	r2, r1, r2
 8008ae8:	9206      	str	r2, [sp, #24]
 8008aea:	b303      	cbz	r3, 8008b2e <_dtoa_r+0x6e6>
 8008aec:	9a08      	ldr	r2, [sp, #32]
 8008aee:	2a00      	cmp	r2, #0
 8008af0:	f000 80a6 	beq.w	8008c40 <_dtoa_r+0x7f8>
 8008af4:	2c00      	cmp	r4, #0
 8008af6:	dd13      	ble.n	8008b20 <_dtoa_r+0x6d8>
 8008af8:	4639      	mov	r1, r7
 8008afa:	4622      	mov	r2, r4
 8008afc:	4630      	mov	r0, r6
 8008afe:	930c      	str	r3, [sp, #48]	; 0x30
 8008b00:	f000 ffd4 	bl	8009aac <__pow5mult>
 8008b04:	462a      	mov	r2, r5
 8008b06:	4601      	mov	r1, r0
 8008b08:	4607      	mov	r7, r0
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	f000 ff28 	bl	8009960 <__multiply>
 8008b10:	4629      	mov	r1, r5
 8008b12:	900a      	str	r0, [sp, #40]	; 0x28
 8008b14:	4630      	mov	r0, r6
 8008b16:	f000 fe07 	bl	8009728 <_Bfree>
 8008b1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b1e:	4615      	mov	r5, r2
 8008b20:	1b1a      	subs	r2, r3, r4
 8008b22:	d004      	beq.n	8008b2e <_dtoa_r+0x6e6>
 8008b24:	4629      	mov	r1, r5
 8008b26:	4630      	mov	r0, r6
 8008b28:	f000 ffc0 	bl	8009aac <__pow5mult>
 8008b2c:	4605      	mov	r5, r0
 8008b2e:	2101      	movs	r1, #1
 8008b30:	4630      	mov	r0, r6
 8008b32:	f000 feff 	bl	8009934 <__i2b>
 8008b36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	f340 8082 	ble.w	8008c44 <_dtoa_r+0x7fc>
 8008b40:	461a      	mov	r2, r3
 8008b42:	4601      	mov	r1, r0
 8008b44:	4630      	mov	r0, r6
 8008b46:	f000 ffb1 	bl	8009aac <__pow5mult>
 8008b4a:	9b07      	ldr	r3, [sp, #28]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	4604      	mov	r4, r0
 8008b50:	dd7b      	ble.n	8008c4a <_dtoa_r+0x802>
 8008b52:	2300      	movs	r3, #0
 8008b54:	930a      	str	r3, [sp, #40]	; 0x28
 8008b56:	6922      	ldr	r2, [r4, #16]
 8008b58:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008b5c:	6910      	ldr	r0, [r2, #16]
 8008b5e:	f000 fe99 	bl	8009894 <__hi0bits>
 8008b62:	f1c0 0020 	rsb	r0, r0, #32
 8008b66:	9b06      	ldr	r3, [sp, #24]
 8008b68:	4418      	add	r0, r3
 8008b6a:	f010 001f 	ands.w	r0, r0, #31
 8008b6e:	f000 808d 	beq.w	8008c8c <_dtoa_r+0x844>
 8008b72:	f1c0 0220 	rsb	r2, r0, #32
 8008b76:	2a04      	cmp	r2, #4
 8008b78:	f340 8086 	ble.w	8008c88 <_dtoa_r+0x840>
 8008b7c:	f1c0 001c 	rsb	r0, r0, #28
 8008b80:	9b05      	ldr	r3, [sp, #20]
 8008b82:	4403      	add	r3, r0
 8008b84:	9305      	str	r3, [sp, #20]
 8008b86:	9b06      	ldr	r3, [sp, #24]
 8008b88:	4403      	add	r3, r0
 8008b8a:	4480      	add	r8, r0
 8008b8c:	9306      	str	r3, [sp, #24]
 8008b8e:	9b05      	ldr	r3, [sp, #20]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	dd05      	ble.n	8008ba0 <_dtoa_r+0x758>
 8008b94:	4629      	mov	r1, r5
 8008b96:	461a      	mov	r2, r3
 8008b98:	4630      	mov	r0, r6
 8008b9a:	f000 ffe1 	bl	8009b60 <__lshift>
 8008b9e:	4605      	mov	r5, r0
 8008ba0:	9b06      	ldr	r3, [sp, #24]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	dd05      	ble.n	8008bb2 <_dtoa_r+0x76a>
 8008ba6:	4621      	mov	r1, r4
 8008ba8:	461a      	mov	r2, r3
 8008baa:	4630      	mov	r0, r6
 8008bac:	f000 ffd8 	bl	8009b60 <__lshift>
 8008bb0:	4604      	mov	r4, r0
 8008bb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d06b      	beq.n	8008c90 <_dtoa_r+0x848>
 8008bb8:	4621      	mov	r1, r4
 8008bba:	4628      	mov	r0, r5
 8008bbc:	f001 f83c 	bl	8009c38 <__mcmp>
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	da65      	bge.n	8008c90 <_dtoa_r+0x848>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	4629      	mov	r1, r5
 8008bc8:	220a      	movs	r2, #10
 8008bca:	4630      	mov	r0, r6
 8008bcc:	f000 fdce 	bl	800976c <__multadd>
 8008bd0:	9b08      	ldr	r3, [sp, #32]
 8008bd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008bd6:	4605      	mov	r5, r0
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	f000 8192 	beq.w	8008f02 <_dtoa_r+0xaba>
 8008bde:	4639      	mov	r1, r7
 8008be0:	2300      	movs	r3, #0
 8008be2:	220a      	movs	r2, #10
 8008be4:	4630      	mov	r0, r6
 8008be6:	f000 fdc1 	bl	800976c <__multadd>
 8008bea:	f1ba 0f00 	cmp.w	sl, #0
 8008bee:	4607      	mov	r7, r0
 8008bf0:	f300 808e 	bgt.w	8008d10 <_dtoa_r+0x8c8>
 8008bf4:	9b07      	ldr	r3, [sp, #28]
 8008bf6:	2b02      	cmp	r3, #2
 8008bf8:	dc51      	bgt.n	8008c9e <_dtoa_r+0x856>
 8008bfa:	e089      	b.n	8008d10 <_dtoa_r+0x8c8>
 8008bfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008bfe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008c02:	e751      	b.n	8008aa8 <_dtoa_r+0x660>
 8008c04:	f109 34ff 	add.w	r4, r9, #4294967295
 8008c08:	42a3      	cmp	r3, r4
 8008c0a:	bfbf      	itttt	lt
 8008c0c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8008c0e:	1ae3      	sublt	r3, r4, r3
 8008c10:	18d2      	addlt	r2, r2, r3
 8008c12:	4613      	movlt	r3, r2
 8008c14:	bfb7      	itett	lt
 8008c16:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008c18:	1b1c      	subge	r4, r3, r4
 8008c1a:	4623      	movlt	r3, r4
 8008c1c:	2400      	movlt	r4, #0
 8008c1e:	f1b9 0f00 	cmp.w	r9, #0
 8008c22:	bfb5      	itete	lt
 8008c24:	9a05      	ldrlt	r2, [sp, #20]
 8008c26:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8008c2a:	eba2 0809 	sublt.w	r8, r2, r9
 8008c2e:	464a      	movge	r2, r9
 8008c30:	bfb8      	it	lt
 8008c32:	2200      	movlt	r2, #0
 8008c34:	e73b      	b.n	8008aae <_dtoa_r+0x666>
 8008c36:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008c3a:	9f08      	ldr	r7, [sp, #32]
 8008c3c:	461c      	mov	r4, r3
 8008c3e:	e743      	b.n	8008ac8 <_dtoa_r+0x680>
 8008c40:	461a      	mov	r2, r3
 8008c42:	e76f      	b.n	8008b24 <_dtoa_r+0x6dc>
 8008c44:	9b07      	ldr	r3, [sp, #28]
 8008c46:	2b01      	cmp	r3, #1
 8008c48:	dc18      	bgt.n	8008c7c <_dtoa_r+0x834>
 8008c4a:	9b02      	ldr	r3, [sp, #8]
 8008c4c:	b9b3      	cbnz	r3, 8008c7c <_dtoa_r+0x834>
 8008c4e:	9b03      	ldr	r3, [sp, #12]
 8008c50:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008c54:	b9a2      	cbnz	r2, 8008c80 <_dtoa_r+0x838>
 8008c56:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008c5a:	0d12      	lsrs	r2, r2, #20
 8008c5c:	0512      	lsls	r2, r2, #20
 8008c5e:	b18a      	cbz	r2, 8008c84 <_dtoa_r+0x83c>
 8008c60:	9b05      	ldr	r3, [sp, #20]
 8008c62:	3301      	adds	r3, #1
 8008c64:	9305      	str	r3, [sp, #20]
 8008c66:	9b06      	ldr	r3, [sp, #24]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	9306      	str	r3, [sp, #24]
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	930a      	str	r3, [sp, #40]	; 0x28
 8008c70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	f47f af6f 	bne.w	8008b56 <_dtoa_r+0x70e>
 8008c78:	2001      	movs	r0, #1
 8008c7a:	e774      	b.n	8008b66 <_dtoa_r+0x71e>
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	e7f6      	b.n	8008c6e <_dtoa_r+0x826>
 8008c80:	9b02      	ldr	r3, [sp, #8]
 8008c82:	e7f4      	b.n	8008c6e <_dtoa_r+0x826>
 8008c84:	920a      	str	r2, [sp, #40]	; 0x28
 8008c86:	e7f3      	b.n	8008c70 <_dtoa_r+0x828>
 8008c88:	d081      	beq.n	8008b8e <_dtoa_r+0x746>
 8008c8a:	4610      	mov	r0, r2
 8008c8c:	301c      	adds	r0, #28
 8008c8e:	e777      	b.n	8008b80 <_dtoa_r+0x738>
 8008c90:	f1b9 0f00 	cmp.w	r9, #0
 8008c94:	dc37      	bgt.n	8008d06 <_dtoa_r+0x8be>
 8008c96:	9b07      	ldr	r3, [sp, #28]
 8008c98:	2b02      	cmp	r3, #2
 8008c9a:	dd34      	ble.n	8008d06 <_dtoa_r+0x8be>
 8008c9c:	46ca      	mov	sl, r9
 8008c9e:	f1ba 0f00 	cmp.w	sl, #0
 8008ca2:	d10d      	bne.n	8008cc0 <_dtoa_r+0x878>
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	4653      	mov	r3, sl
 8008ca8:	2205      	movs	r2, #5
 8008caa:	4630      	mov	r0, r6
 8008cac:	f000 fd5e 	bl	800976c <__multadd>
 8008cb0:	4601      	mov	r1, r0
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	4628      	mov	r0, r5
 8008cb6:	f000 ffbf 	bl	8009c38 <__mcmp>
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	f73f adde 	bgt.w	800887c <_dtoa_r+0x434>
 8008cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cc2:	f8dd 8000 	ldr.w	r8, [sp]
 8008cc6:	ea6f 0b03 	mvn.w	fp, r3
 8008cca:	f04f 0900 	mov.w	r9, #0
 8008cce:	4621      	mov	r1, r4
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	f000 fd29 	bl	8009728 <_Bfree>
 8008cd6:	2f00      	cmp	r7, #0
 8008cd8:	f43f aea7 	beq.w	8008a2a <_dtoa_r+0x5e2>
 8008cdc:	f1b9 0f00 	cmp.w	r9, #0
 8008ce0:	d005      	beq.n	8008cee <_dtoa_r+0x8a6>
 8008ce2:	45b9      	cmp	r9, r7
 8008ce4:	d003      	beq.n	8008cee <_dtoa_r+0x8a6>
 8008ce6:	4649      	mov	r1, r9
 8008ce8:	4630      	mov	r0, r6
 8008cea:	f000 fd1d 	bl	8009728 <_Bfree>
 8008cee:	4639      	mov	r1, r7
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	f000 fd19 	bl	8009728 <_Bfree>
 8008cf6:	e698      	b.n	8008a2a <_dtoa_r+0x5e2>
 8008cf8:	2400      	movs	r4, #0
 8008cfa:	4627      	mov	r7, r4
 8008cfc:	e7e0      	b.n	8008cc0 <_dtoa_r+0x878>
 8008cfe:	46bb      	mov	fp, r7
 8008d00:	4604      	mov	r4, r0
 8008d02:	4607      	mov	r7, r0
 8008d04:	e5ba      	b.n	800887c <_dtoa_r+0x434>
 8008d06:	9b08      	ldr	r3, [sp, #32]
 8008d08:	46ca      	mov	sl, r9
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 8100 	beq.w	8008f10 <_dtoa_r+0xac8>
 8008d10:	f1b8 0f00 	cmp.w	r8, #0
 8008d14:	dd05      	ble.n	8008d22 <_dtoa_r+0x8da>
 8008d16:	4639      	mov	r1, r7
 8008d18:	4642      	mov	r2, r8
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	f000 ff20 	bl	8009b60 <__lshift>
 8008d20:	4607      	mov	r7, r0
 8008d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d05d      	beq.n	8008de4 <_dtoa_r+0x99c>
 8008d28:	6879      	ldr	r1, [r7, #4]
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	f000 fcbc 	bl	80096a8 <_Balloc>
 8008d30:	4680      	mov	r8, r0
 8008d32:	b928      	cbnz	r0, 8008d40 <_dtoa_r+0x8f8>
 8008d34:	4b82      	ldr	r3, [pc, #520]	; (8008f40 <_dtoa_r+0xaf8>)
 8008d36:	4602      	mov	r2, r0
 8008d38:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008d3c:	f7ff bb9a 	b.w	8008474 <_dtoa_r+0x2c>
 8008d40:	693a      	ldr	r2, [r7, #16]
 8008d42:	3202      	adds	r2, #2
 8008d44:	0092      	lsls	r2, r2, #2
 8008d46:	f107 010c 	add.w	r1, r7, #12
 8008d4a:	300c      	adds	r0, #12
 8008d4c:	f000 fc9e 	bl	800968c <memcpy>
 8008d50:	2201      	movs	r2, #1
 8008d52:	4641      	mov	r1, r8
 8008d54:	4630      	mov	r0, r6
 8008d56:	f000 ff03 	bl	8009b60 <__lshift>
 8008d5a:	9b00      	ldr	r3, [sp, #0]
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	9305      	str	r3, [sp, #20]
 8008d60:	9b00      	ldr	r3, [sp, #0]
 8008d62:	4453      	add	r3, sl
 8008d64:	9309      	str	r3, [sp, #36]	; 0x24
 8008d66:	9b02      	ldr	r3, [sp, #8]
 8008d68:	f003 0301 	and.w	r3, r3, #1
 8008d6c:	46b9      	mov	r9, r7
 8008d6e:	9308      	str	r3, [sp, #32]
 8008d70:	4607      	mov	r7, r0
 8008d72:	9b05      	ldr	r3, [sp, #20]
 8008d74:	4621      	mov	r1, r4
 8008d76:	3b01      	subs	r3, #1
 8008d78:	4628      	mov	r0, r5
 8008d7a:	9302      	str	r3, [sp, #8]
 8008d7c:	f7ff fad8 	bl	8008330 <quorem>
 8008d80:	4603      	mov	r3, r0
 8008d82:	3330      	adds	r3, #48	; 0x30
 8008d84:	9006      	str	r0, [sp, #24]
 8008d86:	4649      	mov	r1, r9
 8008d88:	4628      	mov	r0, r5
 8008d8a:	930a      	str	r3, [sp, #40]	; 0x28
 8008d8c:	f000 ff54 	bl	8009c38 <__mcmp>
 8008d90:	463a      	mov	r2, r7
 8008d92:	4682      	mov	sl, r0
 8008d94:	4621      	mov	r1, r4
 8008d96:	4630      	mov	r0, r6
 8008d98:	f000 ff6a 	bl	8009c70 <__mdiff>
 8008d9c:	68c2      	ldr	r2, [r0, #12]
 8008d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da0:	4680      	mov	r8, r0
 8008da2:	bb0a      	cbnz	r2, 8008de8 <_dtoa_r+0x9a0>
 8008da4:	4601      	mov	r1, r0
 8008da6:	4628      	mov	r0, r5
 8008da8:	f000 ff46 	bl	8009c38 <__mcmp>
 8008dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dae:	4602      	mov	r2, r0
 8008db0:	4641      	mov	r1, r8
 8008db2:	4630      	mov	r0, r6
 8008db4:	920e      	str	r2, [sp, #56]	; 0x38
 8008db6:	930a      	str	r3, [sp, #40]	; 0x28
 8008db8:	f000 fcb6 	bl	8009728 <_Bfree>
 8008dbc:	9b07      	ldr	r3, [sp, #28]
 8008dbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008dc0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008dc4:	ea43 0102 	orr.w	r1, r3, r2
 8008dc8:	9b08      	ldr	r3, [sp, #32]
 8008dca:	430b      	orrs	r3, r1
 8008dcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dce:	d10d      	bne.n	8008dec <_dtoa_r+0x9a4>
 8008dd0:	2b39      	cmp	r3, #57	; 0x39
 8008dd2:	d029      	beq.n	8008e28 <_dtoa_r+0x9e0>
 8008dd4:	f1ba 0f00 	cmp.w	sl, #0
 8008dd8:	dd01      	ble.n	8008dde <_dtoa_r+0x996>
 8008dda:	9b06      	ldr	r3, [sp, #24]
 8008ddc:	3331      	adds	r3, #49	; 0x31
 8008dde:	9a02      	ldr	r2, [sp, #8]
 8008de0:	7013      	strb	r3, [r2, #0]
 8008de2:	e774      	b.n	8008cce <_dtoa_r+0x886>
 8008de4:	4638      	mov	r0, r7
 8008de6:	e7b8      	b.n	8008d5a <_dtoa_r+0x912>
 8008de8:	2201      	movs	r2, #1
 8008dea:	e7e1      	b.n	8008db0 <_dtoa_r+0x968>
 8008dec:	f1ba 0f00 	cmp.w	sl, #0
 8008df0:	db06      	blt.n	8008e00 <_dtoa_r+0x9b8>
 8008df2:	9907      	ldr	r1, [sp, #28]
 8008df4:	ea41 0a0a 	orr.w	sl, r1, sl
 8008df8:	9908      	ldr	r1, [sp, #32]
 8008dfa:	ea5a 0101 	orrs.w	r1, sl, r1
 8008dfe:	d120      	bne.n	8008e42 <_dtoa_r+0x9fa>
 8008e00:	2a00      	cmp	r2, #0
 8008e02:	ddec      	ble.n	8008dde <_dtoa_r+0x996>
 8008e04:	4629      	mov	r1, r5
 8008e06:	2201      	movs	r2, #1
 8008e08:	4630      	mov	r0, r6
 8008e0a:	9305      	str	r3, [sp, #20]
 8008e0c:	f000 fea8 	bl	8009b60 <__lshift>
 8008e10:	4621      	mov	r1, r4
 8008e12:	4605      	mov	r5, r0
 8008e14:	f000 ff10 	bl	8009c38 <__mcmp>
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	9b05      	ldr	r3, [sp, #20]
 8008e1c:	dc02      	bgt.n	8008e24 <_dtoa_r+0x9dc>
 8008e1e:	d1de      	bne.n	8008dde <_dtoa_r+0x996>
 8008e20:	07da      	lsls	r2, r3, #31
 8008e22:	d5dc      	bpl.n	8008dde <_dtoa_r+0x996>
 8008e24:	2b39      	cmp	r3, #57	; 0x39
 8008e26:	d1d8      	bne.n	8008dda <_dtoa_r+0x992>
 8008e28:	9a02      	ldr	r2, [sp, #8]
 8008e2a:	2339      	movs	r3, #57	; 0x39
 8008e2c:	7013      	strb	r3, [r2, #0]
 8008e2e:	4643      	mov	r3, r8
 8008e30:	4698      	mov	r8, r3
 8008e32:	3b01      	subs	r3, #1
 8008e34:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008e38:	2a39      	cmp	r2, #57	; 0x39
 8008e3a:	d051      	beq.n	8008ee0 <_dtoa_r+0xa98>
 8008e3c:	3201      	adds	r2, #1
 8008e3e:	701a      	strb	r2, [r3, #0]
 8008e40:	e745      	b.n	8008cce <_dtoa_r+0x886>
 8008e42:	2a00      	cmp	r2, #0
 8008e44:	dd03      	ble.n	8008e4e <_dtoa_r+0xa06>
 8008e46:	2b39      	cmp	r3, #57	; 0x39
 8008e48:	d0ee      	beq.n	8008e28 <_dtoa_r+0x9e0>
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	e7c7      	b.n	8008dde <_dtoa_r+0x996>
 8008e4e:	9a05      	ldr	r2, [sp, #20]
 8008e50:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e52:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008e56:	428a      	cmp	r2, r1
 8008e58:	d02b      	beq.n	8008eb2 <_dtoa_r+0xa6a>
 8008e5a:	4629      	mov	r1, r5
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	220a      	movs	r2, #10
 8008e60:	4630      	mov	r0, r6
 8008e62:	f000 fc83 	bl	800976c <__multadd>
 8008e66:	45b9      	cmp	r9, r7
 8008e68:	4605      	mov	r5, r0
 8008e6a:	f04f 0300 	mov.w	r3, #0
 8008e6e:	f04f 020a 	mov.w	r2, #10
 8008e72:	4649      	mov	r1, r9
 8008e74:	4630      	mov	r0, r6
 8008e76:	d107      	bne.n	8008e88 <_dtoa_r+0xa40>
 8008e78:	f000 fc78 	bl	800976c <__multadd>
 8008e7c:	4681      	mov	r9, r0
 8008e7e:	4607      	mov	r7, r0
 8008e80:	9b05      	ldr	r3, [sp, #20]
 8008e82:	3301      	adds	r3, #1
 8008e84:	9305      	str	r3, [sp, #20]
 8008e86:	e774      	b.n	8008d72 <_dtoa_r+0x92a>
 8008e88:	f000 fc70 	bl	800976c <__multadd>
 8008e8c:	4639      	mov	r1, r7
 8008e8e:	4681      	mov	r9, r0
 8008e90:	2300      	movs	r3, #0
 8008e92:	220a      	movs	r2, #10
 8008e94:	4630      	mov	r0, r6
 8008e96:	f000 fc69 	bl	800976c <__multadd>
 8008e9a:	4607      	mov	r7, r0
 8008e9c:	e7f0      	b.n	8008e80 <_dtoa_r+0xa38>
 8008e9e:	f1ba 0f00 	cmp.w	sl, #0
 8008ea2:	9a00      	ldr	r2, [sp, #0]
 8008ea4:	bfcc      	ite	gt
 8008ea6:	46d0      	movgt	r8, sl
 8008ea8:	f04f 0801 	movle.w	r8, #1
 8008eac:	4490      	add	r8, r2
 8008eae:	f04f 0900 	mov.w	r9, #0
 8008eb2:	4629      	mov	r1, r5
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	9302      	str	r3, [sp, #8]
 8008eba:	f000 fe51 	bl	8009b60 <__lshift>
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4605      	mov	r5, r0
 8008ec2:	f000 feb9 	bl	8009c38 <__mcmp>
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	dcb1      	bgt.n	8008e2e <_dtoa_r+0x9e6>
 8008eca:	d102      	bne.n	8008ed2 <_dtoa_r+0xa8a>
 8008ecc:	9b02      	ldr	r3, [sp, #8]
 8008ece:	07db      	lsls	r3, r3, #31
 8008ed0:	d4ad      	bmi.n	8008e2e <_dtoa_r+0x9e6>
 8008ed2:	4643      	mov	r3, r8
 8008ed4:	4698      	mov	r8, r3
 8008ed6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008eda:	2a30      	cmp	r2, #48	; 0x30
 8008edc:	d0fa      	beq.n	8008ed4 <_dtoa_r+0xa8c>
 8008ede:	e6f6      	b.n	8008cce <_dtoa_r+0x886>
 8008ee0:	9a00      	ldr	r2, [sp, #0]
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d1a4      	bne.n	8008e30 <_dtoa_r+0x9e8>
 8008ee6:	f10b 0b01 	add.w	fp, fp, #1
 8008eea:	2331      	movs	r3, #49	; 0x31
 8008eec:	e778      	b.n	8008de0 <_dtoa_r+0x998>
 8008eee:	4b15      	ldr	r3, [pc, #84]	; (8008f44 <_dtoa_r+0xafc>)
 8008ef0:	f7ff bb12 	b.w	8008518 <_dtoa_r+0xd0>
 8008ef4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f47f aaee 	bne.w	80084d8 <_dtoa_r+0x90>
 8008efc:	4b12      	ldr	r3, [pc, #72]	; (8008f48 <_dtoa_r+0xb00>)
 8008efe:	f7ff bb0b 	b.w	8008518 <_dtoa_r+0xd0>
 8008f02:	f1ba 0f00 	cmp.w	sl, #0
 8008f06:	dc03      	bgt.n	8008f10 <_dtoa_r+0xac8>
 8008f08:	9b07      	ldr	r3, [sp, #28]
 8008f0a:	2b02      	cmp	r3, #2
 8008f0c:	f73f aec7 	bgt.w	8008c9e <_dtoa_r+0x856>
 8008f10:	f8dd 8000 	ldr.w	r8, [sp]
 8008f14:	4621      	mov	r1, r4
 8008f16:	4628      	mov	r0, r5
 8008f18:	f7ff fa0a 	bl	8008330 <quorem>
 8008f1c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008f20:	f808 3b01 	strb.w	r3, [r8], #1
 8008f24:	9a00      	ldr	r2, [sp, #0]
 8008f26:	eba8 0202 	sub.w	r2, r8, r2
 8008f2a:	4592      	cmp	sl, r2
 8008f2c:	ddb7      	ble.n	8008e9e <_dtoa_r+0xa56>
 8008f2e:	4629      	mov	r1, r5
 8008f30:	2300      	movs	r3, #0
 8008f32:	220a      	movs	r2, #10
 8008f34:	4630      	mov	r0, r6
 8008f36:	f000 fc19 	bl	800976c <__multadd>
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	e7ea      	b.n	8008f14 <_dtoa_r+0xacc>
 8008f3e:	bf00      	nop
 8008f40:	0800ba04 	.word	0x0800ba04
 8008f44:	0800bc09 	.word	0x0800bc09
 8008f48:	0800b981 	.word	0x0800b981

08008f4c <rshift>:
 8008f4c:	6903      	ldr	r3, [r0, #16]
 8008f4e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008f52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f56:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008f5a:	f100 0414 	add.w	r4, r0, #20
 8008f5e:	dd45      	ble.n	8008fec <rshift+0xa0>
 8008f60:	f011 011f 	ands.w	r1, r1, #31
 8008f64:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008f68:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008f6c:	d10c      	bne.n	8008f88 <rshift+0x3c>
 8008f6e:	f100 0710 	add.w	r7, r0, #16
 8008f72:	4629      	mov	r1, r5
 8008f74:	42b1      	cmp	r1, r6
 8008f76:	d334      	bcc.n	8008fe2 <rshift+0x96>
 8008f78:	1a9b      	subs	r3, r3, r2
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	1eea      	subs	r2, r5, #3
 8008f7e:	4296      	cmp	r6, r2
 8008f80:	bf38      	it	cc
 8008f82:	2300      	movcc	r3, #0
 8008f84:	4423      	add	r3, r4
 8008f86:	e015      	b.n	8008fb4 <rshift+0x68>
 8008f88:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008f8c:	f1c1 0820 	rsb	r8, r1, #32
 8008f90:	40cf      	lsrs	r7, r1
 8008f92:	f105 0e04 	add.w	lr, r5, #4
 8008f96:	46a1      	mov	r9, r4
 8008f98:	4576      	cmp	r6, lr
 8008f9a:	46f4      	mov	ip, lr
 8008f9c:	d815      	bhi.n	8008fca <rshift+0x7e>
 8008f9e:	1a9b      	subs	r3, r3, r2
 8008fa0:	009a      	lsls	r2, r3, #2
 8008fa2:	3a04      	subs	r2, #4
 8008fa4:	3501      	adds	r5, #1
 8008fa6:	42ae      	cmp	r6, r5
 8008fa8:	bf38      	it	cc
 8008faa:	2200      	movcc	r2, #0
 8008fac:	18a3      	adds	r3, r4, r2
 8008fae:	50a7      	str	r7, [r4, r2]
 8008fb0:	b107      	cbz	r7, 8008fb4 <rshift+0x68>
 8008fb2:	3304      	adds	r3, #4
 8008fb4:	1b1a      	subs	r2, r3, r4
 8008fb6:	42a3      	cmp	r3, r4
 8008fb8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008fbc:	bf08      	it	eq
 8008fbe:	2300      	moveq	r3, #0
 8008fc0:	6102      	str	r2, [r0, #16]
 8008fc2:	bf08      	it	eq
 8008fc4:	6143      	streq	r3, [r0, #20]
 8008fc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fca:	f8dc c000 	ldr.w	ip, [ip]
 8008fce:	fa0c fc08 	lsl.w	ip, ip, r8
 8008fd2:	ea4c 0707 	orr.w	r7, ip, r7
 8008fd6:	f849 7b04 	str.w	r7, [r9], #4
 8008fda:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008fde:	40cf      	lsrs	r7, r1
 8008fe0:	e7da      	b.n	8008f98 <rshift+0x4c>
 8008fe2:	f851 cb04 	ldr.w	ip, [r1], #4
 8008fe6:	f847 cf04 	str.w	ip, [r7, #4]!
 8008fea:	e7c3      	b.n	8008f74 <rshift+0x28>
 8008fec:	4623      	mov	r3, r4
 8008fee:	e7e1      	b.n	8008fb4 <rshift+0x68>

08008ff0 <__hexdig_fun>:
 8008ff0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008ff4:	2b09      	cmp	r3, #9
 8008ff6:	d802      	bhi.n	8008ffe <__hexdig_fun+0xe>
 8008ff8:	3820      	subs	r0, #32
 8008ffa:	b2c0      	uxtb	r0, r0
 8008ffc:	4770      	bx	lr
 8008ffe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009002:	2b05      	cmp	r3, #5
 8009004:	d801      	bhi.n	800900a <__hexdig_fun+0x1a>
 8009006:	3847      	subs	r0, #71	; 0x47
 8009008:	e7f7      	b.n	8008ffa <__hexdig_fun+0xa>
 800900a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800900e:	2b05      	cmp	r3, #5
 8009010:	d801      	bhi.n	8009016 <__hexdig_fun+0x26>
 8009012:	3827      	subs	r0, #39	; 0x27
 8009014:	e7f1      	b.n	8008ffa <__hexdig_fun+0xa>
 8009016:	2000      	movs	r0, #0
 8009018:	4770      	bx	lr
	...

0800901c <__gethex>:
 800901c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009020:	ed2d 8b02 	vpush	{d8}
 8009024:	b089      	sub	sp, #36	; 0x24
 8009026:	ee08 0a10 	vmov	s16, r0
 800902a:	9304      	str	r3, [sp, #16]
 800902c:	4bbc      	ldr	r3, [pc, #752]	; (8009320 <__gethex+0x304>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	9301      	str	r3, [sp, #4]
 8009032:	4618      	mov	r0, r3
 8009034:	468b      	mov	fp, r1
 8009036:	4690      	mov	r8, r2
 8009038:	f7f7 f902 	bl	8000240 <strlen>
 800903c:	9b01      	ldr	r3, [sp, #4]
 800903e:	f8db 2000 	ldr.w	r2, [fp]
 8009042:	4403      	add	r3, r0
 8009044:	4682      	mov	sl, r0
 8009046:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800904a:	9305      	str	r3, [sp, #20]
 800904c:	1c93      	adds	r3, r2, #2
 800904e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009052:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009056:	32fe      	adds	r2, #254	; 0xfe
 8009058:	18d1      	adds	r1, r2, r3
 800905a:	461f      	mov	r7, r3
 800905c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009060:	9100      	str	r1, [sp, #0]
 8009062:	2830      	cmp	r0, #48	; 0x30
 8009064:	d0f8      	beq.n	8009058 <__gethex+0x3c>
 8009066:	f7ff ffc3 	bl	8008ff0 <__hexdig_fun>
 800906a:	4604      	mov	r4, r0
 800906c:	2800      	cmp	r0, #0
 800906e:	d13a      	bne.n	80090e6 <__gethex+0xca>
 8009070:	9901      	ldr	r1, [sp, #4]
 8009072:	4652      	mov	r2, sl
 8009074:	4638      	mov	r0, r7
 8009076:	f001 fd6d 	bl	800ab54 <strncmp>
 800907a:	4605      	mov	r5, r0
 800907c:	2800      	cmp	r0, #0
 800907e:	d168      	bne.n	8009152 <__gethex+0x136>
 8009080:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009084:	eb07 060a 	add.w	r6, r7, sl
 8009088:	f7ff ffb2 	bl	8008ff0 <__hexdig_fun>
 800908c:	2800      	cmp	r0, #0
 800908e:	d062      	beq.n	8009156 <__gethex+0x13a>
 8009090:	4633      	mov	r3, r6
 8009092:	7818      	ldrb	r0, [r3, #0]
 8009094:	2830      	cmp	r0, #48	; 0x30
 8009096:	461f      	mov	r7, r3
 8009098:	f103 0301 	add.w	r3, r3, #1
 800909c:	d0f9      	beq.n	8009092 <__gethex+0x76>
 800909e:	f7ff ffa7 	bl	8008ff0 <__hexdig_fun>
 80090a2:	2301      	movs	r3, #1
 80090a4:	fab0 f480 	clz	r4, r0
 80090a8:	0964      	lsrs	r4, r4, #5
 80090aa:	4635      	mov	r5, r6
 80090ac:	9300      	str	r3, [sp, #0]
 80090ae:	463a      	mov	r2, r7
 80090b0:	4616      	mov	r6, r2
 80090b2:	3201      	adds	r2, #1
 80090b4:	7830      	ldrb	r0, [r6, #0]
 80090b6:	f7ff ff9b 	bl	8008ff0 <__hexdig_fun>
 80090ba:	2800      	cmp	r0, #0
 80090bc:	d1f8      	bne.n	80090b0 <__gethex+0x94>
 80090be:	9901      	ldr	r1, [sp, #4]
 80090c0:	4652      	mov	r2, sl
 80090c2:	4630      	mov	r0, r6
 80090c4:	f001 fd46 	bl	800ab54 <strncmp>
 80090c8:	b980      	cbnz	r0, 80090ec <__gethex+0xd0>
 80090ca:	b94d      	cbnz	r5, 80090e0 <__gethex+0xc4>
 80090cc:	eb06 050a 	add.w	r5, r6, sl
 80090d0:	462a      	mov	r2, r5
 80090d2:	4616      	mov	r6, r2
 80090d4:	3201      	adds	r2, #1
 80090d6:	7830      	ldrb	r0, [r6, #0]
 80090d8:	f7ff ff8a 	bl	8008ff0 <__hexdig_fun>
 80090dc:	2800      	cmp	r0, #0
 80090de:	d1f8      	bne.n	80090d2 <__gethex+0xb6>
 80090e0:	1bad      	subs	r5, r5, r6
 80090e2:	00ad      	lsls	r5, r5, #2
 80090e4:	e004      	b.n	80090f0 <__gethex+0xd4>
 80090e6:	2400      	movs	r4, #0
 80090e8:	4625      	mov	r5, r4
 80090ea:	e7e0      	b.n	80090ae <__gethex+0x92>
 80090ec:	2d00      	cmp	r5, #0
 80090ee:	d1f7      	bne.n	80090e0 <__gethex+0xc4>
 80090f0:	7833      	ldrb	r3, [r6, #0]
 80090f2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80090f6:	2b50      	cmp	r3, #80	; 0x50
 80090f8:	d13b      	bne.n	8009172 <__gethex+0x156>
 80090fa:	7873      	ldrb	r3, [r6, #1]
 80090fc:	2b2b      	cmp	r3, #43	; 0x2b
 80090fe:	d02c      	beq.n	800915a <__gethex+0x13e>
 8009100:	2b2d      	cmp	r3, #45	; 0x2d
 8009102:	d02e      	beq.n	8009162 <__gethex+0x146>
 8009104:	1c71      	adds	r1, r6, #1
 8009106:	f04f 0900 	mov.w	r9, #0
 800910a:	7808      	ldrb	r0, [r1, #0]
 800910c:	f7ff ff70 	bl	8008ff0 <__hexdig_fun>
 8009110:	1e43      	subs	r3, r0, #1
 8009112:	b2db      	uxtb	r3, r3
 8009114:	2b18      	cmp	r3, #24
 8009116:	d82c      	bhi.n	8009172 <__gethex+0x156>
 8009118:	f1a0 0210 	sub.w	r2, r0, #16
 800911c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009120:	f7ff ff66 	bl	8008ff0 <__hexdig_fun>
 8009124:	1e43      	subs	r3, r0, #1
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b18      	cmp	r3, #24
 800912a:	d91d      	bls.n	8009168 <__gethex+0x14c>
 800912c:	f1b9 0f00 	cmp.w	r9, #0
 8009130:	d000      	beq.n	8009134 <__gethex+0x118>
 8009132:	4252      	negs	r2, r2
 8009134:	4415      	add	r5, r2
 8009136:	f8cb 1000 	str.w	r1, [fp]
 800913a:	b1e4      	cbz	r4, 8009176 <__gethex+0x15a>
 800913c:	9b00      	ldr	r3, [sp, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	bf14      	ite	ne
 8009142:	2700      	movne	r7, #0
 8009144:	2706      	moveq	r7, #6
 8009146:	4638      	mov	r0, r7
 8009148:	b009      	add	sp, #36	; 0x24
 800914a:	ecbd 8b02 	vpop	{d8}
 800914e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009152:	463e      	mov	r6, r7
 8009154:	4625      	mov	r5, r4
 8009156:	2401      	movs	r4, #1
 8009158:	e7ca      	b.n	80090f0 <__gethex+0xd4>
 800915a:	f04f 0900 	mov.w	r9, #0
 800915e:	1cb1      	adds	r1, r6, #2
 8009160:	e7d3      	b.n	800910a <__gethex+0xee>
 8009162:	f04f 0901 	mov.w	r9, #1
 8009166:	e7fa      	b.n	800915e <__gethex+0x142>
 8009168:	230a      	movs	r3, #10
 800916a:	fb03 0202 	mla	r2, r3, r2, r0
 800916e:	3a10      	subs	r2, #16
 8009170:	e7d4      	b.n	800911c <__gethex+0x100>
 8009172:	4631      	mov	r1, r6
 8009174:	e7df      	b.n	8009136 <__gethex+0x11a>
 8009176:	1bf3      	subs	r3, r6, r7
 8009178:	3b01      	subs	r3, #1
 800917a:	4621      	mov	r1, r4
 800917c:	2b07      	cmp	r3, #7
 800917e:	dc0b      	bgt.n	8009198 <__gethex+0x17c>
 8009180:	ee18 0a10 	vmov	r0, s16
 8009184:	f000 fa90 	bl	80096a8 <_Balloc>
 8009188:	4604      	mov	r4, r0
 800918a:	b940      	cbnz	r0, 800919e <__gethex+0x182>
 800918c:	4b65      	ldr	r3, [pc, #404]	; (8009324 <__gethex+0x308>)
 800918e:	4602      	mov	r2, r0
 8009190:	21de      	movs	r1, #222	; 0xde
 8009192:	4865      	ldr	r0, [pc, #404]	; (8009328 <__gethex+0x30c>)
 8009194:	f001 fdb6 	bl	800ad04 <__assert_func>
 8009198:	3101      	adds	r1, #1
 800919a:	105b      	asrs	r3, r3, #1
 800919c:	e7ee      	b.n	800917c <__gethex+0x160>
 800919e:	f100 0914 	add.w	r9, r0, #20
 80091a2:	f04f 0b00 	mov.w	fp, #0
 80091a6:	f1ca 0301 	rsb	r3, sl, #1
 80091aa:	f8cd 9008 	str.w	r9, [sp, #8]
 80091ae:	f8cd b000 	str.w	fp, [sp]
 80091b2:	9306      	str	r3, [sp, #24]
 80091b4:	42b7      	cmp	r7, r6
 80091b6:	d340      	bcc.n	800923a <__gethex+0x21e>
 80091b8:	9802      	ldr	r0, [sp, #8]
 80091ba:	9b00      	ldr	r3, [sp, #0]
 80091bc:	f840 3b04 	str.w	r3, [r0], #4
 80091c0:	eba0 0009 	sub.w	r0, r0, r9
 80091c4:	1080      	asrs	r0, r0, #2
 80091c6:	0146      	lsls	r6, r0, #5
 80091c8:	6120      	str	r0, [r4, #16]
 80091ca:	4618      	mov	r0, r3
 80091cc:	f000 fb62 	bl	8009894 <__hi0bits>
 80091d0:	1a30      	subs	r0, r6, r0
 80091d2:	f8d8 6000 	ldr.w	r6, [r8]
 80091d6:	42b0      	cmp	r0, r6
 80091d8:	dd63      	ble.n	80092a2 <__gethex+0x286>
 80091da:	1b87      	subs	r7, r0, r6
 80091dc:	4639      	mov	r1, r7
 80091de:	4620      	mov	r0, r4
 80091e0:	f000 fefd 	bl	8009fde <__any_on>
 80091e4:	4682      	mov	sl, r0
 80091e6:	b1a8      	cbz	r0, 8009214 <__gethex+0x1f8>
 80091e8:	1e7b      	subs	r3, r7, #1
 80091ea:	1159      	asrs	r1, r3, #5
 80091ec:	f003 021f 	and.w	r2, r3, #31
 80091f0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80091f4:	f04f 0a01 	mov.w	sl, #1
 80091f8:	fa0a f202 	lsl.w	r2, sl, r2
 80091fc:	420a      	tst	r2, r1
 80091fe:	d009      	beq.n	8009214 <__gethex+0x1f8>
 8009200:	4553      	cmp	r3, sl
 8009202:	dd05      	ble.n	8009210 <__gethex+0x1f4>
 8009204:	1eb9      	subs	r1, r7, #2
 8009206:	4620      	mov	r0, r4
 8009208:	f000 fee9 	bl	8009fde <__any_on>
 800920c:	2800      	cmp	r0, #0
 800920e:	d145      	bne.n	800929c <__gethex+0x280>
 8009210:	f04f 0a02 	mov.w	sl, #2
 8009214:	4639      	mov	r1, r7
 8009216:	4620      	mov	r0, r4
 8009218:	f7ff fe98 	bl	8008f4c <rshift>
 800921c:	443d      	add	r5, r7
 800921e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009222:	42ab      	cmp	r3, r5
 8009224:	da4c      	bge.n	80092c0 <__gethex+0x2a4>
 8009226:	ee18 0a10 	vmov	r0, s16
 800922a:	4621      	mov	r1, r4
 800922c:	f000 fa7c 	bl	8009728 <_Bfree>
 8009230:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009232:	2300      	movs	r3, #0
 8009234:	6013      	str	r3, [r2, #0]
 8009236:	27a3      	movs	r7, #163	; 0xa3
 8009238:	e785      	b.n	8009146 <__gethex+0x12a>
 800923a:	1e73      	subs	r3, r6, #1
 800923c:	9a05      	ldr	r2, [sp, #20]
 800923e:	9303      	str	r3, [sp, #12]
 8009240:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009244:	4293      	cmp	r3, r2
 8009246:	d019      	beq.n	800927c <__gethex+0x260>
 8009248:	f1bb 0f20 	cmp.w	fp, #32
 800924c:	d107      	bne.n	800925e <__gethex+0x242>
 800924e:	9b02      	ldr	r3, [sp, #8]
 8009250:	9a00      	ldr	r2, [sp, #0]
 8009252:	f843 2b04 	str.w	r2, [r3], #4
 8009256:	9302      	str	r3, [sp, #8]
 8009258:	2300      	movs	r3, #0
 800925a:	9300      	str	r3, [sp, #0]
 800925c:	469b      	mov	fp, r3
 800925e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009262:	f7ff fec5 	bl	8008ff0 <__hexdig_fun>
 8009266:	9b00      	ldr	r3, [sp, #0]
 8009268:	f000 000f 	and.w	r0, r0, #15
 800926c:	fa00 f00b 	lsl.w	r0, r0, fp
 8009270:	4303      	orrs	r3, r0
 8009272:	9300      	str	r3, [sp, #0]
 8009274:	f10b 0b04 	add.w	fp, fp, #4
 8009278:	9b03      	ldr	r3, [sp, #12]
 800927a:	e00d      	b.n	8009298 <__gethex+0x27c>
 800927c:	9b03      	ldr	r3, [sp, #12]
 800927e:	9a06      	ldr	r2, [sp, #24]
 8009280:	4413      	add	r3, r2
 8009282:	42bb      	cmp	r3, r7
 8009284:	d3e0      	bcc.n	8009248 <__gethex+0x22c>
 8009286:	4618      	mov	r0, r3
 8009288:	9901      	ldr	r1, [sp, #4]
 800928a:	9307      	str	r3, [sp, #28]
 800928c:	4652      	mov	r2, sl
 800928e:	f001 fc61 	bl	800ab54 <strncmp>
 8009292:	9b07      	ldr	r3, [sp, #28]
 8009294:	2800      	cmp	r0, #0
 8009296:	d1d7      	bne.n	8009248 <__gethex+0x22c>
 8009298:	461e      	mov	r6, r3
 800929a:	e78b      	b.n	80091b4 <__gethex+0x198>
 800929c:	f04f 0a03 	mov.w	sl, #3
 80092a0:	e7b8      	b.n	8009214 <__gethex+0x1f8>
 80092a2:	da0a      	bge.n	80092ba <__gethex+0x29e>
 80092a4:	1a37      	subs	r7, r6, r0
 80092a6:	4621      	mov	r1, r4
 80092a8:	ee18 0a10 	vmov	r0, s16
 80092ac:	463a      	mov	r2, r7
 80092ae:	f000 fc57 	bl	8009b60 <__lshift>
 80092b2:	1bed      	subs	r5, r5, r7
 80092b4:	4604      	mov	r4, r0
 80092b6:	f100 0914 	add.w	r9, r0, #20
 80092ba:	f04f 0a00 	mov.w	sl, #0
 80092be:	e7ae      	b.n	800921e <__gethex+0x202>
 80092c0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80092c4:	42a8      	cmp	r0, r5
 80092c6:	dd72      	ble.n	80093ae <__gethex+0x392>
 80092c8:	1b45      	subs	r5, r0, r5
 80092ca:	42ae      	cmp	r6, r5
 80092cc:	dc36      	bgt.n	800933c <__gethex+0x320>
 80092ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80092d2:	2b02      	cmp	r3, #2
 80092d4:	d02a      	beq.n	800932c <__gethex+0x310>
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d02c      	beq.n	8009334 <__gethex+0x318>
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d115      	bne.n	800930a <__gethex+0x2ee>
 80092de:	42ae      	cmp	r6, r5
 80092e0:	d113      	bne.n	800930a <__gethex+0x2ee>
 80092e2:	2e01      	cmp	r6, #1
 80092e4:	d10b      	bne.n	80092fe <__gethex+0x2e2>
 80092e6:	9a04      	ldr	r2, [sp, #16]
 80092e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80092ec:	6013      	str	r3, [r2, #0]
 80092ee:	2301      	movs	r3, #1
 80092f0:	6123      	str	r3, [r4, #16]
 80092f2:	f8c9 3000 	str.w	r3, [r9]
 80092f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092f8:	2762      	movs	r7, #98	; 0x62
 80092fa:	601c      	str	r4, [r3, #0]
 80092fc:	e723      	b.n	8009146 <__gethex+0x12a>
 80092fe:	1e71      	subs	r1, r6, #1
 8009300:	4620      	mov	r0, r4
 8009302:	f000 fe6c 	bl	8009fde <__any_on>
 8009306:	2800      	cmp	r0, #0
 8009308:	d1ed      	bne.n	80092e6 <__gethex+0x2ca>
 800930a:	ee18 0a10 	vmov	r0, s16
 800930e:	4621      	mov	r1, r4
 8009310:	f000 fa0a 	bl	8009728 <_Bfree>
 8009314:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009316:	2300      	movs	r3, #0
 8009318:	6013      	str	r3, [r2, #0]
 800931a:	2750      	movs	r7, #80	; 0x50
 800931c:	e713      	b.n	8009146 <__gethex+0x12a>
 800931e:	bf00      	nop
 8009320:	0800ba80 	.word	0x0800ba80
 8009324:	0800ba04 	.word	0x0800ba04
 8009328:	0800ba15 	.word	0x0800ba15
 800932c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1eb      	bne.n	800930a <__gethex+0x2ee>
 8009332:	e7d8      	b.n	80092e6 <__gethex+0x2ca>
 8009334:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009336:	2b00      	cmp	r3, #0
 8009338:	d1d5      	bne.n	80092e6 <__gethex+0x2ca>
 800933a:	e7e6      	b.n	800930a <__gethex+0x2ee>
 800933c:	1e6f      	subs	r7, r5, #1
 800933e:	f1ba 0f00 	cmp.w	sl, #0
 8009342:	d131      	bne.n	80093a8 <__gethex+0x38c>
 8009344:	b127      	cbz	r7, 8009350 <__gethex+0x334>
 8009346:	4639      	mov	r1, r7
 8009348:	4620      	mov	r0, r4
 800934a:	f000 fe48 	bl	8009fde <__any_on>
 800934e:	4682      	mov	sl, r0
 8009350:	117b      	asrs	r3, r7, #5
 8009352:	2101      	movs	r1, #1
 8009354:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009358:	f007 071f 	and.w	r7, r7, #31
 800935c:	fa01 f707 	lsl.w	r7, r1, r7
 8009360:	421f      	tst	r7, r3
 8009362:	4629      	mov	r1, r5
 8009364:	4620      	mov	r0, r4
 8009366:	bf18      	it	ne
 8009368:	f04a 0a02 	orrne.w	sl, sl, #2
 800936c:	1b76      	subs	r6, r6, r5
 800936e:	f7ff fded 	bl	8008f4c <rshift>
 8009372:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009376:	2702      	movs	r7, #2
 8009378:	f1ba 0f00 	cmp.w	sl, #0
 800937c:	d048      	beq.n	8009410 <__gethex+0x3f4>
 800937e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009382:	2b02      	cmp	r3, #2
 8009384:	d015      	beq.n	80093b2 <__gethex+0x396>
 8009386:	2b03      	cmp	r3, #3
 8009388:	d017      	beq.n	80093ba <__gethex+0x39e>
 800938a:	2b01      	cmp	r3, #1
 800938c:	d109      	bne.n	80093a2 <__gethex+0x386>
 800938e:	f01a 0f02 	tst.w	sl, #2
 8009392:	d006      	beq.n	80093a2 <__gethex+0x386>
 8009394:	f8d9 0000 	ldr.w	r0, [r9]
 8009398:	ea4a 0a00 	orr.w	sl, sl, r0
 800939c:	f01a 0f01 	tst.w	sl, #1
 80093a0:	d10e      	bne.n	80093c0 <__gethex+0x3a4>
 80093a2:	f047 0710 	orr.w	r7, r7, #16
 80093a6:	e033      	b.n	8009410 <__gethex+0x3f4>
 80093a8:	f04f 0a01 	mov.w	sl, #1
 80093ac:	e7d0      	b.n	8009350 <__gethex+0x334>
 80093ae:	2701      	movs	r7, #1
 80093b0:	e7e2      	b.n	8009378 <__gethex+0x35c>
 80093b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093b4:	f1c3 0301 	rsb	r3, r3, #1
 80093b8:	9315      	str	r3, [sp, #84]	; 0x54
 80093ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d0f0      	beq.n	80093a2 <__gethex+0x386>
 80093c0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80093c4:	f104 0314 	add.w	r3, r4, #20
 80093c8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80093cc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80093d0:	f04f 0c00 	mov.w	ip, #0
 80093d4:	4618      	mov	r0, r3
 80093d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093da:	f1b2 3fff 	cmp.w	r2, #4294967295
 80093de:	d01c      	beq.n	800941a <__gethex+0x3fe>
 80093e0:	3201      	adds	r2, #1
 80093e2:	6002      	str	r2, [r0, #0]
 80093e4:	2f02      	cmp	r7, #2
 80093e6:	f104 0314 	add.w	r3, r4, #20
 80093ea:	d13f      	bne.n	800946c <__gethex+0x450>
 80093ec:	f8d8 2000 	ldr.w	r2, [r8]
 80093f0:	3a01      	subs	r2, #1
 80093f2:	42b2      	cmp	r2, r6
 80093f4:	d10a      	bne.n	800940c <__gethex+0x3f0>
 80093f6:	1171      	asrs	r1, r6, #5
 80093f8:	2201      	movs	r2, #1
 80093fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80093fe:	f006 061f 	and.w	r6, r6, #31
 8009402:	fa02 f606 	lsl.w	r6, r2, r6
 8009406:	421e      	tst	r6, r3
 8009408:	bf18      	it	ne
 800940a:	4617      	movne	r7, r2
 800940c:	f047 0720 	orr.w	r7, r7, #32
 8009410:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009412:	601c      	str	r4, [r3, #0]
 8009414:	9b04      	ldr	r3, [sp, #16]
 8009416:	601d      	str	r5, [r3, #0]
 8009418:	e695      	b.n	8009146 <__gethex+0x12a>
 800941a:	4299      	cmp	r1, r3
 800941c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009420:	d8d8      	bhi.n	80093d4 <__gethex+0x3b8>
 8009422:	68a3      	ldr	r3, [r4, #8]
 8009424:	459b      	cmp	fp, r3
 8009426:	db19      	blt.n	800945c <__gethex+0x440>
 8009428:	6861      	ldr	r1, [r4, #4]
 800942a:	ee18 0a10 	vmov	r0, s16
 800942e:	3101      	adds	r1, #1
 8009430:	f000 f93a 	bl	80096a8 <_Balloc>
 8009434:	4681      	mov	r9, r0
 8009436:	b918      	cbnz	r0, 8009440 <__gethex+0x424>
 8009438:	4b1a      	ldr	r3, [pc, #104]	; (80094a4 <__gethex+0x488>)
 800943a:	4602      	mov	r2, r0
 800943c:	2184      	movs	r1, #132	; 0x84
 800943e:	e6a8      	b.n	8009192 <__gethex+0x176>
 8009440:	6922      	ldr	r2, [r4, #16]
 8009442:	3202      	adds	r2, #2
 8009444:	f104 010c 	add.w	r1, r4, #12
 8009448:	0092      	lsls	r2, r2, #2
 800944a:	300c      	adds	r0, #12
 800944c:	f000 f91e 	bl	800968c <memcpy>
 8009450:	4621      	mov	r1, r4
 8009452:	ee18 0a10 	vmov	r0, s16
 8009456:	f000 f967 	bl	8009728 <_Bfree>
 800945a:	464c      	mov	r4, r9
 800945c:	6923      	ldr	r3, [r4, #16]
 800945e:	1c5a      	adds	r2, r3, #1
 8009460:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009464:	6122      	str	r2, [r4, #16]
 8009466:	2201      	movs	r2, #1
 8009468:	615a      	str	r2, [r3, #20]
 800946a:	e7bb      	b.n	80093e4 <__gethex+0x3c8>
 800946c:	6922      	ldr	r2, [r4, #16]
 800946e:	455a      	cmp	r2, fp
 8009470:	dd0b      	ble.n	800948a <__gethex+0x46e>
 8009472:	2101      	movs	r1, #1
 8009474:	4620      	mov	r0, r4
 8009476:	f7ff fd69 	bl	8008f4c <rshift>
 800947a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800947e:	3501      	adds	r5, #1
 8009480:	42ab      	cmp	r3, r5
 8009482:	f6ff aed0 	blt.w	8009226 <__gethex+0x20a>
 8009486:	2701      	movs	r7, #1
 8009488:	e7c0      	b.n	800940c <__gethex+0x3f0>
 800948a:	f016 061f 	ands.w	r6, r6, #31
 800948e:	d0fa      	beq.n	8009486 <__gethex+0x46a>
 8009490:	449a      	add	sl, r3
 8009492:	f1c6 0620 	rsb	r6, r6, #32
 8009496:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800949a:	f000 f9fb 	bl	8009894 <__hi0bits>
 800949e:	42b0      	cmp	r0, r6
 80094a0:	dbe7      	blt.n	8009472 <__gethex+0x456>
 80094a2:	e7f0      	b.n	8009486 <__gethex+0x46a>
 80094a4:	0800ba04 	.word	0x0800ba04

080094a8 <L_shift>:
 80094a8:	f1c2 0208 	rsb	r2, r2, #8
 80094ac:	0092      	lsls	r2, r2, #2
 80094ae:	b570      	push	{r4, r5, r6, lr}
 80094b0:	f1c2 0620 	rsb	r6, r2, #32
 80094b4:	6843      	ldr	r3, [r0, #4]
 80094b6:	6804      	ldr	r4, [r0, #0]
 80094b8:	fa03 f506 	lsl.w	r5, r3, r6
 80094bc:	432c      	orrs	r4, r5
 80094be:	40d3      	lsrs	r3, r2
 80094c0:	6004      	str	r4, [r0, #0]
 80094c2:	f840 3f04 	str.w	r3, [r0, #4]!
 80094c6:	4288      	cmp	r0, r1
 80094c8:	d3f4      	bcc.n	80094b4 <L_shift+0xc>
 80094ca:	bd70      	pop	{r4, r5, r6, pc}

080094cc <__match>:
 80094cc:	b530      	push	{r4, r5, lr}
 80094ce:	6803      	ldr	r3, [r0, #0]
 80094d0:	3301      	adds	r3, #1
 80094d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80094d6:	b914      	cbnz	r4, 80094de <__match+0x12>
 80094d8:	6003      	str	r3, [r0, #0]
 80094da:	2001      	movs	r0, #1
 80094dc:	bd30      	pop	{r4, r5, pc}
 80094de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094e2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80094e6:	2d19      	cmp	r5, #25
 80094e8:	bf98      	it	ls
 80094ea:	3220      	addls	r2, #32
 80094ec:	42a2      	cmp	r2, r4
 80094ee:	d0f0      	beq.n	80094d2 <__match+0x6>
 80094f0:	2000      	movs	r0, #0
 80094f2:	e7f3      	b.n	80094dc <__match+0x10>

080094f4 <__hexnan>:
 80094f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094f8:	680b      	ldr	r3, [r1, #0]
 80094fa:	6801      	ldr	r1, [r0, #0]
 80094fc:	115e      	asrs	r6, r3, #5
 80094fe:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009502:	f013 031f 	ands.w	r3, r3, #31
 8009506:	b087      	sub	sp, #28
 8009508:	bf18      	it	ne
 800950a:	3604      	addne	r6, #4
 800950c:	2500      	movs	r5, #0
 800950e:	1f37      	subs	r7, r6, #4
 8009510:	4682      	mov	sl, r0
 8009512:	4690      	mov	r8, r2
 8009514:	9301      	str	r3, [sp, #4]
 8009516:	f846 5c04 	str.w	r5, [r6, #-4]
 800951a:	46b9      	mov	r9, r7
 800951c:	463c      	mov	r4, r7
 800951e:	9502      	str	r5, [sp, #8]
 8009520:	46ab      	mov	fp, r5
 8009522:	784a      	ldrb	r2, [r1, #1]
 8009524:	1c4b      	adds	r3, r1, #1
 8009526:	9303      	str	r3, [sp, #12]
 8009528:	b342      	cbz	r2, 800957c <__hexnan+0x88>
 800952a:	4610      	mov	r0, r2
 800952c:	9105      	str	r1, [sp, #20]
 800952e:	9204      	str	r2, [sp, #16]
 8009530:	f7ff fd5e 	bl	8008ff0 <__hexdig_fun>
 8009534:	2800      	cmp	r0, #0
 8009536:	d14f      	bne.n	80095d8 <__hexnan+0xe4>
 8009538:	9a04      	ldr	r2, [sp, #16]
 800953a:	9905      	ldr	r1, [sp, #20]
 800953c:	2a20      	cmp	r2, #32
 800953e:	d818      	bhi.n	8009572 <__hexnan+0x7e>
 8009540:	9b02      	ldr	r3, [sp, #8]
 8009542:	459b      	cmp	fp, r3
 8009544:	dd13      	ble.n	800956e <__hexnan+0x7a>
 8009546:	454c      	cmp	r4, r9
 8009548:	d206      	bcs.n	8009558 <__hexnan+0x64>
 800954a:	2d07      	cmp	r5, #7
 800954c:	dc04      	bgt.n	8009558 <__hexnan+0x64>
 800954e:	462a      	mov	r2, r5
 8009550:	4649      	mov	r1, r9
 8009552:	4620      	mov	r0, r4
 8009554:	f7ff ffa8 	bl	80094a8 <L_shift>
 8009558:	4544      	cmp	r4, r8
 800955a:	d950      	bls.n	80095fe <__hexnan+0x10a>
 800955c:	2300      	movs	r3, #0
 800955e:	f1a4 0904 	sub.w	r9, r4, #4
 8009562:	f844 3c04 	str.w	r3, [r4, #-4]
 8009566:	f8cd b008 	str.w	fp, [sp, #8]
 800956a:	464c      	mov	r4, r9
 800956c:	461d      	mov	r5, r3
 800956e:	9903      	ldr	r1, [sp, #12]
 8009570:	e7d7      	b.n	8009522 <__hexnan+0x2e>
 8009572:	2a29      	cmp	r2, #41	; 0x29
 8009574:	d156      	bne.n	8009624 <__hexnan+0x130>
 8009576:	3102      	adds	r1, #2
 8009578:	f8ca 1000 	str.w	r1, [sl]
 800957c:	f1bb 0f00 	cmp.w	fp, #0
 8009580:	d050      	beq.n	8009624 <__hexnan+0x130>
 8009582:	454c      	cmp	r4, r9
 8009584:	d206      	bcs.n	8009594 <__hexnan+0xa0>
 8009586:	2d07      	cmp	r5, #7
 8009588:	dc04      	bgt.n	8009594 <__hexnan+0xa0>
 800958a:	462a      	mov	r2, r5
 800958c:	4649      	mov	r1, r9
 800958e:	4620      	mov	r0, r4
 8009590:	f7ff ff8a 	bl	80094a8 <L_shift>
 8009594:	4544      	cmp	r4, r8
 8009596:	d934      	bls.n	8009602 <__hexnan+0x10e>
 8009598:	f1a8 0204 	sub.w	r2, r8, #4
 800959c:	4623      	mov	r3, r4
 800959e:	f853 1b04 	ldr.w	r1, [r3], #4
 80095a2:	f842 1f04 	str.w	r1, [r2, #4]!
 80095a6:	429f      	cmp	r7, r3
 80095a8:	d2f9      	bcs.n	800959e <__hexnan+0xaa>
 80095aa:	1b3b      	subs	r3, r7, r4
 80095ac:	f023 0303 	bic.w	r3, r3, #3
 80095b0:	3304      	adds	r3, #4
 80095b2:	3401      	adds	r4, #1
 80095b4:	3e03      	subs	r6, #3
 80095b6:	42b4      	cmp	r4, r6
 80095b8:	bf88      	it	hi
 80095ba:	2304      	movhi	r3, #4
 80095bc:	4443      	add	r3, r8
 80095be:	2200      	movs	r2, #0
 80095c0:	f843 2b04 	str.w	r2, [r3], #4
 80095c4:	429f      	cmp	r7, r3
 80095c6:	d2fb      	bcs.n	80095c0 <__hexnan+0xcc>
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	b91b      	cbnz	r3, 80095d4 <__hexnan+0xe0>
 80095cc:	4547      	cmp	r7, r8
 80095ce:	d127      	bne.n	8009620 <__hexnan+0x12c>
 80095d0:	2301      	movs	r3, #1
 80095d2:	603b      	str	r3, [r7, #0]
 80095d4:	2005      	movs	r0, #5
 80095d6:	e026      	b.n	8009626 <__hexnan+0x132>
 80095d8:	3501      	adds	r5, #1
 80095da:	2d08      	cmp	r5, #8
 80095dc:	f10b 0b01 	add.w	fp, fp, #1
 80095e0:	dd06      	ble.n	80095f0 <__hexnan+0xfc>
 80095e2:	4544      	cmp	r4, r8
 80095e4:	d9c3      	bls.n	800956e <__hexnan+0x7a>
 80095e6:	2300      	movs	r3, #0
 80095e8:	f844 3c04 	str.w	r3, [r4, #-4]
 80095ec:	2501      	movs	r5, #1
 80095ee:	3c04      	subs	r4, #4
 80095f0:	6822      	ldr	r2, [r4, #0]
 80095f2:	f000 000f 	and.w	r0, r0, #15
 80095f6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80095fa:	6022      	str	r2, [r4, #0]
 80095fc:	e7b7      	b.n	800956e <__hexnan+0x7a>
 80095fe:	2508      	movs	r5, #8
 8009600:	e7b5      	b.n	800956e <__hexnan+0x7a>
 8009602:	9b01      	ldr	r3, [sp, #4]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d0df      	beq.n	80095c8 <__hexnan+0xd4>
 8009608:	f04f 32ff 	mov.w	r2, #4294967295
 800960c:	f1c3 0320 	rsb	r3, r3, #32
 8009610:	fa22 f303 	lsr.w	r3, r2, r3
 8009614:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009618:	401a      	ands	r2, r3
 800961a:	f846 2c04 	str.w	r2, [r6, #-4]
 800961e:	e7d3      	b.n	80095c8 <__hexnan+0xd4>
 8009620:	3f04      	subs	r7, #4
 8009622:	e7d1      	b.n	80095c8 <__hexnan+0xd4>
 8009624:	2004      	movs	r0, #4
 8009626:	b007      	add	sp, #28
 8009628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800962c <_localeconv_r>:
 800962c:	4800      	ldr	r0, [pc, #0]	; (8009630 <_localeconv_r+0x4>)
 800962e:	4770      	bx	lr
 8009630:	20000178 	.word	0x20000178

08009634 <_lseek_r>:
 8009634:	b538      	push	{r3, r4, r5, lr}
 8009636:	4d07      	ldr	r5, [pc, #28]	; (8009654 <_lseek_r+0x20>)
 8009638:	4604      	mov	r4, r0
 800963a:	4608      	mov	r0, r1
 800963c:	4611      	mov	r1, r2
 800963e:	2200      	movs	r2, #0
 8009640:	602a      	str	r2, [r5, #0]
 8009642:	461a      	mov	r2, r3
 8009644:	f7f8 fb04 	bl	8001c50 <_lseek>
 8009648:	1c43      	adds	r3, r0, #1
 800964a:	d102      	bne.n	8009652 <_lseek_r+0x1e>
 800964c:	682b      	ldr	r3, [r5, #0]
 800964e:	b103      	cbz	r3, 8009652 <_lseek_r+0x1e>
 8009650:	6023      	str	r3, [r4, #0]
 8009652:	bd38      	pop	{r3, r4, r5, pc}
 8009654:	20000424 	.word	0x20000424

08009658 <malloc>:
 8009658:	4b02      	ldr	r3, [pc, #8]	; (8009664 <malloc+0xc>)
 800965a:	4601      	mov	r1, r0
 800965c:	6818      	ldr	r0, [r3, #0]
 800965e:	f000 bd3f 	b.w	800a0e0 <_malloc_r>
 8009662:	bf00      	nop
 8009664:	20000020 	.word	0x20000020

08009668 <__ascii_mbtowc>:
 8009668:	b082      	sub	sp, #8
 800966a:	b901      	cbnz	r1, 800966e <__ascii_mbtowc+0x6>
 800966c:	a901      	add	r1, sp, #4
 800966e:	b142      	cbz	r2, 8009682 <__ascii_mbtowc+0x1a>
 8009670:	b14b      	cbz	r3, 8009686 <__ascii_mbtowc+0x1e>
 8009672:	7813      	ldrb	r3, [r2, #0]
 8009674:	600b      	str	r3, [r1, #0]
 8009676:	7812      	ldrb	r2, [r2, #0]
 8009678:	1e10      	subs	r0, r2, #0
 800967a:	bf18      	it	ne
 800967c:	2001      	movne	r0, #1
 800967e:	b002      	add	sp, #8
 8009680:	4770      	bx	lr
 8009682:	4610      	mov	r0, r2
 8009684:	e7fb      	b.n	800967e <__ascii_mbtowc+0x16>
 8009686:	f06f 0001 	mvn.w	r0, #1
 800968a:	e7f8      	b.n	800967e <__ascii_mbtowc+0x16>

0800968c <memcpy>:
 800968c:	440a      	add	r2, r1
 800968e:	4291      	cmp	r1, r2
 8009690:	f100 33ff 	add.w	r3, r0, #4294967295
 8009694:	d100      	bne.n	8009698 <memcpy+0xc>
 8009696:	4770      	bx	lr
 8009698:	b510      	push	{r4, lr}
 800969a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800969e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096a2:	4291      	cmp	r1, r2
 80096a4:	d1f9      	bne.n	800969a <memcpy+0xe>
 80096a6:	bd10      	pop	{r4, pc}

080096a8 <_Balloc>:
 80096a8:	b570      	push	{r4, r5, r6, lr}
 80096aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096ac:	4604      	mov	r4, r0
 80096ae:	460d      	mov	r5, r1
 80096b0:	b976      	cbnz	r6, 80096d0 <_Balloc+0x28>
 80096b2:	2010      	movs	r0, #16
 80096b4:	f7ff ffd0 	bl	8009658 <malloc>
 80096b8:	4602      	mov	r2, r0
 80096ba:	6260      	str	r0, [r4, #36]	; 0x24
 80096bc:	b920      	cbnz	r0, 80096c8 <_Balloc+0x20>
 80096be:	4b18      	ldr	r3, [pc, #96]	; (8009720 <_Balloc+0x78>)
 80096c0:	4818      	ldr	r0, [pc, #96]	; (8009724 <_Balloc+0x7c>)
 80096c2:	2166      	movs	r1, #102	; 0x66
 80096c4:	f001 fb1e 	bl	800ad04 <__assert_func>
 80096c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096cc:	6006      	str	r6, [r0, #0]
 80096ce:	60c6      	str	r6, [r0, #12]
 80096d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80096d2:	68f3      	ldr	r3, [r6, #12]
 80096d4:	b183      	cbz	r3, 80096f8 <_Balloc+0x50>
 80096d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80096de:	b9b8      	cbnz	r0, 8009710 <_Balloc+0x68>
 80096e0:	2101      	movs	r1, #1
 80096e2:	fa01 f605 	lsl.w	r6, r1, r5
 80096e6:	1d72      	adds	r2, r6, #5
 80096e8:	0092      	lsls	r2, r2, #2
 80096ea:	4620      	mov	r0, r4
 80096ec:	f000 fc98 	bl	800a020 <_calloc_r>
 80096f0:	b160      	cbz	r0, 800970c <_Balloc+0x64>
 80096f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80096f6:	e00e      	b.n	8009716 <_Balloc+0x6e>
 80096f8:	2221      	movs	r2, #33	; 0x21
 80096fa:	2104      	movs	r1, #4
 80096fc:	4620      	mov	r0, r4
 80096fe:	f000 fc8f 	bl	800a020 <_calloc_r>
 8009702:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009704:	60f0      	str	r0, [r6, #12]
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1e4      	bne.n	80096d6 <_Balloc+0x2e>
 800970c:	2000      	movs	r0, #0
 800970e:	bd70      	pop	{r4, r5, r6, pc}
 8009710:	6802      	ldr	r2, [r0, #0]
 8009712:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009716:	2300      	movs	r3, #0
 8009718:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800971c:	e7f7      	b.n	800970e <_Balloc+0x66>
 800971e:	bf00      	nop
 8009720:	0800b98e 	.word	0x0800b98e
 8009724:	0800ba94 	.word	0x0800ba94

08009728 <_Bfree>:
 8009728:	b570      	push	{r4, r5, r6, lr}
 800972a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800972c:	4605      	mov	r5, r0
 800972e:	460c      	mov	r4, r1
 8009730:	b976      	cbnz	r6, 8009750 <_Bfree+0x28>
 8009732:	2010      	movs	r0, #16
 8009734:	f7ff ff90 	bl	8009658 <malloc>
 8009738:	4602      	mov	r2, r0
 800973a:	6268      	str	r0, [r5, #36]	; 0x24
 800973c:	b920      	cbnz	r0, 8009748 <_Bfree+0x20>
 800973e:	4b09      	ldr	r3, [pc, #36]	; (8009764 <_Bfree+0x3c>)
 8009740:	4809      	ldr	r0, [pc, #36]	; (8009768 <_Bfree+0x40>)
 8009742:	218a      	movs	r1, #138	; 0x8a
 8009744:	f001 fade 	bl	800ad04 <__assert_func>
 8009748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800974c:	6006      	str	r6, [r0, #0]
 800974e:	60c6      	str	r6, [r0, #12]
 8009750:	b13c      	cbz	r4, 8009762 <_Bfree+0x3a>
 8009752:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009754:	6862      	ldr	r2, [r4, #4]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800975c:	6021      	str	r1, [r4, #0]
 800975e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009762:	bd70      	pop	{r4, r5, r6, pc}
 8009764:	0800b98e 	.word	0x0800b98e
 8009768:	0800ba94 	.word	0x0800ba94

0800976c <__multadd>:
 800976c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009770:	690e      	ldr	r6, [r1, #16]
 8009772:	4607      	mov	r7, r0
 8009774:	4698      	mov	r8, r3
 8009776:	460c      	mov	r4, r1
 8009778:	f101 0014 	add.w	r0, r1, #20
 800977c:	2300      	movs	r3, #0
 800977e:	6805      	ldr	r5, [r0, #0]
 8009780:	b2a9      	uxth	r1, r5
 8009782:	fb02 8101 	mla	r1, r2, r1, r8
 8009786:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800978a:	0c2d      	lsrs	r5, r5, #16
 800978c:	fb02 c505 	mla	r5, r2, r5, ip
 8009790:	b289      	uxth	r1, r1
 8009792:	3301      	adds	r3, #1
 8009794:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009798:	429e      	cmp	r6, r3
 800979a:	f840 1b04 	str.w	r1, [r0], #4
 800979e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80097a2:	dcec      	bgt.n	800977e <__multadd+0x12>
 80097a4:	f1b8 0f00 	cmp.w	r8, #0
 80097a8:	d022      	beq.n	80097f0 <__multadd+0x84>
 80097aa:	68a3      	ldr	r3, [r4, #8]
 80097ac:	42b3      	cmp	r3, r6
 80097ae:	dc19      	bgt.n	80097e4 <__multadd+0x78>
 80097b0:	6861      	ldr	r1, [r4, #4]
 80097b2:	4638      	mov	r0, r7
 80097b4:	3101      	adds	r1, #1
 80097b6:	f7ff ff77 	bl	80096a8 <_Balloc>
 80097ba:	4605      	mov	r5, r0
 80097bc:	b928      	cbnz	r0, 80097ca <__multadd+0x5e>
 80097be:	4602      	mov	r2, r0
 80097c0:	4b0d      	ldr	r3, [pc, #52]	; (80097f8 <__multadd+0x8c>)
 80097c2:	480e      	ldr	r0, [pc, #56]	; (80097fc <__multadd+0x90>)
 80097c4:	21b5      	movs	r1, #181	; 0xb5
 80097c6:	f001 fa9d 	bl	800ad04 <__assert_func>
 80097ca:	6922      	ldr	r2, [r4, #16]
 80097cc:	3202      	adds	r2, #2
 80097ce:	f104 010c 	add.w	r1, r4, #12
 80097d2:	0092      	lsls	r2, r2, #2
 80097d4:	300c      	adds	r0, #12
 80097d6:	f7ff ff59 	bl	800968c <memcpy>
 80097da:	4621      	mov	r1, r4
 80097dc:	4638      	mov	r0, r7
 80097de:	f7ff ffa3 	bl	8009728 <_Bfree>
 80097e2:	462c      	mov	r4, r5
 80097e4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80097e8:	3601      	adds	r6, #1
 80097ea:	f8c3 8014 	str.w	r8, [r3, #20]
 80097ee:	6126      	str	r6, [r4, #16]
 80097f0:	4620      	mov	r0, r4
 80097f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f6:	bf00      	nop
 80097f8:	0800ba04 	.word	0x0800ba04
 80097fc:	0800ba94 	.word	0x0800ba94

08009800 <__s2b>:
 8009800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009804:	460c      	mov	r4, r1
 8009806:	4615      	mov	r5, r2
 8009808:	461f      	mov	r7, r3
 800980a:	2209      	movs	r2, #9
 800980c:	3308      	adds	r3, #8
 800980e:	4606      	mov	r6, r0
 8009810:	fb93 f3f2 	sdiv	r3, r3, r2
 8009814:	2100      	movs	r1, #0
 8009816:	2201      	movs	r2, #1
 8009818:	429a      	cmp	r2, r3
 800981a:	db09      	blt.n	8009830 <__s2b+0x30>
 800981c:	4630      	mov	r0, r6
 800981e:	f7ff ff43 	bl	80096a8 <_Balloc>
 8009822:	b940      	cbnz	r0, 8009836 <__s2b+0x36>
 8009824:	4602      	mov	r2, r0
 8009826:	4b19      	ldr	r3, [pc, #100]	; (800988c <__s2b+0x8c>)
 8009828:	4819      	ldr	r0, [pc, #100]	; (8009890 <__s2b+0x90>)
 800982a:	21ce      	movs	r1, #206	; 0xce
 800982c:	f001 fa6a 	bl	800ad04 <__assert_func>
 8009830:	0052      	lsls	r2, r2, #1
 8009832:	3101      	adds	r1, #1
 8009834:	e7f0      	b.n	8009818 <__s2b+0x18>
 8009836:	9b08      	ldr	r3, [sp, #32]
 8009838:	6143      	str	r3, [r0, #20]
 800983a:	2d09      	cmp	r5, #9
 800983c:	f04f 0301 	mov.w	r3, #1
 8009840:	6103      	str	r3, [r0, #16]
 8009842:	dd16      	ble.n	8009872 <__s2b+0x72>
 8009844:	f104 0909 	add.w	r9, r4, #9
 8009848:	46c8      	mov	r8, r9
 800984a:	442c      	add	r4, r5
 800984c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009850:	4601      	mov	r1, r0
 8009852:	3b30      	subs	r3, #48	; 0x30
 8009854:	220a      	movs	r2, #10
 8009856:	4630      	mov	r0, r6
 8009858:	f7ff ff88 	bl	800976c <__multadd>
 800985c:	45a0      	cmp	r8, r4
 800985e:	d1f5      	bne.n	800984c <__s2b+0x4c>
 8009860:	f1a5 0408 	sub.w	r4, r5, #8
 8009864:	444c      	add	r4, r9
 8009866:	1b2d      	subs	r5, r5, r4
 8009868:	1963      	adds	r3, r4, r5
 800986a:	42bb      	cmp	r3, r7
 800986c:	db04      	blt.n	8009878 <__s2b+0x78>
 800986e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009872:	340a      	adds	r4, #10
 8009874:	2509      	movs	r5, #9
 8009876:	e7f6      	b.n	8009866 <__s2b+0x66>
 8009878:	f814 3b01 	ldrb.w	r3, [r4], #1
 800987c:	4601      	mov	r1, r0
 800987e:	3b30      	subs	r3, #48	; 0x30
 8009880:	220a      	movs	r2, #10
 8009882:	4630      	mov	r0, r6
 8009884:	f7ff ff72 	bl	800976c <__multadd>
 8009888:	e7ee      	b.n	8009868 <__s2b+0x68>
 800988a:	bf00      	nop
 800988c:	0800ba04 	.word	0x0800ba04
 8009890:	0800ba94 	.word	0x0800ba94

08009894 <__hi0bits>:
 8009894:	0c03      	lsrs	r3, r0, #16
 8009896:	041b      	lsls	r3, r3, #16
 8009898:	b9d3      	cbnz	r3, 80098d0 <__hi0bits+0x3c>
 800989a:	0400      	lsls	r0, r0, #16
 800989c:	2310      	movs	r3, #16
 800989e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80098a2:	bf04      	itt	eq
 80098a4:	0200      	lsleq	r0, r0, #8
 80098a6:	3308      	addeq	r3, #8
 80098a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80098ac:	bf04      	itt	eq
 80098ae:	0100      	lsleq	r0, r0, #4
 80098b0:	3304      	addeq	r3, #4
 80098b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80098b6:	bf04      	itt	eq
 80098b8:	0080      	lsleq	r0, r0, #2
 80098ba:	3302      	addeq	r3, #2
 80098bc:	2800      	cmp	r0, #0
 80098be:	db05      	blt.n	80098cc <__hi0bits+0x38>
 80098c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80098c4:	f103 0301 	add.w	r3, r3, #1
 80098c8:	bf08      	it	eq
 80098ca:	2320      	moveq	r3, #32
 80098cc:	4618      	mov	r0, r3
 80098ce:	4770      	bx	lr
 80098d0:	2300      	movs	r3, #0
 80098d2:	e7e4      	b.n	800989e <__hi0bits+0xa>

080098d4 <__lo0bits>:
 80098d4:	6803      	ldr	r3, [r0, #0]
 80098d6:	f013 0207 	ands.w	r2, r3, #7
 80098da:	4601      	mov	r1, r0
 80098dc:	d00b      	beq.n	80098f6 <__lo0bits+0x22>
 80098de:	07da      	lsls	r2, r3, #31
 80098e0:	d424      	bmi.n	800992c <__lo0bits+0x58>
 80098e2:	0798      	lsls	r0, r3, #30
 80098e4:	bf49      	itett	mi
 80098e6:	085b      	lsrmi	r3, r3, #1
 80098e8:	089b      	lsrpl	r3, r3, #2
 80098ea:	2001      	movmi	r0, #1
 80098ec:	600b      	strmi	r3, [r1, #0]
 80098ee:	bf5c      	itt	pl
 80098f0:	600b      	strpl	r3, [r1, #0]
 80098f2:	2002      	movpl	r0, #2
 80098f4:	4770      	bx	lr
 80098f6:	b298      	uxth	r0, r3
 80098f8:	b9b0      	cbnz	r0, 8009928 <__lo0bits+0x54>
 80098fa:	0c1b      	lsrs	r3, r3, #16
 80098fc:	2010      	movs	r0, #16
 80098fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009902:	bf04      	itt	eq
 8009904:	0a1b      	lsreq	r3, r3, #8
 8009906:	3008      	addeq	r0, #8
 8009908:	071a      	lsls	r2, r3, #28
 800990a:	bf04      	itt	eq
 800990c:	091b      	lsreq	r3, r3, #4
 800990e:	3004      	addeq	r0, #4
 8009910:	079a      	lsls	r2, r3, #30
 8009912:	bf04      	itt	eq
 8009914:	089b      	lsreq	r3, r3, #2
 8009916:	3002      	addeq	r0, #2
 8009918:	07da      	lsls	r2, r3, #31
 800991a:	d403      	bmi.n	8009924 <__lo0bits+0x50>
 800991c:	085b      	lsrs	r3, r3, #1
 800991e:	f100 0001 	add.w	r0, r0, #1
 8009922:	d005      	beq.n	8009930 <__lo0bits+0x5c>
 8009924:	600b      	str	r3, [r1, #0]
 8009926:	4770      	bx	lr
 8009928:	4610      	mov	r0, r2
 800992a:	e7e8      	b.n	80098fe <__lo0bits+0x2a>
 800992c:	2000      	movs	r0, #0
 800992e:	4770      	bx	lr
 8009930:	2020      	movs	r0, #32
 8009932:	4770      	bx	lr

08009934 <__i2b>:
 8009934:	b510      	push	{r4, lr}
 8009936:	460c      	mov	r4, r1
 8009938:	2101      	movs	r1, #1
 800993a:	f7ff feb5 	bl	80096a8 <_Balloc>
 800993e:	4602      	mov	r2, r0
 8009940:	b928      	cbnz	r0, 800994e <__i2b+0x1a>
 8009942:	4b05      	ldr	r3, [pc, #20]	; (8009958 <__i2b+0x24>)
 8009944:	4805      	ldr	r0, [pc, #20]	; (800995c <__i2b+0x28>)
 8009946:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800994a:	f001 f9db 	bl	800ad04 <__assert_func>
 800994e:	2301      	movs	r3, #1
 8009950:	6144      	str	r4, [r0, #20]
 8009952:	6103      	str	r3, [r0, #16]
 8009954:	bd10      	pop	{r4, pc}
 8009956:	bf00      	nop
 8009958:	0800ba04 	.word	0x0800ba04
 800995c:	0800ba94 	.word	0x0800ba94

08009960 <__multiply>:
 8009960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009964:	4614      	mov	r4, r2
 8009966:	690a      	ldr	r2, [r1, #16]
 8009968:	6923      	ldr	r3, [r4, #16]
 800996a:	429a      	cmp	r2, r3
 800996c:	bfb8      	it	lt
 800996e:	460b      	movlt	r3, r1
 8009970:	460d      	mov	r5, r1
 8009972:	bfbc      	itt	lt
 8009974:	4625      	movlt	r5, r4
 8009976:	461c      	movlt	r4, r3
 8009978:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800997c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009980:	68ab      	ldr	r3, [r5, #8]
 8009982:	6869      	ldr	r1, [r5, #4]
 8009984:	eb0a 0709 	add.w	r7, sl, r9
 8009988:	42bb      	cmp	r3, r7
 800998a:	b085      	sub	sp, #20
 800998c:	bfb8      	it	lt
 800998e:	3101      	addlt	r1, #1
 8009990:	f7ff fe8a 	bl	80096a8 <_Balloc>
 8009994:	b930      	cbnz	r0, 80099a4 <__multiply+0x44>
 8009996:	4602      	mov	r2, r0
 8009998:	4b42      	ldr	r3, [pc, #264]	; (8009aa4 <__multiply+0x144>)
 800999a:	4843      	ldr	r0, [pc, #268]	; (8009aa8 <__multiply+0x148>)
 800999c:	f240 115d 	movw	r1, #349	; 0x15d
 80099a0:	f001 f9b0 	bl	800ad04 <__assert_func>
 80099a4:	f100 0614 	add.w	r6, r0, #20
 80099a8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80099ac:	4633      	mov	r3, r6
 80099ae:	2200      	movs	r2, #0
 80099b0:	4543      	cmp	r3, r8
 80099b2:	d31e      	bcc.n	80099f2 <__multiply+0x92>
 80099b4:	f105 0c14 	add.w	ip, r5, #20
 80099b8:	f104 0314 	add.w	r3, r4, #20
 80099bc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80099c0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80099c4:	9202      	str	r2, [sp, #8]
 80099c6:	ebac 0205 	sub.w	r2, ip, r5
 80099ca:	3a15      	subs	r2, #21
 80099cc:	f022 0203 	bic.w	r2, r2, #3
 80099d0:	3204      	adds	r2, #4
 80099d2:	f105 0115 	add.w	r1, r5, #21
 80099d6:	458c      	cmp	ip, r1
 80099d8:	bf38      	it	cc
 80099da:	2204      	movcc	r2, #4
 80099dc:	9201      	str	r2, [sp, #4]
 80099de:	9a02      	ldr	r2, [sp, #8]
 80099e0:	9303      	str	r3, [sp, #12]
 80099e2:	429a      	cmp	r2, r3
 80099e4:	d808      	bhi.n	80099f8 <__multiply+0x98>
 80099e6:	2f00      	cmp	r7, #0
 80099e8:	dc55      	bgt.n	8009a96 <__multiply+0x136>
 80099ea:	6107      	str	r7, [r0, #16]
 80099ec:	b005      	add	sp, #20
 80099ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099f2:	f843 2b04 	str.w	r2, [r3], #4
 80099f6:	e7db      	b.n	80099b0 <__multiply+0x50>
 80099f8:	f8b3 a000 	ldrh.w	sl, [r3]
 80099fc:	f1ba 0f00 	cmp.w	sl, #0
 8009a00:	d020      	beq.n	8009a44 <__multiply+0xe4>
 8009a02:	f105 0e14 	add.w	lr, r5, #20
 8009a06:	46b1      	mov	r9, r6
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009a0e:	f8d9 b000 	ldr.w	fp, [r9]
 8009a12:	b2a1      	uxth	r1, r4
 8009a14:	fa1f fb8b 	uxth.w	fp, fp
 8009a18:	fb0a b101 	mla	r1, sl, r1, fp
 8009a1c:	4411      	add	r1, r2
 8009a1e:	f8d9 2000 	ldr.w	r2, [r9]
 8009a22:	0c24      	lsrs	r4, r4, #16
 8009a24:	0c12      	lsrs	r2, r2, #16
 8009a26:	fb0a 2404 	mla	r4, sl, r4, r2
 8009a2a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009a2e:	b289      	uxth	r1, r1
 8009a30:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009a34:	45f4      	cmp	ip, lr
 8009a36:	f849 1b04 	str.w	r1, [r9], #4
 8009a3a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009a3e:	d8e4      	bhi.n	8009a0a <__multiply+0xaa>
 8009a40:	9901      	ldr	r1, [sp, #4]
 8009a42:	5072      	str	r2, [r6, r1]
 8009a44:	9a03      	ldr	r2, [sp, #12]
 8009a46:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a4a:	3304      	adds	r3, #4
 8009a4c:	f1b9 0f00 	cmp.w	r9, #0
 8009a50:	d01f      	beq.n	8009a92 <__multiply+0x132>
 8009a52:	6834      	ldr	r4, [r6, #0]
 8009a54:	f105 0114 	add.w	r1, r5, #20
 8009a58:	46b6      	mov	lr, r6
 8009a5a:	f04f 0a00 	mov.w	sl, #0
 8009a5e:	880a      	ldrh	r2, [r1, #0]
 8009a60:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009a64:	fb09 b202 	mla	r2, r9, r2, fp
 8009a68:	4492      	add	sl, r2
 8009a6a:	b2a4      	uxth	r4, r4
 8009a6c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009a70:	f84e 4b04 	str.w	r4, [lr], #4
 8009a74:	f851 4b04 	ldr.w	r4, [r1], #4
 8009a78:	f8be 2000 	ldrh.w	r2, [lr]
 8009a7c:	0c24      	lsrs	r4, r4, #16
 8009a7e:	fb09 2404 	mla	r4, r9, r4, r2
 8009a82:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009a86:	458c      	cmp	ip, r1
 8009a88:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009a8c:	d8e7      	bhi.n	8009a5e <__multiply+0xfe>
 8009a8e:	9a01      	ldr	r2, [sp, #4]
 8009a90:	50b4      	str	r4, [r6, r2]
 8009a92:	3604      	adds	r6, #4
 8009a94:	e7a3      	b.n	80099de <__multiply+0x7e>
 8009a96:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d1a5      	bne.n	80099ea <__multiply+0x8a>
 8009a9e:	3f01      	subs	r7, #1
 8009aa0:	e7a1      	b.n	80099e6 <__multiply+0x86>
 8009aa2:	bf00      	nop
 8009aa4:	0800ba04 	.word	0x0800ba04
 8009aa8:	0800ba94 	.word	0x0800ba94

08009aac <__pow5mult>:
 8009aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ab0:	4615      	mov	r5, r2
 8009ab2:	f012 0203 	ands.w	r2, r2, #3
 8009ab6:	4606      	mov	r6, r0
 8009ab8:	460f      	mov	r7, r1
 8009aba:	d007      	beq.n	8009acc <__pow5mult+0x20>
 8009abc:	4c25      	ldr	r4, [pc, #148]	; (8009b54 <__pow5mult+0xa8>)
 8009abe:	3a01      	subs	r2, #1
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ac6:	f7ff fe51 	bl	800976c <__multadd>
 8009aca:	4607      	mov	r7, r0
 8009acc:	10ad      	asrs	r5, r5, #2
 8009ace:	d03d      	beq.n	8009b4c <__pow5mult+0xa0>
 8009ad0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009ad2:	b97c      	cbnz	r4, 8009af4 <__pow5mult+0x48>
 8009ad4:	2010      	movs	r0, #16
 8009ad6:	f7ff fdbf 	bl	8009658 <malloc>
 8009ada:	4602      	mov	r2, r0
 8009adc:	6270      	str	r0, [r6, #36]	; 0x24
 8009ade:	b928      	cbnz	r0, 8009aec <__pow5mult+0x40>
 8009ae0:	4b1d      	ldr	r3, [pc, #116]	; (8009b58 <__pow5mult+0xac>)
 8009ae2:	481e      	ldr	r0, [pc, #120]	; (8009b5c <__pow5mult+0xb0>)
 8009ae4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009ae8:	f001 f90c 	bl	800ad04 <__assert_func>
 8009aec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009af0:	6004      	str	r4, [r0, #0]
 8009af2:	60c4      	str	r4, [r0, #12]
 8009af4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009af8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009afc:	b94c      	cbnz	r4, 8009b12 <__pow5mult+0x66>
 8009afe:	f240 2171 	movw	r1, #625	; 0x271
 8009b02:	4630      	mov	r0, r6
 8009b04:	f7ff ff16 	bl	8009934 <__i2b>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b0e:	4604      	mov	r4, r0
 8009b10:	6003      	str	r3, [r0, #0]
 8009b12:	f04f 0900 	mov.w	r9, #0
 8009b16:	07eb      	lsls	r3, r5, #31
 8009b18:	d50a      	bpl.n	8009b30 <__pow5mult+0x84>
 8009b1a:	4639      	mov	r1, r7
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	4630      	mov	r0, r6
 8009b20:	f7ff ff1e 	bl	8009960 <__multiply>
 8009b24:	4639      	mov	r1, r7
 8009b26:	4680      	mov	r8, r0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7ff fdfd 	bl	8009728 <_Bfree>
 8009b2e:	4647      	mov	r7, r8
 8009b30:	106d      	asrs	r5, r5, #1
 8009b32:	d00b      	beq.n	8009b4c <__pow5mult+0xa0>
 8009b34:	6820      	ldr	r0, [r4, #0]
 8009b36:	b938      	cbnz	r0, 8009b48 <__pow5mult+0x9c>
 8009b38:	4622      	mov	r2, r4
 8009b3a:	4621      	mov	r1, r4
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7ff ff0f 	bl	8009960 <__multiply>
 8009b42:	6020      	str	r0, [r4, #0]
 8009b44:	f8c0 9000 	str.w	r9, [r0]
 8009b48:	4604      	mov	r4, r0
 8009b4a:	e7e4      	b.n	8009b16 <__pow5mult+0x6a>
 8009b4c:	4638      	mov	r0, r7
 8009b4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b52:	bf00      	nop
 8009b54:	0800bbe8 	.word	0x0800bbe8
 8009b58:	0800b98e 	.word	0x0800b98e
 8009b5c:	0800ba94 	.word	0x0800ba94

08009b60 <__lshift>:
 8009b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b64:	460c      	mov	r4, r1
 8009b66:	6849      	ldr	r1, [r1, #4]
 8009b68:	6923      	ldr	r3, [r4, #16]
 8009b6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b6e:	68a3      	ldr	r3, [r4, #8]
 8009b70:	4607      	mov	r7, r0
 8009b72:	4691      	mov	r9, r2
 8009b74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b78:	f108 0601 	add.w	r6, r8, #1
 8009b7c:	42b3      	cmp	r3, r6
 8009b7e:	db0b      	blt.n	8009b98 <__lshift+0x38>
 8009b80:	4638      	mov	r0, r7
 8009b82:	f7ff fd91 	bl	80096a8 <_Balloc>
 8009b86:	4605      	mov	r5, r0
 8009b88:	b948      	cbnz	r0, 8009b9e <__lshift+0x3e>
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	4b28      	ldr	r3, [pc, #160]	; (8009c30 <__lshift+0xd0>)
 8009b8e:	4829      	ldr	r0, [pc, #164]	; (8009c34 <__lshift+0xd4>)
 8009b90:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009b94:	f001 f8b6 	bl	800ad04 <__assert_func>
 8009b98:	3101      	adds	r1, #1
 8009b9a:	005b      	lsls	r3, r3, #1
 8009b9c:	e7ee      	b.n	8009b7c <__lshift+0x1c>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	f100 0114 	add.w	r1, r0, #20
 8009ba4:	f100 0210 	add.w	r2, r0, #16
 8009ba8:	4618      	mov	r0, r3
 8009baa:	4553      	cmp	r3, sl
 8009bac:	db33      	blt.n	8009c16 <__lshift+0xb6>
 8009bae:	6920      	ldr	r0, [r4, #16]
 8009bb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bb4:	f104 0314 	add.w	r3, r4, #20
 8009bb8:	f019 091f 	ands.w	r9, r9, #31
 8009bbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009bc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009bc4:	d02b      	beq.n	8009c1e <__lshift+0xbe>
 8009bc6:	f1c9 0e20 	rsb	lr, r9, #32
 8009bca:	468a      	mov	sl, r1
 8009bcc:	2200      	movs	r2, #0
 8009bce:	6818      	ldr	r0, [r3, #0]
 8009bd0:	fa00 f009 	lsl.w	r0, r0, r9
 8009bd4:	4302      	orrs	r2, r0
 8009bd6:	f84a 2b04 	str.w	r2, [sl], #4
 8009bda:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bde:	459c      	cmp	ip, r3
 8009be0:	fa22 f20e 	lsr.w	r2, r2, lr
 8009be4:	d8f3      	bhi.n	8009bce <__lshift+0x6e>
 8009be6:	ebac 0304 	sub.w	r3, ip, r4
 8009bea:	3b15      	subs	r3, #21
 8009bec:	f023 0303 	bic.w	r3, r3, #3
 8009bf0:	3304      	adds	r3, #4
 8009bf2:	f104 0015 	add.w	r0, r4, #21
 8009bf6:	4584      	cmp	ip, r0
 8009bf8:	bf38      	it	cc
 8009bfa:	2304      	movcc	r3, #4
 8009bfc:	50ca      	str	r2, [r1, r3]
 8009bfe:	b10a      	cbz	r2, 8009c04 <__lshift+0xa4>
 8009c00:	f108 0602 	add.w	r6, r8, #2
 8009c04:	3e01      	subs	r6, #1
 8009c06:	4638      	mov	r0, r7
 8009c08:	612e      	str	r6, [r5, #16]
 8009c0a:	4621      	mov	r1, r4
 8009c0c:	f7ff fd8c 	bl	8009728 <_Bfree>
 8009c10:	4628      	mov	r0, r5
 8009c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c16:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c1a:	3301      	adds	r3, #1
 8009c1c:	e7c5      	b.n	8009baa <__lshift+0x4a>
 8009c1e:	3904      	subs	r1, #4
 8009c20:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c24:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c28:	459c      	cmp	ip, r3
 8009c2a:	d8f9      	bhi.n	8009c20 <__lshift+0xc0>
 8009c2c:	e7ea      	b.n	8009c04 <__lshift+0xa4>
 8009c2e:	bf00      	nop
 8009c30:	0800ba04 	.word	0x0800ba04
 8009c34:	0800ba94 	.word	0x0800ba94

08009c38 <__mcmp>:
 8009c38:	b530      	push	{r4, r5, lr}
 8009c3a:	6902      	ldr	r2, [r0, #16]
 8009c3c:	690c      	ldr	r4, [r1, #16]
 8009c3e:	1b12      	subs	r2, r2, r4
 8009c40:	d10e      	bne.n	8009c60 <__mcmp+0x28>
 8009c42:	f100 0314 	add.w	r3, r0, #20
 8009c46:	3114      	adds	r1, #20
 8009c48:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c4c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c50:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009c54:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009c58:	42a5      	cmp	r5, r4
 8009c5a:	d003      	beq.n	8009c64 <__mcmp+0x2c>
 8009c5c:	d305      	bcc.n	8009c6a <__mcmp+0x32>
 8009c5e:	2201      	movs	r2, #1
 8009c60:	4610      	mov	r0, r2
 8009c62:	bd30      	pop	{r4, r5, pc}
 8009c64:	4283      	cmp	r3, r0
 8009c66:	d3f3      	bcc.n	8009c50 <__mcmp+0x18>
 8009c68:	e7fa      	b.n	8009c60 <__mcmp+0x28>
 8009c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c6e:	e7f7      	b.n	8009c60 <__mcmp+0x28>

08009c70 <__mdiff>:
 8009c70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c74:	460c      	mov	r4, r1
 8009c76:	4606      	mov	r6, r0
 8009c78:	4611      	mov	r1, r2
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	4617      	mov	r7, r2
 8009c7e:	f7ff ffdb 	bl	8009c38 <__mcmp>
 8009c82:	1e05      	subs	r5, r0, #0
 8009c84:	d110      	bne.n	8009ca8 <__mdiff+0x38>
 8009c86:	4629      	mov	r1, r5
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f7ff fd0d 	bl	80096a8 <_Balloc>
 8009c8e:	b930      	cbnz	r0, 8009c9e <__mdiff+0x2e>
 8009c90:	4b39      	ldr	r3, [pc, #228]	; (8009d78 <__mdiff+0x108>)
 8009c92:	4602      	mov	r2, r0
 8009c94:	f240 2132 	movw	r1, #562	; 0x232
 8009c98:	4838      	ldr	r0, [pc, #224]	; (8009d7c <__mdiff+0x10c>)
 8009c9a:	f001 f833 	bl	800ad04 <__assert_func>
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca8:	bfa4      	itt	ge
 8009caa:	463b      	movge	r3, r7
 8009cac:	4627      	movge	r7, r4
 8009cae:	4630      	mov	r0, r6
 8009cb0:	6879      	ldr	r1, [r7, #4]
 8009cb2:	bfa6      	itte	ge
 8009cb4:	461c      	movge	r4, r3
 8009cb6:	2500      	movge	r5, #0
 8009cb8:	2501      	movlt	r5, #1
 8009cba:	f7ff fcf5 	bl	80096a8 <_Balloc>
 8009cbe:	b920      	cbnz	r0, 8009cca <__mdiff+0x5a>
 8009cc0:	4b2d      	ldr	r3, [pc, #180]	; (8009d78 <__mdiff+0x108>)
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009cc8:	e7e6      	b.n	8009c98 <__mdiff+0x28>
 8009cca:	693e      	ldr	r6, [r7, #16]
 8009ccc:	60c5      	str	r5, [r0, #12]
 8009cce:	6925      	ldr	r5, [r4, #16]
 8009cd0:	f107 0114 	add.w	r1, r7, #20
 8009cd4:	f104 0914 	add.w	r9, r4, #20
 8009cd8:	f100 0e14 	add.w	lr, r0, #20
 8009cdc:	f107 0210 	add.w	r2, r7, #16
 8009ce0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009ce4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009ce8:	46f2      	mov	sl, lr
 8009cea:	2700      	movs	r7, #0
 8009cec:	f859 3b04 	ldr.w	r3, [r9], #4
 8009cf0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009cf4:	fa1f f883 	uxth.w	r8, r3
 8009cf8:	fa17 f78b 	uxtah	r7, r7, fp
 8009cfc:	0c1b      	lsrs	r3, r3, #16
 8009cfe:	eba7 0808 	sub.w	r8, r7, r8
 8009d02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009d0a:	fa1f f888 	uxth.w	r8, r8
 8009d0e:	141f      	asrs	r7, r3, #16
 8009d10:	454d      	cmp	r5, r9
 8009d12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009d16:	f84a 3b04 	str.w	r3, [sl], #4
 8009d1a:	d8e7      	bhi.n	8009cec <__mdiff+0x7c>
 8009d1c:	1b2b      	subs	r3, r5, r4
 8009d1e:	3b15      	subs	r3, #21
 8009d20:	f023 0303 	bic.w	r3, r3, #3
 8009d24:	3304      	adds	r3, #4
 8009d26:	3415      	adds	r4, #21
 8009d28:	42a5      	cmp	r5, r4
 8009d2a:	bf38      	it	cc
 8009d2c:	2304      	movcc	r3, #4
 8009d2e:	4419      	add	r1, r3
 8009d30:	4473      	add	r3, lr
 8009d32:	469e      	mov	lr, r3
 8009d34:	460d      	mov	r5, r1
 8009d36:	4565      	cmp	r5, ip
 8009d38:	d30e      	bcc.n	8009d58 <__mdiff+0xe8>
 8009d3a:	f10c 0203 	add.w	r2, ip, #3
 8009d3e:	1a52      	subs	r2, r2, r1
 8009d40:	f022 0203 	bic.w	r2, r2, #3
 8009d44:	3903      	subs	r1, #3
 8009d46:	458c      	cmp	ip, r1
 8009d48:	bf38      	it	cc
 8009d4a:	2200      	movcc	r2, #0
 8009d4c:	441a      	add	r2, r3
 8009d4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009d52:	b17b      	cbz	r3, 8009d74 <__mdiff+0x104>
 8009d54:	6106      	str	r6, [r0, #16]
 8009d56:	e7a5      	b.n	8009ca4 <__mdiff+0x34>
 8009d58:	f855 8b04 	ldr.w	r8, [r5], #4
 8009d5c:	fa17 f488 	uxtah	r4, r7, r8
 8009d60:	1422      	asrs	r2, r4, #16
 8009d62:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009d66:	b2a4      	uxth	r4, r4
 8009d68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009d6c:	f84e 4b04 	str.w	r4, [lr], #4
 8009d70:	1417      	asrs	r7, r2, #16
 8009d72:	e7e0      	b.n	8009d36 <__mdiff+0xc6>
 8009d74:	3e01      	subs	r6, #1
 8009d76:	e7ea      	b.n	8009d4e <__mdiff+0xde>
 8009d78:	0800ba04 	.word	0x0800ba04
 8009d7c:	0800ba94 	.word	0x0800ba94

08009d80 <__ulp>:
 8009d80:	b082      	sub	sp, #8
 8009d82:	ed8d 0b00 	vstr	d0, [sp]
 8009d86:	9b01      	ldr	r3, [sp, #4]
 8009d88:	4912      	ldr	r1, [pc, #72]	; (8009dd4 <__ulp+0x54>)
 8009d8a:	4019      	ands	r1, r3
 8009d8c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009d90:	2900      	cmp	r1, #0
 8009d92:	dd05      	ble.n	8009da0 <__ulp+0x20>
 8009d94:	2200      	movs	r2, #0
 8009d96:	460b      	mov	r3, r1
 8009d98:	ec43 2b10 	vmov	d0, r2, r3
 8009d9c:	b002      	add	sp, #8
 8009d9e:	4770      	bx	lr
 8009da0:	4249      	negs	r1, r1
 8009da2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009da6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009daa:	f04f 0200 	mov.w	r2, #0
 8009dae:	f04f 0300 	mov.w	r3, #0
 8009db2:	da04      	bge.n	8009dbe <__ulp+0x3e>
 8009db4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009db8:	fa41 f300 	asr.w	r3, r1, r0
 8009dbc:	e7ec      	b.n	8009d98 <__ulp+0x18>
 8009dbe:	f1a0 0114 	sub.w	r1, r0, #20
 8009dc2:	291e      	cmp	r1, #30
 8009dc4:	bfda      	itte	le
 8009dc6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009dca:	fa20 f101 	lsrle.w	r1, r0, r1
 8009dce:	2101      	movgt	r1, #1
 8009dd0:	460a      	mov	r2, r1
 8009dd2:	e7e1      	b.n	8009d98 <__ulp+0x18>
 8009dd4:	7ff00000 	.word	0x7ff00000

08009dd8 <__b2d>:
 8009dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dda:	6905      	ldr	r5, [r0, #16]
 8009ddc:	f100 0714 	add.w	r7, r0, #20
 8009de0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009de4:	1f2e      	subs	r6, r5, #4
 8009de6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009dea:	4620      	mov	r0, r4
 8009dec:	f7ff fd52 	bl	8009894 <__hi0bits>
 8009df0:	f1c0 0320 	rsb	r3, r0, #32
 8009df4:	280a      	cmp	r0, #10
 8009df6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009e74 <__b2d+0x9c>
 8009dfa:	600b      	str	r3, [r1, #0]
 8009dfc:	dc14      	bgt.n	8009e28 <__b2d+0x50>
 8009dfe:	f1c0 0e0b 	rsb	lr, r0, #11
 8009e02:	fa24 f10e 	lsr.w	r1, r4, lr
 8009e06:	42b7      	cmp	r7, r6
 8009e08:	ea41 030c 	orr.w	r3, r1, ip
 8009e0c:	bf34      	ite	cc
 8009e0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e12:	2100      	movcs	r1, #0
 8009e14:	3015      	adds	r0, #21
 8009e16:	fa04 f000 	lsl.w	r0, r4, r0
 8009e1a:	fa21 f10e 	lsr.w	r1, r1, lr
 8009e1e:	ea40 0201 	orr.w	r2, r0, r1
 8009e22:	ec43 2b10 	vmov	d0, r2, r3
 8009e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e28:	42b7      	cmp	r7, r6
 8009e2a:	bf3a      	itte	cc
 8009e2c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e30:	f1a5 0608 	subcc.w	r6, r5, #8
 8009e34:	2100      	movcs	r1, #0
 8009e36:	380b      	subs	r0, #11
 8009e38:	d017      	beq.n	8009e6a <__b2d+0x92>
 8009e3a:	f1c0 0c20 	rsb	ip, r0, #32
 8009e3e:	fa04 f500 	lsl.w	r5, r4, r0
 8009e42:	42be      	cmp	r6, r7
 8009e44:	fa21 f40c 	lsr.w	r4, r1, ip
 8009e48:	ea45 0504 	orr.w	r5, r5, r4
 8009e4c:	bf8c      	ite	hi
 8009e4e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009e52:	2400      	movls	r4, #0
 8009e54:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009e58:	fa01 f000 	lsl.w	r0, r1, r0
 8009e5c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009e60:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009e64:	ea40 0204 	orr.w	r2, r0, r4
 8009e68:	e7db      	b.n	8009e22 <__b2d+0x4a>
 8009e6a:	ea44 030c 	orr.w	r3, r4, ip
 8009e6e:	460a      	mov	r2, r1
 8009e70:	e7d7      	b.n	8009e22 <__b2d+0x4a>
 8009e72:	bf00      	nop
 8009e74:	3ff00000 	.word	0x3ff00000

08009e78 <__d2b>:
 8009e78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e7c:	4689      	mov	r9, r1
 8009e7e:	2101      	movs	r1, #1
 8009e80:	ec57 6b10 	vmov	r6, r7, d0
 8009e84:	4690      	mov	r8, r2
 8009e86:	f7ff fc0f 	bl	80096a8 <_Balloc>
 8009e8a:	4604      	mov	r4, r0
 8009e8c:	b930      	cbnz	r0, 8009e9c <__d2b+0x24>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	4b25      	ldr	r3, [pc, #148]	; (8009f28 <__d2b+0xb0>)
 8009e92:	4826      	ldr	r0, [pc, #152]	; (8009f2c <__d2b+0xb4>)
 8009e94:	f240 310a 	movw	r1, #778	; 0x30a
 8009e98:	f000 ff34 	bl	800ad04 <__assert_func>
 8009e9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ea0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ea4:	bb35      	cbnz	r5, 8009ef4 <__d2b+0x7c>
 8009ea6:	2e00      	cmp	r6, #0
 8009ea8:	9301      	str	r3, [sp, #4]
 8009eaa:	d028      	beq.n	8009efe <__d2b+0x86>
 8009eac:	4668      	mov	r0, sp
 8009eae:	9600      	str	r6, [sp, #0]
 8009eb0:	f7ff fd10 	bl	80098d4 <__lo0bits>
 8009eb4:	9900      	ldr	r1, [sp, #0]
 8009eb6:	b300      	cbz	r0, 8009efa <__d2b+0x82>
 8009eb8:	9a01      	ldr	r2, [sp, #4]
 8009eba:	f1c0 0320 	rsb	r3, r0, #32
 8009ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8009ec2:	430b      	orrs	r3, r1
 8009ec4:	40c2      	lsrs	r2, r0
 8009ec6:	6163      	str	r3, [r4, #20]
 8009ec8:	9201      	str	r2, [sp, #4]
 8009eca:	9b01      	ldr	r3, [sp, #4]
 8009ecc:	61a3      	str	r3, [r4, #24]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	bf14      	ite	ne
 8009ed2:	2202      	movne	r2, #2
 8009ed4:	2201      	moveq	r2, #1
 8009ed6:	6122      	str	r2, [r4, #16]
 8009ed8:	b1d5      	cbz	r5, 8009f10 <__d2b+0x98>
 8009eda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ede:	4405      	add	r5, r0
 8009ee0:	f8c9 5000 	str.w	r5, [r9]
 8009ee4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ee8:	f8c8 0000 	str.w	r0, [r8]
 8009eec:	4620      	mov	r0, r4
 8009eee:	b003      	add	sp, #12
 8009ef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ef4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ef8:	e7d5      	b.n	8009ea6 <__d2b+0x2e>
 8009efa:	6161      	str	r1, [r4, #20]
 8009efc:	e7e5      	b.n	8009eca <__d2b+0x52>
 8009efe:	a801      	add	r0, sp, #4
 8009f00:	f7ff fce8 	bl	80098d4 <__lo0bits>
 8009f04:	9b01      	ldr	r3, [sp, #4]
 8009f06:	6163      	str	r3, [r4, #20]
 8009f08:	2201      	movs	r2, #1
 8009f0a:	6122      	str	r2, [r4, #16]
 8009f0c:	3020      	adds	r0, #32
 8009f0e:	e7e3      	b.n	8009ed8 <__d2b+0x60>
 8009f10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f18:	f8c9 0000 	str.w	r0, [r9]
 8009f1c:	6918      	ldr	r0, [r3, #16]
 8009f1e:	f7ff fcb9 	bl	8009894 <__hi0bits>
 8009f22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f26:	e7df      	b.n	8009ee8 <__d2b+0x70>
 8009f28:	0800ba04 	.word	0x0800ba04
 8009f2c:	0800ba94 	.word	0x0800ba94

08009f30 <__ratio>:
 8009f30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f34:	468a      	mov	sl, r1
 8009f36:	4669      	mov	r1, sp
 8009f38:	4683      	mov	fp, r0
 8009f3a:	f7ff ff4d 	bl	8009dd8 <__b2d>
 8009f3e:	a901      	add	r1, sp, #4
 8009f40:	4650      	mov	r0, sl
 8009f42:	ec59 8b10 	vmov	r8, r9, d0
 8009f46:	ee10 6a10 	vmov	r6, s0
 8009f4a:	f7ff ff45 	bl	8009dd8 <__b2d>
 8009f4e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8009f52:	f8da 2010 	ldr.w	r2, [sl, #16]
 8009f56:	eba3 0c02 	sub.w	ip, r3, r2
 8009f5a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f5e:	1a9b      	subs	r3, r3, r2
 8009f60:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f64:	ec55 4b10 	vmov	r4, r5, d0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	ee10 0a10 	vmov	r0, s0
 8009f6e:	bfce      	itee	gt
 8009f70:	464a      	movgt	r2, r9
 8009f72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f76:	462a      	movle	r2, r5
 8009f78:	464f      	mov	r7, r9
 8009f7a:	4629      	mov	r1, r5
 8009f7c:	bfcc      	ite	gt
 8009f7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f82:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009f86:	ec47 6b17 	vmov	d7, r6, r7
 8009f8a:	ec41 0b16 	vmov	d6, r0, r1
 8009f8e:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8009f92:	b003      	add	sp, #12
 8009f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f98 <__copybits>:
 8009f98:	3901      	subs	r1, #1
 8009f9a:	b570      	push	{r4, r5, r6, lr}
 8009f9c:	1149      	asrs	r1, r1, #5
 8009f9e:	6914      	ldr	r4, [r2, #16]
 8009fa0:	3101      	adds	r1, #1
 8009fa2:	f102 0314 	add.w	r3, r2, #20
 8009fa6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009faa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009fae:	1f05      	subs	r5, r0, #4
 8009fb0:	42a3      	cmp	r3, r4
 8009fb2:	d30c      	bcc.n	8009fce <__copybits+0x36>
 8009fb4:	1aa3      	subs	r3, r4, r2
 8009fb6:	3b11      	subs	r3, #17
 8009fb8:	f023 0303 	bic.w	r3, r3, #3
 8009fbc:	3211      	adds	r2, #17
 8009fbe:	42a2      	cmp	r2, r4
 8009fc0:	bf88      	it	hi
 8009fc2:	2300      	movhi	r3, #0
 8009fc4:	4418      	add	r0, r3
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	4288      	cmp	r0, r1
 8009fca:	d305      	bcc.n	8009fd8 <__copybits+0x40>
 8009fcc:	bd70      	pop	{r4, r5, r6, pc}
 8009fce:	f853 6b04 	ldr.w	r6, [r3], #4
 8009fd2:	f845 6f04 	str.w	r6, [r5, #4]!
 8009fd6:	e7eb      	b.n	8009fb0 <__copybits+0x18>
 8009fd8:	f840 3b04 	str.w	r3, [r0], #4
 8009fdc:	e7f4      	b.n	8009fc8 <__copybits+0x30>

08009fde <__any_on>:
 8009fde:	f100 0214 	add.w	r2, r0, #20
 8009fe2:	6900      	ldr	r0, [r0, #16]
 8009fe4:	114b      	asrs	r3, r1, #5
 8009fe6:	4298      	cmp	r0, r3
 8009fe8:	b510      	push	{r4, lr}
 8009fea:	db11      	blt.n	800a010 <__any_on+0x32>
 8009fec:	dd0a      	ble.n	800a004 <__any_on+0x26>
 8009fee:	f011 011f 	ands.w	r1, r1, #31
 8009ff2:	d007      	beq.n	800a004 <__any_on+0x26>
 8009ff4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009ff8:	fa24 f001 	lsr.w	r0, r4, r1
 8009ffc:	fa00 f101 	lsl.w	r1, r0, r1
 800a000:	428c      	cmp	r4, r1
 800a002:	d10b      	bne.n	800a01c <__any_on+0x3e>
 800a004:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a008:	4293      	cmp	r3, r2
 800a00a:	d803      	bhi.n	800a014 <__any_on+0x36>
 800a00c:	2000      	movs	r0, #0
 800a00e:	bd10      	pop	{r4, pc}
 800a010:	4603      	mov	r3, r0
 800a012:	e7f7      	b.n	800a004 <__any_on+0x26>
 800a014:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a018:	2900      	cmp	r1, #0
 800a01a:	d0f5      	beq.n	800a008 <__any_on+0x2a>
 800a01c:	2001      	movs	r0, #1
 800a01e:	e7f6      	b.n	800a00e <__any_on+0x30>

0800a020 <_calloc_r>:
 800a020:	b513      	push	{r0, r1, r4, lr}
 800a022:	434a      	muls	r2, r1
 800a024:	4611      	mov	r1, r2
 800a026:	9201      	str	r2, [sp, #4]
 800a028:	f000 f85a 	bl	800a0e0 <_malloc_r>
 800a02c:	4604      	mov	r4, r0
 800a02e:	b118      	cbz	r0, 800a038 <_calloc_r+0x18>
 800a030:	9a01      	ldr	r2, [sp, #4]
 800a032:	2100      	movs	r1, #0
 800a034:	f7fc fbc2 	bl	80067bc <memset>
 800a038:	4620      	mov	r0, r4
 800a03a:	b002      	add	sp, #8
 800a03c:	bd10      	pop	{r4, pc}
	...

0800a040 <_free_r>:
 800a040:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a042:	2900      	cmp	r1, #0
 800a044:	d048      	beq.n	800a0d8 <_free_r+0x98>
 800a046:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a04a:	9001      	str	r0, [sp, #4]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	f1a1 0404 	sub.w	r4, r1, #4
 800a052:	bfb8      	it	lt
 800a054:	18e4      	addlt	r4, r4, r3
 800a056:	f001 f859 	bl	800b10c <__malloc_lock>
 800a05a:	4a20      	ldr	r2, [pc, #128]	; (800a0dc <_free_r+0x9c>)
 800a05c:	9801      	ldr	r0, [sp, #4]
 800a05e:	6813      	ldr	r3, [r2, #0]
 800a060:	4615      	mov	r5, r2
 800a062:	b933      	cbnz	r3, 800a072 <_free_r+0x32>
 800a064:	6063      	str	r3, [r4, #4]
 800a066:	6014      	str	r4, [r2, #0]
 800a068:	b003      	add	sp, #12
 800a06a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a06e:	f001 b853 	b.w	800b118 <__malloc_unlock>
 800a072:	42a3      	cmp	r3, r4
 800a074:	d90b      	bls.n	800a08e <_free_r+0x4e>
 800a076:	6821      	ldr	r1, [r4, #0]
 800a078:	1862      	adds	r2, r4, r1
 800a07a:	4293      	cmp	r3, r2
 800a07c:	bf04      	itt	eq
 800a07e:	681a      	ldreq	r2, [r3, #0]
 800a080:	685b      	ldreq	r3, [r3, #4]
 800a082:	6063      	str	r3, [r4, #4]
 800a084:	bf04      	itt	eq
 800a086:	1852      	addeq	r2, r2, r1
 800a088:	6022      	streq	r2, [r4, #0]
 800a08a:	602c      	str	r4, [r5, #0]
 800a08c:	e7ec      	b.n	800a068 <_free_r+0x28>
 800a08e:	461a      	mov	r2, r3
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	b10b      	cbz	r3, 800a098 <_free_r+0x58>
 800a094:	42a3      	cmp	r3, r4
 800a096:	d9fa      	bls.n	800a08e <_free_r+0x4e>
 800a098:	6811      	ldr	r1, [r2, #0]
 800a09a:	1855      	adds	r5, r2, r1
 800a09c:	42a5      	cmp	r5, r4
 800a09e:	d10b      	bne.n	800a0b8 <_free_r+0x78>
 800a0a0:	6824      	ldr	r4, [r4, #0]
 800a0a2:	4421      	add	r1, r4
 800a0a4:	1854      	adds	r4, r2, r1
 800a0a6:	42a3      	cmp	r3, r4
 800a0a8:	6011      	str	r1, [r2, #0]
 800a0aa:	d1dd      	bne.n	800a068 <_free_r+0x28>
 800a0ac:	681c      	ldr	r4, [r3, #0]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	6053      	str	r3, [r2, #4]
 800a0b2:	4421      	add	r1, r4
 800a0b4:	6011      	str	r1, [r2, #0]
 800a0b6:	e7d7      	b.n	800a068 <_free_r+0x28>
 800a0b8:	d902      	bls.n	800a0c0 <_free_r+0x80>
 800a0ba:	230c      	movs	r3, #12
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	e7d3      	b.n	800a068 <_free_r+0x28>
 800a0c0:	6825      	ldr	r5, [r4, #0]
 800a0c2:	1961      	adds	r1, r4, r5
 800a0c4:	428b      	cmp	r3, r1
 800a0c6:	bf04      	itt	eq
 800a0c8:	6819      	ldreq	r1, [r3, #0]
 800a0ca:	685b      	ldreq	r3, [r3, #4]
 800a0cc:	6063      	str	r3, [r4, #4]
 800a0ce:	bf04      	itt	eq
 800a0d0:	1949      	addeq	r1, r1, r5
 800a0d2:	6021      	streq	r1, [r4, #0]
 800a0d4:	6054      	str	r4, [r2, #4]
 800a0d6:	e7c7      	b.n	800a068 <_free_r+0x28>
 800a0d8:	b003      	add	sp, #12
 800a0da:	bd30      	pop	{r4, r5, pc}
 800a0dc:	2000023c 	.word	0x2000023c

0800a0e0 <_malloc_r>:
 800a0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e2:	1ccd      	adds	r5, r1, #3
 800a0e4:	f025 0503 	bic.w	r5, r5, #3
 800a0e8:	3508      	adds	r5, #8
 800a0ea:	2d0c      	cmp	r5, #12
 800a0ec:	bf38      	it	cc
 800a0ee:	250c      	movcc	r5, #12
 800a0f0:	2d00      	cmp	r5, #0
 800a0f2:	4606      	mov	r6, r0
 800a0f4:	db01      	blt.n	800a0fa <_malloc_r+0x1a>
 800a0f6:	42a9      	cmp	r1, r5
 800a0f8:	d903      	bls.n	800a102 <_malloc_r+0x22>
 800a0fa:	230c      	movs	r3, #12
 800a0fc:	6033      	str	r3, [r6, #0]
 800a0fe:	2000      	movs	r0, #0
 800a100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a102:	f001 f803 	bl	800b10c <__malloc_lock>
 800a106:	4921      	ldr	r1, [pc, #132]	; (800a18c <_malloc_r+0xac>)
 800a108:	680a      	ldr	r2, [r1, #0]
 800a10a:	4614      	mov	r4, r2
 800a10c:	b99c      	cbnz	r4, 800a136 <_malloc_r+0x56>
 800a10e:	4f20      	ldr	r7, [pc, #128]	; (800a190 <_malloc_r+0xb0>)
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	b923      	cbnz	r3, 800a11e <_malloc_r+0x3e>
 800a114:	4621      	mov	r1, r4
 800a116:	4630      	mov	r0, r6
 800a118:	f000 fcd2 	bl	800aac0 <_sbrk_r>
 800a11c:	6038      	str	r0, [r7, #0]
 800a11e:	4629      	mov	r1, r5
 800a120:	4630      	mov	r0, r6
 800a122:	f000 fccd 	bl	800aac0 <_sbrk_r>
 800a126:	1c43      	adds	r3, r0, #1
 800a128:	d123      	bne.n	800a172 <_malloc_r+0x92>
 800a12a:	230c      	movs	r3, #12
 800a12c:	6033      	str	r3, [r6, #0]
 800a12e:	4630      	mov	r0, r6
 800a130:	f000 fff2 	bl	800b118 <__malloc_unlock>
 800a134:	e7e3      	b.n	800a0fe <_malloc_r+0x1e>
 800a136:	6823      	ldr	r3, [r4, #0]
 800a138:	1b5b      	subs	r3, r3, r5
 800a13a:	d417      	bmi.n	800a16c <_malloc_r+0x8c>
 800a13c:	2b0b      	cmp	r3, #11
 800a13e:	d903      	bls.n	800a148 <_malloc_r+0x68>
 800a140:	6023      	str	r3, [r4, #0]
 800a142:	441c      	add	r4, r3
 800a144:	6025      	str	r5, [r4, #0]
 800a146:	e004      	b.n	800a152 <_malloc_r+0x72>
 800a148:	6863      	ldr	r3, [r4, #4]
 800a14a:	42a2      	cmp	r2, r4
 800a14c:	bf0c      	ite	eq
 800a14e:	600b      	streq	r3, [r1, #0]
 800a150:	6053      	strne	r3, [r2, #4]
 800a152:	4630      	mov	r0, r6
 800a154:	f000 ffe0 	bl	800b118 <__malloc_unlock>
 800a158:	f104 000b 	add.w	r0, r4, #11
 800a15c:	1d23      	adds	r3, r4, #4
 800a15e:	f020 0007 	bic.w	r0, r0, #7
 800a162:	1ac2      	subs	r2, r0, r3
 800a164:	d0cc      	beq.n	800a100 <_malloc_r+0x20>
 800a166:	1a1b      	subs	r3, r3, r0
 800a168:	50a3      	str	r3, [r4, r2]
 800a16a:	e7c9      	b.n	800a100 <_malloc_r+0x20>
 800a16c:	4622      	mov	r2, r4
 800a16e:	6864      	ldr	r4, [r4, #4]
 800a170:	e7cc      	b.n	800a10c <_malloc_r+0x2c>
 800a172:	1cc4      	adds	r4, r0, #3
 800a174:	f024 0403 	bic.w	r4, r4, #3
 800a178:	42a0      	cmp	r0, r4
 800a17a:	d0e3      	beq.n	800a144 <_malloc_r+0x64>
 800a17c:	1a21      	subs	r1, r4, r0
 800a17e:	4630      	mov	r0, r6
 800a180:	f000 fc9e 	bl	800aac0 <_sbrk_r>
 800a184:	3001      	adds	r0, #1
 800a186:	d1dd      	bne.n	800a144 <_malloc_r+0x64>
 800a188:	e7cf      	b.n	800a12a <_malloc_r+0x4a>
 800a18a:	bf00      	nop
 800a18c:	2000023c 	.word	0x2000023c
 800a190:	20000240 	.word	0x20000240

0800a194 <__ssputs_r>:
 800a194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a198:	688e      	ldr	r6, [r1, #8]
 800a19a:	429e      	cmp	r6, r3
 800a19c:	4682      	mov	sl, r0
 800a19e:	460c      	mov	r4, r1
 800a1a0:	4690      	mov	r8, r2
 800a1a2:	461f      	mov	r7, r3
 800a1a4:	d838      	bhi.n	800a218 <__ssputs_r+0x84>
 800a1a6:	898a      	ldrh	r2, [r1, #12]
 800a1a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1ac:	d032      	beq.n	800a214 <__ssputs_r+0x80>
 800a1ae:	6825      	ldr	r5, [r4, #0]
 800a1b0:	6909      	ldr	r1, [r1, #16]
 800a1b2:	eba5 0901 	sub.w	r9, r5, r1
 800a1b6:	6965      	ldr	r5, [r4, #20]
 800a1b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	444b      	add	r3, r9
 800a1c4:	106d      	asrs	r5, r5, #1
 800a1c6:	429d      	cmp	r5, r3
 800a1c8:	bf38      	it	cc
 800a1ca:	461d      	movcc	r5, r3
 800a1cc:	0553      	lsls	r3, r2, #21
 800a1ce:	d531      	bpl.n	800a234 <__ssputs_r+0xa0>
 800a1d0:	4629      	mov	r1, r5
 800a1d2:	f7ff ff85 	bl	800a0e0 <_malloc_r>
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	b950      	cbnz	r0, 800a1f0 <__ssputs_r+0x5c>
 800a1da:	230c      	movs	r3, #12
 800a1dc:	f8ca 3000 	str.w	r3, [sl]
 800a1e0:	89a3      	ldrh	r3, [r4, #12]
 800a1e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1e6:	81a3      	strh	r3, [r4, #12]
 800a1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1f0:	6921      	ldr	r1, [r4, #16]
 800a1f2:	464a      	mov	r2, r9
 800a1f4:	f7ff fa4a 	bl	800968c <memcpy>
 800a1f8:	89a3      	ldrh	r3, [r4, #12]
 800a1fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a202:	81a3      	strh	r3, [r4, #12]
 800a204:	6126      	str	r6, [r4, #16]
 800a206:	6165      	str	r5, [r4, #20]
 800a208:	444e      	add	r6, r9
 800a20a:	eba5 0509 	sub.w	r5, r5, r9
 800a20e:	6026      	str	r6, [r4, #0]
 800a210:	60a5      	str	r5, [r4, #8]
 800a212:	463e      	mov	r6, r7
 800a214:	42be      	cmp	r6, r7
 800a216:	d900      	bls.n	800a21a <__ssputs_r+0x86>
 800a218:	463e      	mov	r6, r7
 800a21a:	4632      	mov	r2, r6
 800a21c:	6820      	ldr	r0, [r4, #0]
 800a21e:	4641      	mov	r1, r8
 800a220:	f000 ff5a 	bl	800b0d8 <memmove>
 800a224:	68a3      	ldr	r3, [r4, #8]
 800a226:	6822      	ldr	r2, [r4, #0]
 800a228:	1b9b      	subs	r3, r3, r6
 800a22a:	4432      	add	r2, r6
 800a22c:	60a3      	str	r3, [r4, #8]
 800a22e:	6022      	str	r2, [r4, #0]
 800a230:	2000      	movs	r0, #0
 800a232:	e7db      	b.n	800a1ec <__ssputs_r+0x58>
 800a234:	462a      	mov	r2, r5
 800a236:	f000 ff75 	bl	800b124 <_realloc_r>
 800a23a:	4606      	mov	r6, r0
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d1e1      	bne.n	800a204 <__ssputs_r+0x70>
 800a240:	6921      	ldr	r1, [r4, #16]
 800a242:	4650      	mov	r0, sl
 800a244:	f7ff fefc 	bl	800a040 <_free_r>
 800a248:	e7c7      	b.n	800a1da <__ssputs_r+0x46>
	...

0800a24c <_svfiprintf_r>:
 800a24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a250:	4698      	mov	r8, r3
 800a252:	898b      	ldrh	r3, [r1, #12]
 800a254:	061b      	lsls	r3, r3, #24
 800a256:	b09d      	sub	sp, #116	; 0x74
 800a258:	4607      	mov	r7, r0
 800a25a:	460d      	mov	r5, r1
 800a25c:	4614      	mov	r4, r2
 800a25e:	d50e      	bpl.n	800a27e <_svfiprintf_r+0x32>
 800a260:	690b      	ldr	r3, [r1, #16]
 800a262:	b963      	cbnz	r3, 800a27e <_svfiprintf_r+0x32>
 800a264:	2140      	movs	r1, #64	; 0x40
 800a266:	f7ff ff3b 	bl	800a0e0 <_malloc_r>
 800a26a:	6028      	str	r0, [r5, #0]
 800a26c:	6128      	str	r0, [r5, #16]
 800a26e:	b920      	cbnz	r0, 800a27a <_svfiprintf_r+0x2e>
 800a270:	230c      	movs	r3, #12
 800a272:	603b      	str	r3, [r7, #0]
 800a274:	f04f 30ff 	mov.w	r0, #4294967295
 800a278:	e0d1      	b.n	800a41e <_svfiprintf_r+0x1d2>
 800a27a:	2340      	movs	r3, #64	; 0x40
 800a27c:	616b      	str	r3, [r5, #20]
 800a27e:	2300      	movs	r3, #0
 800a280:	9309      	str	r3, [sp, #36]	; 0x24
 800a282:	2320      	movs	r3, #32
 800a284:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a288:	f8cd 800c 	str.w	r8, [sp, #12]
 800a28c:	2330      	movs	r3, #48	; 0x30
 800a28e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a438 <_svfiprintf_r+0x1ec>
 800a292:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a296:	f04f 0901 	mov.w	r9, #1
 800a29a:	4623      	mov	r3, r4
 800a29c:	469a      	mov	sl, r3
 800a29e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2a2:	b10a      	cbz	r2, 800a2a8 <_svfiprintf_r+0x5c>
 800a2a4:	2a25      	cmp	r2, #37	; 0x25
 800a2a6:	d1f9      	bne.n	800a29c <_svfiprintf_r+0x50>
 800a2a8:	ebba 0b04 	subs.w	fp, sl, r4
 800a2ac:	d00b      	beq.n	800a2c6 <_svfiprintf_r+0x7a>
 800a2ae:	465b      	mov	r3, fp
 800a2b0:	4622      	mov	r2, r4
 800a2b2:	4629      	mov	r1, r5
 800a2b4:	4638      	mov	r0, r7
 800a2b6:	f7ff ff6d 	bl	800a194 <__ssputs_r>
 800a2ba:	3001      	adds	r0, #1
 800a2bc:	f000 80aa 	beq.w	800a414 <_svfiprintf_r+0x1c8>
 800a2c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2c2:	445a      	add	r2, fp
 800a2c4:	9209      	str	r2, [sp, #36]	; 0x24
 800a2c6:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f000 80a2 	beq.w	800a414 <_svfiprintf_r+0x1c8>
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2da:	f10a 0a01 	add.w	sl, sl, #1
 800a2de:	9304      	str	r3, [sp, #16]
 800a2e0:	9307      	str	r3, [sp, #28]
 800a2e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2e6:	931a      	str	r3, [sp, #104]	; 0x68
 800a2e8:	4654      	mov	r4, sl
 800a2ea:	2205      	movs	r2, #5
 800a2ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2f0:	4851      	ldr	r0, [pc, #324]	; (800a438 <_svfiprintf_r+0x1ec>)
 800a2f2:	f7f5 ffad 	bl	8000250 <memchr>
 800a2f6:	9a04      	ldr	r2, [sp, #16]
 800a2f8:	b9d8      	cbnz	r0, 800a332 <_svfiprintf_r+0xe6>
 800a2fa:	06d0      	lsls	r0, r2, #27
 800a2fc:	bf44      	itt	mi
 800a2fe:	2320      	movmi	r3, #32
 800a300:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a304:	0711      	lsls	r1, r2, #28
 800a306:	bf44      	itt	mi
 800a308:	232b      	movmi	r3, #43	; 0x2b
 800a30a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a30e:	f89a 3000 	ldrb.w	r3, [sl]
 800a312:	2b2a      	cmp	r3, #42	; 0x2a
 800a314:	d015      	beq.n	800a342 <_svfiprintf_r+0xf6>
 800a316:	9a07      	ldr	r2, [sp, #28]
 800a318:	4654      	mov	r4, sl
 800a31a:	2000      	movs	r0, #0
 800a31c:	f04f 0c0a 	mov.w	ip, #10
 800a320:	4621      	mov	r1, r4
 800a322:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a326:	3b30      	subs	r3, #48	; 0x30
 800a328:	2b09      	cmp	r3, #9
 800a32a:	d94e      	bls.n	800a3ca <_svfiprintf_r+0x17e>
 800a32c:	b1b0      	cbz	r0, 800a35c <_svfiprintf_r+0x110>
 800a32e:	9207      	str	r2, [sp, #28]
 800a330:	e014      	b.n	800a35c <_svfiprintf_r+0x110>
 800a332:	eba0 0308 	sub.w	r3, r0, r8
 800a336:	fa09 f303 	lsl.w	r3, r9, r3
 800a33a:	4313      	orrs	r3, r2
 800a33c:	9304      	str	r3, [sp, #16]
 800a33e:	46a2      	mov	sl, r4
 800a340:	e7d2      	b.n	800a2e8 <_svfiprintf_r+0x9c>
 800a342:	9b03      	ldr	r3, [sp, #12]
 800a344:	1d19      	adds	r1, r3, #4
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	9103      	str	r1, [sp, #12]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	bfbb      	ittet	lt
 800a34e:	425b      	neglt	r3, r3
 800a350:	f042 0202 	orrlt.w	r2, r2, #2
 800a354:	9307      	strge	r3, [sp, #28]
 800a356:	9307      	strlt	r3, [sp, #28]
 800a358:	bfb8      	it	lt
 800a35a:	9204      	strlt	r2, [sp, #16]
 800a35c:	7823      	ldrb	r3, [r4, #0]
 800a35e:	2b2e      	cmp	r3, #46	; 0x2e
 800a360:	d10c      	bne.n	800a37c <_svfiprintf_r+0x130>
 800a362:	7863      	ldrb	r3, [r4, #1]
 800a364:	2b2a      	cmp	r3, #42	; 0x2a
 800a366:	d135      	bne.n	800a3d4 <_svfiprintf_r+0x188>
 800a368:	9b03      	ldr	r3, [sp, #12]
 800a36a:	1d1a      	adds	r2, r3, #4
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	9203      	str	r2, [sp, #12]
 800a370:	2b00      	cmp	r3, #0
 800a372:	bfb8      	it	lt
 800a374:	f04f 33ff 	movlt.w	r3, #4294967295
 800a378:	3402      	adds	r4, #2
 800a37a:	9305      	str	r3, [sp, #20]
 800a37c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a448 <_svfiprintf_r+0x1fc>
 800a380:	7821      	ldrb	r1, [r4, #0]
 800a382:	2203      	movs	r2, #3
 800a384:	4650      	mov	r0, sl
 800a386:	f7f5 ff63 	bl	8000250 <memchr>
 800a38a:	b140      	cbz	r0, 800a39e <_svfiprintf_r+0x152>
 800a38c:	2340      	movs	r3, #64	; 0x40
 800a38e:	eba0 000a 	sub.w	r0, r0, sl
 800a392:	fa03 f000 	lsl.w	r0, r3, r0
 800a396:	9b04      	ldr	r3, [sp, #16]
 800a398:	4303      	orrs	r3, r0
 800a39a:	3401      	adds	r4, #1
 800a39c:	9304      	str	r3, [sp, #16]
 800a39e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a2:	4826      	ldr	r0, [pc, #152]	; (800a43c <_svfiprintf_r+0x1f0>)
 800a3a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3a8:	2206      	movs	r2, #6
 800a3aa:	f7f5 ff51 	bl	8000250 <memchr>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	d038      	beq.n	800a424 <_svfiprintf_r+0x1d8>
 800a3b2:	4b23      	ldr	r3, [pc, #140]	; (800a440 <_svfiprintf_r+0x1f4>)
 800a3b4:	bb1b      	cbnz	r3, 800a3fe <_svfiprintf_r+0x1b2>
 800a3b6:	9b03      	ldr	r3, [sp, #12]
 800a3b8:	3307      	adds	r3, #7
 800a3ba:	f023 0307 	bic.w	r3, r3, #7
 800a3be:	3308      	adds	r3, #8
 800a3c0:	9303      	str	r3, [sp, #12]
 800a3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c4:	4433      	add	r3, r6
 800a3c6:	9309      	str	r3, [sp, #36]	; 0x24
 800a3c8:	e767      	b.n	800a29a <_svfiprintf_r+0x4e>
 800a3ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	2001      	movs	r0, #1
 800a3d2:	e7a5      	b.n	800a320 <_svfiprintf_r+0xd4>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	3401      	adds	r4, #1
 800a3d8:	9305      	str	r3, [sp, #20]
 800a3da:	4619      	mov	r1, r3
 800a3dc:	f04f 0c0a 	mov.w	ip, #10
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3e6:	3a30      	subs	r2, #48	; 0x30
 800a3e8:	2a09      	cmp	r2, #9
 800a3ea:	d903      	bls.n	800a3f4 <_svfiprintf_r+0x1a8>
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d0c5      	beq.n	800a37c <_svfiprintf_r+0x130>
 800a3f0:	9105      	str	r1, [sp, #20]
 800a3f2:	e7c3      	b.n	800a37c <_svfiprintf_r+0x130>
 800a3f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e7f0      	b.n	800a3e0 <_svfiprintf_r+0x194>
 800a3fe:	ab03      	add	r3, sp, #12
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	462a      	mov	r2, r5
 800a404:	4b0f      	ldr	r3, [pc, #60]	; (800a444 <_svfiprintf_r+0x1f8>)
 800a406:	a904      	add	r1, sp, #16
 800a408:	4638      	mov	r0, r7
 800a40a:	f7fc fa71 	bl	80068f0 <_printf_float>
 800a40e:	1c42      	adds	r2, r0, #1
 800a410:	4606      	mov	r6, r0
 800a412:	d1d6      	bne.n	800a3c2 <_svfiprintf_r+0x176>
 800a414:	89ab      	ldrh	r3, [r5, #12]
 800a416:	065b      	lsls	r3, r3, #25
 800a418:	f53f af2c 	bmi.w	800a274 <_svfiprintf_r+0x28>
 800a41c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a41e:	b01d      	add	sp, #116	; 0x74
 800a420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a424:	ab03      	add	r3, sp, #12
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	462a      	mov	r2, r5
 800a42a:	4b06      	ldr	r3, [pc, #24]	; (800a444 <_svfiprintf_r+0x1f8>)
 800a42c:	a904      	add	r1, sp, #16
 800a42e:	4638      	mov	r0, r7
 800a430:	f7fc fcea 	bl	8006e08 <_printf_i>
 800a434:	e7eb      	b.n	800a40e <_svfiprintf_r+0x1c2>
 800a436:	bf00      	nop
 800a438:	0800bbf4 	.word	0x0800bbf4
 800a43c:	0800bbfe 	.word	0x0800bbfe
 800a440:	080068f1 	.word	0x080068f1
 800a444:	0800a195 	.word	0x0800a195
 800a448:	0800bbfa 	.word	0x0800bbfa

0800a44c <_sungetc_r>:
 800a44c:	b538      	push	{r3, r4, r5, lr}
 800a44e:	1c4b      	adds	r3, r1, #1
 800a450:	4614      	mov	r4, r2
 800a452:	d103      	bne.n	800a45c <_sungetc_r+0x10>
 800a454:	f04f 35ff 	mov.w	r5, #4294967295
 800a458:	4628      	mov	r0, r5
 800a45a:	bd38      	pop	{r3, r4, r5, pc}
 800a45c:	8993      	ldrh	r3, [r2, #12]
 800a45e:	f023 0320 	bic.w	r3, r3, #32
 800a462:	8193      	strh	r3, [r2, #12]
 800a464:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a466:	6852      	ldr	r2, [r2, #4]
 800a468:	b2cd      	uxtb	r5, r1
 800a46a:	b18b      	cbz	r3, 800a490 <_sungetc_r+0x44>
 800a46c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a46e:	4293      	cmp	r3, r2
 800a470:	dd08      	ble.n	800a484 <_sungetc_r+0x38>
 800a472:	6823      	ldr	r3, [r4, #0]
 800a474:	1e5a      	subs	r2, r3, #1
 800a476:	6022      	str	r2, [r4, #0]
 800a478:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a47c:	6863      	ldr	r3, [r4, #4]
 800a47e:	3301      	adds	r3, #1
 800a480:	6063      	str	r3, [r4, #4]
 800a482:	e7e9      	b.n	800a458 <_sungetc_r+0xc>
 800a484:	4621      	mov	r1, r4
 800a486:	f000 fbf5 	bl	800ac74 <__submore>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	d0f1      	beq.n	800a472 <_sungetc_r+0x26>
 800a48e:	e7e1      	b.n	800a454 <_sungetc_r+0x8>
 800a490:	6921      	ldr	r1, [r4, #16]
 800a492:	6823      	ldr	r3, [r4, #0]
 800a494:	b151      	cbz	r1, 800a4ac <_sungetc_r+0x60>
 800a496:	4299      	cmp	r1, r3
 800a498:	d208      	bcs.n	800a4ac <_sungetc_r+0x60>
 800a49a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a49e:	42a9      	cmp	r1, r5
 800a4a0:	d104      	bne.n	800a4ac <_sungetc_r+0x60>
 800a4a2:	3b01      	subs	r3, #1
 800a4a4:	3201      	adds	r2, #1
 800a4a6:	6023      	str	r3, [r4, #0]
 800a4a8:	6062      	str	r2, [r4, #4]
 800a4aa:	e7d5      	b.n	800a458 <_sungetc_r+0xc>
 800a4ac:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a4b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4b4:	6363      	str	r3, [r4, #52]	; 0x34
 800a4b6:	2303      	movs	r3, #3
 800a4b8:	63a3      	str	r3, [r4, #56]	; 0x38
 800a4ba:	4623      	mov	r3, r4
 800a4bc:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	e7dc      	b.n	800a480 <_sungetc_r+0x34>

0800a4c6 <__ssrefill_r>:
 800a4c6:	b510      	push	{r4, lr}
 800a4c8:	460c      	mov	r4, r1
 800a4ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a4cc:	b169      	cbz	r1, 800a4ea <__ssrefill_r+0x24>
 800a4ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4d2:	4299      	cmp	r1, r3
 800a4d4:	d001      	beq.n	800a4da <__ssrefill_r+0x14>
 800a4d6:	f7ff fdb3 	bl	800a040 <_free_r>
 800a4da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a4dc:	6063      	str	r3, [r4, #4]
 800a4de:	2000      	movs	r0, #0
 800a4e0:	6360      	str	r0, [r4, #52]	; 0x34
 800a4e2:	b113      	cbz	r3, 800a4ea <__ssrefill_r+0x24>
 800a4e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a4e6:	6023      	str	r3, [r4, #0]
 800a4e8:	bd10      	pop	{r4, pc}
 800a4ea:	6923      	ldr	r3, [r4, #16]
 800a4ec:	6023      	str	r3, [r4, #0]
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	6063      	str	r3, [r4, #4]
 800a4f2:	89a3      	ldrh	r3, [r4, #12]
 800a4f4:	f043 0320 	orr.w	r3, r3, #32
 800a4f8:	81a3      	strh	r3, [r4, #12]
 800a4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a4fe:	e7f3      	b.n	800a4e8 <__ssrefill_r+0x22>

0800a500 <__ssvfiscanf_r>:
 800a500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a504:	460c      	mov	r4, r1
 800a506:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800a50a:	2100      	movs	r1, #0
 800a50c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a510:	49b2      	ldr	r1, [pc, #712]	; (800a7dc <__ssvfiscanf_r+0x2dc>)
 800a512:	91a0      	str	r1, [sp, #640]	; 0x280
 800a514:	f10d 0804 	add.w	r8, sp, #4
 800a518:	49b1      	ldr	r1, [pc, #708]	; (800a7e0 <__ssvfiscanf_r+0x2e0>)
 800a51a:	4fb2      	ldr	r7, [pc, #712]	; (800a7e4 <__ssvfiscanf_r+0x2e4>)
 800a51c:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800a7e8 <__ssvfiscanf_r+0x2e8>
 800a520:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a524:	4606      	mov	r6, r0
 800a526:	91a1      	str	r1, [sp, #644]	; 0x284
 800a528:	9300      	str	r3, [sp, #0]
 800a52a:	f892 a000 	ldrb.w	sl, [r2]
 800a52e:	f1ba 0f00 	cmp.w	sl, #0
 800a532:	f000 8151 	beq.w	800a7d8 <__ssvfiscanf_r+0x2d8>
 800a536:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800a53a:	f013 0308 	ands.w	r3, r3, #8
 800a53e:	f102 0501 	add.w	r5, r2, #1
 800a542:	d019      	beq.n	800a578 <__ssvfiscanf_r+0x78>
 800a544:	6863      	ldr	r3, [r4, #4]
 800a546:	2b00      	cmp	r3, #0
 800a548:	dd0f      	ble.n	800a56a <__ssvfiscanf_r+0x6a>
 800a54a:	6823      	ldr	r3, [r4, #0]
 800a54c:	781a      	ldrb	r2, [r3, #0]
 800a54e:	5cba      	ldrb	r2, [r7, r2]
 800a550:	0712      	lsls	r2, r2, #28
 800a552:	d401      	bmi.n	800a558 <__ssvfiscanf_r+0x58>
 800a554:	462a      	mov	r2, r5
 800a556:	e7e8      	b.n	800a52a <__ssvfiscanf_r+0x2a>
 800a558:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a55a:	3201      	adds	r2, #1
 800a55c:	9245      	str	r2, [sp, #276]	; 0x114
 800a55e:	6862      	ldr	r2, [r4, #4]
 800a560:	3301      	adds	r3, #1
 800a562:	3a01      	subs	r2, #1
 800a564:	6062      	str	r2, [r4, #4]
 800a566:	6023      	str	r3, [r4, #0]
 800a568:	e7ec      	b.n	800a544 <__ssvfiscanf_r+0x44>
 800a56a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a56c:	4621      	mov	r1, r4
 800a56e:	4630      	mov	r0, r6
 800a570:	4798      	blx	r3
 800a572:	2800      	cmp	r0, #0
 800a574:	d0e9      	beq.n	800a54a <__ssvfiscanf_r+0x4a>
 800a576:	e7ed      	b.n	800a554 <__ssvfiscanf_r+0x54>
 800a578:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800a57c:	f040 8083 	bne.w	800a686 <__ssvfiscanf_r+0x186>
 800a580:	9341      	str	r3, [sp, #260]	; 0x104
 800a582:	9343      	str	r3, [sp, #268]	; 0x10c
 800a584:	7853      	ldrb	r3, [r2, #1]
 800a586:	2b2a      	cmp	r3, #42	; 0x2a
 800a588:	bf02      	ittt	eq
 800a58a:	2310      	moveq	r3, #16
 800a58c:	1c95      	addeq	r5, r2, #2
 800a58e:	9341      	streq	r3, [sp, #260]	; 0x104
 800a590:	220a      	movs	r2, #10
 800a592:	46ab      	mov	fp, r5
 800a594:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800a598:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a59c:	2b09      	cmp	r3, #9
 800a59e:	d91d      	bls.n	800a5dc <__ssvfiscanf_r+0xdc>
 800a5a0:	4891      	ldr	r0, [pc, #580]	; (800a7e8 <__ssvfiscanf_r+0x2e8>)
 800a5a2:	2203      	movs	r2, #3
 800a5a4:	f7f5 fe54 	bl	8000250 <memchr>
 800a5a8:	b140      	cbz	r0, 800a5bc <__ssvfiscanf_r+0xbc>
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	eba0 0009 	sub.w	r0, r0, r9
 800a5b0:	fa03 f000 	lsl.w	r0, r3, r0
 800a5b4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a5b6:	4318      	orrs	r0, r3
 800a5b8:	9041      	str	r0, [sp, #260]	; 0x104
 800a5ba:	465d      	mov	r5, fp
 800a5bc:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a5c0:	2b78      	cmp	r3, #120	; 0x78
 800a5c2:	d806      	bhi.n	800a5d2 <__ssvfiscanf_r+0xd2>
 800a5c4:	2b57      	cmp	r3, #87	; 0x57
 800a5c6:	d810      	bhi.n	800a5ea <__ssvfiscanf_r+0xea>
 800a5c8:	2b25      	cmp	r3, #37	; 0x25
 800a5ca:	d05c      	beq.n	800a686 <__ssvfiscanf_r+0x186>
 800a5cc:	d856      	bhi.n	800a67c <__ssvfiscanf_r+0x17c>
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d074      	beq.n	800a6bc <__ssvfiscanf_r+0x1bc>
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	9347      	str	r3, [sp, #284]	; 0x11c
 800a5d6:	230a      	movs	r3, #10
 800a5d8:	9342      	str	r3, [sp, #264]	; 0x108
 800a5da:	e081      	b.n	800a6e0 <__ssvfiscanf_r+0x1e0>
 800a5dc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a5de:	fb02 1303 	mla	r3, r2, r3, r1
 800a5e2:	3b30      	subs	r3, #48	; 0x30
 800a5e4:	9343      	str	r3, [sp, #268]	; 0x10c
 800a5e6:	465d      	mov	r5, fp
 800a5e8:	e7d3      	b.n	800a592 <__ssvfiscanf_r+0x92>
 800a5ea:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a5ee:	2a20      	cmp	r2, #32
 800a5f0:	d8ef      	bhi.n	800a5d2 <__ssvfiscanf_r+0xd2>
 800a5f2:	a101      	add	r1, pc, #4	; (adr r1, 800a5f8 <__ssvfiscanf_r+0xf8>)
 800a5f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a5f8:	0800a6cb 	.word	0x0800a6cb
 800a5fc:	0800a5d3 	.word	0x0800a5d3
 800a600:	0800a5d3 	.word	0x0800a5d3
 800a604:	0800a729 	.word	0x0800a729
 800a608:	0800a5d3 	.word	0x0800a5d3
 800a60c:	0800a5d3 	.word	0x0800a5d3
 800a610:	0800a5d3 	.word	0x0800a5d3
 800a614:	0800a5d3 	.word	0x0800a5d3
 800a618:	0800a5d3 	.word	0x0800a5d3
 800a61c:	0800a5d3 	.word	0x0800a5d3
 800a620:	0800a5d3 	.word	0x0800a5d3
 800a624:	0800a73f 	.word	0x0800a73f
 800a628:	0800a715 	.word	0x0800a715
 800a62c:	0800a683 	.word	0x0800a683
 800a630:	0800a683 	.word	0x0800a683
 800a634:	0800a683 	.word	0x0800a683
 800a638:	0800a5d3 	.word	0x0800a5d3
 800a63c:	0800a719 	.word	0x0800a719
 800a640:	0800a5d3 	.word	0x0800a5d3
 800a644:	0800a5d3 	.word	0x0800a5d3
 800a648:	0800a5d3 	.word	0x0800a5d3
 800a64c:	0800a5d3 	.word	0x0800a5d3
 800a650:	0800a74f 	.word	0x0800a74f
 800a654:	0800a721 	.word	0x0800a721
 800a658:	0800a6c3 	.word	0x0800a6c3
 800a65c:	0800a5d3 	.word	0x0800a5d3
 800a660:	0800a5d3 	.word	0x0800a5d3
 800a664:	0800a74b 	.word	0x0800a74b
 800a668:	0800a5d3 	.word	0x0800a5d3
 800a66c:	0800a715 	.word	0x0800a715
 800a670:	0800a5d3 	.word	0x0800a5d3
 800a674:	0800a5d3 	.word	0x0800a5d3
 800a678:	0800a6cb 	.word	0x0800a6cb
 800a67c:	3b45      	subs	r3, #69	; 0x45
 800a67e:	2b02      	cmp	r3, #2
 800a680:	d8a7      	bhi.n	800a5d2 <__ssvfiscanf_r+0xd2>
 800a682:	2305      	movs	r3, #5
 800a684:	e02b      	b.n	800a6de <__ssvfiscanf_r+0x1de>
 800a686:	6863      	ldr	r3, [r4, #4]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	dd0d      	ble.n	800a6a8 <__ssvfiscanf_r+0x1a8>
 800a68c:	6823      	ldr	r3, [r4, #0]
 800a68e:	781a      	ldrb	r2, [r3, #0]
 800a690:	4552      	cmp	r2, sl
 800a692:	f040 80a1 	bne.w	800a7d8 <__ssvfiscanf_r+0x2d8>
 800a696:	3301      	adds	r3, #1
 800a698:	6862      	ldr	r2, [r4, #4]
 800a69a:	6023      	str	r3, [r4, #0]
 800a69c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a69e:	3a01      	subs	r2, #1
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	6062      	str	r2, [r4, #4]
 800a6a4:	9345      	str	r3, [sp, #276]	; 0x114
 800a6a6:	e755      	b.n	800a554 <__ssvfiscanf_r+0x54>
 800a6a8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a6aa:	4621      	mov	r1, r4
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	4798      	blx	r3
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	d0eb      	beq.n	800a68c <__ssvfiscanf_r+0x18c>
 800a6b4:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	f040 8084 	bne.w	800a7c4 <__ssvfiscanf_r+0x2c4>
 800a6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c0:	e086      	b.n	800a7d0 <__ssvfiscanf_r+0x2d0>
 800a6c2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a6c4:	f042 0220 	orr.w	r2, r2, #32
 800a6c8:	9241      	str	r2, [sp, #260]	; 0x104
 800a6ca:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a6cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a6d0:	9241      	str	r2, [sp, #260]	; 0x104
 800a6d2:	2210      	movs	r2, #16
 800a6d4:	2b6f      	cmp	r3, #111	; 0x6f
 800a6d6:	9242      	str	r2, [sp, #264]	; 0x108
 800a6d8:	bf34      	ite	cc
 800a6da:	2303      	movcc	r3, #3
 800a6dc:	2304      	movcs	r3, #4
 800a6de:	9347      	str	r3, [sp, #284]	; 0x11c
 800a6e0:	6863      	ldr	r3, [r4, #4]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	dd41      	ble.n	800a76a <__ssvfiscanf_r+0x26a>
 800a6e6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a6e8:	0659      	lsls	r1, r3, #25
 800a6ea:	d404      	bmi.n	800a6f6 <__ssvfiscanf_r+0x1f6>
 800a6ec:	6823      	ldr	r3, [r4, #0]
 800a6ee:	781a      	ldrb	r2, [r3, #0]
 800a6f0:	5cba      	ldrb	r2, [r7, r2]
 800a6f2:	0712      	lsls	r2, r2, #28
 800a6f4:	d440      	bmi.n	800a778 <__ssvfiscanf_r+0x278>
 800a6f6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a6f8:	2b02      	cmp	r3, #2
 800a6fa:	dc4f      	bgt.n	800a79c <__ssvfiscanf_r+0x29c>
 800a6fc:	466b      	mov	r3, sp
 800a6fe:	4622      	mov	r2, r4
 800a700:	a941      	add	r1, sp, #260	; 0x104
 800a702:	4630      	mov	r0, r6
 800a704:	f000 f874 	bl	800a7f0 <_scanf_chars>
 800a708:	2801      	cmp	r0, #1
 800a70a:	d065      	beq.n	800a7d8 <__ssvfiscanf_r+0x2d8>
 800a70c:	2802      	cmp	r0, #2
 800a70e:	f47f af21 	bne.w	800a554 <__ssvfiscanf_r+0x54>
 800a712:	e7cf      	b.n	800a6b4 <__ssvfiscanf_r+0x1b4>
 800a714:	220a      	movs	r2, #10
 800a716:	e7dd      	b.n	800a6d4 <__ssvfiscanf_r+0x1d4>
 800a718:	2300      	movs	r3, #0
 800a71a:	9342      	str	r3, [sp, #264]	; 0x108
 800a71c:	2303      	movs	r3, #3
 800a71e:	e7de      	b.n	800a6de <__ssvfiscanf_r+0x1de>
 800a720:	2308      	movs	r3, #8
 800a722:	9342      	str	r3, [sp, #264]	; 0x108
 800a724:	2304      	movs	r3, #4
 800a726:	e7da      	b.n	800a6de <__ssvfiscanf_r+0x1de>
 800a728:	4629      	mov	r1, r5
 800a72a:	4640      	mov	r0, r8
 800a72c:	f000 f9d8 	bl	800aae0 <__sccl>
 800a730:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a732:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a736:	9341      	str	r3, [sp, #260]	; 0x104
 800a738:	4605      	mov	r5, r0
 800a73a:	2301      	movs	r3, #1
 800a73c:	e7cf      	b.n	800a6de <__ssvfiscanf_r+0x1de>
 800a73e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a740:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a744:	9341      	str	r3, [sp, #260]	; 0x104
 800a746:	2300      	movs	r3, #0
 800a748:	e7c9      	b.n	800a6de <__ssvfiscanf_r+0x1de>
 800a74a:	2302      	movs	r3, #2
 800a74c:	e7c7      	b.n	800a6de <__ssvfiscanf_r+0x1de>
 800a74e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a750:	06c3      	lsls	r3, r0, #27
 800a752:	f53f aeff 	bmi.w	800a554 <__ssvfiscanf_r+0x54>
 800a756:	9b00      	ldr	r3, [sp, #0]
 800a758:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a75a:	1d19      	adds	r1, r3, #4
 800a75c:	9100      	str	r1, [sp, #0]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	07c0      	lsls	r0, r0, #31
 800a762:	bf4c      	ite	mi
 800a764:	801a      	strhmi	r2, [r3, #0]
 800a766:	601a      	strpl	r2, [r3, #0]
 800a768:	e6f4      	b.n	800a554 <__ssvfiscanf_r+0x54>
 800a76a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a76c:	4621      	mov	r1, r4
 800a76e:	4630      	mov	r0, r6
 800a770:	4798      	blx	r3
 800a772:	2800      	cmp	r0, #0
 800a774:	d0b7      	beq.n	800a6e6 <__ssvfiscanf_r+0x1e6>
 800a776:	e79d      	b.n	800a6b4 <__ssvfiscanf_r+0x1b4>
 800a778:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a77a:	3201      	adds	r2, #1
 800a77c:	9245      	str	r2, [sp, #276]	; 0x114
 800a77e:	6862      	ldr	r2, [r4, #4]
 800a780:	3a01      	subs	r2, #1
 800a782:	2a00      	cmp	r2, #0
 800a784:	6062      	str	r2, [r4, #4]
 800a786:	dd02      	ble.n	800a78e <__ssvfiscanf_r+0x28e>
 800a788:	3301      	adds	r3, #1
 800a78a:	6023      	str	r3, [r4, #0]
 800a78c:	e7ae      	b.n	800a6ec <__ssvfiscanf_r+0x1ec>
 800a78e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a790:	4621      	mov	r1, r4
 800a792:	4630      	mov	r0, r6
 800a794:	4798      	blx	r3
 800a796:	2800      	cmp	r0, #0
 800a798:	d0a8      	beq.n	800a6ec <__ssvfiscanf_r+0x1ec>
 800a79a:	e78b      	b.n	800a6b4 <__ssvfiscanf_r+0x1b4>
 800a79c:	2b04      	cmp	r3, #4
 800a79e:	dc06      	bgt.n	800a7ae <__ssvfiscanf_r+0x2ae>
 800a7a0:	466b      	mov	r3, sp
 800a7a2:	4622      	mov	r2, r4
 800a7a4:	a941      	add	r1, sp, #260	; 0x104
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	f000 f87a 	bl	800a8a0 <_scanf_i>
 800a7ac:	e7ac      	b.n	800a708 <__ssvfiscanf_r+0x208>
 800a7ae:	4b0f      	ldr	r3, [pc, #60]	; (800a7ec <__ssvfiscanf_r+0x2ec>)
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f43f aecf 	beq.w	800a554 <__ssvfiscanf_r+0x54>
 800a7b6:	466b      	mov	r3, sp
 800a7b8:	4622      	mov	r2, r4
 800a7ba:	a941      	add	r1, sp, #260	; 0x104
 800a7bc:	4630      	mov	r0, r6
 800a7be:	f7fc fc49 	bl	8007054 <_scanf_float>
 800a7c2:	e7a1      	b.n	800a708 <__ssvfiscanf_r+0x208>
 800a7c4:	89a3      	ldrh	r3, [r4, #12]
 800a7c6:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a7ca:	bf18      	it	ne
 800a7cc:	f04f 30ff 	movne.w	r0, #4294967295
 800a7d0:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800a7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7d8:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a7da:	e7f9      	b.n	800a7d0 <__ssvfiscanf_r+0x2d0>
 800a7dc:	0800a44d 	.word	0x0800a44d
 800a7e0:	0800a4c7 	.word	0x0800a4c7
 800a7e4:	0800b881 	.word	0x0800b881
 800a7e8:	0800bbfa 	.word	0x0800bbfa
 800a7ec:	08007055 	.word	0x08007055

0800a7f0 <_scanf_chars>:
 800a7f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7f4:	4615      	mov	r5, r2
 800a7f6:	688a      	ldr	r2, [r1, #8]
 800a7f8:	4680      	mov	r8, r0
 800a7fa:	460c      	mov	r4, r1
 800a7fc:	b932      	cbnz	r2, 800a80c <_scanf_chars+0x1c>
 800a7fe:	698a      	ldr	r2, [r1, #24]
 800a800:	2a00      	cmp	r2, #0
 800a802:	bf0c      	ite	eq
 800a804:	2201      	moveq	r2, #1
 800a806:	f04f 32ff 	movne.w	r2, #4294967295
 800a80a:	608a      	str	r2, [r1, #8]
 800a80c:	6822      	ldr	r2, [r4, #0]
 800a80e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800a89c <_scanf_chars+0xac>
 800a812:	06d1      	lsls	r1, r2, #27
 800a814:	bf5f      	itttt	pl
 800a816:	681a      	ldrpl	r2, [r3, #0]
 800a818:	1d11      	addpl	r1, r2, #4
 800a81a:	6019      	strpl	r1, [r3, #0]
 800a81c:	6816      	ldrpl	r6, [r2, #0]
 800a81e:	2700      	movs	r7, #0
 800a820:	69a0      	ldr	r0, [r4, #24]
 800a822:	b188      	cbz	r0, 800a848 <_scanf_chars+0x58>
 800a824:	2801      	cmp	r0, #1
 800a826:	d107      	bne.n	800a838 <_scanf_chars+0x48>
 800a828:	682b      	ldr	r3, [r5, #0]
 800a82a:	781a      	ldrb	r2, [r3, #0]
 800a82c:	6963      	ldr	r3, [r4, #20]
 800a82e:	5c9b      	ldrb	r3, [r3, r2]
 800a830:	b953      	cbnz	r3, 800a848 <_scanf_chars+0x58>
 800a832:	bb27      	cbnz	r7, 800a87e <_scanf_chars+0x8e>
 800a834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a838:	2802      	cmp	r0, #2
 800a83a:	d120      	bne.n	800a87e <_scanf_chars+0x8e>
 800a83c:	682b      	ldr	r3, [r5, #0]
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a844:	071b      	lsls	r3, r3, #28
 800a846:	d41a      	bmi.n	800a87e <_scanf_chars+0x8e>
 800a848:	6823      	ldr	r3, [r4, #0]
 800a84a:	06da      	lsls	r2, r3, #27
 800a84c:	bf5e      	ittt	pl
 800a84e:	682b      	ldrpl	r3, [r5, #0]
 800a850:	781b      	ldrbpl	r3, [r3, #0]
 800a852:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a856:	682a      	ldr	r2, [r5, #0]
 800a858:	686b      	ldr	r3, [r5, #4]
 800a85a:	3201      	adds	r2, #1
 800a85c:	602a      	str	r2, [r5, #0]
 800a85e:	68a2      	ldr	r2, [r4, #8]
 800a860:	3b01      	subs	r3, #1
 800a862:	3a01      	subs	r2, #1
 800a864:	606b      	str	r3, [r5, #4]
 800a866:	3701      	adds	r7, #1
 800a868:	60a2      	str	r2, [r4, #8]
 800a86a:	b142      	cbz	r2, 800a87e <_scanf_chars+0x8e>
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	dcd7      	bgt.n	800a820 <_scanf_chars+0x30>
 800a870:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a874:	4629      	mov	r1, r5
 800a876:	4640      	mov	r0, r8
 800a878:	4798      	blx	r3
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d0d0      	beq.n	800a820 <_scanf_chars+0x30>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	f013 0310 	ands.w	r3, r3, #16
 800a884:	d105      	bne.n	800a892 <_scanf_chars+0xa2>
 800a886:	68e2      	ldr	r2, [r4, #12]
 800a888:	3201      	adds	r2, #1
 800a88a:	60e2      	str	r2, [r4, #12]
 800a88c:	69a2      	ldr	r2, [r4, #24]
 800a88e:	b102      	cbz	r2, 800a892 <_scanf_chars+0xa2>
 800a890:	7033      	strb	r3, [r6, #0]
 800a892:	6923      	ldr	r3, [r4, #16]
 800a894:	441f      	add	r7, r3
 800a896:	6127      	str	r7, [r4, #16]
 800a898:	2000      	movs	r0, #0
 800a89a:	e7cb      	b.n	800a834 <_scanf_chars+0x44>
 800a89c:	0800b881 	.word	0x0800b881

0800a8a0 <_scanf_i>:
 800a8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a4:	4698      	mov	r8, r3
 800a8a6:	4b74      	ldr	r3, [pc, #464]	; (800aa78 <_scanf_i+0x1d8>)
 800a8a8:	460c      	mov	r4, r1
 800a8aa:	4682      	mov	sl, r0
 800a8ac:	4616      	mov	r6, r2
 800a8ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a8b2:	b087      	sub	sp, #28
 800a8b4:	ab03      	add	r3, sp, #12
 800a8b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a8ba:	4b70      	ldr	r3, [pc, #448]	; (800aa7c <_scanf_i+0x1dc>)
 800a8bc:	69a1      	ldr	r1, [r4, #24]
 800a8be:	4a70      	ldr	r2, [pc, #448]	; (800aa80 <_scanf_i+0x1e0>)
 800a8c0:	2903      	cmp	r1, #3
 800a8c2:	bf18      	it	ne
 800a8c4:	461a      	movne	r2, r3
 800a8c6:	68a3      	ldr	r3, [r4, #8]
 800a8c8:	9201      	str	r2, [sp, #4]
 800a8ca:	1e5a      	subs	r2, r3, #1
 800a8cc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a8d0:	bf88      	it	hi
 800a8d2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a8d6:	4627      	mov	r7, r4
 800a8d8:	bf82      	ittt	hi
 800a8da:	eb03 0905 	addhi.w	r9, r3, r5
 800a8de:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a8e2:	60a3      	strhi	r3, [r4, #8]
 800a8e4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a8e8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a8ec:	bf98      	it	ls
 800a8ee:	f04f 0900 	movls.w	r9, #0
 800a8f2:	6023      	str	r3, [r4, #0]
 800a8f4:	463d      	mov	r5, r7
 800a8f6:	f04f 0b00 	mov.w	fp, #0
 800a8fa:	6831      	ldr	r1, [r6, #0]
 800a8fc:	ab03      	add	r3, sp, #12
 800a8fe:	7809      	ldrb	r1, [r1, #0]
 800a900:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a904:	2202      	movs	r2, #2
 800a906:	f7f5 fca3 	bl	8000250 <memchr>
 800a90a:	b328      	cbz	r0, 800a958 <_scanf_i+0xb8>
 800a90c:	f1bb 0f01 	cmp.w	fp, #1
 800a910:	d159      	bne.n	800a9c6 <_scanf_i+0x126>
 800a912:	6862      	ldr	r2, [r4, #4]
 800a914:	b92a      	cbnz	r2, 800a922 <_scanf_i+0x82>
 800a916:	6822      	ldr	r2, [r4, #0]
 800a918:	2308      	movs	r3, #8
 800a91a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a91e:	6063      	str	r3, [r4, #4]
 800a920:	6022      	str	r2, [r4, #0]
 800a922:	6822      	ldr	r2, [r4, #0]
 800a924:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a928:	6022      	str	r2, [r4, #0]
 800a92a:	68a2      	ldr	r2, [r4, #8]
 800a92c:	1e51      	subs	r1, r2, #1
 800a92e:	60a1      	str	r1, [r4, #8]
 800a930:	b192      	cbz	r2, 800a958 <_scanf_i+0xb8>
 800a932:	6832      	ldr	r2, [r6, #0]
 800a934:	1c51      	adds	r1, r2, #1
 800a936:	6031      	str	r1, [r6, #0]
 800a938:	7812      	ldrb	r2, [r2, #0]
 800a93a:	f805 2b01 	strb.w	r2, [r5], #1
 800a93e:	6872      	ldr	r2, [r6, #4]
 800a940:	3a01      	subs	r2, #1
 800a942:	2a00      	cmp	r2, #0
 800a944:	6072      	str	r2, [r6, #4]
 800a946:	dc07      	bgt.n	800a958 <_scanf_i+0xb8>
 800a948:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a94c:	4631      	mov	r1, r6
 800a94e:	4650      	mov	r0, sl
 800a950:	4790      	blx	r2
 800a952:	2800      	cmp	r0, #0
 800a954:	f040 8085 	bne.w	800aa62 <_scanf_i+0x1c2>
 800a958:	f10b 0b01 	add.w	fp, fp, #1
 800a95c:	f1bb 0f03 	cmp.w	fp, #3
 800a960:	d1cb      	bne.n	800a8fa <_scanf_i+0x5a>
 800a962:	6863      	ldr	r3, [r4, #4]
 800a964:	b90b      	cbnz	r3, 800a96a <_scanf_i+0xca>
 800a966:	230a      	movs	r3, #10
 800a968:	6063      	str	r3, [r4, #4]
 800a96a:	6863      	ldr	r3, [r4, #4]
 800a96c:	4945      	ldr	r1, [pc, #276]	; (800aa84 <_scanf_i+0x1e4>)
 800a96e:	6960      	ldr	r0, [r4, #20]
 800a970:	1ac9      	subs	r1, r1, r3
 800a972:	f000 f8b5 	bl	800aae0 <__sccl>
 800a976:	f04f 0b00 	mov.w	fp, #0
 800a97a:	68a3      	ldr	r3, [r4, #8]
 800a97c:	6822      	ldr	r2, [r4, #0]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d03d      	beq.n	800a9fe <_scanf_i+0x15e>
 800a982:	6831      	ldr	r1, [r6, #0]
 800a984:	6960      	ldr	r0, [r4, #20]
 800a986:	f891 c000 	ldrb.w	ip, [r1]
 800a98a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a98e:	2800      	cmp	r0, #0
 800a990:	d035      	beq.n	800a9fe <_scanf_i+0x15e>
 800a992:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a996:	d124      	bne.n	800a9e2 <_scanf_i+0x142>
 800a998:	0510      	lsls	r0, r2, #20
 800a99a:	d522      	bpl.n	800a9e2 <_scanf_i+0x142>
 800a99c:	f10b 0b01 	add.w	fp, fp, #1
 800a9a0:	f1b9 0f00 	cmp.w	r9, #0
 800a9a4:	d003      	beq.n	800a9ae <_scanf_i+0x10e>
 800a9a6:	3301      	adds	r3, #1
 800a9a8:	f109 39ff 	add.w	r9, r9, #4294967295
 800a9ac:	60a3      	str	r3, [r4, #8]
 800a9ae:	6873      	ldr	r3, [r6, #4]
 800a9b0:	3b01      	subs	r3, #1
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	6073      	str	r3, [r6, #4]
 800a9b6:	dd1b      	ble.n	800a9f0 <_scanf_i+0x150>
 800a9b8:	6833      	ldr	r3, [r6, #0]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	6033      	str	r3, [r6, #0]
 800a9be:	68a3      	ldr	r3, [r4, #8]
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	60a3      	str	r3, [r4, #8]
 800a9c4:	e7d9      	b.n	800a97a <_scanf_i+0xda>
 800a9c6:	f1bb 0f02 	cmp.w	fp, #2
 800a9ca:	d1ae      	bne.n	800a92a <_scanf_i+0x8a>
 800a9cc:	6822      	ldr	r2, [r4, #0]
 800a9ce:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a9d2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a9d6:	d1bf      	bne.n	800a958 <_scanf_i+0xb8>
 800a9d8:	2310      	movs	r3, #16
 800a9da:	6063      	str	r3, [r4, #4]
 800a9dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a9e0:	e7a2      	b.n	800a928 <_scanf_i+0x88>
 800a9e2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a9e6:	6022      	str	r2, [r4, #0]
 800a9e8:	780b      	ldrb	r3, [r1, #0]
 800a9ea:	f805 3b01 	strb.w	r3, [r5], #1
 800a9ee:	e7de      	b.n	800a9ae <_scanf_i+0x10e>
 800a9f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a9f4:	4631      	mov	r1, r6
 800a9f6:	4650      	mov	r0, sl
 800a9f8:	4798      	blx	r3
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d0df      	beq.n	800a9be <_scanf_i+0x11e>
 800a9fe:	6823      	ldr	r3, [r4, #0]
 800aa00:	05d9      	lsls	r1, r3, #23
 800aa02:	d50d      	bpl.n	800aa20 <_scanf_i+0x180>
 800aa04:	42bd      	cmp	r5, r7
 800aa06:	d909      	bls.n	800aa1c <_scanf_i+0x17c>
 800aa08:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800aa0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800aa10:	4632      	mov	r2, r6
 800aa12:	4650      	mov	r0, sl
 800aa14:	4798      	blx	r3
 800aa16:	f105 39ff 	add.w	r9, r5, #4294967295
 800aa1a:	464d      	mov	r5, r9
 800aa1c:	42bd      	cmp	r5, r7
 800aa1e:	d028      	beq.n	800aa72 <_scanf_i+0x1d2>
 800aa20:	6822      	ldr	r2, [r4, #0]
 800aa22:	f012 0210 	ands.w	r2, r2, #16
 800aa26:	d113      	bne.n	800aa50 <_scanf_i+0x1b0>
 800aa28:	702a      	strb	r2, [r5, #0]
 800aa2a:	6863      	ldr	r3, [r4, #4]
 800aa2c:	9e01      	ldr	r6, [sp, #4]
 800aa2e:	4639      	mov	r1, r7
 800aa30:	4650      	mov	r0, sl
 800aa32:	47b0      	blx	r6
 800aa34:	f8d8 3000 	ldr.w	r3, [r8]
 800aa38:	6821      	ldr	r1, [r4, #0]
 800aa3a:	1d1a      	adds	r2, r3, #4
 800aa3c:	f8c8 2000 	str.w	r2, [r8]
 800aa40:	f011 0f20 	tst.w	r1, #32
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	d00f      	beq.n	800aa68 <_scanf_i+0x1c8>
 800aa48:	6018      	str	r0, [r3, #0]
 800aa4a:	68e3      	ldr	r3, [r4, #12]
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	60e3      	str	r3, [r4, #12]
 800aa50:	1bed      	subs	r5, r5, r7
 800aa52:	44ab      	add	fp, r5
 800aa54:	6925      	ldr	r5, [r4, #16]
 800aa56:	445d      	add	r5, fp
 800aa58:	6125      	str	r5, [r4, #16]
 800aa5a:	2000      	movs	r0, #0
 800aa5c:	b007      	add	sp, #28
 800aa5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa62:	f04f 0b00 	mov.w	fp, #0
 800aa66:	e7ca      	b.n	800a9fe <_scanf_i+0x15e>
 800aa68:	07ca      	lsls	r2, r1, #31
 800aa6a:	bf4c      	ite	mi
 800aa6c:	8018      	strhmi	r0, [r3, #0]
 800aa6e:	6018      	strpl	r0, [r3, #0]
 800aa70:	e7eb      	b.n	800aa4a <_scanf_i+0x1aa>
 800aa72:	2001      	movs	r0, #1
 800aa74:	e7f2      	b.n	800aa5c <_scanf_i+0x1bc>
 800aa76:	bf00      	nop
 800aa78:	0800b7cc 	.word	0x0800b7cc
 800aa7c:	0800ac71 	.word	0x0800ac71
 800aa80:	080082e9 	.word	0x080082e9
 800aa84:	0800bc1e 	.word	0x0800bc1e

0800aa88 <_read_r>:
 800aa88:	b538      	push	{r3, r4, r5, lr}
 800aa8a:	4d07      	ldr	r5, [pc, #28]	; (800aaa8 <_read_r+0x20>)
 800aa8c:	4604      	mov	r4, r0
 800aa8e:	4608      	mov	r0, r1
 800aa90:	4611      	mov	r1, r2
 800aa92:	2200      	movs	r2, #0
 800aa94:	602a      	str	r2, [r5, #0]
 800aa96:	461a      	mov	r2, r3
 800aa98:	f7f7 f87a 	bl	8001b90 <_read>
 800aa9c:	1c43      	adds	r3, r0, #1
 800aa9e:	d102      	bne.n	800aaa6 <_read_r+0x1e>
 800aaa0:	682b      	ldr	r3, [r5, #0]
 800aaa2:	b103      	cbz	r3, 800aaa6 <_read_r+0x1e>
 800aaa4:	6023      	str	r3, [r4, #0]
 800aaa6:	bd38      	pop	{r3, r4, r5, pc}
 800aaa8:	20000424 	.word	0x20000424
 800aaac:	00000000 	.word	0x00000000

0800aab0 <nan>:
 800aab0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800aab8 <nan+0x8>
 800aab4:	4770      	bx	lr
 800aab6:	bf00      	nop
 800aab8:	00000000 	.word	0x00000000
 800aabc:	7ff80000 	.word	0x7ff80000

0800aac0 <_sbrk_r>:
 800aac0:	b538      	push	{r3, r4, r5, lr}
 800aac2:	4d06      	ldr	r5, [pc, #24]	; (800aadc <_sbrk_r+0x1c>)
 800aac4:	2300      	movs	r3, #0
 800aac6:	4604      	mov	r4, r0
 800aac8:	4608      	mov	r0, r1
 800aaca:	602b      	str	r3, [r5, #0]
 800aacc:	f7f7 f8ce 	bl	8001c6c <_sbrk>
 800aad0:	1c43      	adds	r3, r0, #1
 800aad2:	d102      	bne.n	800aada <_sbrk_r+0x1a>
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	b103      	cbz	r3, 800aada <_sbrk_r+0x1a>
 800aad8:	6023      	str	r3, [r4, #0]
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	20000424 	.word	0x20000424

0800aae0 <__sccl>:
 800aae0:	b570      	push	{r4, r5, r6, lr}
 800aae2:	780b      	ldrb	r3, [r1, #0]
 800aae4:	4604      	mov	r4, r0
 800aae6:	2b5e      	cmp	r3, #94	; 0x5e
 800aae8:	bf0b      	itete	eq
 800aaea:	784b      	ldrbeq	r3, [r1, #1]
 800aaec:	1c48      	addne	r0, r1, #1
 800aaee:	1c88      	addeq	r0, r1, #2
 800aaf0:	2200      	movne	r2, #0
 800aaf2:	bf08      	it	eq
 800aaf4:	2201      	moveq	r2, #1
 800aaf6:	1e61      	subs	r1, r4, #1
 800aaf8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800aafc:	f801 2f01 	strb.w	r2, [r1, #1]!
 800ab00:	42a9      	cmp	r1, r5
 800ab02:	d1fb      	bne.n	800aafc <__sccl+0x1c>
 800ab04:	b90b      	cbnz	r3, 800ab0a <__sccl+0x2a>
 800ab06:	3801      	subs	r0, #1
 800ab08:	bd70      	pop	{r4, r5, r6, pc}
 800ab0a:	f082 0101 	eor.w	r1, r2, #1
 800ab0e:	54e1      	strb	r1, [r4, r3]
 800ab10:	1c42      	adds	r2, r0, #1
 800ab12:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800ab16:	2d2d      	cmp	r5, #45	; 0x2d
 800ab18:	f102 36ff 	add.w	r6, r2, #4294967295
 800ab1c:	4610      	mov	r0, r2
 800ab1e:	d006      	beq.n	800ab2e <__sccl+0x4e>
 800ab20:	2d5d      	cmp	r5, #93	; 0x5d
 800ab22:	d0f1      	beq.n	800ab08 <__sccl+0x28>
 800ab24:	b90d      	cbnz	r5, 800ab2a <__sccl+0x4a>
 800ab26:	4630      	mov	r0, r6
 800ab28:	e7ee      	b.n	800ab08 <__sccl+0x28>
 800ab2a:	462b      	mov	r3, r5
 800ab2c:	e7ef      	b.n	800ab0e <__sccl+0x2e>
 800ab2e:	7816      	ldrb	r6, [r2, #0]
 800ab30:	2e5d      	cmp	r6, #93	; 0x5d
 800ab32:	d0fa      	beq.n	800ab2a <__sccl+0x4a>
 800ab34:	42b3      	cmp	r3, r6
 800ab36:	dcf8      	bgt.n	800ab2a <__sccl+0x4a>
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3001      	adds	r0, #1
 800ab3c:	4286      	cmp	r6, r0
 800ab3e:	5421      	strb	r1, [r4, r0]
 800ab40:	dcfb      	bgt.n	800ab3a <__sccl+0x5a>
 800ab42:	43d8      	mvns	r0, r3
 800ab44:	4430      	add	r0, r6
 800ab46:	1c5d      	adds	r5, r3, #1
 800ab48:	42b3      	cmp	r3, r6
 800ab4a:	bfa8      	it	ge
 800ab4c:	2000      	movge	r0, #0
 800ab4e:	182b      	adds	r3, r5, r0
 800ab50:	3202      	adds	r2, #2
 800ab52:	e7de      	b.n	800ab12 <__sccl+0x32>

0800ab54 <strncmp>:
 800ab54:	b510      	push	{r4, lr}
 800ab56:	b16a      	cbz	r2, 800ab74 <strncmp+0x20>
 800ab58:	3901      	subs	r1, #1
 800ab5a:	1884      	adds	r4, r0, r2
 800ab5c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ab60:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d103      	bne.n	800ab70 <strncmp+0x1c>
 800ab68:	42a0      	cmp	r0, r4
 800ab6a:	d001      	beq.n	800ab70 <strncmp+0x1c>
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d1f5      	bne.n	800ab5c <strncmp+0x8>
 800ab70:	1a98      	subs	r0, r3, r2
 800ab72:	bd10      	pop	{r4, pc}
 800ab74:	4610      	mov	r0, r2
 800ab76:	e7fc      	b.n	800ab72 <strncmp+0x1e>

0800ab78 <_strtoul_l.isra.0>:
 800ab78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab7c:	4e3b      	ldr	r6, [pc, #236]	; (800ac6c <_strtoul_l.isra.0+0xf4>)
 800ab7e:	4686      	mov	lr, r0
 800ab80:	468c      	mov	ip, r1
 800ab82:	4660      	mov	r0, ip
 800ab84:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800ab88:	5da5      	ldrb	r5, [r4, r6]
 800ab8a:	f015 0508 	ands.w	r5, r5, #8
 800ab8e:	d1f8      	bne.n	800ab82 <_strtoul_l.isra.0+0xa>
 800ab90:	2c2d      	cmp	r4, #45	; 0x2d
 800ab92:	d134      	bne.n	800abfe <_strtoul_l.isra.0+0x86>
 800ab94:	f89c 4000 	ldrb.w	r4, [ip]
 800ab98:	f04f 0801 	mov.w	r8, #1
 800ab9c:	f100 0c02 	add.w	ip, r0, #2
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d05e      	beq.n	800ac62 <_strtoul_l.isra.0+0xea>
 800aba4:	2b10      	cmp	r3, #16
 800aba6:	d10c      	bne.n	800abc2 <_strtoul_l.isra.0+0x4a>
 800aba8:	2c30      	cmp	r4, #48	; 0x30
 800abaa:	d10a      	bne.n	800abc2 <_strtoul_l.isra.0+0x4a>
 800abac:	f89c 0000 	ldrb.w	r0, [ip]
 800abb0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800abb4:	2858      	cmp	r0, #88	; 0x58
 800abb6:	d14f      	bne.n	800ac58 <_strtoul_l.isra.0+0xe0>
 800abb8:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800abbc:	2310      	movs	r3, #16
 800abbe:	f10c 0c02 	add.w	ip, ip, #2
 800abc2:	f04f 37ff 	mov.w	r7, #4294967295
 800abc6:	2500      	movs	r5, #0
 800abc8:	fbb7 f7f3 	udiv	r7, r7, r3
 800abcc:	fb03 f907 	mul.w	r9, r3, r7
 800abd0:	ea6f 0909 	mvn.w	r9, r9
 800abd4:	4628      	mov	r0, r5
 800abd6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800abda:	2e09      	cmp	r6, #9
 800abdc:	d818      	bhi.n	800ac10 <_strtoul_l.isra.0+0x98>
 800abde:	4634      	mov	r4, r6
 800abe0:	42a3      	cmp	r3, r4
 800abe2:	dd24      	ble.n	800ac2e <_strtoul_l.isra.0+0xb6>
 800abe4:	2d00      	cmp	r5, #0
 800abe6:	db1f      	blt.n	800ac28 <_strtoul_l.isra.0+0xb0>
 800abe8:	4287      	cmp	r7, r0
 800abea:	d31d      	bcc.n	800ac28 <_strtoul_l.isra.0+0xb0>
 800abec:	d101      	bne.n	800abf2 <_strtoul_l.isra.0+0x7a>
 800abee:	45a1      	cmp	r9, r4
 800abf0:	db1a      	blt.n	800ac28 <_strtoul_l.isra.0+0xb0>
 800abf2:	fb00 4003 	mla	r0, r0, r3, r4
 800abf6:	2501      	movs	r5, #1
 800abf8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800abfc:	e7eb      	b.n	800abd6 <_strtoul_l.isra.0+0x5e>
 800abfe:	2c2b      	cmp	r4, #43	; 0x2b
 800ac00:	bf08      	it	eq
 800ac02:	f89c 4000 	ldrbeq.w	r4, [ip]
 800ac06:	46a8      	mov	r8, r5
 800ac08:	bf08      	it	eq
 800ac0a:	f100 0c02 	addeq.w	ip, r0, #2
 800ac0e:	e7c7      	b.n	800aba0 <_strtoul_l.isra.0+0x28>
 800ac10:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800ac14:	2e19      	cmp	r6, #25
 800ac16:	d801      	bhi.n	800ac1c <_strtoul_l.isra.0+0xa4>
 800ac18:	3c37      	subs	r4, #55	; 0x37
 800ac1a:	e7e1      	b.n	800abe0 <_strtoul_l.isra.0+0x68>
 800ac1c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800ac20:	2e19      	cmp	r6, #25
 800ac22:	d804      	bhi.n	800ac2e <_strtoul_l.isra.0+0xb6>
 800ac24:	3c57      	subs	r4, #87	; 0x57
 800ac26:	e7db      	b.n	800abe0 <_strtoul_l.isra.0+0x68>
 800ac28:	f04f 35ff 	mov.w	r5, #4294967295
 800ac2c:	e7e4      	b.n	800abf8 <_strtoul_l.isra.0+0x80>
 800ac2e:	2d00      	cmp	r5, #0
 800ac30:	da07      	bge.n	800ac42 <_strtoul_l.isra.0+0xca>
 800ac32:	2322      	movs	r3, #34	; 0x22
 800ac34:	f8ce 3000 	str.w	r3, [lr]
 800ac38:	f04f 30ff 	mov.w	r0, #4294967295
 800ac3c:	b942      	cbnz	r2, 800ac50 <_strtoul_l.isra.0+0xd8>
 800ac3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac42:	f1b8 0f00 	cmp.w	r8, #0
 800ac46:	d000      	beq.n	800ac4a <_strtoul_l.isra.0+0xd2>
 800ac48:	4240      	negs	r0, r0
 800ac4a:	2a00      	cmp	r2, #0
 800ac4c:	d0f7      	beq.n	800ac3e <_strtoul_l.isra.0+0xc6>
 800ac4e:	b10d      	cbz	r5, 800ac54 <_strtoul_l.isra.0+0xdc>
 800ac50:	f10c 31ff 	add.w	r1, ip, #4294967295
 800ac54:	6011      	str	r1, [r2, #0]
 800ac56:	e7f2      	b.n	800ac3e <_strtoul_l.isra.0+0xc6>
 800ac58:	2430      	movs	r4, #48	; 0x30
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d1b1      	bne.n	800abc2 <_strtoul_l.isra.0+0x4a>
 800ac5e:	2308      	movs	r3, #8
 800ac60:	e7af      	b.n	800abc2 <_strtoul_l.isra.0+0x4a>
 800ac62:	2c30      	cmp	r4, #48	; 0x30
 800ac64:	d0a2      	beq.n	800abac <_strtoul_l.isra.0+0x34>
 800ac66:	230a      	movs	r3, #10
 800ac68:	e7ab      	b.n	800abc2 <_strtoul_l.isra.0+0x4a>
 800ac6a:	bf00      	nop
 800ac6c:	0800b881 	.word	0x0800b881

0800ac70 <_strtoul_r>:
 800ac70:	f7ff bf82 	b.w	800ab78 <_strtoul_l.isra.0>

0800ac74 <__submore>:
 800ac74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac78:	460c      	mov	r4, r1
 800ac7a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ac7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac80:	4299      	cmp	r1, r3
 800ac82:	d11d      	bne.n	800acc0 <__submore+0x4c>
 800ac84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ac88:	f7ff fa2a 	bl	800a0e0 <_malloc_r>
 800ac8c:	b918      	cbnz	r0, 800ac96 <__submore+0x22>
 800ac8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac9a:	63a3      	str	r3, [r4, #56]	; 0x38
 800ac9c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800aca0:	6360      	str	r0, [r4, #52]	; 0x34
 800aca2:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800aca6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800acaa:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800acae:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800acb2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800acb6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800acba:	6020      	str	r0, [r4, #0]
 800acbc:	2000      	movs	r0, #0
 800acbe:	e7e8      	b.n	800ac92 <__submore+0x1e>
 800acc0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800acc2:	0077      	lsls	r7, r6, #1
 800acc4:	463a      	mov	r2, r7
 800acc6:	f000 fa2d 	bl	800b124 <_realloc_r>
 800acca:	4605      	mov	r5, r0
 800accc:	2800      	cmp	r0, #0
 800acce:	d0de      	beq.n	800ac8e <__submore+0x1a>
 800acd0:	eb00 0806 	add.w	r8, r0, r6
 800acd4:	4601      	mov	r1, r0
 800acd6:	4632      	mov	r2, r6
 800acd8:	4640      	mov	r0, r8
 800acda:	f7fe fcd7 	bl	800968c <memcpy>
 800acde:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800ace2:	f8c4 8000 	str.w	r8, [r4]
 800ace6:	e7e9      	b.n	800acbc <__submore+0x48>

0800ace8 <__ascii_wctomb>:
 800ace8:	b149      	cbz	r1, 800acfe <__ascii_wctomb+0x16>
 800acea:	2aff      	cmp	r2, #255	; 0xff
 800acec:	bf85      	ittet	hi
 800acee:	238a      	movhi	r3, #138	; 0x8a
 800acf0:	6003      	strhi	r3, [r0, #0]
 800acf2:	700a      	strbls	r2, [r1, #0]
 800acf4:	f04f 30ff 	movhi.w	r0, #4294967295
 800acf8:	bf98      	it	ls
 800acfa:	2001      	movls	r0, #1
 800acfc:	4770      	bx	lr
 800acfe:	4608      	mov	r0, r1
 800ad00:	4770      	bx	lr
	...

0800ad04 <__assert_func>:
 800ad04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad06:	4614      	mov	r4, r2
 800ad08:	461a      	mov	r2, r3
 800ad0a:	4b09      	ldr	r3, [pc, #36]	; (800ad30 <__assert_func+0x2c>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	4605      	mov	r5, r0
 800ad10:	68d8      	ldr	r0, [r3, #12]
 800ad12:	b14c      	cbz	r4, 800ad28 <__assert_func+0x24>
 800ad14:	4b07      	ldr	r3, [pc, #28]	; (800ad34 <__assert_func+0x30>)
 800ad16:	9100      	str	r1, [sp, #0]
 800ad18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad1c:	4906      	ldr	r1, [pc, #24]	; (800ad38 <__assert_func+0x34>)
 800ad1e:	462b      	mov	r3, r5
 800ad20:	f000 f9a6 	bl	800b070 <fiprintf>
 800ad24:	f000 fc3e 	bl	800b5a4 <abort>
 800ad28:	4b04      	ldr	r3, [pc, #16]	; (800ad3c <__assert_func+0x38>)
 800ad2a:	461c      	mov	r4, r3
 800ad2c:	e7f3      	b.n	800ad16 <__assert_func+0x12>
 800ad2e:	bf00      	nop
 800ad30:	20000020 	.word	0x20000020
 800ad34:	0800bc20 	.word	0x0800bc20
 800ad38:	0800bc2d 	.word	0x0800bc2d
 800ad3c:	0800bc5b 	.word	0x0800bc5b

0800ad40 <__sflush_r>:
 800ad40:	898a      	ldrh	r2, [r1, #12]
 800ad42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad46:	4605      	mov	r5, r0
 800ad48:	0710      	lsls	r0, r2, #28
 800ad4a:	460c      	mov	r4, r1
 800ad4c:	d458      	bmi.n	800ae00 <__sflush_r+0xc0>
 800ad4e:	684b      	ldr	r3, [r1, #4]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	dc05      	bgt.n	800ad60 <__sflush_r+0x20>
 800ad54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	dc02      	bgt.n	800ad60 <__sflush_r+0x20>
 800ad5a:	2000      	movs	r0, #0
 800ad5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad62:	2e00      	cmp	r6, #0
 800ad64:	d0f9      	beq.n	800ad5a <__sflush_r+0x1a>
 800ad66:	2300      	movs	r3, #0
 800ad68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ad6c:	682f      	ldr	r7, [r5, #0]
 800ad6e:	602b      	str	r3, [r5, #0]
 800ad70:	d032      	beq.n	800add8 <__sflush_r+0x98>
 800ad72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ad74:	89a3      	ldrh	r3, [r4, #12]
 800ad76:	075a      	lsls	r2, r3, #29
 800ad78:	d505      	bpl.n	800ad86 <__sflush_r+0x46>
 800ad7a:	6863      	ldr	r3, [r4, #4]
 800ad7c:	1ac0      	subs	r0, r0, r3
 800ad7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad80:	b10b      	cbz	r3, 800ad86 <__sflush_r+0x46>
 800ad82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ad84:	1ac0      	subs	r0, r0, r3
 800ad86:	2300      	movs	r3, #0
 800ad88:	4602      	mov	r2, r0
 800ad8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ad8c:	6a21      	ldr	r1, [r4, #32]
 800ad8e:	4628      	mov	r0, r5
 800ad90:	47b0      	blx	r6
 800ad92:	1c43      	adds	r3, r0, #1
 800ad94:	89a3      	ldrh	r3, [r4, #12]
 800ad96:	d106      	bne.n	800ada6 <__sflush_r+0x66>
 800ad98:	6829      	ldr	r1, [r5, #0]
 800ad9a:	291d      	cmp	r1, #29
 800ad9c:	d82c      	bhi.n	800adf8 <__sflush_r+0xb8>
 800ad9e:	4a2a      	ldr	r2, [pc, #168]	; (800ae48 <__sflush_r+0x108>)
 800ada0:	40ca      	lsrs	r2, r1
 800ada2:	07d6      	lsls	r6, r2, #31
 800ada4:	d528      	bpl.n	800adf8 <__sflush_r+0xb8>
 800ada6:	2200      	movs	r2, #0
 800ada8:	6062      	str	r2, [r4, #4]
 800adaa:	04d9      	lsls	r1, r3, #19
 800adac:	6922      	ldr	r2, [r4, #16]
 800adae:	6022      	str	r2, [r4, #0]
 800adb0:	d504      	bpl.n	800adbc <__sflush_r+0x7c>
 800adb2:	1c42      	adds	r2, r0, #1
 800adb4:	d101      	bne.n	800adba <__sflush_r+0x7a>
 800adb6:	682b      	ldr	r3, [r5, #0]
 800adb8:	b903      	cbnz	r3, 800adbc <__sflush_r+0x7c>
 800adba:	6560      	str	r0, [r4, #84]	; 0x54
 800adbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800adbe:	602f      	str	r7, [r5, #0]
 800adc0:	2900      	cmp	r1, #0
 800adc2:	d0ca      	beq.n	800ad5a <__sflush_r+0x1a>
 800adc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800adc8:	4299      	cmp	r1, r3
 800adca:	d002      	beq.n	800add2 <__sflush_r+0x92>
 800adcc:	4628      	mov	r0, r5
 800adce:	f7ff f937 	bl	800a040 <_free_r>
 800add2:	2000      	movs	r0, #0
 800add4:	6360      	str	r0, [r4, #52]	; 0x34
 800add6:	e7c1      	b.n	800ad5c <__sflush_r+0x1c>
 800add8:	6a21      	ldr	r1, [r4, #32]
 800adda:	2301      	movs	r3, #1
 800addc:	4628      	mov	r0, r5
 800adde:	47b0      	blx	r6
 800ade0:	1c41      	adds	r1, r0, #1
 800ade2:	d1c7      	bne.n	800ad74 <__sflush_r+0x34>
 800ade4:	682b      	ldr	r3, [r5, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d0c4      	beq.n	800ad74 <__sflush_r+0x34>
 800adea:	2b1d      	cmp	r3, #29
 800adec:	d001      	beq.n	800adf2 <__sflush_r+0xb2>
 800adee:	2b16      	cmp	r3, #22
 800adf0:	d101      	bne.n	800adf6 <__sflush_r+0xb6>
 800adf2:	602f      	str	r7, [r5, #0]
 800adf4:	e7b1      	b.n	800ad5a <__sflush_r+0x1a>
 800adf6:	89a3      	ldrh	r3, [r4, #12]
 800adf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800adfc:	81a3      	strh	r3, [r4, #12]
 800adfe:	e7ad      	b.n	800ad5c <__sflush_r+0x1c>
 800ae00:	690f      	ldr	r7, [r1, #16]
 800ae02:	2f00      	cmp	r7, #0
 800ae04:	d0a9      	beq.n	800ad5a <__sflush_r+0x1a>
 800ae06:	0793      	lsls	r3, r2, #30
 800ae08:	680e      	ldr	r6, [r1, #0]
 800ae0a:	bf08      	it	eq
 800ae0c:	694b      	ldreq	r3, [r1, #20]
 800ae0e:	600f      	str	r7, [r1, #0]
 800ae10:	bf18      	it	ne
 800ae12:	2300      	movne	r3, #0
 800ae14:	eba6 0807 	sub.w	r8, r6, r7
 800ae18:	608b      	str	r3, [r1, #8]
 800ae1a:	f1b8 0f00 	cmp.w	r8, #0
 800ae1e:	dd9c      	ble.n	800ad5a <__sflush_r+0x1a>
 800ae20:	6a21      	ldr	r1, [r4, #32]
 800ae22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ae24:	4643      	mov	r3, r8
 800ae26:	463a      	mov	r2, r7
 800ae28:	4628      	mov	r0, r5
 800ae2a:	47b0      	blx	r6
 800ae2c:	2800      	cmp	r0, #0
 800ae2e:	dc06      	bgt.n	800ae3e <__sflush_r+0xfe>
 800ae30:	89a3      	ldrh	r3, [r4, #12]
 800ae32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae36:	81a3      	strh	r3, [r4, #12]
 800ae38:	f04f 30ff 	mov.w	r0, #4294967295
 800ae3c:	e78e      	b.n	800ad5c <__sflush_r+0x1c>
 800ae3e:	4407      	add	r7, r0
 800ae40:	eba8 0800 	sub.w	r8, r8, r0
 800ae44:	e7e9      	b.n	800ae1a <__sflush_r+0xda>
 800ae46:	bf00      	nop
 800ae48:	20400001 	.word	0x20400001

0800ae4c <_fflush_r>:
 800ae4c:	b538      	push	{r3, r4, r5, lr}
 800ae4e:	690b      	ldr	r3, [r1, #16]
 800ae50:	4605      	mov	r5, r0
 800ae52:	460c      	mov	r4, r1
 800ae54:	b913      	cbnz	r3, 800ae5c <_fflush_r+0x10>
 800ae56:	2500      	movs	r5, #0
 800ae58:	4628      	mov	r0, r5
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	b118      	cbz	r0, 800ae66 <_fflush_r+0x1a>
 800ae5e:	6983      	ldr	r3, [r0, #24]
 800ae60:	b90b      	cbnz	r3, 800ae66 <_fflush_r+0x1a>
 800ae62:	f000 f887 	bl	800af74 <__sinit>
 800ae66:	4b14      	ldr	r3, [pc, #80]	; (800aeb8 <_fflush_r+0x6c>)
 800ae68:	429c      	cmp	r4, r3
 800ae6a:	d11b      	bne.n	800aea4 <_fflush_r+0x58>
 800ae6c:	686c      	ldr	r4, [r5, #4]
 800ae6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d0ef      	beq.n	800ae56 <_fflush_r+0xa>
 800ae76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ae78:	07d0      	lsls	r0, r2, #31
 800ae7a:	d404      	bmi.n	800ae86 <_fflush_r+0x3a>
 800ae7c:	0599      	lsls	r1, r3, #22
 800ae7e:	d402      	bmi.n	800ae86 <_fflush_r+0x3a>
 800ae80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae82:	f000 f927 	bl	800b0d4 <__retarget_lock_acquire_recursive>
 800ae86:	4628      	mov	r0, r5
 800ae88:	4621      	mov	r1, r4
 800ae8a:	f7ff ff59 	bl	800ad40 <__sflush_r>
 800ae8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ae90:	07da      	lsls	r2, r3, #31
 800ae92:	4605      	mov	r5, r0
 800ae94:	d4e0      	bmi.n	800ae58 <_fflush_r+0xc>
 800ae96:	89a3      	ldrh	r3, [r4, #12]
 800ae98:	059b      	lsls	r3, r3, #22
 800ae9a:	d4dd      	bmi.n	800ae58 <_fflush_r+0xc>
 800ae9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ae9e:	f000 f91a 	bl	800b0d6 <__retarget_lock_release_recursive>
 800aea2:	e7d9      	b.n	800ae58 <_fflush_r+0xc>
 800aea4:	4b05      	ldr	r3, [pc, #20]	; (800aebc <_fflush_r+0x70>)
 800aea6:	429c      	cmp	r4, r3
 800aea8:	d101      	bne.n	800aeae <_fflush_r+0x62>
 800aeaa:	68ac      	ldr	r4, [r5, #8]
 800aeac:	e7df      	b.n	800ae6e <_fflush_r+0x22>
 800aeae:	4b04      	ldr	r3, [pc, #16]	; (800aec0 <_fflush_r+0x74>)
 800aeb0:	429c      	cmp	r4, r3
 800aeb2:	bf08      	it	eq
 800aeb4:	68ec      	ldreq	r4, [r5, #12]
 800aeb6:	e7da      	b.n	800ae6e <_fflush_r+0x22>
 800aeb8:	0800bc7c 	.word	0x0800bc7c
 800aebc:	0800bc9c 	.word	0x0800bc9c
 800aec0:	0800bc5c 	.word	0x0800bc5c

0800aec4 <std>:
 800aec4:	2300      	movs	r3, #0
 800aec6:	b510      	push	{r4, lr}
 800aec8:	4604      	mov	r4, r0
 800aeca:	e9c0 3300 	strd	r3, r3, [r0]
 800aece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aed2:	6083      	str	r3, [r0, #8]
 800aed4:	8181      	strh	r1, [r0, #12]
 800aed6:	6643      	str	r3, [r0, #100]	; 0x64
 800aed8:	81c2      	strh	r2, [r0, #14]
 800aeda:	6183      	str	r3, [r0, #24]
 800aedc:	4619      	mov	r1, r3
 800aede:	2208      	movs	r2, #8
 800aee0:	305c      	adds	r0, #92	; 0x5c
 800aee2:	f7fb fc6b 	bl	80067bc <memset>
 800aee6:	4b05      	ldr	r3, [pc, #20]	; (800aefc <std+0x38>)
 800aee8:	6263      	str	r3, [r4, #36]	; 0x24
 800aeea:	4b05      	ldr	r3, [pc, #20]	; (800af00 <std+0x3c>)
 800aeec:	62a3      	str	r3, [r4, #40]	; 0x28
 800aeee:	4b05      	ldr	r3, [pc, #20]	; (800af04 <std+0x40>)
 800aef0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aef2:	4b05      	ldr	r3, [pc, #20]	; (800af08 <std+0x44>)
 800aef4:	6224      	str	r4, [r4, #32]
 800aef6:	6323      	str	r3, [r4, #48]	; 0x30
 800aef8:	bd10      	pop	{r4, pc}
 800aefa:	bf00      	nop
 800aefc:	08007569 	.word	0x08007569
 800af00:	0800758f 	.word	0x0800758f
 800af04:	080075c7 	.word	0x080075c7
 800af08:	080075eb 	.word	0x080075eb

0800af0c <_cleanup_r>:
 800af0c:	4901      	ldr	r1, [pc, #4]	; (800af14 <_cleanup_r+0x8>)
 800af0e:	f000 b8c1 	b.w	800b094 <_fwalk_reent>
 800af12:	bf00      	nop
 800af14:	0800ae4d 	.word	0x0800ae4d

0800af18 <__sfmoreglue>:
 800af18:	b570      	push	{r4, r5, r6, lr}
 800af1a:	1e4a      	subs	r2, r1, #1
 800af1c:	2568      	movs	r5, #104	; 0x68
 800af1e:	4355      	muls	r5, r2
 800af20:	460e      	mov	r6, r1
 800af22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800af26:	f7ff f8db 	bl	800a0e0 <_malloc_r>
 800af2a:	4604      	mov	r4, r0
 800af2c:	b140      	cbz	r0, 800af40 <__sfmoreglue+0x28>
 800af2e:	2100      	movs	r1, #0
 800af30:	e9c0 1600 	strd	r1, r6, [r0]
 800af34:	300c      	adds	r0, #12
 800af36:	60a0      	str	r0, [r4, #8]
 800af38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800af3c:	f7fb fc3e 	bl	80067bc <memset>
 800af40:	4620      	mov	r0, r4
 800af42:	bd70      	pop	{r4, r5, r6, pc}

0800af44 <__sfp_lock_acquire>:
 800af44:	4801      	ldr	r0, [pc, #4]	; (800af4c <__sfp_lock_acquire+0x8>)
 800af46:	f000 b8c5 	b.w	800b0d4 <__retarget_lock_acquire_recursive>
 800af4a:	bf00      	nop
 800af4c:	20000430 	.word	0x20000430

0800af50 <__sfp_lock_release>:
 800af50:	4801      	ldr	r0, [pc, #4]	; (800af58 <__sfp_lock_release+0x8>)
 800af52:	f000 b8c0 	b.w	800b0d6 <__retarget_lock_release_recursive>
 800af56:	bf00      	nop
 800af58:	20000430 	.word	0x20000430

0800af5c <__sinit_lock_acquire>:
 800af5c:	4801      	ldr	r0, [pc, #4]	; (800af64 <__sinit_lock_acquire+0x8>)
 800af5e:	f000 b8b9 	b.w	800b0d4 <__retarget_lock_acquire_recursive>
 800af62:	bf00      	nop
 800af64:	2000042b 	.word	0x2000042b

0800af68 <__sinit_lock_release>:
 800af68:	4801      	ldr	r0, [pc, #4]	; (800af70 <__sinit_lock_release+0x8>)
 800af6a:	f000 b8b4 	b.w	800b0d6 <__retarget_lock_release_recursive>
 800af6e:	bf00      	nop
 800af70:	2000042b 	.word	0x2000042b

0800af74 <__sinit>:
 800af74:	b510      	push	{r4, lr}
 800af76:	4604      	mov	r4, r0
 800af78:	f7ff fff0 	bl	800af5c <__sinit_lock_acquire>
 800af7c:	69a3      	ldr	r3, [r4, #24]
 800af7e:	b11b      	cbz	r3, 800af88 <__sinit+0x14>
 800af80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af84:	f7ff bff0 	b.w	800af68 <__sinit_lock_release>
 800af88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800af8c:	6523      	str	r3, [r4, #80]	; 0x50
 800af8e:	4b13      	ldr	r3, [pc, #76]	; (800afdc <__sinit+0x68>)
 800af90:	4a13      	ldr	r2, [pc, #76]	; (800afe0 <__sinit+0x6c>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	62a2      	str	r2, [r4, #40]	; 0x28
 800af96:	42a3      	cmp	r3, r4
 800af98:	bf04      	itt	eq
 800af9a:	2301      	moveq	r3, #1
 800af9c:	61a3      	streq	r3, [r4, #24]
 800af9e:	4620      	mov	r0, r4
 800afa0:	f000 f820 	bl	800afe4 <__sfp>
 800afa4:	6060      	str	r0, [r4, #4]
 800afa6:	4620      	mov	r0, r4
 800afa8:	f000 f81c 	bl	800afe4 <__sfp>
 800afac:	60a0      	str	r0, [r4, #8]
 800afae:	4620      	mov	r0, r4
 800afb0:	f000 f818 	bl	800afe4 <__sfp>
 800afb4:	2200      	movs	r2, #0
 800afb6:	60e0      	str	r0, [r4, #12]
 800afb8:	2104      	movs	r1, #4
 800afba:	6860      	ldr	r0, [r4, #4]
 800afbc:	f7ff ff82 	bl	800aec4 <std>
 800afc0:	68a0      	ldr	r0, [r4, #8]
 800afc2:	2201      	movs	r2, #1
 800afc4:	2109      	movs	r1, #9
 800afc6:	f7ff ff7d 	bl	800aec4 <std>
 800afca:	68e0      	ldr	r0, [r4, #12]
 800afcc:	2202      	movs	r2, #2
 800afce:	2112      	movs	r1, #18
 800afd0:	f7ff ff78 	bl	800aec4 <std>
 800afd4:	2301      	movs	r3, #1
 800afd6:	61a3      	str	r3, [r4, #24]
 800afd8:	e7d2      	b.n	800af80 <__sinit+0xc>
 800afda:	bf00      	nop
 800afdc:	0800b7f0 	.word	0x0800b7f0
 800afe0:	0800af0d 	.word	0x0800af0d

0800afe4 <__sfp>:
 800afe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afe6:	4607      	mov	r7, r0
 800afe8:	f7ff ffac 	bl	800af44 <__sfp_lock_acquire>
 800afec:	4b1e      	ldr	r3, [pc, #120]	; (800b068 <__sfp+0x84>)
 800afee:	681e      	ldr	r6, [r3, #0]
 800aff0:	69b3      	ldr	r3, [r6, #24]
 800aff2:	b913      	cbnz	r3, 800affa <__sfp+0x16>
 800aff4:	4630      	mov	r0, r6
 800aff6:	f7ff ffbd 	bl	800af74 <__sinit>
 800affa:	3648      	adds	r6, #72	; 0x48
 800affc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b000:	3b01      	subs	r3, #1
 800b002:	d503      	bpl.n	800b00c <__sfp+0x28>
 800b004:	6833      	ldr	r3, [r6, #0]
 800b006:	b30b      	cbz	r3, 800b04c <__sfp+0x68>
 800b008:	6836      	ldr	r6, [r6, #0]
 800b00a:	e7f7      	b.n	800affc <__sfp+0x18>
 800b00c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b010:	b9d5      	cbnz	r5, 800b048 <__sfp+0x64>
 800b012:	4b16      	ldr	r3, [pc, #88]	; (800b06c <__sfp+0x88>)
 800b014:	60e3      	str	r3, [r4, #12]
 800b016:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b01a:	6665      	str	r5, [r4, #100]	; 0x64
 800b01c:	f000 f859 	bl	800b0d2 <__retarget_lock_init_recursive>
 800b020:	f7ff ff96 	bl	800af50 <__sfp_lock_release>
 800b024:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b028:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b02c:	6025      	str	r5, [r4, #0]
 800b02e:	61a5      	str	r5, [r4, #24]
 800b030:	2208      	movs	r2, #8
 800b032:	4629      	mov	r1, r5
 800b034:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b038:	f7fb fbc0 	bl	80067bc <memset>
 800b03c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b040:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b044:	4620      	mov	r0, r4
 800b046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b048:	3468      	adds	r4, #104	; 0x68
 800b04a:	e7d9      	b.n	800b000 <__sfp+0x1c>
 800b04c:	2104      	movs	r1, #4
 800b04e:	4638      	mov	r0, r7
 800b050:	f7ff ff62 	bl	800af18 <__sfmoreglue>
 800b054:	4604      	mov	r4, r0
 800b056:	6030      	str	r0, [r6, #0]
 800b058:	2800      	cmp	r0, #0
 800b05a:	d1d5      	bne.n	800b008 <__sfp+0x24>
 800b05c:	f7ff ff78 	bl	800af50 <__sfp_lock_release>
 800b060:	230c      	movs	r3, #12
 800b062:	603b      	str	r3, [r7, #0]
 800b064:	e7ee      	b.n	800b044 <__sfp+0x60>
 800b066:	bf00      	nop
 800b068:	0800b7f0 	.word	0x0800b7f0
 800b06c:	ffff0001 	.word	0xffff0001

0800b070 <fiprintf>:
 800b070:	b40e      	push	{r1, r2, r3}
 800b072:	b503      	push	{r0, r1, lr}
 800b074:	4601      	mov	r1, r0
 800b076:	ab03      	add	r3, sp, #12
 800b078:	4805      	ldr	r0, [pc, #20]	; (800b090 <fiprintf+0x20>)
 800b07a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b07e:	6800      	ldr	r0, [r0, #0]
 800b080:	9301      	str	r3, [sp, #4]
 800b082:	f000 f89f 	bl	800b1c4 <_vfiprintf_r>
 800b086:	b002      	add	sp, #8
 800b088:	f85d eb04 	ldr.w	lr, [sp], #4
 800b08c:	b003      	add	sp, #12
 800b08e:	4770      	bx	lr
 800b090:	20000020 	.word	0x20000020

0800b094 <_fwalk_reent>:
 800b094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b098:	4606      	mov	r6, r0
 800b09a:	4688      	mov	r8, r1
 800b09c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b0a0:	2700      	movs	r7, #0
 800b0a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b0a6:	f1b9 0901 	subs.w	r9, r9, #1
 800b0aa:	d505      	bpl.n	800b0b8 <_fwalk_reent+0x24>
 800b0ac:	6824      	ldr	r4, [r4, #0]
 800b0ae:	2c00      	cmp	r4, #0
 800b0b0:	d1f7      	bne.n	800b0a2 <_fwalk_reent+0xe>
 800b0b2:	4638      	mov	r0, r7
 800b0b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0b8:	89ab      	ldrh	r3, [r5, #12]
 800b0ba:	2b01      	cmp	r3, #1
 800b0bc:	d907      	bls.n	800b0ce <_fwalk_reent+0x3a>
 800b0be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b0c2:	3301      	adds	r3, #1
 800b0c4:	d003      	beq.n	800b0ce <_fwalk_reent+0x3a>
 800b0c6:	4629      	mov	r1, r5
 800b0c8:	4630      	mov	r0, r6
 800b0ca:	47c0      	blx	r8
 800b0cc:	4307      	orrs	r7, r0
 800b0ce:	3568      	adds	r5, #104	; 0x68
 800b0d0:	e7e9      	b.n	800b0a6 <_fwalk_reent+0x12>

0800b0d2 <__retarget_lock_init_recursive>:
 800b0d2:	4770      	bx	lr

0800b0d4 <__retarget_lock_acquire_recursive>:
 800b0d4:	4770      	bx	lr

0800b0d6 <__retarget_lock_release_recursive>:
 800b0d6:	4770      	bx	lr

0800b0d8 <memmove>:
 800b0d8:	4288      	cmp	r0, r1
 800b0da:	b510      	push	{r4, lr}
 800b0dc:	eb01 0402 	add.w	r4, r1, r2
 800b0e0:	d902      	bls.n	800b0e8 <memmove+0x10>
 800b0e2:	4284      	cmp	r4, r0
 800b0e4:	4623      	mov	r3, r4
 800b0e6:	d807      	bhi.n	800b0f8 <memmove+0x20>
 800b0e8:	1e43      	subs	r3, r0, #1
 800b0ea:	42a1      	cmp	r1, r4
 800b0ec:	d008      	beq.n	800b100 <memmove+0x28>
 800b0ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0f6:	e7f8      	b.n	800b0ea <memmove+0x12>
 800b0f8:	4402      	add	r2, r0
 800b0fa:	4601      	mov	r1, r0
 800b0fc:	428a      	cmp	r2, r1
 800b0fe:	d100      	bne.n	800b102 <memmove+0x2a>
 800b100:	bd10      	pop	{r4, pc}
 800b102:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b106:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b10a:	e7f7      	b.n	800b0fc <memmove+0x24>

0800b10c <__malloc_lock>:
 800b10c:	4801      	ldr	r0, [pc, #4]	; (800b114 <__malloc_lock+0x8>)
 800b10e:	f7ff bfe1 	b.w	800b0d4 <__retarget_lock_acquire_recursive>
 800b112:	bf00      	nop
 800b114:	2000042c 	.word	0x2000042c

0800b118 <__malloc_unlock>:
 800b118:	4801      	ldr	r0, [pc, #4]	; (800b120 <__malloc_unlock+0x8>)
 800b11a:	f7ff bfdc 	b.w	800b0d6 <__retarget_lock_release_recursive>
 800b11e:	bf00      	nop
 800b120:	2000042c 	.word	0x2000042c

0800b124 <_realloc_r>:
 800b124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b126:	4607      	mov	r7, r0
 800b128:	4614      	mov	r4, r2
 800b12a:	460e      	mov	r6, r1
 800b12c:	b921      	cbnz	r1, 800b138 <_realloc_r+0x14>
 800b12e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b132:	4611      	mov	r1, r2
 800b134:	f7fe bfd4 	b.w	800a0e0 <_malloc_r>
 800b138:	b922      	cbnz	r2, 800b144 <_realloc_r+0x20>
 800b13a:	f7fe ff81 	bl	800a040 <_free_r>
 800b13e:	4625      	mov	r5, r4
 800b140:	4628      	mov	r0, r5
 800b142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b144:	f000 fa9a 	bl	800b67c <_malloc_usable_size_r>
 800b148:	42a0      	cmp	r0, r4
 800b14a:	d20f      	bcs.n	800b16c <_realloc_r+0x48>
 800b14c:	4621      	mov	r1, r4
 800b14e:	4638      	mov	r0, r7
 800b150:	f7fe ffc6 	bl	800a0e0 <_malloc_r>
 800b154:	4605      	mov	r5, r0
 800b156:	2800      	cmp	r0, #0
 800b158:	d0f2      	beq.n	800b140 <_realloc_r+0x1c>
 800b15a:	4631      	mov	r1, r6
 800b15c:	4622      	mov	r2, r4
 800b15e:	f7fe fa95 	bl	800968c <memcpy>
 800b162:	4631      	mov	r1, r6
 800b164:	4638      	mov	r0, r7
 800b166:	f7fe ff6b 	bl	800a040 <_free_r>
 800b16a:	e7e9      	b.n	800b140 <_realloc_r+0x1c>
 800b16c:	4635      	mov	r5, r6
 800b16e:	e7e7      	b.n	800b140 <_realloc_r+0x1c>

0800b170 <__sfputc_r>:
 800b170:	6893      	ldr	r3, [r2, #8]
 800b172:	3b01      	subs	r3, #1
 800b174:	2b00      	cmp	r3, #0
 800b176:	b410      	push	{r4}
 800b178:	6093      	str	r3, [r2, #8]
 800b17a:	da08      	bge.n	800b18e <__sfputc_r+0x1e>
 800b17c:	6994      	ldr	r4, [r2, #24]
 800b17e:	42a3      	cmp	r3, r4
 800b180:	db01      	blt.n	800b186 <__sfputc_r+0x16>
 800b182:	290a      	cmp	r1, #10
 800b184:	d103      	bne.n	800b18e <__sfputc_r+0x1e>
 800b186:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b18a:	f000 b94b 	b.w	800b424 <__swbuf_r>
 800b18e:	6813      	ldr	r3, [r2, #0]
 800b190:	1c58      	adds	r0, r3, #1
 800b192:	6010      	str	r0, [r2, #0]
 800b194:	7019      	strb	r1, [r3, #0]
 800b196:	4608      	mov	r0, r1
 800b198:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b19c:	4770      	bx	lr

0800b19e <__sfputs_r>:
 800b19e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a0:	4606      	mov	r6, r0
 800b1a2:	460f      	mov	r7, r1
 800b1a4:	4614      	mov	r4, r2
 800b1a6:	18d5      	adds	r5, r2, r3
 800b1a8:	42ac      	cmp	r4, r5
 800b1aa:	d101      	bne.n	800b1b0 <__sfputs_r+0x12>
 800b1ac:	2000      	movs	r0, #0
 800b1ae:	e007      	b.n	800b1c0 <__sfputs_r+0x22>
 800b1b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1b4:	463a      	mov	r2, r7
 800b1b6:	4630      	mov	r0, r6
 800b1b8:	f7ff ffda 	bl	800b170 <__sfputc_r>
 800b1bc:	1c43      	adds	r3, r0, #1
 800b1be:	d1f3      	bne.n	800b1a8 <__sfputs_r+0xa>
 800b1c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b1c4 <_vfiprintf_r>:
 800b1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c8:	460d      	mov	r5, r1
 800b1ca:	b09d      	sub	sp, #116	; 0x74
 800b1cc:	4614      	mov	r4, r2
 800b1ce:	4698      	mov	r8, r3
 800b1d0:	4606      	mov	r6, r0
 800b1d2:	b118      	cbz	r0, 800b1dc <_vfiprintf_r+0x18>
 800b1d4:	6983      	ldr	r3, [r0, #24]
 800b1d6:	b90b      	cbnz	r3, 800b1dc <_vfiprintf_r+0x18>
 800b1d8:	f7ff fecc 	bl	800af74 <__sinit>
 800b1dc:	4b89      	ldr	r3, [pc, #548]	; (800b404 <_vfiprintf_r+0x240>)
 800b1de:	429d      	cmp	r5, r3
 800b1e0:	d11b      	bne.n	800b21a <_vfiprintf_r+0x56>
 800b1e2:	6875      	ldr	r5, [r6, #4]
 800b1e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b1e6:	07d9      	lsls	r1, r3, #31
 800b1e8:	d405      	bmi.n	800b1f6 <_vfiprintf_r+0x32>
 800b1ea:	89ab      	ldrh	r3, [r5, #12]
 800b1ec:	059a      	lsls	r2, r3, #22
 800b1ee:	d402      	bmi.n	800b1f6 <_vfiprintf_r+0x32>
 800b1f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1f2:	f7ff ff6f 	bl	800b0d4 <__retarget_lock_acquire_recursive>
 800b1f6:	89ab      	ldrh	r3, [r5, #12]
 800b1f8:	071b      	lsls	r3, r3, #28
 800b1fa:	d501      	bpl.n	800b200 <_vfiprintf_r+0x3c>
 800b1fc:	692b      	ldr	r3, [r5, #16]
 800b1fe:	b9eb      	cbnz	r3, 800b23c <_vfiprintf_r+0x78>
 800b200:	4629      	mov	r1, r5
 800b202:	4630      	mov	r0, r6
 800b204:	f000 f960 	bl	800b4c8 <__swsetup_r>
 800b208:	b1c0      	cbz	r0, 800b23c <_vfiprintf_r+0x78>
 800b20a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b20c:	07dc      	lsls	r4, r3, #31
 800b20e:	d50e      	bpl.n	800b22e <_vfiprintf_r+0x6a>
 800b210:	f04f 30ff 	mov.w	r0, #4294967295
 800b214:	b01d      	add	sp, #116	; 0x74
 800b216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b21a:	4b7b      	ldr	r3, [pc, #492]	; (800b408 <_vfiprintf_r+0x244>)
 800b21c:	429d      	cmp	r5, r3
 800b21e:	d101      	bne.n	800b224 <_vfiprintf_r+0x60>
 800b220:	68b5      	ldr	r5, [r6, #8]
 800b222:	e7df      	b.n	800b1e4 <_vfiprintf_r+0x20>
 800b224:	4b79      	ldr	r3, [pc, #484]	; (800b40c <_vfiprintf_r+0x248>)
 800b226:	429d      	cmp	r5, r3
 800b228:	bf08      	it	eq
 800b22a:	68f5      	ldreq	r5, [r6, #12]
 800b22c:	e7da      	b.n	800b1e4 <_vfiprintf_r+0x20>
 800b22e:	89ab      	ldrh	r3, [r5, #12]
 800b230:	0598      	lsls	r0, r3, #22
 800b232:	d4ed      	bmi.n	800b210 <_vfiprintf_r+0x4c>
 800b234:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b236:	f7ff ff4e 	bl	800b0d6 <__retarget_lock_release_recursive>
 800b23a:	e7e9      	b.n	800b210 <_vfiprintf_r+0x4c>
 800b23c:	2300      	movs	r3, #0
 800b23e:	9309      	str	r3, [sp, #36]	; 0x24
 800b240:	2320      	movs	r3, #32
 800b242:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b246:	f8cd 800c 	str.w	r8, [sp, #12]
 800b24a:	2330      	movs	r3, #48	; 0x30
 800b24c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b410 <_vfiprintf_r+0x24c>
 800b250:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b254:	f04f 0901 	mov.w	r9, #1
 800b258:	4623      	mov	r3, r4
 800b25a:	469a      	mov	sl, r3
 800b25c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b260:	b10a      	cbz	r2, 800b266 <_vfiprintf_r+0xa2>
 800b262:	2a25      	cmp	r2, #37	; 0x25
 800b264:	d1f9      	bne.n	800b25a <_vfiprintf_r+0x96>
 800b266:	ebba 0b04 	subs.w	fp, sl, r4
 800b26a:	d00b      	beq.n	800b284 <_vfiprintf_r+0xc0>
 800b26c:	465b      	mov	r3, fp
 800b26e:	4622      	mov	r2, r4
 800b270:	4629      	mov	r1, r5
 800b272:	4630      	mov	r0, r6
 800b274:	f7ff ff93 	bl	800b19e <__sfputs_r>
 800b278:	3001      	adds	r0, #1
 800b27a:	f000 80aa 	beq.w	800b3d2 <_vfiprintf_r+0x20e>
 800b27e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b280:	445a      	add	r2, fp
 800b282:	9209      	str	r2, [sp, #36]	; 0x24
 800b284:	f89a 3000 	ldrb.w	r3, [sl]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f000 80a2 	beq.w	800b3d2 <_vfiprintf_r+0x20e>
 800b28e:	2300      	movs	r3, #0
 800b290:	f04f 32ff 	mov.w	r2, #4294967295
 800b294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b298:	f10a 0a01 	add.w	sl, sl, #1
 800b29c:	9304      	str	r3, [sp, #16]
 800b29e:	9307      	str	r3, [sp, #28]
 800b2a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b2a4:	931a      	str	r3, [sp, #104]	; 0x68
 800b2a6:	4654      	mov	r4, sl
 800b2a8:	2205      	movs	r2, #5
 800b2aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ae:	4858      	ldr	r0, [pc, #352]	; (800b410 <_vfiprintf_r+0x24c>)
 800b2b0:	f7f4 ffce 	bl	8000250 <memchr>
 800b2b4:	9a04      	ldr	r2, [sp, #16]
 800b2b6:	b9d8      	cbnz	r0, 800b2f0 <_vfiprintf_r+0x12c>
 800b2b8:	06d1      	lsls	r1, r2, #27
 800b2ba:	bf44      	itt	mi
 800b2bc:	2320      	movmi	r3, #32
 800b2be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2c2:	0713      	lsls	r3, r2, #28
 800b2c4:	bf44      	itt	mi
 800b2c6:	232b      	movmi	r3, #43	; 0x2b
 800b2c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b2d0:	2b2a      	cmp	r3, #42	; 0x2a
 800b2d2:	d015      	beq.n	800b300 <_vfiprintf_r+0x13c>
 800b2d4:	9a07      	ldr	r2, [sp, #28]
 800b2d6:	4654      	mov	r4, sl
 800b2d8:	2000      	movs	r0, #0
 800b2da:	f04f 0c0a 	mov.w	ip, #10
 800b2de:	4621      	mov	r1, r4
 800b2e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2e4:	3b30      	subs	r3, #48	; 0x30
 800b2e6:	2b09      	cmp	r3, #9
 800b2e8:	d94e      	bls.n	800b388 <_vfiprintf_r+0x1c4>
 800b2ea:	b1b0      	cbz	r0, 800b31a <_vfiprintf_r+0x156>
 800b2ec:	9207      	str	r2, [sp, #28]
 800b2ee:	e014      	b.n	800b31a <_vfiprintf_r+0x156>
 800b2f0:	eba0 0308 	sub.w	r3, r0, r8
 800b2f4:	fa09 f303 	lsl.w	r3, r9, r3
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	9304      	str	r3, [sp, #16]
 800b2fc:	46a2      	mov	sl, r4
 800b2fe:	e7d2      	b.n	800b2a6 <_vfiprintf_r+0xe2>
 800b300:	9b03      	ldr	r3, [sp, #12]
 800b302:	1d19      	adds	r1, r3, #4
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	9103      	str	r1, [sp, #12]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bfbb      	ittet	lt
 800b30c:	425b      	neglt	r3, r3
 800b30e:	f042 0202 	orrlt.w	r2, r2, #2
 800b312:	9307      	strge	r3, [sp, #28]
 800b314:	9307      	strlt	r3, [sp, #28]
 800b316:	bfb8      	it	lt
 800b318:	9204      	strlt	r2, [sp, #16]
 800b31a:	7823      	ldrb	r3, [r4, #0]
 800b31c:	2b2e      	cmp	r3, #46	; 0x2e
 800b31e:	d10c      	bne.n	800b33a <_vfiprintf_r+0x176>
 800b320:	7863      	ldrb	r3, [r4, #1]
 800b322:	2b2a      	cmp	r3, #42	; 0x2a
 800b324:	d135      	bne.n	800b392 <_vfiprintf_r+0x1ce>
 800b326:	9b03      	ldr	r3, [sp, #12]
 800b328:	1d1a      	adds	r2, r3, #4
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	9203      	str	r2, [sp, #12]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	bfb8      	it	lt
 800b332:	f04f 33ff 	movlt.w	r3, #4294967295
 800b336:	3402      	adds	r4, #2
 800b338:	9305      	str	r3, [sp, #20]
 800b33a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b420 <_vfiprintf_r+0x25c>
 800b33e:	7821      	ldrb	r1, [r4, #0]
 800b340:	2203      	movs	r2, #3
 800b342:	4650      	mov	r0, sl
 800b344:	f7f4 ff84 	bl	8000250 <memchr>
 800b348:	b140      	cbz	r0, 800b35c <_vfiprintf_r+0x198>
 800b34a:	2340      	movs	r3, #64	; 0x40
 800b34c:	eba0 000a 	sub.w	r0, r0, sl
 800b350:	fa03 f000 	lsl.w	r0, r3, r0
 800b354:	9b04      	ldr	r3, [sp, #16]
 800b356:	4303      	orrs	r3, r0
 800b358:	3401      	adds	r4, #1
 800b35a:	9304      	str	r3, [sp, #16]
 800b35c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b360:	482c      	ldr	r0, [pc, #176]	; (800b414 <_vfiprintf_r+0x250>)
 800b362:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b366:	2206      	movs	r2, #6
 800b368:	f7f4 ff72 	bl	8000250 <memchr>
 800b36c:	2800      	cmp	r0, #0
 800b36e:	d03f      	beq.n	800b3f0 <_vfiprintf_r+0x22c>
 800b370:	4b29      	ldr	r3, [pc, #164]	; (800b418 <_vfiprintf_r+0x254>)
 800b372:	bb1b      	cbnz	r3, 800b3bc <_vfiprintf_r+0x1f8>
 800b374:	9b03      	ldr	r3, [sp, #12]
 800b376:	3307      	adds	r3, #7
 800b378:	f023 0307 	bic.w	r3, r3, #7
 800b37c:	3308      	adds	r3, #8
 800b37e:	9303      	str	r3, [sp, #12]
 800b380:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b382:	443b      	add	r3, r7
 800b384:	9309      	str	r3, [sp, #36]	; 0x24
 800b386:	e767      	b.n	800b258 <_vfiprintf_r+0x94>
 800b388:	fb0c 3202 	mla	r2, ip, r2, r3
 800b38c:	460c      	mov	r4, r1
 800b38e:	2001      	movs	r0, #1
 800b390:	e7a5      	b.n	800b2de <_vfiprintf_r+0x11a>
 800b392:	2300      	movs	r3, #0
 800b394:	3401      	adds	r4, #1
 800b396:	9305      	str	r3, [sp, #20]
 800b398:	4619      	mov	r1, r3
 800b39a:	f04f 0c0a 	mov.w	ip, #10
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3a4:	3a30      	subs	r2, #48	; 0x30
 800b3a6:	2a09      	cmp	r2, #9
 800b3a8:	d903      	bls.n	800b3b2 <_vfiprintf_r+0x1ee>
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d0c5      	beq.n	800b33a <_vfiprintf_r+0x176>
 800b3ae:	9105      	str	r1, [sp, #20]
 800b3b0:	e7c3      	b.n	800b33a <_vfiprintf_r+0x176>
 800b3b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	e7f0      	b.n	800b39e <_vfiprintf_r+0x1da>
 800b3bc:	ab03      	add	r3, sp, #12
 800b3be:	9300      	str	r3, [sp, #0]
 800b3c0:	462a      	mov	r2, r5
 800b3c2:	4b16      	ldr	r3, [pc, #88]	; (800b41c <_vfiprintf_r+0x258>)
 800b3c4:	a904      	add	r1, sp, #16
 800b3c6:	4630      	mov	r0, r6
 800b3c8:	f7fb fa92 	bl	80068f0 <_printf_float>
 800b3cc:	4607      	mov	r7, r0
 800b3ce:	1c78      	adds	r0, r7, #1
 800b3d0:	d1d6      	bne.n	800b380 <_vfiprintf_r+0x1bc>
 800b3d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b3d4:	07d9      	lsls	r1, r3, #31
 800b3d6:	d405      	bmi.n	800b3e4 <_vfiprintf_r+0x220>
 800b3d8:	89ab      	ldrh	r3, [r5, #12]
 800b3da:	059a      	lsls	r2, r3, #22
 800b3dc:	d402      	bmi.n	800b3e4 <_vfiprintf_r+0x220>
 800b3de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b3e0:	f7ff fe79 	bl	800b0d6 <__retarget_lock_release_recursive>
 800b3e4:	89ab      	ldrh	r3, [r5, #12]
 800b3e6:	065b      	lsls	r3, r3, #25
 800b3e8:	f53f af12 	bmi.w	800b210 <_vfiprintf_r+0x4c>
 800b3ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3ee:	e711      	b.n	800b214 <_vfiprintf_r+0x50>
 800b3f0:	ab03      	add	r3, sp, #12
 800b3f2:	9300      	str	r3, [sp, #0]
 800b3f4:	462a      	mov	r2, r5
 800b3f6:	4b09      	ldr	r3, [pc, #36]	; (800b41c <_vfiprintf_r+0x258>)
 800b3f8:	a904      	add	r1, sp, #16
 800b3fa:	4630      	mov	r0, r6
 800b3fc:	f7fb fd04 	bl	8006e08 <_printf_i>
 800b400:	e7e4      	b.n	800b3cc <_vfiprintf_r+0x208>
 800b402:	bf00      	nop
 800b404:	0800bc7c 	.word	0x0800bc7c
 800b408:	0800bc9c 	.word	0x0800bc9c
 800b40c:	0800bc5c 	.word	0x0800bc5c
 800b410:	0800bbf4 	.word	0x0800bbf4
 800b414:	0800bbfe 	.word	0x0800bbfe
 800b418:	080068f1 	.word	0x080068f1
 800b41c:	0800b19f 	.word	0x0800b19f
 800b420:	0800bbfa 	.word	0x0800bbfa

0800b424 <__swbuf_r>:
 800b424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b426:	460e      	mov	r6, r1
 800b428:	4614      	mov	r4, r2
 800b42a:	4605      	mov	r5, r0
 800b42c:	b118      	cbz	r0, 800b436 <__swbuf_r+0x12>
 800b42e:	6983      	ldr	r3, [r0, #24]
 800b430:	b90b      	cbnz	r3, 800b436 <__swbuf_r+0x12>
 800b432:	f7ff fd9f 	bl	800af74 <__sinit>
 800b436:	4b21      	ldr	r3, [pc, #132]	; (800b4bc <__swbuf_r+0x98>)
 800b438:	429c      	cmp	r4, r3
 800b43a:	d12b      	bne.n	800b494 <__swbuf_r+0x70>
 800b43c:	686c      	ldr	r4, [r5, #4]
 800b43e:	69a3      	ldr	r3, [r4, #24]
 800b440:	60a3      	str	r3, [r4, #8]
 800b442:	89a3      	ldrh	r3, [r4, #12]
 800b444:	071a      	lsls	r2, r3, #28
 800b446:	d52f      	bpl.n	800b4a8 <__swbuf_r+0x84>
 800b448:	6923      	ldr	r3, [r4, #16]
 800b44a:	b36b      	cbz	r3, 800b4a8 <__swbuf_r+0x84>
 800b44c:	6923      	ldr	r3, [r4, #16]
 800b44e:	6820      	ldr	r0, [r4, #0]
 800b450:	1ac0      	subs	r0, r0, r3
 800b452:	6963      	ldr	r3, [r4, #20]
 800b454:	b2f6      	uxtb	r6, r6
 800b456:	4283      	cmp	r3, r0
 800b458:	4637      	mov	r7, r6
 800b45a:	dc04      	bgt.n	800b466 <__swbuf_r+0x42>
 800b45c:	4621      	mov	r1, r4
 800b45e:	4628      	mov	r0, r5
 800b460:	f7ff fcf4 	bl	800ae4c <_fflush_r>
 800b464:	bb30      	cbnz	r0, 800b4b4 <__swbuf_r+0x90>
 800b466:	68a3      	ldr	r3, [r4, #8]
 800b468:	3b01      	subs	r3, #1
 800b46a:	60a3      	str	r3, [r4, #8]
 800b46c:	6823      	ldr	r3, [r4, #0]
 800b46e:	1c5a      	adds	r2, r3, #1
 800b470:	6022      	str	r2, [r4, #0]
 800b472:	701e      	strb	r6, [r3, #0]
 800b474:	6963      	ldr	r3, [r4, #20]
 800b476:	3001      	adds	r0, #1
 800b478:	4283      	cmp	r3, r0
 800b47a:	d004      	beq.n	800b486 <__swbuf_r+0x62>
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	07db      	lsls	r3, r3, #31
 800b480:	d506      	bpl.n	800b490 <__swbuf_r+0x6c>
 800b482:	2e0a      	cmp	r6, #10
 800b484:	d104      	bne.n	800b490 <__swbuf_r+0x6c>
 800b486:	4621      	mov	r1, r4
 800b488:	4628      	mov	r0, r5
 800b48a:	f7ff fcdf 	bl	800ae4c <_fflush_r>
 800b48e:	b988      	cbnz	r0, 800b4b4 <__swbuf_r+0x90>
 800b490:	4638      	mov	r0, r7
 800b492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b494:	4b0a      	ldr	r3, [pc, #40]	; (800b4c0 <__swbuf_r+0x9c>)
 800b496:	429c      	cmp	r4, r3
 800b498:	d101      	bne.n	800b49e <__swbuf_r+0x7a>
 800b49a:	68ac      	ldr	r4, [r5, #8]
 800b49c:	e7cf      	b.n	800b43e <__swbuf_r+0x1a>
 800b49e:	4b09      	ldr	r3, [pc, #36]	; (800b4c4 <__swbuf_r+0xa0>)
 800b4a0:	429c      	cmp	r4, r3
 800b4a2:	bf08      	it	eq
 800b4a4:	68ec      	ldreq	r4, [r5, #12]
 800b4a6:	e7ca      	b.n	800b43e <__swbuf_r+0x1a>
 800b4a8:	4621      	mov	r1, r4
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	f000 f80c 	bl	800b4c8 <__swsetup_r>
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	d0cb      	beq.n	800b44c <__swbuf_r+0x28>
 800b4b4:	f04f 37ff 	mov.w	r7, #4294967295
 800b4b8:	e7ea      	b.n	800b490 <__swbuf_r+0x6c>
 800b4ba:	bf00      	nop
 800b4bc:	0800bc7c 	.word	0x0800bc7c
 800b4c0:	0800bc9c 	.word	0x0800bc9c
 800b4c4:	0800bc5c 	.word	0x0800bc5c

0800b4c8 <__swsetup_r>:
 800b4c8:	4b32      	ldr	r3, [pc, #200]	; (800b594 <__swsetup_r+0xcc>)
 800b4ca:	b570      	push	{r4, r5, r6, lr}
 800b4cc:	681d      	ldr	r5, [r3, #0]
 800b4ce:	4606      	mov	r6, r0
 800b4d0:	460c      	mov	r4, r1
 800b4d2:	b125      	cbz	r5, 800b4de <__swsetup_r+0x16>
 800b4d4:	69ab      	ldr	r3, [r5, #24]
 800b4d6:	b913      	cbnz	r3, 800b4de <__swsetup_r+0x16>
 800b4d8:	4628      	mov	r0, r5
 800b4da:	f7ff fd4b 	bl	800af74 <__sinit>
 800b4de:	4b2e      	ldr	r3, [pc, #184]	; (800b598 <__swsetup_r+0xd0>)
 800b4e0:	429c      	cmp	r4, r3
 800b4e2:	d10f      	bne.n	800b504 <__swsetup_r+0x3c>
 800b4e4:	686c      	ldr	r4, [r5, #4]
 800b4e6:	89a3      	ldrh	r3, [r4, #12]
 800b4e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b4ec:	0719      	lsls	r1, r3, #28
 800b4ee:	d42c      	bmi.n	800b54a <__swsetup_r+0x82>
 800b4f0:	06dd      	lsls	r5, r3, #27
 800b4f2:	d411      	bmi.n	800b518 <__swsetup_r+0x50>
 800b4f4:	2309      	movs	r3, #9
 800b4f6:	6033      	str	r3, [r6, #0]
 800b4f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b4fc:	81a3      	strh	r3, [r4, #12]
 800b4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b502:	e03e      	b.n	800b582 <__swsetup_r+0xba>
 800b504:	4b25      	ldr	r3, [pc, #148]	; (800b59c <__swsetup_r+0xd4>)
 800b506:	429c      	cmp	r4, r3
 800b508:	d101      	bne.n	800b50e <__swsetup_r+0x46>
 800b50a:	68ac      	ldr	r4, [r5, #8]
 800b50c:	e7eb      	b.n	800b4e6 <__swsetup_r+0x1e>
 800b50e:	4b24      	ldr	r3, [pc, #144]	; (800b5a0 <__swsetup_r+0xd8>)
 800b510:	429c      	cmp	r4, r3
 800b512:	bf08      	it	eq
 800b514:	68ec      	ldreq	r4, [r5, #12]
 800b516:	e7e6      	b.n	800b4e6 <__swsetup_r+0x1e>
 800b518:	0758      	lsls	r0, r3, #29
 800b51a:	d512      	bpl.n	800b542 <__swsetup_r+0x7a>
 800b51c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b51e:	b141      	cbz	r1, 800b532 <__swsetup_r+0x6a>
 800b520:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b524:	4299      	cmp	r1, r3
 800b526:	d002      	beq.n	800b52e <__swsetup_r+0x66>
 800b528:	4630      	mov	r0, r6
 800b52a:	f7fe fd89 	bl	800a040 <_free_r>
 800b52e:	2300      	movs	r3, #0
 800b530:	6363      	str	r3, [r4, #52]	; 0x34
 800b532:	89a3      	ldrh	r3, [r4, #12]
 800b534:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b538:	81a3      	strh	r3, [r4, #12]
 800b53a:	2300      	movs	r3, #0
 800b53c:	6063      	str	r3, [r4, #4]
 800b53e:	6923      	ldr	r3, [r4, #16]
 800b540:	6023      	str	r3, [r4, #0]
 800b542:	89a3      	ldrh	r3, [r4, #12]
 800b544:	f043 0308 	orr.w	r3, r3, #8
 800b548:	81a3      	strh	r3, [r4, #12]
 800b54a:	6923      	ldr	r3, [r4, #16]
 800b54c:	b94b      	cbnz	r3, 800b562 <__swsetup_r+0x9a>
 800b54e:	89a3      	ldrh	r3, [r4, #12]
 800b550:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b554:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b558:	d003      	beq.n	800b562 <__swsetup_r+0x9a>
 800b55a:	4621      	mov	r1, r4
 800b55c:	4630      	mov	r0, r6
 800b55e:	f000 f84d 	bl	800b5fc <__smakebuf_r>
 800b562:	89a0      	ldrh	r0, [r4, #12]
 800b564:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b568:	f010 0301 	ands.w	r3, r0, #1
 800b56c:	d00a      	beq.n	800b584 <__swsetup_r+0xbc>
 800b56e:	2300      	movs	r3, #0
 800b570:	60a3      	str	r3, [r4, #8]
 800b572:	6963      	ldr	r3, [r4, #20]
 800b574:	425b      	negs	r3, r3
 800b576:	61a3      	str	r3, [r4, #24]
 800b578:	6923      	ldr	r3, [r4, #16]
 800b57a:	b943      	cbnz	r3, 800b58e <__swsetup_r+0xc6>
 800b57c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b580:	d1ba      	bne.n	800b4f8 <__swsetup_r+0x30>
 800b582:	bd70      	pop	{r4, r5, r6, pc}
 800b584:	0781      	lsls	r1, r0, #30
 800b586:	bf58      	it	pl
 800b588:	6963      	ldrpl	r3, [r4, #20]
 800b58a:	60a3      	str	r3, [r4, #8]
 800b58c:	e7f4      	b.n	800b578 <__swsetup_r+0xb0>
 800b58e:	2000      	movs	r0, #0
 800b590:	e7f7      	b.n	800b582 <__swsetup_r+0xba>
 800b592:	bf00      	nop
 800b594:	20000020 	.word	0x20000020
 800b598:	0800bc7c 	.word	0x0800bc7c
 800b59c:	0800bc9c 	.word	0x0800bc9c
 800b5a0:	0800bc5c 	.word	0x0800bc5c

0800b5a4 <abort>:
 800b5a4:	b508      	push	{r3, lr}
 800b5a6:	2006      	movs	r0, #6
 800b5a8:	f000 f898 	bl	800b6dc <raise>
 800b5ac:	2001      	movs	r0, #1
 800b5ae:	f7f6 fae5 	bl	8001b7c <_exit>

0800b5b2 <__swhatbuf_r>:
 800b5b2:	b570      	push	{r4, r5, r6, lr}
 800b5b4:	460e      	mov	r6, r1
 800b5b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5ba:	2900      	cmp	r1, #0
 800b5bc:	b096      	sub	sp, #88	; 0x58
 800b5be:	4614      	mov	r4, r2
 800b5c0:	461d      	mov	r5, r3
 800b5c2:	da07      	bge.n	800b5d4 <__swhatbuf_r+0x22>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	602b      	str	r3, [r5, #0]
 800b5c8:	89b3      	ldrh	r3, [r6, #12]
 800b5ca:	061a      	lsls	r2, r3, #24
 800b5cc:	d410      	bmi.n	800b5f0 <__swhatbuf_r+0x3e>
 800b5ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5d2:	e00e      	b.n	800b5f2 <__swhatbuf_r+0x40>
 800b5d4:	466a      	mov	r2, sp
 800b5d6:	f000 f89d 	bl	800b714 <_fstat_r>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	dbf2      	blt.n	800b5c4 <__swhatbuf_r+0x12>
 800b5de:	9a01      	ldr	r2, [sp, #4]
 800b5e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b5e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b5e8:	425a      	negs	r2, r3
 800b5ea:	415a      	adcs	r2, r3
 800b5ec:	602a      	str	r2, [r5, #0]
 800b5ee:	e7ee      	b.n	800b5ce <__swhatbuf_r+0x1c>
 800b5f0:	2340      	movs	r3, #64	; 0x40
 800b5f2:	2000      	movs	r0, #0
 800b5f4:	6023      	str	r3, [r4, #0]
 800b5f6:	b016      	add	sp, #88	; 0x58
 800b5f8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b5fc <__smakebuf_r>:
 800b5fc:	898b      	ldrh	r3, [r1, #12]
 800b5fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b600:	079d      	lsls	r5, r3, #30
 800b602:	4606      	mov	r6, r0
 800b604:	460c      	mov	r4, r1
 800b606:	d507      	bpl.n	800b618 <__smakebuf_r+0x1c>
 800b608:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b60c:	6023      	str	r3, [r4, #0]
 800b60e:	6123      	str	r3, [r4, #16]
 800b610:	2301      	movs	r3, #1
 800b612:	6163      	str	r3, [r4, #20]
 800b614:	b002      	add	sp, #8
 800b616:	bd70      	pop	{r4, r5, r6, pc}
 800b618:	ab01      	add	r3, sp, #4
 800b61a:	466a      	mov	r2, sp
 800b61c:	f7ff ffc9 	bl	800b5b2 <__swhatbuf_r>
 800b620:	9900      	ldr	r1, [sp, #0]
 800b622:	4605      	mov	r5, r0
 800b624:	4630      	mov	r0, r6
 800b626:	f7fe fd5b 	bl	800a0e0 <_malloc_r>
 800b62a:	b948      	cbnz	r0, 800b640 <__smakebuf_r+0x44>
 800b62c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b630:	059a      	lsls	r2, r3, #22
 800b632:	d4ef      	bmi.n	800b614 <__smakebuf_r+0x18>
 800b634:	f023 0303 	bic.w	r3, r3, #3
 800b638:	f043 0302 	orr.w	r3, r3, #2
 800b63c:	81a3      	strh	r3, [r4, #12]
 800b63e:	e7e3      	b.n	800b608 <__smakebuf_r+0xc>
 800b640:	4b0d      	ldr	r3, [pc, #52]	; (800b678 <__smakebuf_r+0x7c>)
 800b642:	62b3      	str	r3, [r6, #40]	; 0x28
 800b644:	89a3      	ldrh	r3, [r4, #12]
 800b646:	6020      	str	r0, [r4, #0]
 800b648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b64c:	81a3      	strh	r3, [r4, #12]
 800b64e:	9b00      	ldr	r3, [sp, #0]
 800b650:	6163      	str	r3, [r4, #20]
 800b652:	9b01      	ldr	r3, [sp, #4]
 800b654:	6120      	str	r0, [r4, #16]
 800b656:	b15b      	cbz	r3, 800b670 <__smakebuf_r+0x74>
 800b658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b65c:	4630      	mov	r0, r6
 800b65e:	f000 f86b 	bl	800b738 <_isatty_r>
 800b662:	b128      	cbz	r0, 800b670 <__smakebuf_r+0x74>
 800b664:	89a3      	ldrh	r3, [r4, #12]
 800b666:	f023 0303 	bic.w	r3, r3, #3
 800b66a:	f043 0301 	orr.w	r3, r3, #1
 800b66e:	81a3      	strh	r3, [r4, #12]
 800b670:	89a0      	ldrh	r0, [r4, #12]
 800b672:	4305      	orrs	r5, r0
 800b674:	81a5      	strh	r5, [r4, #12]
 800b676:	e7cd      	b.n	800b614 <__smakebuf_r+0x18>
 800b678:	0800af0d 	.word	0x0800af0d

0800b67c <_malloc_usable_size_r>:
 800b67c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b680:	1f18      	subs	r0, r3, #4
 800b682:	2b00      	cmp	r3, #0
 800b684:	bfbc      	itt	lt
 800b686:	580b      	ldrlt	r3, [r1, r0]
 800b688:	18c0      	addlt	r0, r0, r3
 800b68a:	4770      	bx	lr

0800b68c <_raise_r>:
 800b68c:	291f      	cmp	r1, #31
 800b68e:	b538      	push	{r3, r4, r5, lr}
 800b690:	4604      	mov	r4, r0
 800b692:	460d      	mov	r5, r1
 800b694:	d904      	bls.n	800b6a0 <_raise_r+0x14>
 800b696:	2316      	movs	r3, #22
 800b698:	6003      	str	r3, [r0, #0]
 800b69a:	f04f 30ff 	mov.w	r0, #4294967295
 800b69e:	bd38      	pop	{r3, r4, r5, pc}
 800b6a0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b6a2:	b112      	cbz	r2, 800b6aa <_raise_r+0x1e>
 800b6a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6a8:	b94b      	cbnz	r3, 800b6be <_raise_r+0x32>
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 f830 	bl	800b710 <_getpid_r>
 800b6b0:	462a      	mov	r2, r5
 800b6b2:	4601      	mov	r1, r0
 800b6b4:	4620      	mov	r0, r4
 800b6b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6ba:	f000 b817 	b.w	800b6ec <_kill_r>
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	d00a      	beq.n	800b6d8 <_raise_r+0x4c>
 800b6c2:	1c59      	adds	r1, r3, #1
 800b6c4:	d103      	bne.n	800b6ce <_raise_r+0x42>
 800b6c6:	2316      	movs	r3, #22
 800b6c8:	6003      	str	r3, [r0, #0]
 800b6ca:	2001      	movs	r0, #1
 800b6cc:	e7e7      	b.n	800b69e <_raise_r+0x12>
 800b6ce:	2400      	movs	r4, #0
 800b6d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b6d4:	4628      	mov	r0, r5
 800b6d6:	4798      	blx	r3
 800b6d8:	2000      	movs	r0, #0
 800b6da:	e7e0      	b.n	800b69e <_raise_r+0x12>

0800b6dc <raise>:
 800b6dc:	4b02      	ldr	r3, [pc, #8]	; (800b6e8 <raise+0xc>)
 800b6de:	4601      	mov	r1, r0
 800b6e0:	6818      	ldr	r0, [r3, #0]
 800b6e2:	f7ff bfd3 	b.w	800b68c <_raise_r>
 800b6e6:	bf00      	nop
 800b6e8:	20000020 	.word	0x20000020

0800b6ec <_kill_r>:
 800b6ec:	b538      	push	{r3, r4, r5, lr}
 800b6ee:	4d07      	ldr	r5, [pc, #28]	; (800b70c <_kill_r+0x20>)
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	4604      	mov	r4, r0
 800b6f4:	4608      	mov	r0, r1
 800b6f6:	4611      	mov	r1, r2
 800b6f8:	602b      	str	r3, [r5, #0]
 800b6fa:	f7f6 fa2f 	bl	8001b5c <_kill>
 800b6fe:	1c43      	adds	r3, r0, #1
 800b700:	d102      	bne.n	800b708 <_kill_r+0x1c>
 800b702:	682b      	ldr	r3, [r5, #0]
 800b704:	b103      	cbz	r3, 800b708 <_kill_r+0x1c>
 800b706:	6023      	str	r3, [r4, #0]
 800b708:	bd38      	pop	{r3, r4, r5, pc}
 800b70a:	bf00      	nop
 800b70c:	20000424 	.word	0x20000424

0800b710 <_getpid_r>:
 800b710:	f7f6 ba1c 	b.w	8001b4c <_getpid>

0800b714 <_fstat_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4d07      	ldr	r5, [pc, #28]	; (800b734 <_fstat_r+0x20>)
 800b718:	2300      	movs	r3, #0
 800b71a:	4604      	mov	r4, r0
 800b71c:	4608      	mov	r0, r1
 800b71e:	4611      	mov	r1, r2
 800b720:	602b      	str	r3, [r5, #0]
 800b722:	f7f6 fa7a 	bl	8001c1a <_fstat>
 800b726:	1c43      	adds	r3, r0, #1
 800b728:	d102      	bne.n	800b730 <_fstat_r+0x1c>
 800b72a:	682b      	ldr	r3, [r5, #0]
 800b72c:	b103      	cbz	r3, 800b730 <_fstat_r+0x1c>
 800b72e:	6023      	str	r3, [r4, #0]
 800b730:	bd38      	pop	{r3, r4, r5, pc}
 800b732:	bf00      	nop
 800b734:	20000424 	.word	0x20000424

0800b738 <_isatty_r>:
 800b738:	b538      	push	{r3, r4, r5, lr}
 800b73a:	4d06      	ldr	r5, [pc, #24]	; (800b754 <_isatty_r+0x1c>)
 800b73c:	2300      	movs	r3, #0
 800b73e:	4604      	mov	r4, r0
 800b740:	4608      	mov	r0, r1
 800b742:	602b      	str	r3, [r5, #0]
 800b744:	f7f6 fa79 	bl	8001c3a <_isatty>
 800b748:	1c43      	adds	r3, r0, #1
 800b74a:	d102      	bne.n	800b752 <_isatty_r+0x1a>
 800b74c:	682b      	ldr	r3, [r5, #0]
 800b74e:	b103      	cbz	r3, 800b752 <_isatty_r+0x1a>
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	bd38      	pop	{r3, r4, r5, pc}
 800b754:	20000424 	.word	0x20000424

0800b758 <_init>:
 800b758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75a:	bf00      	nop
 800b75c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b75e:	bc08      	pop	{r3}
 800b760:	469e      	mov	lr, r3
 800b762:	4770      	bx	lr

0800b764 <_fini>:
 800b764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b766:	bf00      	nop
 800b768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b76a:	bc08      	pop	{r3}
 800b76c:	469e      	mov	lr, r3
 800b76e:	4770      	bx	lr
