{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730627502595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730627502595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 16:51:42 2024 " "Processing started: Sun Nov 03 16:51:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730627502595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730627502595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off demo01 -c demo01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off demo01 -c demo01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730627502595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730627502786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo01.v 1 1 " "Found 1 design units, including 1 entities, in source file demo01.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo01 " "Found entity 1: demo01" {  } { { "demo01.v" "" { Text "C:/CE118/demo/demo01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730627502821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730627502821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo02.v 1 1 " "Found 1 design units, including 1 entities, in source file demo02.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo02 " "Found entity 1: demo02" {  } { { "demo02.v" "" { Text "C:/CE118/demo/demo02.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730627502822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730627502822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16b " "Found entity 1: mux16b" {  } { { "mux16b.v" "" { Text "C:/CE118/demo/mux16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730627502823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730627502823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/CE118/demo/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730627502824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730627502824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16b.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_16bit " "Found entity 1: alu_16bit" {  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730627502825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730627502825 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "triangle_control.v(7) " "Verilog HDL warning at triangle_control.v(7): extended using \"x\" or \"z\"" {  } { { "triangle_control.v" "" { Text "C:/CE118/demo/triangle_control.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1730627502826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_control.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_control " "Found entity 1: triangle_control" {  } { { "triangle_control.v" "" { Text "C:/CE118/demo/triangle_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730627502827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730627502827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16b.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16b " "Found entity 1: alu16b" {  } { { "alu16b.v" "" { Text "C:/CE118/demo/alu16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730627502828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730627502828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo01 " "Elaborating entity \"demo01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730627502845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16b mux16b:mux " "Elaborating entity \"mux16b\" for hierarchy \"mux16b:mux\"" {  } { { "demo01.v" "mux" { Text "C:/CE118/demo/demo01.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730627502846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_16bit alu_16bit:alu " "Elaborating entity \"alu_16bit\" for hierarchy \"alu_16bit:alu\"" {  } { { "demo01.v" "alu" { Text "C:/CE118/demo/demo01.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730627502847 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout adder16b.v(10) " "Verilog HDL Always Construct warning at adder16b.v(10): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1730627502848 "|demo01|alu_16bit:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout adder16b.v(10) " "Inferred latch for \"cout\" at adder16b.v(10)" {  } { { "adder16b.v" "" { Text "C:/CE118/demo/adder16b.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730627502848 "|demo01|alu_16bit:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:shift_reg " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:shift_reg\"" {  } { { "demo01.v" "shift_reg" { Text "C:/CE118/demo/demo01.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730627502849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_control triangle_control:triangle_ctrl " "Elaborating entity \"triangle_control\" for hierarchy \"triangle_control:triangle_ctrl\"" {  } { { "demo01.v" "triangle_ctrl" { Text "C:/CE118/demo/demo01.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730627502850 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1730627503033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730627503163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730627503163 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730627503188 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730627503188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730627503188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730627503188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/demo/output_files/demo01.map.smsg " "Generated suppressed messages file C:/CE118/demo/output_files/demo01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1730627503203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730627503210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 16:51:43 2024 " "Processing ended: Sun Nov 03 16:51:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730627503210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730627503210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730627503210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730627503210 ""}
