<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-msm › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-msm/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Google, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &lt;mach/msm_iomap.h&gt;</span>

<span class="cp">#define VIC_REG(off) (MSM_VIC_BASE + (off))</span>

<span class="cp">#define VIC_INT_SELECT0     VIC_REG(0x0000)  </span><span class="cm">/* 1: FIQ, 0: IRQ */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_SELECT1     VIC_REG(0x0004)  </span><span class="cm">/* 1: FIQ, 0: IRQ */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_EN0         VIC_REG(0x0010)</span>
<span class="cp">#define VIC_INT_EN1         VIC_REG(0x0014)</span>
<span class="cp">#define VIC_INT_ENCLEAR0    VIC_REG(0x0020)</span>
<span class="cp">#define VIC_INT_ENCLEAR1    VIC_REG(0x0024)</span>
<span class="cp">#define VIC_INT_ENSET0      VIC_REG(0x0030)</span>
<span class="cp">#define VIC_INT_ENSET1      VIC_REG(0x0034)</span>
<span class="cp">#define VIC_INT_TYPE0       VIC_REG(0x0040)  </span><span class="cm">/* 1: EDGE, 0: LEVEL  */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_TYPE1       VIC_REG(0x0044)  </span><span class="cm">/* 1: EDGE, 0: LEVEL  */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_POLARITY0   VIC_REG(0x0050)  </span><span class="cm">/* 1: NEG, 0: POS */</span><span class="cp"></span>
<span class="cp">#define VIC_INT_POLARITY1   VIC_REG(0x0054)  </span><span class="cm">/* 1: NEG, 0: POS */</span><span class="cp"></span>
<span class="cp">#define VIC_NO_PEND_VAL     VIC_REG(0x0060)</span>
<span class="cp">#define VIC_INT_MASTEREN    VIC_REG(0x0064)  </span><span class="cm">/* 1: IRQ, 2: FIQ     */</span><span class="cp"></span>
<span class="cp">#define VIC_PROTECTION      VIC_REG(0x006C)  </span><span class="cm">/* 1: ENABLE          */</span><span class="cp"></span>
<span class="cp">#define VIC_CONFIG          VIC_REG(0x0068)  </span><span class="cm">/* 1: USE ARM1136 VIC */</span><span class="cp"></span>
<span class="cp">#define VIC_IRQ_STATUS0     VIC_REG(0x0080)</span>
<span class="cp">#define VIC_IRQ_STATUS1     VIC_REG(0x0084)</span>
<span class="cp">#define VIC_FIQ_STATUS0     VIC_REG(0x0090)</span>
<span class="cp">#define VIC_FIQ_STATUS1     VIC_REG(0x0094)</span>
<span class="cp">#define VIC_RAW_STATUS0     VIC_REG(0x00A0)</span>
<span class="cp">#define VIC_RAW_STATUS1     VIC_REG(0x00A4)</span>
<span class="cp">#define VIC_INT_CLEAR0      VIC_REG(0x00B0)</span>
<span class="cp">#define VIC_INT_CLEAR1      VIC_REG(0x00B4)</span>
<span class="cp">#define VIC_SOFTINT0        VIC_REG(0x00C0)</span>
<span class="cp">#define VIC_SOFTINT1        VIC_REG(0x00C4)</span>
<span class="cp">#define VIC_IRQ_VEC_RD      VIC_REG(0x00D0)  </span><span class="cm">/* pending int # */</span><span class="cp"></span>
<span class="cp">#define VIC_IRQ_VEC_PEND_RD VIC_REG(0x00D4)  </span><span class="cm">/* pending vector addr */</span><span class="cp"></span>
<span class="cp">#define VIC_IRQ_VEC_WR      VIC_REG(0x00D8)</span>
<span class="cp">#define VIC_IRQ_IN_SERVICE  VIC_REG(0x00E0)</span>
<span class="cp">#define VIC_IRQ_IN_STACK    VIC_REG(0x00E4)</span>
<span class="cp">#define VIC_TEST_BUS_SEL    VIC_REG(0x00E8)</span>

<span class="cp">#define VIC_VECTPRIORITY(n) VIC_REG(0x0200+((n) * 4))</span>
<span class="cp">#define VIC_VECTADDR(n)     VIC_REG(0x0400+((n) * 4))</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">VIC_INT_CLEAR0</span> <span class="o">+</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">),</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">VIC_INT_ENCLEAR0</span> <span class="o">+</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">),</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msm_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">VIC_INT_ENSET0</span> <span class="o">+</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">),</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_irq_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msm_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">treg</span> <span class="o">=</span> <span class="n">VIC_INT_TYPE0</span> <span class="o">+</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">preg</span> <span class="o">=</span> <span class="n">VIC_INT_POLARITY0</span> <span class="o">+</span> <span class="p">((</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_FALLING</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_LOW</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">preg</span><span class="p">)</span> <span class="o">|</span> <span class="n">b</span><span class="p">,</span> <span class="n">preg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_RISING</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_HIGH</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">preg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">b</span><span class="p">),</span> <span class="n">preg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_RISING</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_FALLING</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">treg</span><span class="p">)</span> <span class="o">|</span> <span class="n">b</span><span class="p">,</span> <span class="n">treg</span><span class="p">);</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flow_type</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">IRQF_TRIGGER_HIGH</span> <span class="o">|</span> <span class="n">IRQF_TRIGGER_LOW</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">treg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">b</span><span class="p">),</span> <span class="n">treg</span><span class="p">);</span>
		<span class="n">__irq_set_handler_locked</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">msm_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;msm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>       <span class="o">=</span> <span class="n">msm_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>      <span class="o">=</span> <span class="n">msm_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>    <span class="o">=</span> <span class="n">msm_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>  <span class="o">=</span> <span class="n">msm_irq_set_wake</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>  <span class="o">=</span> <span class="n">msm_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">msm_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">n</span><span class="p">;</span>

	<span class="cm">/* select level interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_TYPE0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_TYPE1</span><span class="p">);</span>

	<span class="cm">/* select highlevel interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_POLARITY0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_POLARITY1</span><span class="p">);</span>

	<span class="cm">/* select IRQ for all INTs */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_SELECT0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_SELECT1</span><span class="p">);</span>

	<span class="cm">/* disable all INTs */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_EN0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_INT_EN1</span><span class="p">);</span>

	<span class="cm">/* don&#39;t use 1136 vic */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">VIC_CONFIG</span><span class="p">);</span>

	<span class="cm">/* enable interrupt controller */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">VIC_INT_MASTEREN</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">n</span> <span class="o">&lt;</span> <span class="n">NR_MSM_IRQS</span><span class="p">;</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msm_irq_chip</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
