======
Cores:
======
Name:  "P"
Register Files:
  Name:  "GPR"
  Size:  32
  Usage:  read, written, slice-written, field-written
  Width:  32
    x[0,1]   
      Usage:  field-written
  -------------------------------
  Name:  "VPR"
  Size:  32
  Usage:  field-written
  Width:  32
    B[8bits x 4]  
    H[16bits x 2]  
      Usage:  field-written
  -------------------------------
Registers:
  Name:  "X"
  Usage:  written, slice-written, field-written
  Width:  32
    x[0,1]   
      Usage:  field-written
  -------------------------------
  Name:  "Y"
  Usage:  field-written
  Width:  32
    xx[8bits x 4]  
      Usage:  field-written
  -------------------------------
  Name:  "pc"
  Usage:  read, written
  Width:  32
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  pc
Next-instruction-address register:  pc
Real-address Mask:
  Initial mask:  0xffffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffffff (constant)
Delayed Write Targets:  GPR VPR X Y 
Instruction Fields:
  OPCD: [0,5] 
  RA: [11,15] 
  RB: [16,20] 
  RT: [6,10] 
  XO_X: [21,30] 
Instructions:
  Name:  a (rank: 100)
  Width:  32
  Fields:  OPCD(1) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( X , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  X/d[1] 
  -------------------------------
  Name:  b (rank: 100)
  Width:  32
  Fields:  OPCD(2) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( X ( 0 , 1 ) , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  X[mask 0xc0000000]/p/d[1] 
  -------------------------------
  Name:  c (rank: 100)
  Width:  32
  Fields:  OPCD(3) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( X . x , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  X[mask 0xc0000000]/p/d[1] 
  -------------------------------
  Name:  d (rank: 100)
  Width:  32
  Fields:  OPCD(4) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( GPR ( RT ) , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  GPR(RT)/d[1] 
  -------------------------------
  Name:  e (rank: 100)
  Width:  32
  Fields:  OPCD(5) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( GPR ( RT ) . x , 1 ) = GPR ( RA ) + GPR ( RB ) ;
    delayed_write ( GPR ( RT ) ( 0 , 1 ) , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  GPR(RT)[mask 0xc0000000]/p/d[1] 
  -------------------------------
  Name:  f (rank: 100)
  Width:  32
  Fields:  OPCD(6) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( GPR ( RT ) ( 0 , 1 ) , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  GPR(RT)[mask 0xc0000000]/p/d[1] 
  -------------------------------
  Name:  g (rank: 100)
  Width:  32
  Fields:  OPCD(7) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( Y . xx ( 0 ) , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  Y[mask 0xff000000]/p/d[1] 
  -------------------------------
  Name:  h (rank: 100)
  Width:  32
  Fields:  OPCD(8) RT RA RB XO_X(10)
  Action:  {
    delayed_write ( VPR ( RT ) . H ( 0 ) , 1 ) = GPR ( RA ) + GPR ( RB ) ;
}
  Source Registers:  GPR(RA) GPR(RB) 
  Target Registers:  VPR(RT)[mask 0xffff0000]/p/d[1] 
  -------------------------------

Instruction Tables:
other:
    Mask:  0xfc0007fe
    33554442(4000014):  a
    67108874(8000014):  b
    100663306(c000014):  c
    134217738(10000014):  d
    167772170(14000014):  e
    201326602(18000014):  f
    234881034(1c000014):  g
    268435466(20000014):  h
-------------------------------

