// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vi2s_clock_gen_tb_debug.h for the primary calling header

#include "Vi2s_clock_gen_tb_debug__pch.h"
#include "Vi2s_clock_gen_tb_debug___024root.h"

VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___eval_static(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___eval_static\n"); );
}

VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___eval_final(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___eval_final\n"); );
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___dump_triggers__stl(Vi2s_clock_gen_tb_debug___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vi2s_clock_gen_tb_debug___024root___eval_phase__stl(Vi2s_clock_gen_tb_debug___024root* vlSelf);

VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___eval_settle(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___eval_settle\n"); );
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelf->__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vi2s_clock_gen_tb_debug___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("sim/i2s_clock_gen_tb_debug.sv", 2, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vi2s_clock_gen_tb_debug___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelf->__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___dump_triggers__stl(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___stl_sequent__TOP__0(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___stl_sequent__TOP__0\n"); );
    // Body
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__clk_i 
        = vlSelf->i2s_clock_gen_tb_debug__DOT__clk_i;
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__rst_ni 
        = vlSelf->i2s_clock_gen_tb_debug__DOT__rst_ni;
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_falling_edge 
        = ((~ (IData)(vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_q)) 
           & (IData)(vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_prev_q));
    vlSelf->i2s_clock_gen_tb_debug__DOT__sck_o = vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_q;
    vlSelf->i2s_clock_gen_tb_debug__DOT__ws_o = vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__ws_q;
    vlSelf->i2s_clock_gen_tb_debug__DOT__frame_start_o 
        = vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__frame_start_q;
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_o 
        = vlSelf->i2s_clock_gen_tb_debug__DOT__sck_o;
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__ws_o 
        = vlSelf->i2s_clock_gen_tb_debug__DOT__ws_o;
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__frame_start_o 
        = vlSelf->i2s_clock_gen_tb_debug__DOT__frame_start_o;
}

VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___eval_stl(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___eval_stl\n"); );
    // Body
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vi2s_clock_gen_tb_debug___024root___stl_sequent__TOP__0(vlSelf);
    }
}

VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___eval_triggers__stl(Vi2s_clock_gen_tb_debug___024root* vlSelf);

VL_ATTR_COLD bool Vi2s_clock_gen_tb_debug___024root___eval_phase__stl(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___eval_phase__stl\n"); );
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vi2s_clock_gen_tb_debug___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelf->__VstlTriggered.any();
    if (__VstlExecute) {
        Vi2s_clock_gen_tb_debug___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___dump_triggers__act(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @(posedge i2s_clock_gen_tb_debug.clk_i)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___dump_triggers__nba(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @(posedge i2s_clock_gen_tb_debug.clk_i)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vi2s_clock_gen_tb_debug___024root___ctor_var_reset(Vi2s_clock_gen_tb_debug___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vi2s_clock_gen_tb_debug__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vi2s_clock_gen_tb_debug___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->i2s_clock_gen_tb_debug__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__rst_ni = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__sck_o = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__ws_o = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__frame_start_o = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__rst_ni = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_o = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__ws_o = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__frame_start_o = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_ctr_q = VL_RAND_RESET_I(3);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_q = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_falling_edge = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__sck_prev_q = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__ws_ctr_q = VL_RAND_RESET_I(6);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__ws_q = VL_RAND_RESET_I(1);
    vlSelf->i2s_clock_gen_tb_debug__DOT__dut__DOT__frame_start_q = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__i2s_clock_gen_tb_debug__DOT__clk_i__0 = VL_RAND_RESET_I(1);
}
