Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 18 10:23:33 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Downloads/SoC/course-lab_3-2022.1/vvd/project_1/timing_report.log
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (169)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (169)
---------------------------------
 There are 169 ports with no output delay specified. (HIGH)

arready
awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                  260        0.137        0.000                      0                  260        1.750        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.250}        4.500           222.222         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.007        0.000                      0                  260        0.137        0.000                      0                  260        1.750        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.293ns (29.676%)  route 3.064ns (70.324%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.948     6.116    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  tap_A_r[10]_i_2/O
                         net (fo=1, unplaced)         0.449     6.689    tap_A_r[10]_i_2_n_0
                                                                      r  tap_A_r[10]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  tap_A_r[10]_i_1/O
                         net (fo=1, unplaced)         0.000     6.813    tap_A_r[10]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[10]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[10]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.293ns (29.676%)  route 3.064ns (70.324%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.948     6.116    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[11]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  tap_A_r[11]_i_4/O
                         net (fo=1, unplaced)         0.449     6.689    tap_A_r[11]_i_4_n_0
                                                                      r  tap_A_r[11]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  tap_A_r[11]_i_2/O
                         net (fo=1, unplaced)         0.000     6.813    tap_A_r[11]_i_2_n_0
                         FDCE                                         r  tap_A_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[11]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[11]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.293ns (29.676%)  route 3.064ns (70.324%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.948     6.116    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[8]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  tap_A_r[8]_i_2/O
                         net (fo=1, unplaced)         0.449     6.689    tap_A_r[8]_i_2_n_0
                                                                      r  tap_A_r[8]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  tap_A_r[8]_i_1/O
                         net (fo=1, unplaced)         0.000     6.813    tap_A_r[8]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[8]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[8]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.293ns (29.676%)  route 3.064ns (70.324%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.948     6.116    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[9]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  tap_A_r[9]_i_2/O
                         net (fo=1, unplaced)         0.449     6.689    tap_A_r[9]_i_2_n_0
                                                                      r  tap_A_r[9]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.813 r  tap_A_r[9]_i_1/O
                         net (fo=1, unplaced)         0.000     6.813    tap_A_r[9]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[9]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[9]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.319ns (33.725%)  route 2.592ns (66.275%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.465     5.633    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[1]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.150     5.783 r  tap_A_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     6.243    tap_A_r[1]_i_2_n_0
                                                                      r  tap_A_r[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.367 r  tap_A_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.367    tap_A_r[0]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[0]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.319ns (33.725%)  route 2.592ns (66.275%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.465     5.633    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[1]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.150     5.783 r  tap_A_r[1]_i_2/O
                         net (fo=2, unplaced)         0.460     6.243    tap_A_r[1]_i_2_n_0
                                                                      r  tap_A_r[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.367 r  tap_A_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.367    tap_A_r[1]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[1]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.293ns (33.120%)  route 2.611ns (66.880%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.495     5.663    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.787 r  tap_A_r[2]_i_2/O
                         net (fo=1, unplaced)         0.449     6.236    tap_A_r[2]_i_2_n_0
                                                                      r  tap_A_r[2]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.360 r  tap_A_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.360    tap_A_r[2]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[2]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.293ns (33.120%)  route 2.611ns (66.880%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.495     5.663    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[3]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.787 r  tap_A_r[3]_i_2/O
                         net (fo=1, unplaced)         0.449     6.236    tap_A_r[3]_i_2_n_0
                                                                      r  tap_A_r[3]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.360 r  tap_A_r[3]_i_1/O
                         net (fo=1, unplaced)         0.000     6.360    tap_A_r[3]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[3]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[3]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 1.293ns (33.120%)  route 2.611ns (66.880%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.495     5.663    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[4]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.787 r  tap_A_r[4]_i_2/O
                         net (fo=1, unplaced)         0.449     6.236    tap_A_r[4]_i_2_n_0
                                                                      r  tap_A_r[4]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.360 r  tap_A_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     6.360    tap_A_r[4]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[4]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 tap_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            tap_A_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (axis_clk rise@4.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.293ns (33.376%)  route 2.581ns (66.624%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.628 - 4.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  tap_A_r_reg[2]/Q
                         net (fo=5, unplaced)         0.769     3.703    tap_A_OBUF[2]
                                                                      r  tap_A_r[11]_i_22/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  tap_A_r[11]_i_22/O
                         net (fo=1, unplaced)         0.449     4.471    tap_A_r[11]_i_22_n_0
                                                                      r  tap_A_r[11]_i_16/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.595 r  tap_A_r[11]_i_16/O
                         net (fo=1, unplaced)         0.449     5.044    tap_A_r[11]_i_16_n_0
                                                                      r  tap_A_r[11]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.168 r  tap_A_r[11]_i_9/O
                         net (fo=11, unplaced)        0.465     5.633    tap_A_r[11]_i_9_n_0
                                                                      r  tap_A_r[5]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.757 r  tap_A_r[5]_i_2/O
                         net (fo=1, unplaced)         0.449     6.206    tap_A_r[5]_i_2_n_0
                                                                      r  tap_A_r[5]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.330 r  tap_A_r[5]_i_1/O
                         net (fo=1, unplaced)         0.000     6.330    tap_A_r[5]_i_1_n_0
                         FDCE                                         r  tap_A_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.500     4.500 r  
                                                      0.000     4.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     5.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     6.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     6.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     6.628    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_A_r_reg[5]/C
                         clock pessimism              0.184     6.811    
                         clock uncertainty           -0.035     6.776    
                         FDCE (Setup_fdce_C_D)        0.044     6.820    tap_A_r_reg[5]
  -------------------------------------------------------------------
                         required time                          6.820    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 arready_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            arready_flag_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  arready_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  arready_flag_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    arready_flag
                                                                      r  arready_flag_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.058 r  arready_flag_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    arready_flag_i_1_n_0
                         FDPE                                         r  arready_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  arready_flag_reg/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    arready_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sm_start_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_start_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_start_flag_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_start_flag_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    sm_start_flag
                                                                      r  sm_start_flag_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  sm_start_flag_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    sm_start_flag_i_1_n_0
                         FDCE                                         r  sm_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_start_flag_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_start_flag_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sm_tlast_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_tlast_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tlast_r_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    sm_tlast_r
                                                                      r  sm_tlast_r_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.058 r  sm_tlast_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    sm_tlast_r_i_1_n_0
                         FDCE                                         r  sm_tlast_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tlast_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rvalid_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            rvalid_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_r2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  rvalid_r2_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    rvalid_r2
                                                                      r  rvalid_r2_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.061 r  rvalid_r2_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    rvalid_r2_i_1_n_0
                         FDCE                                         r  rvalid_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_r2_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rvalid_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sm_tlast_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_tlast_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_r2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tlast_r2_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    sm_tlast_r2
                                                                      r  sm_tlast_r2_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.061 r  sm_tlast_r2_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    sm_tlast_r2_i_1_n_0
                         FDCE                                         r  sm_tlast_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_r2_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tlast_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 addr_map_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            addr_map_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_map_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  addr_map_reg[2]/Q
                         net (fo=4, unplaced)         0.141     0.966    addr_map[2]
                                                                      f  addr_map[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  addr_map[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    addr_map[1]_i_1_n_0
                         FDCE                                         r  addr_map_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_map_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_map_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 idle_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            addr_map_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  idle_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    idle
                                                                      r  addr_map[2]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.064 r  addr_map[2]_i_2/O
                         net (fo=1, unplaced)         0.000     1.064    addr_map125_out
                         FDCE                                         r  addr_map_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  addr_map_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    addr_map_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sm_tlast_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            sm_tlast_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_r3_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sm_tlast_r3_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    sm_tlast_OBUF
                                                                      r  sm_tlast_r3_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  sm_tlast_r3_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    sm_tlast_r3_i_1_n_0
                         FDCE                                         r  sm_tlast_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  sm_tlast_r3_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    sm_tlast_r3_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 idle_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            idle_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  idle_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    idle
                                                                      r  idle_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.067 r  idle_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    idle_i_1_n_0
                         FDCE                                         r  idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  idle_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    idle_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            rvalid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_r_reg/Q
                         net (fo=5, unplaced)         0.143     0.967    arready_OBUF
                                                                      r  rvalid_r_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.068 r  rvalid_r_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    rvalid_r_i_1_n_0
                         FDCE                                         r  rvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_r_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    rvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.250 }
Period(ns):         4.500
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.500       2.345                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                addr_map_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                addr_map_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         4.500       3.500                arready_flag_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                arready_r_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         4.500       3.500                awready_flag_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                awready_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                coef_input_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                coef_input_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.500       3.500                coef_input_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.250       1.750                arready_flag_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.250       1.750                arready_flag_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.250       1.750                arready_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.250       1.750                arready_r_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.250       1.750                awready_flag_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.250       1.750                awready_flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750                addr_map_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.250       1.750                arready_flag_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.250       1.750                arready_flag_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.250       1.750                arready_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.250       1.750                arready_r_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.250       1.750                awready_flag_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.250       1.750                awready_flag_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  arready_r_reg/Q
                         net (fo=5, unplaced)         0.800     3.734    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  awready_r_reg/Q
                         net (fo=4, unplaced)         0.800     3.734    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[0]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[10]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[11]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[1]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[1]
                                                                      r  data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[1]
                                                                      r  data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[2]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[3]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[4]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_A_r_reg[5]/Q
                         net (fo=2, unplaced)         0.800     3.734    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.544    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  arready_r_reg/Q
                         net (fo=5, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_r_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  awready_r_reg/Q
                         net (fo=4, unplaced)         0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[0]
                                                                      r  data_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[0]
                                                                      r  data_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[1]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[1]
                                                                      r  data_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[1]
                                                                      r  data_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[2]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[3]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[4]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_A_r_reg[5]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           454 Endpoints
Min Delay           454 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.991ns  (logic 8.699ns (79.143%)  route 2.292ns (20.857%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  mult_acc_r_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    mult_acc_r_reg[20]_i_10_n_0
                                                                      r  mult_acc_r_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  mult_acc_r_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    mult_acc_r_reg[24]_i_10_n_4
                                                                      r  mult_acc_r[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  mult_acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    mult_acc_r[24]_i_2_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  mult_acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    mult_acc_r_reg[24]_i_1_n_0
                                                                      r  mult_acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.991 r  mult_acc_r_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.991    mult_acc_r_reg[28]_i_1_n_6
                         FDCE                                         r  mult_acc_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.985ns  (logic 8.693ns (79.131%)  route 2.292ns (20.869%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  mult_acc_r_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    mult_acc_r_reg[20]_i_10_n_0
                                                                      r  mult_acc_r_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  mult_acc_r_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    mult_acc_r_reg[24]_i_10_n_4
                                                                      r  mult_acc_r[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  mult_acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    mult_acc_r[24]_i_2_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  mult_acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    mult_acc_r_reg[24]_i_1_n_0
                                                                      r  mult_acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.985 r  mult_acc_r_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.985    mult_acc_r_reg[28]_i_1_n_4
                         FDCE                                         r  mult_acc_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.910ns  (logic 8.618ns (78.988%)  route 2.292ns (21.012%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  mult_acc_r_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    mult_acc_r_reg[20]_i_10_n_0
                                                                      r  mult_acc_r_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  mult_acc_r_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    mult_acc_r_reg[24]_i_10_n_4
                                                                      r  mult_acc_r[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  mult_acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    mult_acc_r[24]_i_2_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  mult_acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    mult_acc_r_reg[24]_i_1_n_0
                                                                      r  mult_acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.910 r  mult_acc_r_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.910    mult_acc_r_reg[28]_i_1_n_5
                         FDCE                                         r  mult_acc_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.886ns  (logic 8.594ns (78.942%)  route 2.292ns (21.058%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  mult_acc_r_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    mult_acc_r_reg[20]_i_10_n_0
                                                                      r  mult_acc_r_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  mult_acc_r_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.923    mult_acc_r_reg[24]_i_10_n_4
                                                                      r  mult_acc_r[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.225 r  mult_acc_r[24]_i_2/O
                         net (fo=1, unplaced)         0.000    10.225    mult_acc_r[24]_i_2_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.654 r  mult_acc_r_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.654    mult_acc_r_reg[24]_i_1_n_0
                                                                      r  mult_acc_r_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.886 r  mult_acc_r_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.886    mult_acc_r_reg[28]_i_1_n_7
                         FDCE                                         r  mult_acc_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.874ns  (logic 8.582ns (78.918%)  route 2.292ns (21.082%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  mult_acc_r_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    mult_acc_r_reg[20]_i_10_n_4
                                                                      r  mult_acc_r[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  mult_acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    mult_acc_r[20]_i_2_n_0
                                                                      r  mult_acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  mult_acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    mult_acc_r_reg[20]_i_1_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.874 r  mult_acc_r_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.874    mult_acc_r_reg[24]_i_1_n_6
                         FDCE                                         r  mult_acc_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.868ns  (logic 8.576ns (78.907%)  route 2.292ns (21.093%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  mult_acc_r_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    mult_acc_r_reg[20]_i_10_n_4
                                                                      r  mult_acc_r[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  mult_acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    mult_acc_r[20]_i_2_n_0
                                                                      r  mult_acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  mult_acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    mult_acc_r_reg[20]_i_1_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.868 r  mult_acc_r_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.868    mult_acc_r_reg[24]_i_1_n_4
                         FDCE                                         r  mult_acc_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.793ns  (logic 8.501ns (78.760%)  route 2.292ns (21.240%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  mult_acc_r_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    mult_acc_r_reg[20]_i_10_n_4
                                                                      r  mult_acc_r[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  mult_acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    mult_acc_r[20]_i_2_n_0
                                                                      r  mult_acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  mult_acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    mult_acc_r_reg[20]_i_1_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.793 r  mult_acc_r_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.793    mult_acc_r_reg[24]_i_1_n_5
                         FDCE                                         r  mult_acc_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.769ns  (logic 8.477ns (78.713%)  route 2.292ns (21.287%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  mult_acc_r_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    mult_acc_r_reg[16]_i_10_n_0
                                                                      r  mult_acc_r_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  mult_acc_r_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.806    mult_acc_r_reg[20]_i_10_n_4
                                                                      r  mult_acc_r[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    10.108 r  mult_acc_r[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.108    mult_acc_r[20]_i_2_n_0
                                                                      r  mult_acc_r_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.537 r  mult_acc_r_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.537    mult_acc_r_reg[20]_i_1_n_0
                                                                      r  mult_acc_r_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.769 r  mult_acc_r_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.769    mult_acc_r_reg[24]_i_1_n_7
                         FDCE                                         r  mult_acc_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.644ns  (logic 8.361ns (78.547%)  route 2.283ns (21.453%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  mult_acc_r_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    mult_acc_r_reg[16]_i_10_n_4
                                                                      r  mult_acc_r[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.878 r  mult_acc_r[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.878    mult_acc_r[16]_i_2_n_0
                                                                      r  mult_acc_r_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.307 r  mult_acc_r_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.307    mult_acc_r_reg[16]_i_1_n_0
                                                                      r  mult_acc_r_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.644 r  mult_acc_r_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.644    mult_acc_r_reg[20]_i_1_n_6
                         FDCE                                         r  mult_acc_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            mult_acc_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.638ns  (logic 8.355ns (78.535%)  route 2.283ns (21.465%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mult_acc_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mult_acc_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mult_acc_r1__0_n_106
                                                                      r  mult_acc_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mult_acc_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mult_acc_r1__1_n_105
                                                                      r  mult_acc_r[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  mult_acc_r[16]_i_13/O
                         net (fo=1, unplaced)         0.000     8.304    mult_acc_r[16]_i_13_n_0
                                                                      r  mult_acc_r_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  mult_acc_r_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     9.576    mult_acc_r_reg[16]_i_10_n_4
                                                                      r  mult_acc_r[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302     9.878 r  mult_acc_r[16]_i_2/O
                         net (fo=1, unplaced)         0.000     9.878    mult_acc_r[16]_i_2_n_0
                                                                      r  mult_acc_r_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    10.307 r  mult_acc_r_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.307    mult_acc_r_reg[16]_i_1_n_0
                                                                      r  mult_acc_r_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.638 r  mult_acc_r_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.638    mult_acc_r_reg[20]_i_1_n_4
                         FDCE                                         r  mult_acc_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  mult_acc_r_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rvalid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      f  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  rready_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    rready_IBUF
                                                                      f  rvalid_r_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.043     0.581 r  rvalid_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    rvalid_r_i_1_n_0
                         FDCE                                         r  rvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  rvalid_r_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            wready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.243ns (41.935%)  route 0.337ns (58.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    awvalid_IBUF
                                                                      r  wready_r_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.043     0.581 r  wready_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.581    wready_r_i_1_n_0
                         FDCE                                         r  wready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  wready_r_reg/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            ss_tready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.244ns (42.035%)  route 0.337ns (57.965%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  ss_tready_r_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  ss_tready_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.582    p_1_in13_out
                         FDCE                                         r  ss_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ss_tready_r_reg/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            arready_flag_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rready_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    rready_IBUF
                                                                      r  arready_flag_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.583 r  arready_flag_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    arready_flag_i_1_n_0
                         FDPE                                         r  arready_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  arready_flag_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready_flag_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      f  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    awvalid_IBUF
                                                                      f  awready_flag_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.583 r  awready_flag_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    awready_flag_i_1_n_0
                         FDPE                                         r  awready_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  awready_flag_reg/C

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=5, unplaced)         0.337     0.538    awvalid_IBUF
                                                                      r  awready_r_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  awready_r_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    awready_r_i_1_n_0
                         FDCE                                         r  awready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_r_reg/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_A_r[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_A_r[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_A_r[3]_i_1_n_0
                         FDCE                                         r  data_A_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[3]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_A_r[4]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_A_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_A_r[4]_i_1_n_0
                         FDCE                                         r  data_A_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[4]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      r  data_A_r[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  data_A_r[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_A_r[5]_i_1_n_0
                         FDCE                                         r  data_A_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[5]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            data_A_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      f  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  ss_tvalid_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    ss_tvalid_IBUF
                                                                      f  data_A_r[6]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.583 r  data_A_r[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    data_A_r[6]_i_1_n_0
                         FDCE                                         r  data_A_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=195, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  data_A_r_reg[6]/C





