// Seed: 2498091790
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output uwire id_6
);
  logic id_8 = id_2;
  wire  id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wor id_2,
    output wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri id_8,
    output tri1 id_9,
    input uwire id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    input tri id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wor id_19,
    output tri0 id_20,
    input wire id_21,
    input wand id_22,
    input tri0 id_23,
    output supply0 id_24,
    input supply1 id_25,
    input tri1 id_26,
    input wor id_27,
    input wand id_28,
    input tri1 id_29,
    input wand id_30,
    output uwire id_31,
    input tri1 id_32,
    input wire id_33,
    output tri1 id_34
);
  wire  id_36;
  logic id_37 = "";
  module_0 modCall_1 (
      id_8,
      id_5,
      id_30,
      id_3,
      id_14,
      id_30,
      id_24
  );
  assign modCall_1.id_2 = 0;
  assign id_6 = 1;
endmodule
