The test plan, test bench and test cases were generated by MooreAgent which is the proprietary AI Engine of the company "Advanced Moore Machines Inc." headquarters in Austin Texas.

**INPUT:**

- spec docs
- RTL

**OUTPUT:**

- testplan
- testbench code
- testcases code

**Languages/Frameworks:**

- System Verilog
- UVM

```
.
├── env
│   ├── crc32_accelerator_p_crc32_accelerator_agent.sv
│   └── crc32_accelerator_p_env.sv
├── include
│   ├── crc32_accelerator_p_env_inc.sv
│   ├── interfaces.incl
│   └── tb_src.incl
├── rtl
│   └── crc32_accelerator_p.sv
├── run
│   ├── Makefile
│   ├── rtl.f
│   ├── run.sh
│   └── testlist.f
├── src
│   ├── crc32_accelerator_p_crc32_accelerator_agent_base_seqr.sv
│   ├── crc32_accelerator_p_crc32_accelerator_agent_transaction.sv
│   ├── crc32_accelerator_p_crc32_accelerator_if_crc32_accelerator_driver.sv
│   ├── crc32_accelerator_p_crc32_accelerator_if_crc32_accelerator_monitor.sv
│   ├── crc32_accelerator_p_crc32_accelerator_if.sv
│   ├── crc32_accelerator_p_crc32_accelerator_monitor_connect_cov.sv
│   ├── crc32_accelerator_p_crc32_accelerator_monitor_env_cov.sv
│   ├── crc32_accelerator_p_env_cfg.sv
│   ├── crc32_accelerator_p_reference_model.sv
│   ├── crc32_accelerator_p_sbd.sv
│   └── crc32_accelerator_p_sequence_library.sv
├── tb
│   └── crc32_accelerator_p_tb_top.sv
└── tests
├── All_ones_test.sv
├── All_zeros_test.sv
├── crc32_accelerator_p_env_test.sv
├── Idle_State_Maintenance_test.sv
├── Multiple_Byte_Sequence_test.sv
└── Reset_Behavior_test.sv
```
