#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d94ac0 .scope module, "dut_cpl_cordic" "dut_cpl_cordic" 2 1;
 .timescale 0 0;
v0x1de48c0_0 .var "clk", 0 0;
v0x1de4b10_0 .net/s "cos", 15 0, v0x1d4a430_0; 1 drivers
v0x1de4b90_0 .var/s "phase", 31 0;
S_0x1d8f310 .scope module, "dut" "cpl_cordic" 2 12, 3 25, S_0x1d94ac0;
 .timescale 0 0;
P_0x1dc9518 .param/l "EXTRA_BITS" 3 36, +C4<0101>;
P_0x1dc9540 .param/l "IN_WIDTH" 3 35, +C4<010000>;
P_0x1dc9568 .param/l "OUT_WIDTH" 3 44, +C4<010000>;
P_0x1dc9590 .param/l "STG" 3 41, +C4<010011>;
P_0x1dc95b8 .param/l "WF" 3 47, +C4<0100000>;
P_0x1dc95e0 .param/l "WO" 3 45, +C4<010000>;
P_0x1dc9608 .param/l "WP" 3 48, +C4<0100000>;
P_0x1dc9630 .param/l "WR" 3 39, +C4<010111>;
P_0x1dc9658 .param/l "WT" 3 59, +C4<0100000>;
P_0x1dc9680 .param/l "WZ" 3 40, +C4<010100>;
v0x1de2fb0 .array/s "X", 18 0, 22 0;
v0x1de3350 .array/s "Y", 18 0, 22 0;
v0x1de36d0 .array/s "Z", 18 0, 19 0;
v0x1de3a50_0 .net *"_s104", 0 0, L_0x1df86b0; 1 drivers
v0x1de3ad0_0 .net *"_s105", 1 0, L_0x1df8750; 1 drivers
v0x1de3b70_0 .net *"_s107", 4 0, C4<00000>; 1 drivers
v0x1de3c10_0 .net *"_s96", 0 0, L_0x1df8210; 1 drivers
v0x1de3cb0_0 .net *"_s97", 1 0, L_0x1df8310; 1 drivers
v0x1de3d50_0 .net *"_s99", 4 0, C4<00000>; 1 drivers
v0x1de3df0 .array "atan_table", 31 1;
v0x1de3df0_0 .net/s v0x1de3df0 0, 31 0, C4<00100101110010000000101000111011>; 1 drivers
v0x1de3df0_1 .net/s v0x1de3df0 1, 31 0, C4<00010011111101100111000010110111>; 1 drivers
v0x1de3df0_2 .net/s v0x1de3df0 2, 31 0, C4<00001010001000100010001110101000>; 1 drivers
v0x1de3df0_3 .net/s v0x1de3df0 3, 31 0, C4<00000101000101100001101010000110>; 1 drivers
v0x1de3df0_4 .net/s v0x1de3df0 4, 31 0, C4<00000010100010111010111111000011>; 1 drivers
v0x1de3df0_5 .net/s v0x1de3df0 5, 31 0, C4<00000001010001011110110000111101>; 1 drivers
v0x1de3df0_6 .net/s v0x1de3df0 6, 31 0, C4<00000000101000101111100010101010>; 1 drivers
v0x1de3df0_7 .net/s v0x1de3df0 7, 31 0, C4<00000000010100010111110010100111>; 1 drivers
v0x1de3df0_8 .net/s v0x1de3df0 8, 31 0, C4<00000000001010001011111001011101>; 1 drivers
v0x1de3df0_9 .net/s v0x1de3df0 9, 31 0, C4<00000000000101000101111100110000>; 1 drivers
v0x1de3df0_10 .net/s v0x1de3df0 10, 31 0, C4<00000000000010100010111110011000>; 1 drivers
v0x1de3df0_11 .net/s v0x1de3df0 11, 31 0, C4<00000000000001010001011111001100>; 1 drivers
v0x1de3df0_12 .net/s v0x1de3df0 12, 31 0, C4<00000000000000101000101111100110>; 1 drivers
v0x1de3df0_13 .net/s v0x1de3df0 13, 31 0, C4<00000000000000010100010111110011>; 1 drivers
v0x1de3df0_14 .net/s v0x1de3df0 14, 31 0, C4<00000000000000001010001011111010>; 1 drivers
v0x1de3df0_15 .net/s v0x1de3df0 15, 31 0, C4<00000000000000000101000101111101>; 1 drivers
v0x1de3df0_16 .net/s v0x1de3df0 16, 31 0, C4<00000000000000000010100010111110>; 1 drivers
v0x1de3df0_17 .net/s v0x1de3df0 17, 31 0, C4<00000000000000000001010001011111>; 1 drivers
v0x1de3df0_18 .net/s v0x1de3df0 18, 31 0, C4<00000000000000000000101000110000>; 1 drivers
v0x1de3df0_19 .net/s v0x1de3df0 19, 31 0, C4<00000000000000000000010100011000>; 1 drivers
v0x1de3df0_20 .net/s v0x1de3df0 20, 31 0, C4<00000000000000000000001010001100>; 1 drivers
v0x1de3df0_21 .net/s v0x1de3df0 21, 31 0, C4<00000000000000000000000101000110>; 1 drivers
v0x1de3df0_22 .net/s v0x1de3df0 22, 31 0, C4<00000000000000000000000010100011>; 1 drivers
v0x1de3df0_23 .net/s v0x1de3df0 23, 31 0, C4<00000000000000000000000001010001>; 1 drivers
v0x1de3df0_24 .net/s v0x1de3df0 24, 31 0, C4<00000000000000000000000000101001>; 1 drivers
v0x1de3df0_25 .net/s v0x1de3df0 25, 31 0, C4<00000000000000000000000000010100>; 1 drivers
v0x1de3df0_26 .net/s v0x1de3df0 26, 31 0, C4<00000000000000000000000000001010>; 1 drivers
v0x1de3df0_27 .net/s v0x1de3df0 27, 31 0, C4<00000000000000000000000000000101>; 1 drivers
v0x1de3df0_28 .net/s v0x1de3df0 28, 31 0, C4<00000000000000000000000000000011>; 1 drivers
v0x1de3df0_29 .net/s v0x1de3df0 29, 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1de3df0_30 .net/s v0x1de3df0 30, 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x1de4350_0 .net "clock", 0 0, v0x1de48c0_0; 1 drivers
v0x1de43f0_0 .net/s "frequency", 31 0, v0x1de4b90_0; 1 drivers
v0x1de4490_0 .net/s "in_data_I", 15 0, C4<0100110010011010>; 1 drivers
v0x1de4530_0 .net/s "in_data_I_ext", 22 0, L_0x1df8050; 1 drivers
v0x1de4650_0 .net/s "in_data_Q", 15 0, C4<0000000000000000>; 1 drivers
v0x1de46f0_0 .net/s "in_data_Q_ext", 22 0, L_0x1df88c0; 1 drivers
v0x1de45b0_0 .alias/s "out_data_I", 15 0, v0x1de4b10_0;
v0x1de4840_0 .net/s "out_data_Q", 15 0, v0x1dd59f0_0; 1 drivers
v0x1de4960_0 .var "phase", 31 0;
v0x1de49e0_0 .net "quadrant", 1 0, L_0x1df7e30; 1 drivers
L_0x1df7e30 .part v0x1de4960_0, 30, 2;
L_0x1df8210 .part C4<0100110010011010>, 15, 1;
L_0x1df8310 .concat [ 1 1 0 0], L_0x1df8210, L_0x1df8210;
L_0x1df8050 .concat [ 5 16 2 0], C4<00000>, C4<0100110010011010>, L_0x1df8310;
L_0x1df86b0 .part C4<0000000000000000>, 15, 1;
L_0x1df8750 .concat [ 1 1 0 0], L_0x1df86b0, L_0x1df86b0;
L_0x1df88c0 .concat [ 5 16 2 0], C4<00000>, C4<0000000000000000>, L_0x1df8750;
S_0x1de23f0 .scope generate, "stages[0]" "stages[0]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1de1e18 .param/l "n" 3 169, +C4<00>;
v0x1de2650_0 .net/s "X_shr", 22 0, L_0x1de4f00; 1 drivers
v0x1de26f0_0 .net/s "Y_shr", 22 0, L_0x1de5320; 1 drivers
v0x1de2790_0 .net "Z_sign", 0 0, L_0x1de58d0; 1 drivers
v0x1de2830_0 .net *"_s12", 0 0, L_0x1de5040; 1 drivers
v0x1de28b0_0 .net *"_s13", 0 0, L_0x1de5110; 1 drivers
v0x1de2950_0 .net *"_s17", 21 0, L_0x1de5230; 1 drivers
v0x1de2a30_0 .net *"_s2", 0 0, L_0x1de4c40; 1 drivers
v0x1de2ad0_0 .net *"_s22", 18 0, L_0x1de54b0; 1 drivers
v0x1de2b70_0 .net *"_s25", 0 0, L_0x1de5550; 1 drivers
v0x1de2c10_0 .net *"_s26", 18 0, L_0x1de5640; 1 drivers
v0x1de2cb0_0 .net *"_s29", 17 0, C4<000000000000000000>; 1 drivers
v0x1de2d50_0 .net *"_s3", 0 0, L_0x1de4d40; 1 drivers
v0x1de2df0_0 .net *"_s7", 21 0, L_0x1de4e10; 1 drivers
v0x1de2e90_0 .net "atan", 18 0, L_0x1de5730; 1 drivers
v0x1de2fb0_0 .array/port v0x1de2fb0, 0;
L_0x1de4c40 .part v0x1de2fb0_0, 22, 1;
L_0x1de4d40 .concat [ 1 0 0 0], L_0x1de4c40;
L_0x1de4e10 .part v0x1de2fb0_0, 1, 22;
L_0x1de4f00 .concat [ 22 1 0 0], L_0x1de4e10, L_0x1de4d40;
v0x1de3350_0 .array/port v0x1de3350, 0;
L_0x1de5040 .part v0x1de3350_0, 22, 1;
L_0x1de5110 .concat [ 1 0 0 0], L_0x1de5040;
L_0x1de5230 .part v0x1de3350_0, 1, 22;
L_0x1de5320 .concat [ 22 1 0 0], L_0x1de5230, L_0x1de5110;
L_0x1de54b0 .part C4<00100101110010000000101000111011>, 12, 19;
L_0x1de5550 .part C4<00100101110010000000101000111011>, 11, 1;
L_0x1de5640 .concat [ 1 18 0 0], L_0x1de5550, C4<000000000000000000>;
L_0x1de5730 .arith/sum 19, L_0x1de54b0, L_0x1de5640;
v0x1de36d0_0 .array/port v0x1de36d0, 0;
L_0x1de58d0 .part v0x1de36d0_0, 19, 1;
S_0x1de2560 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1de23f0;
 .timescale 0 0;
S_0x1de1830 .scope generate, "stages[1]" "stages[1]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1de1258 .param/l "n" 3 169, +C4<01>;
v0x1de1a90_0 .net/s "X_shr", 22 0, L_0x1de5c20; 1 drivers
v0x1de1b30_0 .net/s "Y_shr", 22 0, L_0x1de6080; 1 drivers
v0x1de1bd0_0 .net "Z_sign", 0 0, L_0x1de66a0; 1 drivers
v0x1de1c70_0 .net *"_s12", 0 0, L_0x1de5d60; 1 drivers
v0x1de1cf0_0 .net *"_s13", 1 0, L_0x1de5e30; 1 drivers
v0x1de1d90_0 .net *"_s17", 20 0, L_0x1de5f90; 1 drivers
v0x1de1e70_0 .net *"_s2", 0 0, L_0x1de5970; 1 drivers
v0x1de1f10_0 .net *"_s22", 17 0, L_0x1de6210; 1 drivers
v0x1de1fb0_0 .net *"_s25", 0 0, L_0x1de62b0; 1 drivers
v0x1de2050_0 .net *"_s26", 17 0, L_0x1de63a0; 1 drivers
v0x1de20f0_0 .net *"_s29", 16 0, C4<00000000000000000>; 1 drivers
v0x1de2190_0 .net *"_s3", 1 0, L_0x1de5a10; 1 drivers
v0x1de2230_0 .net *"_s7", 20 0, L_0x1de5b30; 1 drivers
v0x1de22d0_0 .net "atan", 17 0, L_0x1de6490; 1 drivers
v0x1de2fb0_1 .array/port v0x1de2fb0, 1;
L_0x1de5970 .part v0x1de2fb0_1, 22, 1;
L_0x1de5a10 .concat [ 1 1 0 0], L_0x1de5970, L_0x1de5970;
L_0x1de5b30 .part v0x1de2fb0_1, 2, 21;
L_0x1de5c20 .concat [ 21 2 0 0], L_0x1de5b30, L_0x1de5a10;
v0x1de3350_1 .array/port v0x1de3350, 1;
L_0x1de5d60 .part v0x1de3350_1, 22, 1;
L_0x1de5e30 .concat [ 1 1 0 0], L_0x1de5d60, L_0x1de5d60;
L_0x1de5f90 .part v0x1de3350_1, 2, 21;
L_0x1de6080 .concat [ 21 2 0 0], L_0x1de5f90, L_0x1de5e30;
L_0x1de6210 .part C4<00010011111101100111000010110111>, 12, 18;
L_0x1de62b0 .part C4<00010011111101100111000010110111>, 11, 1;
L_0x1de63a0 .concat [ 1 17 0 0], L_0x1de62b0, C4<00000000000000000>;
L_0x1de6490 .arith/sum 18, L_0x1de6210, L_0x1de63a0;
v0x1de36d0_1 .array/port v0x1de36d0, 1;
L_0x1de66a0 .part v0x1de36d0_1, 18, 1;
S_0x1de19a0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1de1830;
 .timescale 0 0;
S_0x1de0c70 .scope generate, "stages[2]" "stages[2]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1de0698 .param/l "n" 3 169, +C4<010>;
v0x1de0ed0_0 .net/s "X_shr", 22 0, L_0x1de6a60; 1 drivers
v0x1de0f70_0 .net/s "Y_shr", 22 0, L_0x1de6f30; 1 drivers
v0x1de1010_0 .net "Z_sign", 0 0, L_0x1de7550; 1 drivers
v0x1de10b0_0 .net *"_s12", 0 0, L_0x1de6ba0; 1 drivers
v0x1de1130_0 .net *"_s13", 2 0, L_0x1de6c70; 1 drivers
v0x1de11d0_0 .net *"_s17", 19 0, L_0x1de6e90; 1 drivers
v0x1de12b0_0 .net *"_s2", 0 0, L_0x1de6740; 1 drivers
v0x1de1350_0 .net *"_s22", 16 0, L_0x1de70c0; 1 drivers
v0x1de13f0_0 .net *"_s25", 0 0, L_0x1de7160; 1 drivers
v0x1de1490_0 .net *"_s26", 16 0, L_0x1de7250; 1 drivers
v0x1de1530_0 .net *"_s29", 15 0, C4<0000000000000000>; 1 drivers
v0x1de15d0_0 .net *"_s3", 2 0, L_0x1de67e0; 1 drivers
v0x1de1670_0 .net *"_s7", 19 0, L_0x1de69c0; 1 drivers
v0x1de1710_0 .net "atan", 16 0, L_0x1de7340; 1 drivers
v0x1de2fb0_2 .array/port v0x1de2fb0, 2;
L_0x1de6740 .part v0x1de2fb0_2, 22, 1;
L_0x1de67e0 .concat [ 1 1 1 0], L_0x1de6740, L_0x1de6740, L_0x1de6740;
L_0x1de69c0 .part v0x1de2fb0_2, 3, 20;
L_0x1de6a60 .concat [ 20 3 0 0], L_0x1de69c0, L_0x1de67e0;
v0x1de3350_2 .array/port v0x1de3350, 2;
L_0x1de6ba0 .part v0x1de3350_2, 22, 1;
L_0x1de6c70 .concat [ 1 1 1 0], L_0x1de6ba0, L_0x1de6ba0, L_0x1de6ba0;
L_0x1de6e90 .part v0x1de3350_2, 3, 20;
L_0x1de6f30 .concat [ 20 3 0 0], L_0x1de6e90, L_0x1de6c70;
L_0x1de70c0 .part C4<00001010001000100010001110101000>, 12, 17;
L_0x1de7160 .part C4<00001010001000100010001110101000>, 11, 1;
L_0x1de7250 .concat [ 1 16 0 0], L_0x1de7160, C4<0000000000000000>;
L_0x1de7340 .arith/sum 17, L_0x1de70c0, L_0x1de7250;
v0x1de36d0_2 .array/port v0x1de36d0, 2;
L_0x1de7550 .part v0x1de36d0_2, 17, 1;
S_0x1de0de0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1de0c70;
 .timescale 0 0;
S_0x1de00b0 .scope generate, "stages[3]" "stages[3]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1ddfad8 .param/l "n" 3 169, +C4<011>;
v0x1de0310_0 .net/s "X_shr", 22 0, L_0x1de7910; 1 drivers
v0x1de03b0_0 .net/s "Y_shr", 22 0, L_0x1de7de0; 1 drivers
v0x1de0450_0 .net "Z_sign", 0 0, L_0x1de8430; 1 drivers
v0x1de04f0_0 .net *"_s12", 0 0, L_0x1de7a50; 1 drivers
v0x1de0570_0 .net *"_s13", 3 0, L_0x1de7b20; 1 drivers
v0x1de0610_0 .net *"_s17", 18 0, L_0x1de7d40; 1 drivers
v0x1de06f0_0 .net *"_s2", 0 0, L_0x1de75f0; 1 drivers
v0x1de0790_0 .net *"_s22", 15 0, L_0x1de7f70; 1 drivers
v0x1de0830_0 .net *"_s25", 0 0, L_0x1de8010; 1 drivers
v0x1de08d0_0 .net *"_s26", 15 0, L_0x1de8100; 1 drivers
v0x1de0970_0 .net *"_s29", 14 0, C4<000000000000000>; 1 drivers
v0x1de0a10_0 .net *"_s3", 3 0, L_0x1de7690; 1 drivers
v0x1de0ab0_0 .net *"_s7", 18 0, L_0x1de7870; 1 drivers
v0x1de0b50_0 .net "atan", 15 0, L_0x1de81f0; 1 drivers
v0x1de2fb0_3 .array/port v0x1de2fb0, 3;
L_0x1de75f0 .part v0x1de2fb0_3, 22, 1;
L_0x1de7690 .concat [ 1 1 1 1], L_0x1de75f0, L_0x1de75f0, L_0x1de75f0, L_0x1de75f0;
L_0x1de7870 .part v0x1de2fb0_3, 4, 19;
L_0x1de7910 .concat [ 19 4 0 0], L_0x1de7870, L_0x1de7690;
v0x1de3350_3 .array/port v0x1de3350, 3;
L_0x1de7a50 .part v0x1de3350_3, 22, 1;
L_0x1de7b20 .concat [ 1 1 1 1], L_0x1de7a50, L_0x1de7a50, L_0x1de7a50, L_0x1de7a50;
L_0x1de7d40 .part v0x1de3350_3, 4, 19;
L_0x1de7de0 .concat [ 19 4 0 0], L_0x1de7d40, L_0x1de7b20;
L_0x1de7f70 .part C4<00000101000101100001101010000110>, 12, 16;
L_0x1de8010 .part C4<00000101000101100001101010000110>, 11, 1;
L_0x1de8100 .concat [ 1 15 0 0], L_0x1de8010, C4<000000000000000>;
L_0x1de81f0 .arith/sum 16, L_0x1de7f70, L_0x1de8100;
v0x1de36d0_3 .array/port v0x1de36d0, 3;
L_0x1de8430 .part v0x1de36d0_3, 16, 1;
S_0x1de0220 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1de00b0;
 .timescale 0 0;
S_0x1ddf4f0 .scope generate, "stages[4]" "stages[4]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1ddef18 .param/l "n" 3 169, +C4<0100>;
v0x1ddf750_0 .net/s "X_shr", 22 0, L_0x1de8800; 1 drivers
v0x1ddf7f0_0 .net/s "Y_shr", 22 0, L_0x1de8ce0; 1 drivers
v0x1ddf890_0 .net "Z_sign", 0 0, L_0x1de9300; 1 drivers
v0x1ddf930_0 .net *"_s12", 0 0, L_0x1de8940; 1 drivers
v0x1ddf9b0_0 .net *"_s13", 4 0, L_0x1de8a10; 1 drivers
v0x1ddfa50_0 .net *"_s17", 17 0, L_0x1de8c40; 1 drivers
v0x1ddfb30_0 .net *"_s2", 0 0, L_0x1de84d0; 1 drivers
v0x1ddfbd0_0 .net *"_s22", 14 0, L_0x1de8e70; 1 drivers
v0x1ddfc70_0 .net *"_s25", 0 0, L_0x1de8f10; 1 drivers
v0x1ddfd10_0 .net *"_s26", 14 0, L_0x1de9000; 1 drivers
v0x1ddfdb0_0 .net *"_s29", 13 0, C4<00000000000000>; 1 drivers
v0x1ddfe50_0 .net *"_s3", 4 0, L_0x1de8570; 1 drivers
v0x1ddfef0_0 .net *"_s7", 17 0, L_0x1de8760; 1 drivers
v0x1ddff90_0 .net "atan", 14 0, L_0x1de90f0; 1 drivers
v0x1de2fb0_4 .array/port v0x1de2fb0, 4;
L_0x1de84d0 .part v0x1de2fb0_4, 22, 1;
LS_0x1de8570_0_0 .concat [ 1 1 1 1], L_0x1de84d0, L_0x1de84d0, L_0x1de84d0, L_0x1de84d0;
LS_0x1de8570_0_4 .concat [ 1 0 0 0], L_0x1de84d0;
L_0x1de8570 .concat [ 4 1 0 0], LS_0x1de8570_0_0, LS_0x1de8570_0_4;
L_0x1de8760 .part v0x1de2fb0_4, 5, 18;
L_0x1de8800 .concat [ 18 5 0 0], L_0x1de8760, L_0x1de8570;
v0x1de3350_4 .array/port v0x1de3350, 4;
L_0x1de8940 .part v0x1de3350_4, 22, 1;
LS_0x1de8a10_0_0 .concat [ 1 1 1 1], L_0x1de8940, L_0x1de8940, L_0x1de8940, L_0x1de8940;
LS_0x1de8a10_0_4 .concat [ 1 0 0 0], L_0x1de8940;
L_0x1de8a10 .concat [ 4 1 0 0], LS_0x1de8a10_0_0, LS_0x1de8a10_0_4;
L_0x1de8c40 .part v0x1de3350_4, 5, 18;
L_0x1de8ce0 .concat [ 18 5 0 0], L_0x1de8c40, L_0x1de8a10;
L_0x1de8e70 .part C4<00000010100010111010111111000011>, 12, 15;
L_0x1de8f10 .part C4<00000010100010111010111111000011>, 11, 1;
L_0x1de9000 .concat [ 1 14 0 0], L_0x1de8f10, C4<00000000000000>;
L_0x1de90f0 .arith/sum 15, L_0x1de8e70, L_0x1de9000;
v0x1de36d0_4 .array/port v0x1de36d0, 4;
L_0x1de9300 .part v0x1de36d0_4, 15, 1;
S_0x1ddf660 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1ddf4f0;
 .timescale 0 0;
S_0x1dde930 .scope generate, "stages[5]" "stages[5]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dde358 .param/l "n" 3 169, +C4<0101>;
v0x1ddeb90_0 .net/s "X_shr", 22 0, L_0x1de96d0; 1 drivers
v0x1ddec30_0 .net/s "Y_shr", 22 0, L_0x1de9bb0; 1 drivers
v0x1ddecd0_0 .net "Z_sign", 0 0, L_0x1dea1e0; 1 drivers
v0x1dded70_0 .net *"_s12", 0 0, L_0x1de9810; 1 drivers
v0x1ddedf0_0 .net *"_s13", 5 0, L_0x1de98e0; 1 drivers
v0x1ddee90_0 .net *"_s17", 16 0, L_0x1de9b10; 1 drivers
v0x1ddef70_0 .net *"_s2", 0 0, L_0x1de93a0; 1 drivers
v0x1ddf010_0 .net *"_s22", 13 0, L_0x1de9d40; 1 drivers
v0x1ddf0b0_0 .net *"_s25", 0 0, L_0x1de9de0; 1 drivers
v0x1ddf150_0 .net *"_s26", 13 0, L_0x1de9ed0; 1 drivers
v0x1ddf1f0_0 .net *"_s29", 12 0, C4<0000000000000>; 1 drivers
v0x1ddf290_0 .net *"_s3", 5 0, L_0x1de9440; 1 drivers
v0x1ddf330_0 .net *"_s7", 16 0, L_0x1de9630; 1 drivers
v0x1ddf3d0_0 .net "atan", 13 0, L_0x1dea000; 1 drivers
v0x1de2fb0_5 .array/port v0x1de2fb0, 5;
L_0x1de93a0 .part v0x1de2fb0_5, 22, 1;
LS_0x1de9440_0_0 .concat [ 1 1 1 1], L_0x1de93a0, L_0x1de93a0, L_0x1de93a0, L_0x1de93a0;
LS_0x1de9440_0_4 .concat [ 1 1 0 0], L_0x1de93a0, L_0x1de93a0;
L_0x1de9440 .concat [ 4 2 0 0], LS_0x1de9440_0_0, LS_0x1de9440_0_4;
L_0x1de9630 .part v0x1de2fb0_5, 6, 17;
L_0x1de96d0 .concat [ 17 6 0 0], L_0x1de9630, L_0x1de9440;
v0x1de3350_5 .array/port v0x1de3350, 5;
L_0x1de9810 .part v0x1de3350_5, 22, 1;
LS_0x1de98e0_0_0 .concat [ 1 1 1 1], L_0x1de9810, L_0x1de9810, L_0x1de9810, L_0x1de9810;
LS_0x1de98e0_0_4 .concat [ 1 1 0 0], L_0x1de9810, L_0x1de9810;
L_0x1de98e0 .concat [ 4 2 0 0], LS_0x1de98e0_0_0, LS_0x1de98e0_0_4;
L_0x1de9b10 .part v0x1de3350_5, 6, 17;
L_0x1de9bb0 .concat [ 17 6 0 0], L_0x1de9b10, L_0x1de98e0;
L_0x1de9d40 .part C4<00000001010001011110110000111101>, 12, 14;
L_0x1de9de0 .part C4<00000001010001011110110000111101>, 11, 1;
L_0x1de9ed0 .concat [ 1 13 0 0], L_0x1de9de0, C4<0000000000000>;
L_0x1dea000 .arith/sum 14, L_0x1de9d40, L_0x1de9ed0;
v0x1de36d0_5 .array/port v0x1de36d0, 5;
L_0x1dea1e0 .part v0x1de36d0_5, 14, 1;
S_0x1ddeaa0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dde930;
 .timescale 0 0;
S_0x1dddd70 .scope generate, "stages[6]" "stages[6]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1ddd798 .param/l "n" 3 169, +C4<0110>;
v0x1dddfd0_0 .net/s "X_shr", 22 0, L_0x1dea6d0; 1 drivers
v0x1dde070_0 .net/s "Y_shr", 22 0, L_0x1deac10; 1 drivers
v0x1dde110_0 .net "Z_sign", 0 0, L_0x1deb210; 1 drivers
v0x1dde1b0_0 .net *"_s12", 0 0, L_0x1dea7c0; 1 drivers
v0x1dde230_0 .net *"_s13", 6 0, L_0x1dea860; 1 drivers
v0x1dde2d0_0 .net *"_s17", 15 0, L_0x1deab70; 1 drivers
v0x1dde3b0_0 .net *"_s2", 0 0, L_0x1dea280; 1 drivers
v0x1dde450_0 .net *"_s22", 12 0, L_0x1dead50; 1 drivers
v0x1dde4f0_0 .net *"_s25", 0 0, L_0x1deadf0; 1 drivers
v0x1dde590_0 .net *"_s26", 12 0, L_0x1deaf10; 1 drivers
v0x1dde630_0 .net *"_s29", 11 0, C4<000000000000>; 1 drivers
v0x1dde6d0_0 .net *"_s3", 6 0, L_0x1dea320; 1 drivers
v0x1dde770_0 .net *"_s7", 15 0, L_0x1dea630; 1 drivers
v0x1dde810_0 .net "atan", 12 0, L_0x1deb000; 1 drivers
v0x1de2fb0_6 .array/port v0x1de2fb0, 6;
L_0x1dea280 .part v0x1de2fb0_6, 22, 1;
LS_0x1dea320_0_0 .concat [ 1 1 1 1], L_0x1dea280, L_0x1dea280, L_0x1dea280, L_0x1dea280;
LS_0x1dea320_0_4 .concat [ 1 1 1 0], L_0x1dea280, L_0x1dea280, L_0x1dea280;
L_0x1dea320 .concat [ 4 3 0 0], LS_0x1dea320_0_0, LS_0x1dea320_0_4;
L_0x1dea630 .part v0x1de2fb0_6, 7, 16;
L_0x1dea6d0 .concat [ 16 7 0 0], L_0x1dea630, L_0x1dea320;
v0x1de3350_6 .array/port v0x1de3350, 6;
L_0x1dea7c0 .part v0x1de3350_6, 22, 1;
LS_0x1dea860_0_0 .concat [ 1 1 1 1], L_0x1dea7c0, L_0x1dea7c0, L_0x1dea7c0, L_0x1dea7c0;
LS_0x1dea860_0_4 .concat [ 1 1 1 0], L_0x1dea7c0, L_0x1dea7c0, L_0x1dea7c0;
L_0x1dea860 .concat [ 4 3 0 0], LS_0x1dea860_0_0, LS_0x1dea860_0_4;
L_0x1deab70 .part v0x1de3350_6, 7, 16;
L_0x1deac10 .concat [ 16 7 0 0], L_0x1deab70, L_0x1dea860;
L_0x1dead50 .part C4<00000000101000101111100010101010>, 12, 13;
L_0x1deadf0 .part C4<00000000101000101111100010101010>, 11, 1;
L_0x1deaf10 .concat [ 1 12 0 0], L_0x1deadf0, C4<000000000000>;
L_0x1deb000 .arith/sum 13, L_0x1dead50, L_0x1deaf10;
v0x1de36d0_6 .array/port v0x1de36d0, 6;
L_0x1deb210 .part v0x1de36d0_6, 13, 1;
S_0x1dddee0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dddd70;
 .timescale 0 0;
S_0x1ddd1b0 .scope generate, "stages[7]" "stages[7]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1ddcbd8 .param/l "n" 3 169, +C4<0111>;
v0x1ddd410_0 .net/s "X_shr", 22 0, L_0x1deb700; 1 drivers
v0x1ddd4b0_0 .net/s "Y_shr", 22 0, L_0x1debc40; 1 drivers
v0x1ddd550_0 .net "Z_sign", 0 0, L_0x1dec290; 1 drivers
v0x1ddd5f0_0 .net *"_s12", 0 0, L_0x1deb7f0; 1 drivers
v0x1ddd670_0 .net *"_s13", 7 0, L_0x1deb890; 1 drivers
v0x1ddd710_0 .net *"_s17", 14 0, L_0x1debba0; 1 drivers
v0x1ddd7f0_0 .net *"_s2", 0 0, L_0x1deb2b0; 1 drivers
v0x1ddd890_0 .net *"_s22", 11 0, L_0x1debd80; 1 drivers
v0x1ddd930_0 .net *"_s25", 0 0, L_0x1debe20; 1 drivers
v0x1ddd9d0_0 .net *"_s26", 11 0, L_0x1debf10; 1 drivers
v0x1ddda70_0 .net *"_s29", 10 0, C4<00000000000>; 1 drivers
v0x1dddb10_0 .net *"_s3", 7 0, L_0x1deb350; 1 drivers
v0x1dddbb0_0 .net *"_s7", 14 0, L_0x1deb660; 1 drivers
v0x1dddc50_0 .net "atan", 11 0, L_0x1dec080; 1 drivers
v0x1de2fb0_7 .array/port v0x1de2fb0, 7;
L_0x1deb2b0 .part v0x1de2fb0_7, 22, 1;
LS_0x1deb350_0_0 .concat [ 1 1 1 1], L_0x1deb2b0, L_0x1deb2b0, L_0x1deb2b0, L_0x1deb2b0;
LS_0x1deb350_0_4 .concat [ 1 1 1 1], L_0x1deb2b0, L_0x1deb2b0, L_0x1deb2b0, L_0x1deb2b0;
L_0x1deb350 .concat [ 4 4 0 0], LS_0x1deb350_0_0, LS_0x1deb350_0_4;
L_0x1deb660 .part v0x1de2fb0_7, 8, 15;
L_0x1deb700 .concat [ 15 8 0 0], L_0x1deb660, L_0x1deb350;
v0x1de3350_7 .array/port v0x1de3350, 7;
L_0x1deb7f0 .part v0x1de3350_7, 22, 1;
LS_0x1deb890_0_0 .concat [ 1 1 1 1], L_0x1deb7f0, L_0x1deb7f0, L_0x1deb7f0, L_0x1deb7f0;
LS_0x1deb890_0_4 .concat [ 1 1 1 1], L_0x1deb7f0, L_0x1deb7f0, L_0x1deb7f0, L_0x1deb7f0;
L_0x1deb890 .concat [ 4 4 0 0], LS_0x1deb890_0_0, LS_0x1deb890_0_4;
L_0x1debba0 .part v0x1de3350_7, 8, 15;
L_0x1debc40 .concat [ 15 8 0 0], L_0x1debba0, L_0x1deb890;
L_0x1debd80 .part C4<00000000010100010111110010100111>, 12, 12;
L_0x1debe20 .part C4<00000000010100010111110010100111>, 11, 1;
L_0x1debf10 .concat [ 1 11 0 0], L_0x1debe20, C4<00000000000>;
L_0x1dec080 .arith/sum 12, L_0x1debd80, L_0x1debf10;
v0x1de36d0_7 .array/port v0x1de36d0, 7;
L_0x1dec290 .part v0x1de36d0_7, 12, 1;
S_0x1ddd320 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1ddd1b0;
 .timescale 0 0;
S_0x1ddc5f0 .scope generate, "stages[8]" "stages[8]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1ddc018 .param/l "n" 3 169, +C4<01000>;
v0x1ddc850_0 .net/s "X_shr", 22 0, L_0x1dec730; 1 drivers
v0x1ddc8f0_0 .net/s "Y_shr", 22 0, L_0x1decc80; 1 drivers
v0x1ddc990_0 .net "Z_sign", 0 0, L_0x1ded2e0; 1 drivers
v0x1ddca30_0 .net *"_s12", 0 0, L_0x1dec820; 1 drivers
v0x1ddcab0_0 .net *"_s13", 8 0, L_0x1dec8c0; 1 drivers
v0x1ddcb50_0 .net *"_s17", 13 0, L_0x1decbe0; 1 drivers
v0x1ddcc30_0 .net *"_s2", 0 0, L_0x1dec330; 1 drivers
v0x1ddccd0_0 .net *"_s22", 10 0, L_0x1decdc0; 1 drivers
v0x1ddcd70_0 .net *"_s25", 0 0, L_0x1dece60; 1 drivers
v0x1ddce10_0 .net *"_s26", 10 0, L_0x1decfb0; 1 drivers
v0x1ddceb0_0 .net *"_s29", 9 0, C4<0000000000>; 1 drivers
v0x1ddcf50_0 .net *"_s3", 8 0, L_0x1dec3d0; 1 drivers
v0x1ddcff0_0 .net *"_s7", 13 0, L_0x1dec690; 1 drivers
v0x1ddd090_0 .net "atan", 10 0, L_0x1ded0d0; 1 drivers
v0x1de2fb0_8 .array/port v0x1de2fb0, 8;
L_0x1dec330 .part v0x1de2fb0_8, 22, 1;
LS_0x1dec3d0_0_0 .concat [ 1 1 1 1], L_0x1dec330, L_0x1dec330, L_0x1dec330, L_0x1dec330;
LS_0x1dec3d0_0_4 .concat [ 1 1 1 1], L_0x1dec330, L_0x1dec330, L_0x1dec330, L_0x1dec330;
LS_0x1dec3d0_0_8 .concat [ 1 0 0 0], L_0x1dec330;
L_0x1dec3d0 .concat [ 4 4 1 0], LS_0x1dec3d0_0_0, LS_0x1dec3d0_0_4, LS_0x1dec3d0_0_8;
L_0x1dec690 .part v0x1de2fb0_8, 9, 14;
L_0x1dec730 .concat [ 14 9 0 0], L_0x1dec690, L_0x1dec3d0;
v0x1de3350_8 .array/port v0x1de3350, 8;
L_0x1dec820 .part v0x1de3350_8, 22, 1;
LS_0x1dec8c0_0_0 .concat [ 1 1 1 1], L_0x1dec820, L_0x1dec820, L_0x1dec820, L_0x1dec820;
LS_0x1dec8c0_0_4 .concat [ 1 1 1 1], L_0x1dec820, L_0x1dec820, L_0x1dec820, L_0x1dec820;
LS_0x1dec8c0_0_8 .concat [ 1 0 0 0], L_0x1dec820;
L_0x1dec8c0 .concat [ 4 4 1 0], LS_0x1dec8c0_0_0, LS_0x1dec8c0_0_4, LS_0x1dec8c0_0_8;
L_0x1decbe0 .part v0x1de3350_8, 9, 14;
L_0x1decc80 .concat [ 14 9 0 0], L_0x1decbe0, L_0x1dec8c0;
L_0x1decdc0 .part C4<00000000001010001011111001011101>, 12, 11;
L_0x1dece60 .part C4<00000000001010001011111001011101>, 11, 1;
L_0x1decfb0 .concat [ 1 10 0 0], L_0x1dece60, C4<0000000000>;
L_0x1ded0d0 .arith/sum 11, L_0x1decdc0, L_0x1decfb0;
v0x1de36d0_8 .array/port v0x1de36d0, 8;
L_0x1ded2e0 .part v0x1de36d0_8, 11, 1;
S_0x1ddc760 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1ddc5f0;
 .timescale 0 0;
S_0x1ddba30 .scope generate, "stages[9]" "stages[9]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1ddb458 .param/l "n" 3 169, +C4<01001>;
v0x1ddbc90_0 .net/s "X_shr", 22 0, L_0x1ded780; 1 drivers
v0x1ddbd30_0 .net/s "Y_shr", 22 0, L_0x1dedcd0; 1 drivers
v0x1ddbdd0_0 .net "Z_sign", 0 0, L_0x1dee340; 1 drivers
v0x1ddbe70_0 .net *"_s12", 0 0, L_0x1ded870; 1 drivers
v0x1ddbef0_0 .net *"_s13", 9 0, L_0x1ded910; 1 drivers
v0x1ddbf90_0 .net *"_s17", 12 0, L_0x1dedc30; 1 drivers
v0x1ddc070_0 .net *"_s2", 0 0, L_0x1ded380; 1 drivers
v0x1ddc110_0 .net *"_s22", 9 0, L_0x1dede10; 1 drivers
v0x1ddc1b0_0 .net *"_s25", 0 0, L_0x1dedeb0; 1 drivers
v0x1ddc250_0 .net *"_s26", 9 0, L_0x1dee000; 1 drivers
v0x1ddc2f0_0 .net *"_s29", 8 0, C4<000000000>; 1 drivers
v0x1ddc390_0 .net *"_s3", 9 0, L_0x1ded420; 1 drivers
v0x1ddc430_0 .net *"_s7", 12 0, L_0x1ded6e0; 1 drivers
v0x1ddc4d0_0 .net "atan", 9 0, L_0x1dee180; 1 drivers
v0x1de2fb0_9 .array/port v0x1de2fb0, 9;
L_0x1ded380 .part v0x1de2fb0_9, 22, 1;
LS_0x1ded420_0_0 .concat [ 1 1 1 1], L_0x1ded380, L_0x1ded380, L_0x1ded380, L_0x1ded380;
LS_0x1ded420_0_4 .concat [ 1 1 1 1], L_0x1ded380, L_0x1ded380, L_0x1ded380, L_0x1ded380;
LS_0x1ded420_0_8 .concat [ 1 1 0 0], L_0x1ded380, L_0x1ded380;
L_0x1ded420 .concat [ 4 4 2 0], LS_0x1ded420_0_0, LS_0x1ded420_0_4, LS_0x1ded420_0_8;
L_0x1ded6e0 .part v0x1de2fb0_9, 10, 13;
L_0x1ded780 .concat [ 13 10 0 0], L_0x1ded6e0, L_0x1ded420;
v0x1de3350_9 .array/port v0x1de3350, 9;
L_0x1ded870 .part v0x1de3350_9, 22, 1;
LS_0x1ded910_0_0 .concat [ 1 1 1 1], L_0x1ded870, L_0x1ded870, L_0x1ded870, L_0x1ded870;
LS_0x1ded910_0_4 .concat [ 1 1 1 1], L_0x1ded870, L_0x1ded870, L_0x1ded870, L_0x1ded870;
LS_0x1ded910_0_8 .concat [ 1 1 0 0], L_0x1ded870, L_0x1ded870;
L_0x1ded910 .concat [ 4 4 2 0], LS_0x1ded910_0_0, LS_0x1ded910_0_4, LS_0x1ded910_0_8;
L_0x1dedc30 .part v0x1de3350_9, 10, 13;
L_0x1dedcd0 .concat [ 13 10 0 0], L_0x1dedc30, L_0x1ded910;
L_0x1dede10 .part C4<00000000000101000101111100110000>, 12, 10;
L_0x1dedeb0 .part C4<00000000000101000101111100110000>, 11, 1;
L_0x1dee000 .concat [ 1 9 0 0], L_0x1dedeb0, C4<000000000>;
L_0x1dee180 .arith/sum 10, L_0x1dede10, L_0x1dee000;
v0x1de36d0_9 .array/port v0x1de36d0, 9;
L_0x1dee340 .part v0x1de36d0_9, 10, 1;
S_0x1ddbba0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1ddba30;
 .timescale 0 0;
S_0x1ddae70 .scope generate, "stages[10]" "stages[10]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dda848 .param/l "n" 3 169, +C4<01010>;
v0x1ddb0d0_0 .net/s "X_shr", 22 0, L_0x1dee850; 1 drivers
v0x1ddb170_0 .net/s "Y_shr", 22 0, L_0x1deedb0; 1 drivers
v0x1ddb210_0 .net "Z_sign", 0 0, L_0x1def3b0; 1 drivers
v0x1ddb2b0_0 .net *"_s12", 0 0, L_0x1dee940; 1 drivers
v0x1ddb330_0 .net *"_s13", 10 0, L_0x1dee9e0; 1 drivers
v0x1ddb3d0_0 .net *"_s17", 11 0, L_0x1deed10; 1 drivers
v0x1ddb4b0_0 .net *"_s2", 0 0, L_0x1dee3e0; 1 drivers
v0x1ddb550_0 .net *"_s22", 8 0, L_0x1deeef0; 1 drivers
v0x1ddb5f0_0 .net *"_s25", 0 0, L_0x1deef90; 1 drivers
v0x1ddb690_0 .net *"_s26", 8 0, L_0x1def080; 1 drivers
v0x1ddb730_0 .net *"_s29", 7 0, C4<00000000>; 1 drivers
v0x1ddb7d0_0 .net *"_s3", 10 0, L_0x1dee480; 1 drivers
v0x1ddb870_0 .net *"_s7", 11 0, L_0x1dee7b0; 1 drivers
v0x1ddb910_0 .net "atan", 8 0, L_0x1def1a0; 1 drivers
v0x1de2fb0_10 .array/port v0x1de2fb0, 10;
L_0x1dee3e0 .part v0x1de2fb0_10, 22, 1;
LS_0x1dee480_0_0 .concat [ 1 1 1 1], L_0x1dee3e0, L_0x1dee3e0, L_0x1dee3e0, L_0x1dee3e0;
LS_0x1dee480_0_4 .concat [ 1 1 1 1], L_0x1dee3e0, L_0x1dee3e0, L_0x1dee3e0, L_0x1dee3e0;
LS_0x1dee480_0_8 .concat [ 1 1 1 0], L_0x1dee3e0, L_0x1dee3e0, L_0x1dee3e0;
L_0x1dee480 .concat [ 4 4 3 0], LS_0x1dee480_0_0, LS_0x1dee480_0_4, LS_0x1dee480_0_8;
L_0x1dee7b0 .part v0x1de2fb0_10, 11, 12;
L_0x1dee850 .concat [ 12 11 0 0], L_0x1dee7b0, L_0x1dee480;
v0x1de3350_10 .array/port v0x1de3350, 10;
L_0x1dee940 .part v0x1de3350_10, 22, 1;
LS_0x1dee9e0_0_0 .concat [ 1 1 1 1], L_0x1dee940, L_0x1dee940, L_0x1dee940, L_0x1dee940;
LS_0x1dee9e0_0_4 .concat [ 1 1 1 1], L_0x1dee940, L_0x1dee940, L_0x1dee940, L_0x1dee940;
LS_0x1dee9e0_0_8 .concat [ 1 1 1 0], L_0x1dee940, L_0x1dee940, L_0x1dee940;
L_0x1dee9e0 .concat [ 4 4 3 0], LS_0x1dee9e0_0_0, LS_0x1dee9e0_0_4, LS_0x1dee9e0_0_8;
L_0x1deed10 .part v0x1de3350_10, 11, 12;
L_0x1deedb0 .concat [ 12 11 0 0], L_0x1deed10, L_0x1dee9e0;
L_0x1deeef0 .part C4<00000000000010100010111110011000>, 12, 9;
L_0x1deef90 .part C4<00000000000010100010111110011000>, 11, 1;
L_0x1def080 .concat [ 1 8 0 0], L_0x1deef90, C4<00000000>;
L_0x1def1a0 .arith/sum 9, L_0x1deeef0, L_0x1def080;
v0x1de36d0_10 .array/port v0x1de36d0, 10;
L_0x1def3b0 .part v0x1de36d0_10, 9, 1;
S_0x1ddafe0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1ddae70;
 .timescale 0 0;
S_0x1dda220 .scope generate, "stages[11]" "stages[11]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dda318 .param/l "n" 3 169, +C4<01011>;
v0x1dda4a0_0 .net/s "X_shr", 22 0, L_0x1def8c0; 1 drivers
v0x1dda560_0 .net/s "Y_shr", 22 0, L_0x1defe20; 1 drivers
v0x1dda600_0 .net "Z_sign", 0 0, L_0x1df0490; 1 drivers
v0x1dda6a0_0 .net *"_s12", 0 0, L_0x1def9b0; 1 drivers
v0x1dda720_0 .net *"_s13", 11 0, L_0x1defa50; 1 drivers
v0x1dda7c0_0 .net *"_s17", 10 0, L_0x1defd80; 1 drivers
v0x1dda8a0_0 .net *"_s2", 0 0, L_0x1def450; 1 drivers
v0x1dda940_0 .net *"_s22", 7 0, L_0x1deff60; 1 drivers
v0x1ddaa30_0 .net *"_s25", 0 0, L_0x1df0000; 1 drivers
v0x1ddaad0_0 .net *"_s26", 7 0, L_0x1df00f0; 1 drivers
v0x1ddab70_0 .net *"_s29", 6 0, C4<0000000>; 1 drivers
v0x1ddac10_0 .net *"_s3", 11 0, L_0x1def4f0; 1 drivers
v0x1ddacb0_0 .net *"_s7", 10 0, L_0x1def820; 1 drivers
v0x1ddad50_0 .net "atan", 7 0, L_0x1df0280; 1 drivers
v0x1de2fb0_11 .array/port v0x1de2fb0, 11;
L_0x1def450 .part v0x1de2fb0_11, 22, 1;
LS_0x1def4f0_0_0 .concat [ 1 1 1 1], L_0x1def450, L_0x1def450, L_0x1def450, L_0x1def450;
LS_0x1def4f0_0_4 .concat [ 1 1 1 1], L_0x1def450, L_0x1def450, L_0x1def450, L_0x1def450;
LS_0x1def4f0_0_8 .concat [ 1 1 1 1], L_0x1def450, L_0x1def450, L_0x1def450, L_0x1def450;
L_0x1def4f0 .concat [ 4 4 4 0], LS_0x1def4f0_0_0, LS_0x1def4f0_0_4, LS_0x1def4f0_0_8;
L_0x1def820 .part v0x1de2fb0_11, 12, 11;
L_0x1def8c0 .concat [ 11 12 0 0], L_0x1def820, L_0x1def4f0;
v0x1de3350_11 .array/port v0x1de3350, 11;
L_0x1def9b0 .part v0x1de3350_11, 22, 1;
LS_0x1defa50_0_0 .concat [ 1 1 1 1], L_0x1def9b0, L_0x1def9b0, L_0x1def9b0, L_0x1def9b0;
LS_0x1defa50_0_4 .concat [ 1 1 1 1], L_0x1def9b0, L_0x1def9b0, L_0x1def9b0, L_0x1def9b0;
LS_0x1defa50_0_8 .concat [ 1 1 1 1], L_0x1def9b0, L_0x1def9b0, L_0x1def9b0, L_0x1def9b0;
L_0x1defa50 .concat [ 4 4 4 0], LS_0x1defa50_0_0, LS_0x1defa50_0_4, LS_0x1defa50_0_8;
L_0x1defd80 .part v0x1de3350_11, 12, 11;
L_0x1defe20 .concat [ 11 12 0 0], L_0x1defd80, L_0x1defa50;
L_0x1deff60 .part C4<00000000000001010001011111001100>, 12, 8;
L_0x1df0000 .part C4<00000000000001010001011111001100>, 11, 1;
L_0x1df00f0 .concat [ 1 7 0 0], L_0x1df0000, C4<0000000>;
L_0x1df0280 .arith/sum 8, L_0x1deff60, L_0x1df00f0;
v0x1de36d0_11 .array/port v0x1de36d0, 11;
L_0x1df0490 .part v0x1de36d0_11, 8, 1;
S_0x1dda3b0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dda220;
 .timescale 0 0;
S_0x1dd96e0 .scope generate, "stages[12]" "stages[12]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dd9108 .param/l "n" 3 169, +C4<01100>;
v0x1dd9940_0 .net/s "X_shr", 22 0, L_0x1df09b0; 1 drivers
v0x1dd99e0_0 .net/s "Y_shr", 22 0, L_0x1df0f20; 1 drivers
v0x1dd9a80_0 .net "Z_sign", 0 0, L_0x1df14f0; 1 drivers
v0x1dd9b20_0 .net *"_s12", 0 0, L_0x1df0aa0; 1 drivers
v0x1dd9ba0_0 .net *"_s13", 12 0, L_0x1df0b40; 1 drivers
v0x1dd9c40_0 .net *"_s17", 9 0, L_0x1df0e80; 1 drivers
v0x1dd9d20_0 .net *"_s2", 0 0, L_0x1df0530; 1 drivers
v0x1dd9dc0_0 .net *"_s22", 6 0, L_0x1df1060; 1 drivers
v0x1dd9e60_0 .net *"_s25", 0 0, L_0x1df1100; 1 drivers
v0x1dd9f00_0 .net *"_s26", 6 0, L_0x1df11f0; 1 drivers
v0x1dd9fa0_0 .net *"_s29", 5 0, C4<000000>; 1 drivers
v0x1dda020_0 .net *"_s3", 12 0, L_0x1df05d0; 1 drivers
v0x1dda0a0_0 .net *"_s7", 9 0, L_0x1df0910; 1 drivers
v0x1dda120_0 .net "atan", 6 0, L_0x1df1310; 1 drivers
v0x1de2fb0_12 .array/port v0x1de2fb0, 12;
L_0x1df0530 .part v0x1de2fb0_12, 22, 1;
LS_0x1df05d0_0_0 .concat [ 1 1 1 1], L_0x1df0530, L_0x1df0530, L_0x1df0530, L_0x1df0530;
LS_0x1df05d0_0_4 .concat [ 1 1 1 1], L_0x1df0530, L_0x1df0530, L_0x1df0530, L_0x1df0530;
LS_0x1df05d0_0_8 .concat [ 1 1 1 1], L_0x1df0530, L_0x1df0530, L_0x1df0530, L_0x1df0530;
LS_0x1df05d0_0_12 .concat [ 1 0 0 0], L_0x1df0530;
L_0x1df05d0 .concat [ 4 4 4 1], LS_0x1df05d0_0_0, LS_0x1df05d0_0_4, LS_0x1df05d0_0_8, LS_0x1df05d0_0_12;
L_0x1df0910 .part v0x1de2fb0_12, 13, 10;
L_0x1df09b0 .concat [ 10 13 0 0], L_0x1df0910, L_0x1df05d0;
v0x1de3350_12 .array/port v0x1de3350, 12;
L_0x1df0aa0 .part v0x1de3350_12, 22, 1;
LS_0x1df0b40_0_0 .concat [ 1 1 1 1], L_0x1df0aa0, L_0x1df0aa0, L_0x1df0aa0, L_0x1df0aa0;
LS_0x1df0b40_0_4 .concat [ 1 1 1 1], L_0x1df0aa0, L_0x1df0aa0, L_0x1df0aa0, L_0x1df0aa0;
LS_0x1df0b40_0_8 .concat [ 1 1 1 1], L_0x1df0aa0, L_0x1df0aa0, L_0x1df0aa0, L_0x1df0aa0;
LS_0x1df0b40_0_12 .concat [ 1 0 0 0], L_0x1df0aa0;
L_0x1df0b40 .concat [ 4 4 4 1], LS_0x1df0b40_0_0, LS_0x1df0b40_0_4, LS_0x1df0b40_0_8, LS_0x1df0b40_0_12;
L_0x1df0e80 .part v0x1de3350_12, 13, 10;
L_0x1df0f20 .concat [ 10 13 0 0], L_0x1df0e80, L_0x1df0b40;
L_0x1df1060 .part C4<00000000000000101000101111100110>, 12, 7;
L_0x1df1100 .part C4<00000000000000101000101111100110>, 11, 1;
L_0x1df11f0 .concat [ 1 6 0 0], L_0x1df1100, C4<000000>;
L_0x1df1310 .arith/sum 7, L_0x1df1060, L_0x1df11f0;
v0x1de36d0_12 .array/port v0x1de36d0, 12;
L_0x1df14f0 .part v0x1de36d0_12, 7, 1;
S_0x1dd9850 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dd96e0;
 .timescale 0 0;
S_0x1dd8b20 .scope generate, "stages[13]" "stages[13]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dd8548 .param/l "n" 3 169, +C4<01101>;
v0x1dd8d80_0 .net/s "X_shr", 22 0, L_0x1df1a10; 1 drivers
v0x1dd8e20_0 .net/s "Y_shr", 22 0, L_0x1df1f80; 1 drivers
v0x1dd8ec0_0 .net "Z_sign", 0 0, L_0x1df2590; 1 drivers
v0x1dd8f60_0 .net *"_s12", 0 0, L_0x1df1b00; 1 drivers
v0x1dd8fe0_0 .net *"_s13", 13 0, L_0x1df1ba0; 1 drivers
v0x1dd9080_0 .net *"_s17", 8 0, L_0x1df1ee0; 1 drivers
v0x1dd9160_0 .net *"_s2", 0 0, L_0x1df1590; 1 drivers
v0x1dd9200_0 .net *"_s22", 5 0, L_0x1df20c0; 1 drivers
v0x1dd92a0_0 .net *"_s25", 0 0, L_0x1df2160; 1 drivers
v0x1dd9340_0 .net *"_s26", 5 0, L_0x1df2250; 1 drivers
v0x1dd93e0_0 .net *"_s29", 4 0, C4<00000>; 1 drivers
v0x1dd9480_0 .net *"_s3", 13 0, L_0x1df1630; 1 drivers
v0x1dd9520_0 .net *"_s7", 8 0, L_0x1df1970; 1 drivers
v0x1dd95c0_0 .net "atan", 5 0, L_0x1df23f0; 1 drivers
v0x1de2fb0_13 .array/port v0x1de2fb0, 13;
L_0x1df1590 .part v0x1de2fb0_13, 22, 1;
LS_0x1df1630_0_0 .concat [ 1 1 1 1], L_0x1df1590, L_0x1df1590, L_0x1df1590, L_0x1df1590;
LS_0x1df1630_0_4 .concat [ 1 1 1 1], L_0x1df1590, L_0x1df1590, L_0x1df1590, L_0x1df1590;
LS_0x1df1630_0_8 .concat [ 1 1 1 1], L_0x1df1590, L_0x1df1590, L_0x1df1590, L_0x1df1590;
LS_0x1df1630_0_12 .concat [ 1 1 0 0], L_0x1df1590, L_0x1df1590;
L_0x1df1630 .concat [ 4 4 4 2], LS_0x1df1630_0_0, LS_0x1df1630_0_4, LS_0x1df1630_0_8, LS_0x1df1630_0_12;
L_0x1df1970 .part v0x1de2fb0_13, 14, 9;
L_0x1df1a10 .concat [ 9 14 0 0], L_0x1df1970, L_0x1df1630;
v0x1de3350_13 .array/port v0x1de3350, 13;
L_0x1df1b00 .part v0x1de3350_13, 22, 1;
LS_0x1df1ba0_0_0 .concat [ 1 1 1 1], L_0x1df1b00, L_0x1df1b00, L_0x1df1b00, L_0x1df1b00;
LS_0x1df1ba0_0_4 .concat [ 1 1 1 1], L_0x1df1b00, L_0x1df1b00, L_0x1df1b00, L_0x1df1b00;
LS_0x1df1ba0_0_8 .concat [ 1 1 1 1], L_0x1df1b00, L_0x1df1b00, L_0x1df1b00, L_0x1df1b00;
LS_0x1df1ba0_0_12 .concat [ 1 1 0 0], L_0x1df1b00, L_0x1df1b00;
L_0x1df1ba0 .concat [ 4 4 4 2], LS_0x1df1ba0_0_0, LS_0x1df1ba0_0_4, LS_0x1df1ba0_0_8, LS_0x1df1ba0_0_12;
L_0x1df1ee0 .part v0x1de3350_13, 14, 9;
L_0x1df1f80 .concat [ 9 14 0 0], L_0x1df1ee0, L_0x1df1ba0;
L_0x1df20c0 .part C4<00000000000000010100010111110011>, 12, 6;
L_0x1df2160 .part C4<00000000000000010100010111110011>, 11, 1;
L_0x1df2250 .concat [ 1 5 0 0], L_0x1df2160, C4<00000>;
L_0x1df23f0 .arith/sum 6, L_0x1df20c0, L_0x1df2250;
v0x1de36d0_13 .array/port v0x1de36d0, 13;
L_0x1df2590 .part v0x1de36d0_13, 6, 1;
S_0x1dd8c90 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dd8b20;
 .timescale 0 0;
S_0x1dd7f60 .scope generate, "stages[14]" "stages[14]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dd7988 .param/l "n" 3 169, +C4<01110>;
v0x1dd81c0_0 .net/s "X_shr", 22 0, L_0x1df2920; 1 drivers
v0x1dd8260_0 .net/s "Y_shr", 22 0, L_0x1df2fa0; 1 drivers
v0x1dd8300_0 .net "Z_sign", 0 0, L_0x1df37e0; 1 drivers
v0x1dd83a0_0 .net *"_s12", 0 0, L_0x1df2c80; 1 drivers
v0x1dd8420_0 .net *"_s13", 14 0, L_0x1df2d50; 1 drivers
v0x1dd84c0_0 .net *"_s17", 7 0, L_0x1df2f00; 1 drivers
v0x1dd85a0_0 .net *"_s2", 0 0, L_0x1df2630; 1 drivers
v0x1dd8640_0 .net *"_s22", 4 0, L_0x1df3350; 1 drivers
v0x1dd86e0_0 .net *"_s25", 0 0, L_0x1df33f0; 1 drivers
v0x1dd8780_0 .net *"_s26", 4 0, L_0x1df34e0; 1 drivers
v0x1dd8820_0 .net *"_s29", 3 0, C4<0000>; 1 drivers
v0x1dd88c0_0 .net *"_s3", 14 0, L_0x1df26d0; 1 drivers
v0x1dd8960_0 .net *"_s7", 7 0, L_0x1df2880; 1 drivers
v0x1dd8a00_0 .net "atan", 4 0, L_0x1df35d0; 1 drivers
v0x1de2fb0_14 .array/port v0x1de2fb0, 14;
L_0x1df2630 .part v0x1de2fb0_14, 22, 1;
LS_0x1df26d0_0_0 .concat [ 1 1 1 1], L_0x1df2630, L_0x1df2630, L_0x1df2630, L_0x1df2630;
LS_0x1df26d0_0_4 .concat [ 1 1 1 1], L_0x1df2630, L_0x1df2630, L_0x1df2630, L_0x1df2630;
LS_0x1df26d0_0_8 .concat [ 1 1 1 1], L_0x1df2630, L_0x1df2630, L_0x1df2630, L_0x1df2630;
LS_0x1df26d0_0_12 .concat [ 1 1 1 0], L_0x1df2630, L_0x1df2630, L_0x1df2630;
L_0x1df26d0 .concat [ 4 4 4 3], LS_0x1df26d0_0_0, LS_0x1df26d0_0_4, LS_0x1df26d0_0_8, LS_0x1df26d0_0_12;
L_0x1df2880 .part v0x1de2fb0_14, 15, 8;
L_0x1df2920 .concat [ 8 15 0 0], L_0x1df2880, L_0x1df26d0;
v0x1de3350_14 .array/port v0x1de3350, 14;
L_0x1df2c80 .part v0x1de3350_14, 22, 1;
LS_0x1df2d50_0_0 .concat [ 1 1 1 1], L_0x1df2c80, L_0x1df2c80, L_0x1df2c80, L_0x1df2c80;
LS_0x1df2d50_0_4 .concat [ 1 1 1 1], L_0x1df2c80, L_0x1df2c80, L_0x1df2c80, L_0x1df2c80;
LS_0x1df2d50_0_8 .concat [ 1 1 1 1], L_0x1df2c80, L_0x1df2c80, L_0x1df2c80, L_0x1df2c80;
LS_0x1df2d50_0_12 .concat [ 1 1 1 0], L_0x1df2c80, L_0x1df2c80, L_0x1df2c80;
L_0x1df2d50 .concat [ 4 4 4 3], LS_0x1df2d50_0_0, LS_0x1df2d50_0_4, LS_0x1df2d50_0_8, LS_0x1df2d50_0_12;
L_0x1df2f00 .part v0x1de3350_14, 15, 8;
L_0x1df2fa0 .concat [ 8 15 0 0], L_0x1df2f00, L_0x1df2d50;
L_0x1df3350 .part C4<00000000000000001010001011111010>, 12, 5;
L_0x1df33f0 .part C4<00000000000000001010001011111010>, 11, 1;
L_0x1df34e0 .concat [ 1 4 0 0], L_0x1df33f0, C4<0000>;
L_0x1df35d0 .arith/sum 5, L_0x1df3350, L_0x1df34e0;
v0x1de36d0_14 .array/port v0x1de36d0, 14;
L_0x1df37e0 .part v0x1de36d0_14, 5, 1;
S_0x1dd80d0 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dd7f60;
 .timescale 0 0;
S_0x1dd73a0 .scope generate, "stages[15]" "stages[15]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dd6dc8 .param/l "n" 3 169, +C4<01111>;
v0x1dd7600_0 .net/s "X_shr", 22 0, L_0x1df3b70; 1 drivers
v0x1dd76a0_0 .net/s "Y_shr", 22 0, L_0x1df41f0; 1 drivers
v0x1dd7740_0 .net "Z_sign", 0 0, L_0x1df4ac0; 1 drivers
v0x1dd77e0_0 .net *"_s12", 0 0, L_0x1df3ed0; 1 drivers
v0x1dd7860_0 .net *"_s13", 15 0, L_0x1df3fa0; 1 drivers
v0x1dd7900_0 .net *"_s17", 6 0, L_0x1df4150; 1 drivers
v0x1dd79e0_0 .net *"_s2", 0 0, L_0x1df3880; 1 drivers
v0x1dd7a80_0 .net *"_s22", 3 0, L_0x1df45a0; 1 drivers
v0x1dd7b20_0 .net *"_s25", 0 0, L_0x1df4640; 1 drivers
v0x1dd7bc0_0 .net *"_s26", 3 0, L_0x1df4730; 1 drivers
v0x1dd7c60_0 .net *"_s29", 2 0, C4<000>; 1 drivers
v0x1dd7d00_0 .net *"_s3", 15 0, L_0x1df3920; 1 drivers
v0x1dd7da0_0 .net *"_s7", 6 0, L_0x1df3ad0; 1 drivers
v0x1dd7e40_0 .net "atan", 3 0, L_0x1df48b0; 1 drivers
v0x1de2fb0_15 .array/port v0x1de2fb0, 15;
L_0x1df3880 .part v0x1de2fb0_15, 22, 1;
LS_0x1df3920_0_0 .concat [ 1 1 1 1], L_0x1df3880, L_0x1df3880, L_0x1df3880, L_0x1df3880;
LS_0x1df3920_0_4 .concat [ 1 1 1 1], L_0x1df3880, L_0x1df3880, L_0x1df3880, L_0x1df3880;
LS_0x1df3920_0_8 .concat [ 1 1 1 1], L_0x1df3880, L_0x1df3880, L_0x1df3880, L_0x1df3880;
LS_0x1df3920_0_12 .concat [ 1 1 1 1], L_0x1df3880, L_0x1df3880, L_0x1df3880, L_0x1df3880;
L_0x1df3920 .concat [ 4 4 4 4], LS_0x1df3920_0_0, LS_0x1df3920_0_4, LS_0x1df3920_0_8, LS_0x1df3920_0_12;
L_0x1df3ad0 .part v0x1de2fb0_15, 16, 7;
L_0x1df3b70 .concat [ 7 16 0 0], L_0x1df3ad0, L_0x1df3920;
v0x1de3350_15 .array/port v0x1de3350, 15;
L_0x1df3ed0 .part v0x1de3350_15, 22, 1;
LS_0x1df3fa0_0_0 .concat [ 1 1 1 1], L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0;
LS_0x1df3fa0_0_4 .concat [ 1 1 1 1], L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0;
LS_0x1df3fa0_0_8 .concat [ 1 1 1 1], L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0;
LS_0x1df3fa0_0_12 .concat [ 1 1 1 1], L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0, L_0x1df3ed0;
L_0x1df3fa0 .concat [ 4 4 4 4], LS_0x1df3fa0_0_0, LS_0x1df3fa0_0_4, LS_0x1df3fa0_0_8, LS_0x1df3fa0_0_12;
L_0x1df4150 .part v0x1de3350_15, 16, 7;
L_0x1df41f0 .concat [ 7 16 0 0], L_0x1df4150, L_0x1df3fa0;
L_0x1df45a0 .part C4<00000000000000000101000101111101>, 12, 4;
L_0x1df4640 .part C4<00000000000000000101000101111101>, 11, 1;
L_0x1df4730 .concat [ 1 3 0 0], L_0x1df4640, C4<000>;
L_0x1df48b0 .arith/sum 4, L_0x1df45a0, L_0x1df4730;
v0x1de36d0_15 .array/port v0x1de36d0, 15;
L_0x1df4ac0 .part v0x1de36d0_15, 4, 1;
S_0x1dd7510 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dd73a0;
 .timescale 0 0;
S_0x1dd67e0 .scope generate, "stages[16]" "stages[16]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dd60e8 .param/l "n" 3 169, +C4<010000>;
v0x1dd6a40_0 .net/s "X_shr", 22 0, L_0x1df4e60; 1 drivers
v0x1dd6ae0_0 .net/s "Y_shr", 22 0, L_0x1df54f0; 1 drivers
v0x1dd6b80_0 .net "Z_sign", 0 0, L_0x1df5d30; 1 drivers
v0x1dd6c20_0 .net *"_s12", 0 0, L_0x1df51c0; 1 drivers
v0x1dd6ca0_0 .net *"_s13", 16 0, L_0x1df5290; 1 drivers
v0x1dd6d40_0 .net *"_s17", 5 0, L_0x1df5450; 1 drivers
v0x1dd6e20_0 .net *"_s2", 0 0, L_0x1df4b60; 1 drivers
v0x1dd6ec0_0 .net *"_s22", 2 0, L_0x1df58a0; 1 drivers
v0x1dd6f60_0 .net *"_s25", 0 0, L_0x1df5940; 1 drivers
v0x1dd7000_0 .net *"_s26", 2 0, L_0x1df5a30; 1 drivers
v0x1dd70a0_0 .net *"_s29", 1 0, C4<00>; 1 drivers
v0x1dd7140_0 .net *"_s3", 16 0, L_0x1df4c00; 1 drivers
v0x1dd71e0_0 .net *"_s7", 5 0, L_0x1df4dc0; 1 drivers
v0x1dd7280_0 .net "atan", 2 0, L_0x1df5b20; 1 drivers
v0x1de2fb0_16 .array/port v0x1de2fb0, 16;
L_0x1df4b60 .part v0x1de2fb0_16, 22, 1;
LS_0x1df4c00_0_0 .concat [ 1 1 1 1], L_0x1df4b60, L_0x1df4b60, L_0x1df4b60, L_0x1df4b60;
LS_0x1df4c00_0_4 .concat [ 1 1 1 1], L_0x1df4b60, L_0x1df4b60, L_0x1df4b60, L_0x1df4b60;
LS_0x1df4c00_0_8 .concat [ 1 1 1 1], L_0x1df4b60, L_0x1df4b60, L_0x1df4b60, L_0x1df4b60;
LS_0x1df4c00_0_12 .concat [ 1 1 1 1], L_0x1df4b60, L_0x1df4b60, L_0x1df4b60, L_0x1df4b60;
LS_0x1df4c00_0_16 .concat [ 1 0 0 0], L_0x1df4b60;
LS_0x1df4c00_1_0 .concat [ 4 4 4 4], LS_0x1df4c00_0_0, LS_0x1df4c00_0_4, LS_0x1df4c00_0_8, LS_0x1df4c00_0_12;
LS_0x1df4c00_1_4 .concat [ 1 0 0 0], LS_0x1df4c00_0_16;
L_0x1df4c00 .concat [ 16 1 0 0], LS_0x1df4c00_1_0, LS_0x1df4c00_1_4;
L_0x1df4dc0 .part v0x1de2fb0_16, 17, 6;
L_0x1df4e60 .concat [ 6 17 0 0], L_0x1df4dc0, L_0x1df4c00;
v0x1de3350_16 .array/port v0x1de3350, 16;
L_0x1df51c0 .part v0x1de3350_16, 22, 1;
LS_0x1df5290_0_0 .concat [ 1 1 1 1], L_0x1df51c0, L_0x1df51c0, L_0x1df51c0, L_0x1df51c0;
LS_0x1df5290_0_4 .concat [ 1 1 1 1], L_0x1df51c0, L_0x1df51c0, L_0x1df51c0, L_0x1df51c0;
LS_0x1df5290_0_8 .concat [ 1 1 1 1], L_0x1df51c0, L_0x1df51c0, L_0x1df51c0, L_0x1df51c0;
LS_0x1df5290_0_12 .concat [ 1 1 1 1], L_0x1df51c0, L_0x1df51c0, L_0x1df51c0, L_0x1df51c0;
LS_0x1df5290_0_16 .concat [ 1 0 0 0], L_0x1df51c0;
LS_0x1df5290_1_0 .concat [ 4 4 4 4], LS_0x1df5290_0_0, LS_0x1df5290_0_4, LS_0x1df5290_0_8, LS_0x1df5290_0_12;
LS_0x1df5290_1_4 .concat [ 1 0 0 0], LS_0x1df5290_0_16;
L_0x1df5290 .concat [ 16 1 0 0], LS_0x1df5290_1_0, LS_0x1df5290_1_4;
L_0x1df5450 .part v0x1de3350_16, 17, 6;
L_0x1df54f0 .concat [ 6 17 0 0], L_0x1df5450, L_0x1df5290;
L_0x1df58a0 .part C4<00000000000000000010100010111110>, 12, 3;
L_0x1df5940 .part C4<00000000000000000010100010111110>, 11, 1;
L_0x1df5a30 .concat [ 1 2 0 0], L_0x1df5940, C4<00>;
L_0x1df5b20 .arith/sum 3, L_0x1df58a0, L_0x1df5a30;
v0x1de36d0_16 .array/port v0x1de36d0, 16;
L_0x1df5d30 .part v0x1de36d0_16, 3, 1;
S_0x1dd6950 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dd67e0;
 .timescale 0 0;
S_0x1dd5a90 .scope generate, "stages[17]" "stages[17]" 3 169, 3 169, S_0x1d8f310;
 .timescale 0 0;
P_0x1dd5b88 .param/l "n" 3 169, +C4<010001>;
v0x1dd5d30_0 .net/s "X_shr", 22 0, L_0x1df60d0; 1 drivers
v0x1dd5dd0_0 .net/s "Y_shr", 22 0, L_0x1df6760; 1 drivers
v0x1dd5e70_0 .net "Z_sign", 0 0, L_0x1df6fe0; 1 drivers
v0x1dd5f10_0 .net *"_s12", 0 0, L_0x1df6430; 1 drivers
v0x1dd5fc0_0 .net *"_s13", 17 0, L_0x1df6500; 1 drivers
v0x1dd6060_0 .net *"_s17", 4 0, L_0x1df66c0; 1 drivers
v0x1dd6140_0 .net *"_s2", 0 0, L_0x1df5dd0; 1 drivers
v0x1dd61e0_0 .net *"_s22", 1 0, L_0x1df6b10; 1 drivers
v0x1dd62d0_0 .net *"_s25", 0 0, L_0x1df6bb0; 1 drivers
v0x1dd6370_0 .net *"_s26", 1 0, L_0x1df6ca0; 1 drivers
v0x1dd6470_0 .net *"_s29", 0 0, C4<0>; 1 drivers
v0x1dd6510_0 .net *"_s3", 17 0, L_0x1df5e70; 1 drivers
v0x1dd6620_0 .net *"_s7", 4 0, L_0x1df6030; 1 drivers
v0x1dd66c0_0 .net "atan", 1 0, L_0x1df6e30; 1 drivers
v0x1de2fb0_17 .array/port v0x1de2fb0, 17;
L_0x1df5dd0 .part v0x1de2fb0_17, 22, 1;
LS_0x1df5e70_0_0 .concat [ 1 1 1 1], L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0;
LS_0x1df5e70_0_4 .concat [ 1 1 1 1], L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0;
LS_0x1df5e70_0_8 .concat [ 1 1 1 1], L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0;
LS_0x1df5e70_0_12 .concat [ 1 1 1 1], L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0, L_0x1df5dd0;
LS_0x1df5e70_0_16 .concat [ 1 1 0 0], L_0x1df5dd0, L_0x1df5dd0;
LS_0x1df5e70_1_0 .concat [ 4 4 4 4], LS_0x1df5e70_0_0, LS_0x1df5e70_0_4, LS_0x1df5e70_0_8, LS_0x1df5e70_0_12;
LS_0x1df5e70_1_4 .concat [ 2 0 0 0], LS_0x1df5e70_0_16;
L_0x1df5e70 .concat [ 16 2 0 0], LS_0x1df5e70_1_0, LS_0x1df5e70_1_4;
L_0x1df6030 .part v0x1de2fb0_17, 18, 5;
L_0x1df60d0 .concat [ 5 18 0 0], L_0x1df6030, L_0x1df5e70;
v0x1de3350_17 .array/port v0x1de3350, 17;
L_0x1df6430 .part v0x1de3350_17, 22, 1;
LS_0x1df6500_0_0 .concat [ 1 1 1 1], L_0x1df6430, L_0x1df6430, L_0x1df6430, L_0x1df6430;
LS_0x1df6500_0_4 .concat [ 1 1 1 1], L_0x1df6430, L_0x1df6430, L_0x1df6430, L_0x1df6430;
LS_0x1df6500_0_8 .concat [ 1 1 1 1], L_0x1df6430, L_0x1df6430, L_0x1df6430, L_0x1df6430;
LS_0x1df6500_0_12 .concat [ 1 1 1 1], L_0x1df6430, L_0x1df6430, L_0x1df6430, L_0x1df6430;
LS_0x1df6500_0_16 .concat [ 1 1 0 0], L_0x1df6430, L_0x1df6430;
LS_0x1df6500_1_0 .concat [ 4 4 4 4], LS_0x1df6500_0_0, LS_0x1df6500_0_4, LS_0x1df6500_0_8, LS_0x1df6500_0_12;
LS_0x1df6500_1_4 .concat [ 2 0 0 0], LS_0x1df6500_0_16;
L_0x1df6500 .concat [ 16 2 0 0], LS_0x1df6500_1_0, LS_0x1df6500_1_4;
L_0x1df66c0 .part v0x1de3350_17, 18, 5;
L_0x1df6760 .concat [ 5 18 0 0], L_0x1df66c0, L_0x1df6500;
L_0x1df6b10 .part C4<00000000000000000001010001011111>, 12, 2;
L_0x1df6bb0 .part C4<00000000000000000001010001011111>, 11, 1;
L_0x1df6ca0 .concat [ 1 1 0 0], L_0x1df6bb0, C4<0>;
L_0x1df6e30 .arith/sum 2, L_0x1df6b10, L_0x1df6ca0;
v0x1de36d0_17 .array/port v0x1de36d0, 17;
L_0x1df6fe0 .part v0x1de36d0_17, 2, 1;
S_0x1dd5c40 .scope begin, "angles" "angles" 3 192, 3 192, S_0x1dd5a90;
 .timescale 0 0;
S_0x1dc92c0 .scope generate, "genblk3" "genblk3" 3 208, 3 208, S_0x1d8f310;
 .timescale 0 0;
v0x1d4a430_0 .var/s "rounded_I", 15 0;
v0x1dd59f0_0 .var/s "rounded_Q", 15 0;
E_0x1d48930 .event posedge, v0x1de4350_0;
    .scope S_0x1de23f0;
T_0 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1de2790_0, 1;
    %jmp/0  T_0.0, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1de26f0_0, 23;
    %add 9, 32, 23;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.3, 4;
    %ix/get/s 0, 0, 2;
T_0.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_0.2, 8;
T_0.0 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1de26f0_0, 23;
    %sub 32, 55, 23;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %ix/get/s 0, 0, 2;
T_0.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_0.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_0.2;
T_0.1 ;
    %mov 9, 32, 23; Return false value
T_0.2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_0 ;
    %load/v 8, v0x1de2790_0, 1;
    %jmp/0  T_0.5, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1de2650_0, 23;
    %sub 9, 32, 23;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.8, 4;
    %ix/get/s 0, 0, 2;
T_0.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_0.7, 8;
T_0.5 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1de2650_0, 23;
    %add 32, 55, 23;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.9, 4;
    %ix/get/s 0, 0, 2;
T_0.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_0.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_0.7;
T_0.6 ;
    %mov 9, 32, 23; Return false value
T_0.7 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_1 ;
    %fork t_3, S_0x1de2560;
    %jmp t_2;
    .scope S_0x1de2560;
t_3 ;
    %load/v 8, v0x1de2790_0, 1;
    %jmp/0  T_0.10, 8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.13, 4;
    %ix/get/s 0, 0, 2;
T_0.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
; Save base=9 wid=19 in lookaside.
    %load/v 28, v0x1de2e90_0, 19;
    %add 9, 28, 19;
    %jmp/1  T_0.12, 8;
T_0.10 ; End of true expr.
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.14, 4;
    %ix/get/s 0, 0, 2;
T_0.14 ;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
    %load/avx.p 33, v0x1de36d0, 0;
    %load/avx.p 34, v0x1de36d0, 0;
    %load/avx.p 35, v0x1de36d0, 0;
    %load/avx.p 36, v0x1de36d0, 0;
    %load/avx.p 37, v0x1de36d0, 0;
    %load/avx.p 38, v0x1de36d0, 0;
    %load/avx.p 39, v0x1de36d0, 0;
    %load/avx.p 40, v0x1de36d0, 0;
    %load/avx.p 41, v0x1de36d0, 0;
    %load/avx.p 42, v0x1de36d0, 0;
    %load/avx.p 43, v0x1de36d0, 0;
    %load/avx.p 44, v0x1de36d0, 0;
    %load/avx.p 45, v0x1de36d0, 0;
    %load/avx.p 46, v0x1de36d0, 0;
; Save base=28 wid=19 in lookaside.
    %load/v 47, v0x1de2e90_0, 19;
    %sub 28, 47, 19;
    %jmp/0  T_0.11, 8;
 ; End of false expr.
    %blend  9, 28, 19; Condition unknown.
    %jmp  T_0.12;
T_0.11 ;
    %mov 9, 28, 19; Return false value
T_0.12 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 19, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_4 ;
    %end;
    .scope S_0x1de23f0;
t_2 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1de1830;
T_1 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1de1bd0_0, 1;
    %jmp/0  T_1.0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1de1b30_0, 23;
    %add 9, 32, 23;
    %movi 55, 1, 2;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.3, 4;
    %ix/get/s 0, 55, 2;
T_1.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_1.2, 8;
T_1.0 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1de1b30_0, 23;
    %sub 32, 55, 23;
    %movi 78, 1, 2;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %ix/get/s 0, 78, 2;
T_1.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_1.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_1.2;
T_1.1 ;
    %mov 9, 32, 23; Return false value
T_1.2 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_5 ;
    %load/v 8, v0x1de1bd0_0, 1;
    %jmp/0  T_1.5, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1de1a90_0, 23;
    %sub 9, 32, 23;
    %movi 55, 1, 2;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.8, 4;
    %ix/get/s 0, 55, 2;
T_1.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_1.7, 8;
T_1.5 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1de1a90_0, 23;
    %add 32, 55, 23;
    %movi 78, 1, 2;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.9, 4;
    %ix/get/s 0, 78, 2;
T_1.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_1.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_1.7;
T_1.6 ;
    %mov 9, 32, 23; Return false value
T_1.7 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_6 ;
    %fork t_8, S_0x1de19a0;
    %jmp t_7;
    .scope S_0x1de19a0;
t_8 ;
    %load/v 8, v0x1de1bd0_0, 1;
    %jmp/0  T_1.10, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.13, 4;
    %ix/get/s 0, 0, 2;
T_1.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
; Save base=9 wid=18 in lookaside.
    %load/v 27, v0x1de22d0_0, 18;
    %add 9, 27, 18;
    %jmp/1  T_1.12, 8;
T_1.10 ; End of true expr.
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %ix/get/s 0, 0, 2;
T_1.14 ;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
    %load/avx.p 33, v0x1de36d0, 0;
    %load/avx.p 34, v0x1de36d0, 0;
    %load/avx.p 35, v0x1de36d0, 0;
    %load/avx.p 36, v0x1de36d0, 0;
    %load/avx.p 37, v0x1de36d0, 0;
    %load/avx.p 38, v0x1de36d0, 0;
    %load/avx.p 39, v0x1de36d0, 0;
    %load/avx.p 40, v0x1de36d0, 0;
    %load/avx.p 41, v0x1de36d0, 0;
    %load/avx.p 42, v0x1de36d0, 0;
    %load/avx.p 43, v0x1de36d0, 0;
    %load/avx.p 44, v0x1de36d0, 0;
; Save base=27 wid=18 in lookaside.
    %load/v 45, v0x1de22d0_0, 18;
    %sub 27, 45, 18;
    %jmp/0  T_1.11, 8;
 ; End of false expr.
    %blend  9, 27, 18; Condition unknown.
    %jmp  T_1.12;
T_1.11 ;
    %mov 9, 27, 18; Return false value
T_1.12 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 18, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_9 ;
    %end;
    .scope S_0x1de1830;
t_7 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1de0c70;
T_2 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1de1010_0, 1;
    %jmp/0  T_2.0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1de0f70_0, 23;
    %add 9, 32, 23;
    %movi 55, 2, 3;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.3, 4;
    %ix/get/s 0, 55, 3;
T_2.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_2.2, 8;
T_2.0 ; End of true expr.
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1de0f70_0, 23;
    %sub 32, 55, 23;
    %movi 78, 2, 3;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.4, 4;
    %ix/get/s 0, 78, 3;
T_2.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_2.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_2.2;
T_2.1 ;
    %mov 9, 32, 23; Return false value
T_2.2 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_10 ;
    %load/v 8, v0x1de1010_0, 1;
    %jmp/0  T_2.5, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1de0ed0_0, 23;
    %sub 9, 32, 23;
    %movi 55, 2, 3;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.8, 4;
    %ix/get/s 0, 55, 3;
T_2.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_2.7, 8;
T_2.5 ; End of true expr.
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1de0ed0_0, 23;
    %add 32, 55, 23;
    %movi 78, 2, 3;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.9, 4;
    %ix/get/s 0, 78, 3;
T_2.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_2.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_2.7;
T_2.6 ;
    %mov 9, 32, 23; Return false value
T_2.7 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_11 ;
    %fork t_13, S_0x1de0de0;
    %jmp t_12;
    .scope S_0x1de0de0;
t_13 ;
    %load/v 8, v0x1de1010_0, 1;
    %jmp/0  T_2.10, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.13, 4;
    %ix/get/s 0, 0, 2;
T_2.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
; Save base=9 wid=17 in lookaside.
    %load/v 26, v0x1de1710_0, 17;
    %add 9, 26, 17;
    %jmp/1  T_2.12, 8;
T_2.10 ; End of true expr.
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.14, 4;
    %ix/get/s 0, 0, 2;
T_2.14 ;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
    %load/avx.p 33, v0x1de36d0, 0;
    %load/avx.p 34, v0x1de36d0, 0;
    %load/avx.p 35, v0x1de36d0, 0;
    %load/avx.p 36, v0x1de36d0, 0;
    %load/avx.p 37, v0x1de36d0, 0;
    %load/avx.p 38, v0x1de36d0, 0;
    %load/avx.p 39, v0x1de36d0, 0;
    %load/avx.p 40, v0x1de36d0, 0;
    %load/avx.p 41, v0x1de36d0, 0;
    %load/avx.p 42, v0x1de36d0, 0;
; Save base=26 wid=17 in lookaside.
    %load/v 43, v0x1de1710_0, 17;
    %sub 26, 43, 17;
    %jmp/0  T_2.11, 8;
 ; End of false expr.
    %blend  9, 26, 17; Condition unknown.
    %jmp  T_2.12;
T_2.11 ;
    %mov 9, 26, 17; Return false value
T_2.12 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 17, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_14 ;
    %end;
    .scope S_0x1de0c70;
t_12 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1de00b0;
T_3 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1de0450_0, 1;
    %jmp/0  T_3.0, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1de03b0_0, 23;
    %add 9, 32, 23;
    %movi 55, 3, 3;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.3, 4;
    %ix/get/s 0, 55, 3;
T_3.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1de03b0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 3, 3;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.4, 4;
    %ix/get/s 0, 78, 3;
T_3.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 32, 23; Return false value
T_3.2 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_15 ;
    %load/v 8, v0x1de0450_0, 1;
    %jmp/0  T_3.5, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1de0310_0, 23;
    %sub 9, 32, 23;
    %movi 55, 3, 3;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %ix/get/s 0, 55, 3;
T_3.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_3.7, 8;
T_3.5 ; End of true expr.
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1de0310_0, 23;
    %add 32, 55, 23;
    %movi 78, 3, 3;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.9, 4;
    %ix/get/s 0, 78, 3;
T_3.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_3.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_3.7;
T_3.6 ;
    %mov 9, 32, 23; Return false value
T_3.7 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_16 ;
    %fork t_18, S_0x1de0220;
    %jmp t_17;
    .scope S_0x1de0220;
t_18 ;
    %load/v 8, v0x1de0450_0, 1;
    %jmp/0  T_3.10, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.13, 4;
    %ix/get/s 0, 0, 2;
T_3.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
; Save base=9 wid=16 in lookaside.
    %load/v 25, v0x1de0b50_0, 16;
    %add 9, 25, 16;
    %jmp/1  T_3.12, 8;
T_3.10 ; End of true expr.
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.14, 4;
    %ix/get/s 0, 0, 2;
T_3.14 ;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
    %load/avx.p 33, v0x1de36d0, 0;
    %load/avx.p 34, v0x1de36d0, 0;
    %load/avx.p 35, v0x1de36d0, 0;
    %load/avx.p 36, v0x1de36d0, 0;
    %load/avx.p 37, v0x1de36d0, 0;
    %load/avx.p 38, v0x1de36d0, 0;
    %load/avx.p 39, v0x1de36d0, 0;
    %load/avx.p 40, v0x1de36d0, 0;
; Save base=25 wid=16 in lookaside.
    %load/v 41, v0x1de0b50_0, 16;
    %sub 25, 41, 16;
    %jmp/0  T_3.11, 8;
 ; End of false expr.
    %blend  9, 25, 16; Condition unknown.
    %jmp  T_3.12;
T_3.11 ;
    %mov 9, 25, 16; Return false value
T_3.12 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_19 ;
    %end;
    .scope S_0x1de00b0;
t_17 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ddf4f0;
T_4 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1ddf890_0, 1;
    %jmp/0  T_4.0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1ddf7f0_0, 23;
    %add 9, 32, 23;
    %movi 55, 4, 4;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.3, 4;
    %ix/get/s 0, 55, 4;
T_4.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_4.2, 8;
T_4.0 ; End of true expr.
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1ddf7f0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 4, 4;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.4, 4;
    %ix/get/s 0, 78, 4;
T_4.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_4.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_4.2;
T_4.1 ;
    %mov 9, 32, 23; Return false value
T_4.2 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_20 ;
    %load/v 8, v0x1ddf890_0, 1;
    %jmp/0  T_4.5, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1ddf750_0, 23;
    %sub 9, 32, 23;
    %movi 55, 4, 4;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.8, 4;
    %ix/get/s 0, 55, 4;
T_4.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_4.7, 8;
T_4.5 ; End of true expr.
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1ddf750_0, 23;
    %add 32, 55, 23;
    %movi 78, 4, 4;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.9, 4;
    %ix/get/s 0, 78, 4;
T_4.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_4.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_4.7;
T_4.6 ;
    %mov 9, 32, 23; Return false value
T_4.7 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_21 ;
    %fork t_23, S_0x1ddf660;
    %jmp t_22;
    .scope S_0x1ddf660;
t_23 ;
    %load/v 8, v0x1ddf890_0, 1;
    %jmp/0  T_4.10, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.13, 4;
    %ix/get/s 0, 0, 2;
T_4.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
; Save base=9 wid=15 in lookaside.
    %load/v 24, v0x1ddff90_0, 15;
    %add 9, 24, 15;
    %jmp/1  T_4.12, 8;
T_4.10 ; End of true expr.
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.14, 4;
    %ix/get/s 0, 0, 2;
T_4.14 ;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
    %load/avx.p 33, v0x1de36d0, 0;
    %load/avx.p 34, v0x1de36d0, 0;
    %load/avx.p 35, v0x1de36d0, 0;
    %load/avx.p 36, v0x1de36d0, 0;
    %load/avx.p 37, v0x1de36d0, 0;
    %load/avx.p 38, v0x1de36d0, 0;
; Save base=24 wid=15 in lookaside.
    %load/v 39, v0x1ddff90_0, 15;
    %sub 24, 39, 15;
    %jmp/0  T_4.11, 8;
 ; End of false expr.
    %blend  9, 24, 15; Condition unknown.
    %jmp  T_4.12;
T_4.11 ;
    %mov 9, 24, 15; Return false value
T_4.12 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 15, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_24 ;
    %end;
    .scope S_0x1ddf4f0;
t_22 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dde930;
T_5 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1ddecd0_0, 1;
    %jmp/0  T_5.0, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1ddec30_0, 23;
    %add 9, 32, 23;
    %movi 55, 5, 4;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.3, 4;
    %ix/get/s 0, 55, 4;
T_5.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1ddec30_0, 23;
    %sub 32, 55, 23;
    %movi 78, 5, 4;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.4, 4;
    %ix/get/s 0, 78, 4;
T_5.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 32, 23; Return false value
T_5.2 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_25 ;
    %load/v 8, v0x1ddecd0_0, 1;
    %jmp/0  T_5.5, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1ddeb90_0, 23;
    %sub 9, 32, 23;
    %movi 55, 5, 4;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.8, 4;
    %ix/get/s 0, 55, 4;
T_5.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_5.7, 8;
T_5.5 ; End of true expr.
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1ddeb90_0, 23;
    %add 32, 55, 23;
    %movi 78, 5, 4;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.9, 4;
    %ix/get/s 0, 78, 4;
T_5.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_5.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_5.7;
T_5.6 ;
    %mov 9, 32, 23; Return false value
T_5.7 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_26 ;
    %fork t_28, S_0x1ddeaa0;
    %jmp t_27;
    .scope S_0x1ddeaa0;
t_28 ;
    %load/v 8, v0x1ddecd0_0, 1;
    %jmp/0  T_5.10, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.13, 4;
    %ix/get/s 0, 0, 2;
T_5.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
; Save base=9 wid=14 in lookaside.
    %load/v 23, v0x1ddf3d0_0, 14;
    %add 9, 23, 14;
    %jmp/1  T_5.12, 8;
T_5.10 ; End of true expr.
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_5.14, 4;
    %ix/get/s 0, 0, 2;
T_5.14 ;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
    %load/avx.p 33, v0x1de36d0, 0;
    %load/avx.p 34, v0x1de36d0, 0;
    %load/avx.p 35, v0x1de36d0, 0;
    %load/avx.p 36, v0x1de36d0, 0;
; Save base=23 wid=14 in lookaside.
    %load/v 37, v0x1ddf3d0_0, 14;
    %sub 23, 37, 14;
    %jmp/0  T_5.11, 8;
 ; End of false expr.
    %blend  9, 23, 14; Condition unknown.
    %jmp  T_5.12;
T_5.11 ;
    %mov 9, 23, 14; Return false value
T_5.12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 14, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_29 ;
    %end;
    .scope S_0x1dde930;
t_27 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1dddd70;
T_6 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dde110_0, 1;
    %jmp/0  T_6.0, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dde070_0, 23;
    %add 9, 32, 23;
    %movi 55, 6, 4;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.3, 4;
    %ix/get/s 0, 55, 4;
T_6.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_6.2, 8;
T_6.0 ; End of true expr.
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dde070_0, 23;
    %sub 32, 55, 23;
    %movi 78, 6, 4;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.4, 4;
    %ix/get/s 0, 78, 4;
T_6.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_6.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_6.2;
T_6.1 ;
    %mov 9, 32, 23; Return false value
T_6.2 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_30 ;
    %load/v 8, v0x1dde110_0, 1;
    %jmp/0  T_6.5, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dddfd0_0, 23;
    %sub 9, 32, 23;
    %movi 55, 6, 4;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.8, 4;
    %ix/get/s 0, 55, 4;
T_6.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_6.7, 8;
T_6.5 ; End of true expr.
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dddfd0_0, 23;
    %add 32, 55, 23;
    %movi 78, 6, 4;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.9, 4;
    %ix/get/s 0, 78, 4;
T_6.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_6.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_6.7;
T_6.6 ;
    %mov 9, 32, 23; Return false value
T_6.7 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_31 ;
    %fork t_33, S_0x1dddee0;
    %jmp t_32;
    .scope S_0x1dddee0;
t_33 ;
    %load/v 8, v0x1dde110_0, 1;
    %jmp/0  T_6.10, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.13, 4;
    %ix/get/s 0, 0, 2;
T_6.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
; Save base=9 wid=13 in lookaside.
    %load/v 22, v0x1dde810_0, 13;
    %add 9, 22, 13;
    %jmp/1  T_6.12, 8;
T_6.10 ; End of true expr.
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.14, 4;
    %ix/get/s 0, 0, 2;
T_6.14 ;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
    %load/avx.p 33, v0x1de36d0, 0;
    %load/avx.p 34, v0x1de36d0, 0;
; Save base=22 wid=13 in lookaside.
    %load/v 35, v0x1dde810_0, 13;
    %sub 22, 35, 13;
    %jmp/0  T_6.11, 8;
 ; End of false expr.
    %blend  9, 22, 13; Condition unknown.
    %jmp  T_6.12;
T_6.11 ;
    %mov 9, 22, 13; Return false value
T_6.12 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 13, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_34 ;
    %end;
    .scope S_0x1dddd70;
t_32 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ddd1b0;
T_7 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1ddd550_0, 1;
    %jmp/0  T_7.0, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1ddd4b0_0, 23;
    %add 9, 32, 23;
    %movi 55, 7, 4;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.3, 4;
    %ix/get/s 0, 55, 4;
T_7.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1ddd4b0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 7, 4;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.4, 4;
    %ix/get/s 0, 78, 4;
T_7.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 32, 23; Return false value
T_7.2 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_35 ;
    %load/v 8, v0x1ddd550_0, 1;
    %jmp/0  T_7.5, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1ddd410_0, 23;
    %sub 9, 32, 23;
    %movi 55, 7, 4;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.8, 4;
    %ix/get/s 0, 55, 4;
T_7.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_7.7, 8;
T_7.5 ; End of true expr.
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1ddd410_0, 23;
    %add 32, 55, 23;
    %movi 78, 7, 4;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.9, 4;
    %ix/get/s 0, 78, 4;
T_7.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_7.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_7.7;
T_7.6 ;
    %mov 9, 32, 23; Return false value
T_7.7 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_36 ;
    %fork t_38, S_0x1ddd320;
    %jmp t_37;
    .scope S_0x1ddd320;
t_38 ;
    %load/v 8, v0x1ddd550_0, 1;
    %jmp/0  T_7.10, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.13, 4;
    %ix/get/s 0, 0, 2;
T_7.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
; Save base=9 wid=12 in lookaside.
    %load/v 21, v0x1dddc50_0, 12;
    %add 9, 21, 12;
    %jmp/1  T_7.12, 8;
T_7.10 ; End of true expr.
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.14, 4;
    %ix/get/s 0, 0, 2;
T_7.14 ;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
    %load/avx.p 31, v0x1de36d0, 0;
    %load/avx.p 32, v0x1de36d0, 0;
; Save base=21 wid=12 in lookaside.
    %load/v 33, v0x1dddc50_0, 12;
    %sub 21, 33, 12;
    %jmp/0  T_7.11, 8;
 ; End of false expr.
    %blend  9, 21, 12; Condition unknown.
    %jmp  T_7.12;
T_7.11 ;
    %mov 9, 21, 12; Return false value
T_7.12 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 12, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_39 ;
    %end;
    .scope S_0x1ddd1b0;
t_37 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ddc5f0;
T_8 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1ddc990_0, 1;
    %jmp/0  T_8.0, 8;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1ddc8f0_0, 23;
    %add 9, 32, 23;
    %movi 55, 8, 5;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.3, 4;
    %ix/get/s 0, 55, 5;
T_8.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_8.2, 8;
T_8.0 ; End of true expr.
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1ddc8f0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 8, 5;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.4, 4;
    %ix/get/s 0, 78, 5;
T_8.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_8.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_8.2;
T_8.1 ;
    %mov 9, 32, 23; Return false value
T_8.2 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_40 ;
    %load/v 8, v0x1ddc990_0, 1;
    %jmp/0  T_8.5, 8;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1ddc850_0, 23;
    %sub 9, 32, 23;
    %movi 55, 8, 5;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.8, 4;
    %ix/get/s 0, 55, 5;
T_8.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_8.7, 8;
T_8.5 ; End of true expr.
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1ddc850_0, 23;
    %add 32, 55, 23;
    %movi 78, 8, 5;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.9, 4;
    %ix/get/s 0, 78, 5;
T_8.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_8.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_8.7;
T_8.6 ;
    %mov 9, 32, 23; Return false value
T_8.7 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_41 ;
    %fork t_43, S_0x1ddc760;
    %jmp t_42;
    .scope S_0x1ddc760;
t_43 ;
    %load/v 8, v0x1ddc990_0, 1;
    %jmp/0  T_8.10, 8;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.13, 4;
    %ix/get/s 0, 0, 2;
T_8.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
; Save base=9 wid=11 in lookaside.
    %load/v 20, v0x1ddd090_0, 11;
    %add 9, 20, 11;
    %jmp/1  T_8.12, 8;
T_8.10 ; End of true expr.
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.14, 4;
    %ix/get/s 0, 0, 2;
T_8.14 ;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
    %load/avx.p 29, v0x1de36d0, 0;
    %load/avx.p 30, v0x1de36d0, 0;
; Save base=20 wid=11 in lookaside.
    %load/v 31, v0x1ddd090_0, 11;
    %sub 20, 31, 11;
    %jmp/0  T_8.11, 8;
 ; End of false expr.
    %blend  9, 20, 11; Condition unknown.
    %jmp  T_8.12;
T_8.11 ;
    %mov 9, 20, 11; Return false value
T_8.12 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 11, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_44 ;
    %end;
    .scope S_0x1ddc5f0;
t_42 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1ddba30;
T_9 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1ddbdd0_0, 1;
    %jmp/0  T_9.0, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1ddbd30_0, 23;
    %add 9, 32, 23;
    %movi 55, 9, 5;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.3, 4;
    %ix/get/s 0, 55, 5;
T_9.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_9.2, 8;
T_9.0 ; End of true expr.
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1ddbd30_0, 23;
    %sub 32, 55, 23;
    %movi 78, 9, 5;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.4, 4;
    %ix/get/s 0, 78, 5;
T_9.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_9.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_9.2;
T_9.1 ;
    %mov 9, 32, 23; Return false value
T_9.2 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_45 ;
    %load/v 8, v0x1ddbdd0_0, 1;
    %jmp/0  T_9.5, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1ddbc90_0, 23;
    %sub 9, 32, 23;
    %movi 55, 9, 5;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.8, 4;
    %ix/get/s 0, 55, 5;
T_9.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_9.7, 8;
T_9.5 ; End of true expr.
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1ddbc90_0, 23;
    %add 32, 55, 23;
    %movi 78, 9, 5;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.9, 4;
    %ix/get/s 0, 78, 5;
T_9.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_9.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_9.7;
T_9.6 ;
    %mov 9, 32, 23; Return false value
T_9.7 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_46 ;
    %fork t_48, S_0x1ddbba0;
    %jmp t_47;
    .scope S_0x1ddbba0;
t_48 ;
    %load/v 8, v0x1ddbdd0_0, 1;
    %jmp/0  T_9.10, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.13, 4;
    %ix/get/s 0, 0, 2;
T_9.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
; Save base=9 wid=10 in lookaside.
    %load/v 19, v0x1ddc4d0_0, 10;
    %add 9, 19, 10;
    %jmp/1  T_9.12, 8;
T_9.10 ; End of true expr.
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.14, 4;
    %ix/get/s 0, 0, 2;
T_9.14 ;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
    %load/avx.p 27, v0x1de36d0, 0;
    %load/avx.p 28, v0x1de36d0, 0;
; Save base=19 wid=10 in lookaside.
    %load/v 29, v0x1ddc4d0_0, 10;
    %sub 19, 29, 10;
    %jmp/0  T_9.11, 8;
 ; End of false expr.
    %blend  9, 19, 10; Condition unknown.
    %jmp  T_9.12;
T_9.11 ;
    %mov 9, 19, 10; Return false value
T_9.12 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 10, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_49 ;
    %end;
    .scope S_0x1ddba30;
t_47 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1ddae70;
T_10 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1ddb210_0, 1;
    %jmp/0  T_10.0, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1ddb170_0, 23;
    %add 9, 32, 23;
    %movi 55, 10, 5;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.3, 4;
    %ix/get/s 0, 55, 5;
T_10.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_10.2, 8;
T_10.0 ; End of true expr.
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1ddb170_0, 23;
    %sub 32, 55, 23;
    %movi 78, 10, 5;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.4, 4;
    %ix/get/s 0, 78, 5;
T_10.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_10.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_10.2;
T_10.1 ;
    %mov 9, 32, 23; Return false value
T_10.2 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_50 ;
    %load/v 8, v0x1ddb210_0, 1;
    %jmp/0  T_10.5, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1ddb0d0_0, 23;
    %sub 9, 32, 23;
    %movi 55, 10, 5;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.8, 4;
    %ix/get/s 0, 55, 5;
T_10.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_10.7, 8;
T_10.5 ; End of true expr.
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1ddb0d0_0, 23;
    %add 32, 55, 23;
    %movi 78, 10, 5;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.9, 4;
    %ix/get/s 0, 78, 5;
T_10.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_10.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_10.7;
T_10.6 ;
    %mov 9, 32, 23; Return false value
T_10.7 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_51 ;
    %fork t_53, S_0x1ddafe0;
    %jmp t_52;
    .scope S_0x1ddafe0;
t_53 ;
    %load/v 8, v0x1ddb210_0, 1;
    %jmp/0  T_10.10, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.13, 4;
    %ix/get/s 0, 0, 2;
T_10.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
; Save base=9 wid=9 in lookaside.
    %load/v 18, v0x1ddb910_0, 9;
    %add 9, 18, 9;
    %jmp/1  T_10.12, 8;
T_10.10 ; End of true expr.
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.14, 4;
    %ix/get/s 0, 0, 2;
T_10.14 ;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
    %load/avx.p 25, v0x1de36d0, 0;
    %load/avx.p 26, v0x1de36d0, 0;
; Save base=18 wid=9 in lookaside.
    %load/v 27, v0x1ddb910_0, 9;
    %sub 18, 27, 9;
    %jmp/0  T_10.11, 8;
 ; End of false expr.
    %blend  9, 18, 9; Condition unknown.
    %jmp  T_10.12;
T_10.11 ;
    %mov 9, 18, 9; Return false value
T_10.12 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 9, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_54 ;
    %end;
    .scope S_0x1ddae70;
t_52 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1dda220;
T_11 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dda600_0, 1;
    %jmp/0  T_11.0, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dda560_0, 23;
    %add 9, 32, 23;
    %movi 55, 11, 5;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.3, 4;
    %ix/get/s 0, 55, 5;
T_11.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_11.2, 8;
T_11.0 ; End of true expr.
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dda560_0, 23;
    %sub 32, 55, 23;
    %movi 78, 11, 5;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.4, 4;
    %ix/get/s 0, 78, 5;
T_11.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_11.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_11.2;
T_11.1 ;
    %mov 9, 32, 23; Return false value
T_11.2 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_55 ;
    %load/v 8, v0x1dda600_0, 1;
    %jmp/0  T_11.5, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dda4a0_0, 23;
    %sub 9, 32, 23;
    %movi 55, 11, 5;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.8, 4;
    %ix/get/s 0, 55, 5;
T_11.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_11.7, 8;
T_11.5 ; End of true expr.
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dda4a0_0, 23;
    %add 32, 55, 23;
    %movi 78, 11, 5;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.9, 4;
    %ix/get/s 0, 78, 5;
T_11.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_11.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_11.7;
T_11.6 ;
    %mov 9, 32, 23; Return false value
T_11.7 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_56 ;
    %fork t_58, S_0x1dda3b0;
    %jmp t_57;
    .scope S_0x1dda3b0;
t_58 ;
    %load/v 8, v0x1dda600_0, 1;
    %jmp/0  T_11.10, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.13, 4;
    %ix/get/s 0, 0, 2;
T_11.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
; Save base=9 wid=8 in lookaside.
    %load/v 17, v0x1ddad50_0, 8;
    %add 9, 17, 8;
    %jmp/1  T_11.12, 8;
T_11.10 ; End of true expr.
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.14, 4;
    %ix/get/s 0, 0, 2;
T_11.14 ;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
    %load/avx.p 23, v0x1de36d0, 0;
    %load/avx.p 24, v0x1de36d0, 0;
; Save base=17 wid=8 in lookaside.
    %load/v 25, v0x1ddad50_0, 8;
    %sub 17, 25, 8;
    %jmp/0  T_11.11, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_11.12;
T_11.11 ;
    %mov 9, 17, 8; Return false value
T_11.12 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_59 ;
    %end;
    .scope S_0x1dda220;
t_57 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1dd96e0;
T_12 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dd9a80_0, 1;
    %jmp/0  T_12.0, 8;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dd99e0_0, 23;
    %add 9, 32, 23;
    %movi 55, 12, 5;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.3, 4;
    %ix/get/s 0, 55, 5;
T_12.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_12.2, 8;
T_12.0 ; End of true expr.
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dd99e0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 12, 5;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.4, 4;
    %ix/get/s 0, 78, 5;
T_12.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_12.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_12.2;
T_12.1 ;
    %mov 9, 32, 23; Return false value
T_12.2 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_60 ;
    %load/v 8, v0x1dd9a80_0, 1;
    %jmp/0  T_12.5, 8;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dd9940_0, 23;
    %sub 9, 32, 23;
    %movi 55, 12, 5;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.8, 4;
    %ix/get/s 0, 55, 5;
T_12.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_12.7, 8;
T_12.5 ; End of true expr.
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dd9940_0, 23;
    %add 32, 55, 23;
    %movi 78, 12, 5;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.9, 4;
    %ix/get/s 0, 78, 5;
T_12.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_12.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_12.7;
T_12.6 ;
    %mov 9, 32, 23; Return false value
T_12.7 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_61 ;
    %fork t_63, S_0x1dd9850;
    %jmp t_62;
    .scope S_0x1dd9850;
t_63 ;
    %load/v 8, v0x1dd9a80_0, 1;
    %jmp/0  T_12.10, 8;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.13, 4;
    %ix/get/s 0, 0, 2;
T_12.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
; Save base=9 wid=7 in lookaside.
    %load/v 16, v0x1dda120_0, 7;
    %add 9, 16, 7;
    %jmp/1  T_12.12, 8;
T_12.10 ; End of true expr.
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.14, 4;
    %ix/get/s 0, 0, 2;
T_12.14 ;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
    %load/avx.p 21, v0x1de36d0, 0;
    %load/avx.p 22, v0x1de36d0, 0;
; Save base=16 wid=7 in lookaside.
    %load/v 23, v0x1dda120_0, 7;
    %sub 16, 23, 7;
    %jmp/0  T_12.11, 8;
 ; End of false expr.
    %blend  9, 16, 7; Condition unknown.
    %jmp  T_12.12;
T_12.11 ;
    %mov 9, 16, 7; Return false value
T_12.12 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 7, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_64 ;
    %end;
    .scope S_0x1dd96e0;
t_62 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1dd8b20;
T_13 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dd8ec0_0, 1;
    %jmp/0  T_13.0, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dd8e20_0, 23;
    %add 9, 32, 23;
    %movi 55, 13, 5;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.3, 4;
    %ix/get/s 0, 55, 5;
T_13.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_13.2, 8;
T_13.0 ; End of true expr.
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dd8e20_0, 23;
    %sub 32, 55, 23;
    %movi 78, 13, 5;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.4, 4;
    %ix/get/s 0, 78, 5;
T_13.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_13.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_13.2;
T_13.1 ;
    %mov 9, 32, 23; Return false value
T_13.2 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_65 ;
    %load/v 8, v0x1dd8ec0_0, 1;
    %jmp/0  T_13.5, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dd8d80_0, 23;
    %sub 9, 32, 23;
    %movi 55, 13, 5;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.8, 4;
    %ix/get/s 0, 55, 5;
T_13.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_13.7, 8;
T_13.5 ; End of true expr.
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dd8d80_0, 23;
    %add 32, 55, 23;
    %movi 78, 13, 5;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.9, 4;
    %ix/get/s 0, 78, 5;
T_13.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_13.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_13.7;
T_13.6 ;
    %mov 9, 32, 23; Return false value
T_13.7 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_66 ;
    %fork t_68, S_0x1dd8c90;
    %jmp t_67;
    .scope S_0x1dd8c90;
t_68 ;
    %load/v 8, v0x1dd8ec0_0, 1;
    %jmp/0  T_13.10, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.13, 4;
    %ix/get/s 0, 0, 2;
T_13.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
; Save base=9 wid=6 in lookaside.
    %load/v 15, v0x1dd95c0_0, 6;
    %add 9, 15, 6;
    %jmp/1  T_13.12, 8;
T_13.10 ; End of true expr.
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.14, 4;
    %ix/get/s 0, 0, 2;
T_13.14 ;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
    %load/avx.p 19, v0x1de36d0, 0;
    %load/avx.p 20, v0x1de36d0, 0;
; Save base=15 wid=6 in lookaside.
    %load/v 21, v0x1dd95c0_0, 6;
    %sub 15, 21, 6;
    %jmp/0  T_13.11, 8;
 ; End of false expr.
    %blend  9, 15, 6; Condition unknown.
    %jmp  T_13.12;
T_13.11 ;
    %mov 9, 15, 6; Return false value
T_13.12 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_69 ;
    %end;
    .scope S_0x1dd8b20;
t_67 %join;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1dd7f60;
T_14 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dd8300_0, 1;
    %jmp/0  T_14.0, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dd8260_0, 23;
    %add 9, 32, 23;
    %movi 55, 14, 5;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.3, 4;
    %ix/get/s 0, 55, 5;
T_14.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_14.2, 8;
T_14.0 ; End of true expr.
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dd8260_0, 23;
    %sub 32, 55, 23;
    %movi 78, 14, 5;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %ix/get/s 0, 78, 5;
T_14.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_14.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_14.2;
T_14.1 ;
    %mov 9, 32, 23; Return false value
T_14.2 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_70 ;
    %load/v 8, v0x1dd8300_0, 1;
    %jmp/0  T_14.5, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dd81c0_0, 23;
    %sub 9, 32, 23;
    %movi 55, 14, 5;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.8, 4;
    %ix/get/s 0, 55, 5;
T_14.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_14.7, 8;
T_14.5 ; End of true expr.
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dd81c0_0, 23;
    %add 32, 55, 23;
    %movi 78, 14, 5;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.9, 4;
    %ix/get/s 0, 78, 5;
T_14.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_14.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_14.7;
T_14.6 ;
    %mov 9, 32, 23; Return false value
T_14.7 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_71 ;
    %fork t_73, S_0x1dd80d0;
    %jmp t_72;
    .scope S_0x1dd80d0;
t_73 ;
    %load/v 8, v0x1dd8300_0, 1;
    %jmp/0  T_14.10, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.13, 4;
    %ix/get/s 0, 0, 2;
T_14.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
; Save base=9 wid=5 in lookaside.
    %load/v 14, v0x1dd8a00_0, 5;
    %add 9, 14, 5;
    %jmp/1  T_14.12, 8;
T_14.10 ; End of true expr.
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.14, 4;
    %ix/get/s 0, 0, 2;
T_14.14 ;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
    %load/avx.p 17, v0x1de36d0, 0;
    %load/avx.p 18, v0x1de36d0, 0;
; Save base=14 wid=5 in lookaside.
    %load/v 19, v0x1dd8a00_0, 5;
    %sub 14, 19, 5;
    %jmp/0  T_14.11, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_14.12;
T_14.11 ;
    %mov 9, 14, 5; Return false value
T_14.12 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 5, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_74 ;
    %end;
    .scope S_0x1dd7f60;
t_72 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1dd73a0;
T_15 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dd7740_0, 1;
    %jmp/0  T_15.0, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dd76a0_0, 23;
    %add 9, 32, 23;
    %movi 55, 15, 5;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.3, 4;
    %ix/get/s 0, 55, 5;
T_15.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_15.2, 8;
T_15.0 ; End of true expr.
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dd76a0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 15, 5;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.4, 4;
    %ix/get/s 0, 78, 5;
T_15.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_15.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_15.2;
T_15.1 ;
    %mov 9, 32, 23; Return false value
T_15.2 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_75 ;
    %load/v 8, v0x1dd7740_0, 1;
    %jmp/0  T_15.5, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dd7600_0, 23;
    %sub 9, 32, 23;
    %movi 55, 15, 5;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.8, 4;
    %ix/get/s 0, 55, 5;
T_15.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_15.7, 8;
T_15.5 ; End of true expr.
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dd7600_0, 23;
    %add 32, 55, 23;
    %movi 78, 15, 5;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.9, 4;
    %ix/get/s 0, 78, 5;
T_15.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_15.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_15.7;
T_15.6 ;
    %mov 9, 32, 23; Return false value
T_15.7 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_76 ;
    %fork t_78, S_0x1dd7510;
    %jmp t_77;
    .scope S_0x1dd7510;
t_78 ;
    %load/v 8, v0x1dd7740_0, 1;
    %jmp/0  T_15.10, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.13, 4;
    %ix/get/s 0, 0, 2;
T_15.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
    %load/avx.p 12, v0x1de36d0, 0;
; Save base=9 wid=4 in lookaside.
    %load/v 13, v0x1dd7e40_0, 4;
    %add 9, 13, 4;
    %jmp/1  T_15.12, 8;
T_15.10 ; End of true expr.
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.14, 4;
    %ix/get/s 0, 0, 2;
T_15.14 ;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
    %load/avx.p 15, v0x1de36d0, 0;
    %load/avx.p 16, v0x1de36d0, 0;
; Save base=13 wid=4 in lookaside.
    %load/v 17, v0x1dd7e40_0, 4;
    %sub 13, 17, 4;
    %jmp/0  T_15.11, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_15.12;
T_15.11 ;
    %mov 9, 13, 4; Return false value
T_15.12 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 4, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_79 ;
    %end;
    .scope S_0x1dd73a0;
t_77 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1dd67e0;
T_16 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dd6b80_0, 1;
    %jmp/0  T_16.0, 8;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dd6ae0_0, 23;
    %add 9, 32, 23;
    %movi 55, 16, 6;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.3, 4;
    %ix/get/s 0, 55, 6;
T_16.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_16.2, 8;
T_16.0 ; End of true expr.
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dd6ae0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 16, 6;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.4, 4;
    %ix/get/s 0, 78, 6;
T_16.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_16.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_16.2;
T_16.1 ;
    %mov 9, 32, 23; Return false value
T_16.2 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_80 ;
    %load/v 8, v0x1dd6b80_0, 1;
    %jmp/0  T_16.5, 8;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dd6a40_0, 23;
    %sub 9, 32, 23;
    %movi 55, 16, 6;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.8, 4;
    %ix/get/s 0, 55, 6;
T_16.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_16.7, 8;
T_16.5 ; End of true expr.
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dd6a40_0, 23;
    %add 32, 55, 23;
    %movi 78, 16, 6;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.9, 4;
    %ix/get/s 0, 78, 6;
T_16.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_16.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_16.7;
T_16.6 ;
    %mov 9, 32, 23; Return false value
T_16.7 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_81 ;
    %fork t_83, S_0x1dd6950;
    %jmp t_82;
    .scope S_0x1dd6950;
t_83 ;
    %load/v 8, v0x1dd6b80_0, 1;
    %jmp/0  T_16.10, 8;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.13, 4;
    %ix/get/s 0, 0, 2;
T_16.13 ;
    %load/avx.p 9, v0x1de36d0, 0;
    %load/avx.p 10, v0x1de36d0, 0;
    %load/avx.p 11, v0x1de36d0, 0;
; Save base=9 wid=3 in lookaside.
    %load/v 12, v0x1dd7280_0, 3;
    %add 9, 12, 3;
    %jmp/1  T_16.12, 8;
T_16.10 ; End of true expr.
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.14, 4;
    %ix/get/s 0, 0, 2;
T_16.14 ;
    %load/avx.p 12, v0x1de36d0, 0;
    %load/avx.p 13, v0x1de36d0, 0;
    %load/avx.p 14, v0x1de36d0, 0;
; Save base=12 wid=3 in lookaside.
    %load/v 15, v0x1dd7280_0, 3;
    %sub 12, 15, 3;
    %jmp/0  T_16.11, 8;
 ; End of false expr.
    %blend  9, 12, 3; Condition unknown.
    %jmp  T_16.12;
T_16.11 ;
    %mov 9, 12, 3; Return false value
T_16.12 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 3, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 9;
t_84 ;
    %end;
    .scope S_0x1dd67e0;
t_82 %join;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1dd5a90;
T_17 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1dd5e70_0, 1;
    %jmp/0  T_17.0, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de2fb0, 23;
    %load/v 32, v0x1dd5dd0_0, 23;
    %add 9, 32, 23;
    %movi 55, 17, 6;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.3, 4;
    %ix/get/s 0, 55, 6;
T_17.3 ;
    %load/avx.p 55, v0x1de3350, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %add 9, 32, 23;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de2fb0, 23;
    %load/v 55, v0x1dd5dd0_0, 23;
    %sub 32, 55, 23;
    %movi 78, 17, 6;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.4, 4;
    %ix/get/s 0, 78, 6;
T_17.4 ;
    %load/avx.p 78, v0x1de3350, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %sub 32, 55, 23;
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 32, 23; Return false value
T_17.2 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 9;
t_85 ;
    %load/v 8, v0x1dd5e70_0, 1;
    %jmp/0  T_17.5, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 9, v0x1de3350, 23;
    %load/v 32, v0x1dd5d30_0, 23;
    %sub 9, 32, 23;
    %movi 55, 17, 6;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.8, 4;
    %ix/get/s 0, 55, 6;
T_17.8 ;
    %load/avx.p 55, v0x1de2fb0, 0;
    %mov 32, 55, 1; Move signal select into place
    %mov 33, 0, 22;
    %sub 9, 32, 23;
    %jmp/1  T_17.7, 8;
T_17.5 ; End of true expr.
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1de3350, 23;
    %load/v 55, v0x1dd5d30_0, 23;
    %add 32, 55, 23;
    %movi 78, 17, 6;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %jmp/1 T_17.9, 4;
    %ix/get/s 0, 78, 6;
T_17.9 ;
    %load/avx.p 78, v0x1de2fb0, 0;
    %mov 55, 78, 1; Move signal select into place
    %mov 56, 0, 22;
    %add 32, 55, 23;
    %jmp/0  T_17.6, 8;
 ; End of false expr.
    %blend  9, 32, 23; Condition unknown.
    %jmp  T_17.7;
T_17.6 ;
    %mov 9, 32, 23; Return false value
T_17.7 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 9;
t_86 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1dc92c0;
T_18 ;
    %set/v v0x1d4a430_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x1dc92c0;
T_19 ;
    %set/v v0x1dd59f0_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x1dc92c0;
T_20 ;
    %wait E_0x1d48930;
    %movi 8, 7, 4;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.0, 4;
    %ix/get/s 0, 8, 4;
T_20.0 ;
    %load/avx.p 8, v0x1de2fb0, 0;
    %load/avx.p 9, v0x1de2fb0, 0;
    %load/avx.p 10, v0x1de2fb0, 0;
    %load/avx.p 11, v0x1de2fb0, 0;
    %load/avx.p 12, v0x1de2fb0, 0;
    %load/avx.p 13, v0x1de2fb0, 0;
    %load/avx.p 14, v0x1de2fb0, 0;
    %load/avx.p 15, v0x1de2fb0, 0;
    %load/avx.p 16, v0x1de2fb0, 0;
    %load/avx.p 17, v0x1de2fb0, 0;
    %load/avx.p 18, v0x1de2fb0, 0;
    %load/avx.p 19, v0x1de2fb0, 0;
    %load/avx.p 20, v0x1de2fb0, 0;
    %load/avx.p 21, v0x1de2fb0, 0;
    %load/avx.p 22, v0x1de2fb0, 0;
    %load/avx.p 23, v0x1de2fb0, 0;
; Save base=8 wid=16 in lookaside.
    %movi 40, 6, 4;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.1, 4;
    %ix/get/s 0, 40, 4;
T_20.1 ;
    %load/avx.p 40, v0x1de2fb0, 0;
    %mov 24, 40, 1; Move signal select into place
    %mov 25, 0, 15;
    %add 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1d4a430_0, 0, 8;
    %movi 8, 7, 4;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.2, 4;
    %ix/get/s 0, 8, 4;
T_20.2 ;
    %load/avx.p 8, v0x1de3350, 0;
    %load/avx.p 9, v0x1de3350, 0;
    %load/avx.p 10, v0x1de3350, 0;
    %load/avx.p 11, v0x1de3350, 0;
    %load/avx.p 12, v0x1de3350, 0;
    %load/avx.p 13, v0x1de3350, 0;
    %load/avx.p 14, v0x1de3350, 0;
    %load/avx.p 15, v0x1de3350, 0;
    %load/avx.p 16, v0x1de3350, 0;
    %load/avx.p 17, v0x1de3350, 0;
    %load/avx.p 18, v0x1de3350, 0;
    %load/avx.p 19, v0x1de3350, 0;
    %load/avx.p 20, v0x1de3350, 0;
    %load/avx.p 21, v0x1de3350, 0;
    %load/avx.p 22, v0x1de3350, 0;
    %load/avx.p 23, v0x1de3350, 0;
; Save base=8 wid=16 in lookaside.
    %movi 40, 6, 4;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_20.3, 4;
    %ix/get/s 0, 40, 4;
T_20.3 ;
    %load/avx.p 40, v0x1de3350, 0;
    %mov 24, 40, 1; Move signal select into place
    %mov 25, 0, 15;
    %add 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1dd59f0_0, 0, 8;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1d8f310;
T_21 ;
    %set/v v0x1de4960_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x1d8f310;
T_22 ;
    %wait E_0x1d48930;
    %load/v 8, v0x1de49e0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_22.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/v 8, v0x1de4530_0, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %sub 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 8;
t_87 ;
    %load/v 8, v0x1de4530_0, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %add 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 8;
t_88 ;
    %jmp T_22.4;
T_22.1 ;
    %load/v 8, v0x1de4530_0, 23;
    %inv 8, 23;
    %addi 8, 1, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %sub 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 8;
t_89 ;
    %load/v 8, v0x1de4530_0, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %sub 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 8;
t_90 ;
    %jmp T_22.4;
T_22.2 ;
    %load/v 8, v0x1de4530_0, 23;
    %inv 8, 23;
    %addi 8, 1, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %add 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 8;
t_91 ;
    %load/v 8, v0x1de4530_0, 23;
    %inv 8, 23;
    %addi 8, 1, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %sub 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 8;
t_92 ;
    %jmp T_22.4;
T_22.3 ;
    %load/v 8, v0x1de4530_0, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %add 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de2fb0, 0, 8;
t_93 ;
    %load/v 8, v0x1de4530_0, 23;
    %inv 8, 23;
    %addi 8, 1, 23;
    %load/v 31, v0x1de46f0_0, 23;
    %add 8, 31, 23;
    %ix/load 3, 0, 0; address
    %ix/load 0, 23, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de3350, 0, 8;
t_94 ;
    %jmp T_22.4;
T_22.4 ;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.5, 4;
    %load/x1p 28, v0x1de4960_0, 18;
    %jmp T_22.6;
T_22.5 ;
    %mov 28, 2, 18;
T_22.6 ;
    %mov 8, 28, 18; Move signal select into place
    %ix/load 1, 29, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.7, 4;
    %load/x1p 28, v0x1de4960_0, 1;
    %jmp T_22.8;
T_22.7 ;
    %mov 28, 2, 1;
T_22.8 ;
; Save base=28 wid=1 in lookaside.
    %inv 28, 1;
    %mov 26, 28, 1;
    %ix/load 1, 29, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.9, 4;
    %load/x1p 28, v0x1de4960_0, 1;
    %jmp T_22.10;
T_22.9 ;
    %mov 28, 2, 1;
T_22.10 ;
; Save base=28 wid=1 in lookaside.
    %inv 28, 1;
    %mov 27, 28, 1;
    %ix/load 3, 0, 0; address
    %ix/load 0, 20, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1de36d0, 0, 8;
t_95 ;
    %load/v 8, v0x1de4960_0, 32;
    %load/v 40, v0x1de43f0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1de4960_0, 0, 8;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1d94ac0;
T_23 ;
    %vpi_call 2 8 "$from_myhdl", v0x1de48c0_0, v0x1de4b90_0;
    %vpi_call 2 9 "$to_myhdl", v0x1de4b10_0;
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dut_cpl_cordic.v";
    "cpl_cordic.v";
