{
  "topicName" : "Computer System Architecture",
  "subtopics" : [ {
    "subtopicName" : "Binary arithmetics",
    "questions" : [ {
      "questionStatement" : "In the floating-point IEEE 754 format:",
      "rightAnswer" : "the sign bit is 0 for positive numbers",
      "wrongAnswers" : [ "there is more than one sign bit", "the sign bit is either 1 or 0 depending on whether the mantissa is even or odd", "the sign bit is 1 for positive numbers" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "there is more than one sign bit" : "A",
        "the sign bit is either 1 or 0 depending on whether the mantissa is even or odd" : "B",
        "the sign bit is 0 for positive numbers" : "C",
        "the sign bit is 1 for positive numbers" : "D"
      }
    }, {
      "questionStatement" : "What happens to the binary representation of a number when it gets multiplied by 2?",
      "rightAnswer" : "The bits get shifted to the left",
      "wrongAnswers" : [ "The bits are shuffled", "The bits get flipped", "The bits get shifted to the right" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "The bits get shifted to the right" : "A",
        "The bits get flipped" : "B",
        "The bits are shuffled" : "C",
        "The bits get shifted to the left" : "D"
      }
    }, {
      "questionStatement" : "An advantage of the floating-point system for representing fractional numbers is that:",
      "rightAnswer" : "with the same encoding we can represent very large or very small numbers, depending on the applications",
      "wrongAnswers" : [ "the representable magnitude is very large", "any number fits into 32 bits", "the precision is very high" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "any number fits into 32 bits" : "A",
        "the representable magnitude is very large" : "B",
        "the precision is very high" : "C",
        "with the same encoding we can represent very large or very small numbers, depending on the applications" : "D"
      }
    }, {
      "questionStatement" : "Which is the two’s complement representation of the number -10, using 8 bits?",
      "rightAnswer" : "11110110",
      "wrongAnswers" : [ "10101010", "11100111", "00001010" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "11100111" : "A",
        "00001010" : "B",
        "10101010" : "C",
        "11110110" : "D"
      }
    }, {
      "questionStatement" : "Which is the two’s complement representation of the number -42, using 8 bits?",
      "rightAnswer" : "11010110",
      "wrongAnswers" : [ "00101010", "10101010", "11100111" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "00101010" : "A",
        "11010110" : "B",
        "10101010" : "C",
        "11100111" : "D"
      }
    }, {
      "questionStatement" : "In the two’s complement encoding for negative numbers:",
      "rightAnswer" : "there is only one representation of zero",
      "wrongAnswers" : [ "one needs two times the number of bits", "very high precision is achieved", "even numbers are represented better" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "very high precision is achieved" : "A",
        "even numbers are represented better" : "B",
        "there is only one representation of zero" : "C",
        "one needs two times the number of bits" : "D"
      }
    }, {
      "questionStatement" : "An advantage of the two’s complement scheme for negative numbers is:",
      "rightAnswer" : "there is only one representation of zero",
      "wrongAnswers" : [ "the set of representable numbers is very large", "any number of bits can be used", "the precision is very high" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the precision is very high" : "A",
        "there is only one representation of zero" : "B",
        "any number of bits can be used" : "C",
        "the set of representable numbers is very large" : "D"
      }
    }, {
      "questionStatement" : "Which is the result of the binary operation 001101 + 110010?",
      "rightAnswer" : "111111",
      "wrongAnswers" : [ "000000", "111000", "10101" ],
      "subtopic" : null,
      "priorityLevel" : 0,
      "shuffleMap" : {
        "000000" : "A",
        "111111" : "B",
        "111000" : "C",
        "10101" : "D"
      }
    }, {
      "questionStatement" : "Which is the two’s complement representation of the number -1, using 8 bits?",
      "rightAnswer" : "11111111",
      "wrongAnswers" : [ "11110000", "11100001", "11101111" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "11110000" : "A",
        "11100001" : "B",
        "11101111" : "C",
        "11111111" : "D"
      }
    }, {
      "questionStatement" : "Which is the result of the binary operation 111000 + 000111?",
      "rightAnswer" : "111111",
      "wrongAnswers" : [ "010101", "000000", "111000" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "010101" : "A",
        "111000" : "B",
        "111111" : "C",
        "000000" : "D"
      }
    }, {
      "questionStatement" : "What happens to a binary number when it is shifted to the left by one position? (for example, from 111001 to 1110010)",
      "rightAnswer" : "the value is multiplied by 2",
      "wrongAnswers" : [ "the value is raised to the power of 2", "the new value is unrelated", "the value is divided by 2" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the value is raised to the power of 2" : "A",
        "the value is divided by 2" : "B",
        "the value is multiplied by 2" : "C",
        "the new value is unrelated" : "D"
      }
    }, {
      "questionStatement" : "Which is the result of the binary operation 111001 + 111001?",
      "rightAnswer" : "1110010",
      "wrongAnswers" : [ "1110000", "0101010", "0000001" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "0000001" : "A",
        "0101010" : "B",
        "1110000" : "C",
        "1110010" : "D"
      }
    }, {
      "questionStatement" : "In the floating-point IEEE 754 format:",
      "rightAnswer" : "the distance between two consecutive numbers is variable",
      "wrongAnswers" : [ "the distance between two consecutive numbers is constants", "there is no way to represent the concept of infinity", "there is only one representation of the number zero" ],
      "subtopic" : "Binary arithmetics",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the distance between two consecutive numbers is constants" : "A",
        "there is only one representation of the number zero" : "B",
        "the distance between two consecutive numbers is variable" : "C",
        "there is no way to represent the concept of infinity" : "D"
      }
    } ],
    "topic" : "Computer System Architecture"
  }, {
    "subtopicName" : "Logic gates and boolean algebra",
    "questions" : [ {
      "questionStatement" : "If A=0 e B=0, which is the result of the Boolean operations A AND B, A OR B, and A XOR B?",
      "rightAnswer" : "0, 0, 0",
      "wrongAnswers" : [ "1, 1, 1", "0, 1, 0", "1, 0, 1" ],
      "subtopic" : "Logic gates and boolean algebra",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "0, 1, 0" : "A",
        "1, 1, 1" : "B",
        "0, 0, 0" : "C",
        "1, 0, 1" : "D"
      }
    }, {
      "questionStatement" : "Which of these combinations of gates can be used to build a Set-Reset flip-flop?",
      "rightAnswer" : "two NAND gates",
      "wrongAnswers" : [ "an OR gate and an AND gate", "two AND gates", "two XOR gates" ],
      "subtopic" : "Logic gates and boolean algebra",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "two NAND gates" : "A",
        "two AND gates" : "B",
        "an OR gate and an AND gate" : "C",
        "two XOR gates" : "D"
      }
    }, {
      "questionStatement" : "If A=0 e B=1, which is the result of the Boolean operations A NAND B, A NOR B, and A XOR B?",
      "rightAnswer" : "1, 0, 1",
      "wrongAnswers" : [ "1, 1, 0", "1, 1, 1", "0, 1, 0" ],
      "subtopic" : "Logic gates and boolean algebra",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "1, 1, 1" : "A",
        "1, 0, 1" : "B",
        "0, 1, 0" : "C",
        "1, 1, 0" : "D"
      }
    }, {
      "questionStatement" : "In a Set-Reset flip-flop built with NOR gates, when S=0 and R=0, the circuit:",
      "rightAnswer" : "stays in the memory configuration",
      "wrongAnswers" : [ "gives output 1", "gives output 0", "has unpredictable behavior" ],
      "subtopic" : "Logic gates and boolean algebra",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "gives output 0" : "A",
        "gives output 1" : "B",
        "stays in the memory configuration" : "C",
        "has unpredictable behavior" : "D"
      }
    } ],
    "topic" : "Computer System Architecture"
  }, {
    "subtopicName" : "The BUS",
    "questions" : [ {
      "questionStatement" : "In  the old PCI bus:",
      "rightAnswer" : "all the devices were limited by the set 66MHz clock frequency",
      "wrongAnswers" : [ "devices do not have to synchronize their access to the bus", "synchronization of devices happens automatically", "there are multiple clock signals that have to be synchronized together" ],
      "subtopic" : null,
      "priorityLevel" : 0,
      "shuffleMap" : {
        "all the devices were limited by the set 66MHz clock frequency" : "A",
        "there are multiple clock signals that have to be synchronized together" : "B",
        "devices do not have to synchronize their access to the bus" : "C",
        "synchronization of devices happens automatically" : "D"
      }
    }, {
      "questionStatement" : "With the interrupt I/O mechanism:",
      "rightAnswer" : "the CPU interrupts the control flow when I/O is ready",
      "wrongAnswers" : [ "the CPU waits for I/O operations", "the CPU interrupts the control flow at each instruction", "the CPU interrupts the control flow more frequently" ],
      "subtopic" : "The BUS",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the CPU interrupts the control flow at each instruction" : "A",
        "the CPU interrupts the control flow when I/O is ready" : "B",
        "the CPU waits for I/O operations" : "C",
        "the CPU interrupts the control flow more frequently" : "D"
      }
    }, {
      "questionStatement" : "In an asynchronous bus:",
      "rightAnswer" : "synchronization of devices happens without a central clock signal",
      "wrongAnswers" : [ "devices do not have to synchronize their access to the bus", "the transitions of the clock signal synchronize all the operations", "there are multiple clock signals that have to be synchronized together" ],
      "subtopic" : "The BUS",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the transitions of the clock signal synchronize all the operations" : "A",
        "there are multiple clock signals that have to be synchronized together" : "B",
        "devices do not have to synchronize their access to the bus" : "C",
        "synchronization of devices happens without a central clock signal" : "D"
      }
    }, {
      "questionStatement" : "In the PCI-Express bus:",
      "rightAnswer" : "there is no central clock signal",
      "wrongAnswers" : [ "the clock frequency is chosen by the operating system", "the data lines connecting the devices to the host are parallel", "all the devices are limited to the same clock frequency" ],
      "subtopic" : "The BUS",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the data lines connecting the devices to the host are parallel" : "A",
        "there is no central clock signal" : "B",
        "all the devices are limited to the same clock frequency" : "C",
        "the clock frequency is chosen by the operating system" : "D"
      }
    } ],
    "topic" : "Computer System Architecture"
  }, {
    "subtopicName" : "Sequential and Combinatorial circuits",
    "questions" : [ {
      "questionStatement" : "A shift register is:",
      "rightAnswer" : "a sequential circuit whose output shifts to the right or to the left at each clock cycle",
      "wrongAnswers" : [ "a sequential circuit whose output is registered in different ways at each clock cycle", "a combinatorial circuit that outputs a shifted version of the input", "a combinatorial circuit that registers user inputs" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "a combinatorial circuit that outputs a shifted version of the input" : "A",
        "a sequential circuit whose output is registered in different ways at each clock cycle" : "B",
        "a sequential circuit whose output shifts to the right or to the left at each clock cycle" : "C",
        "a combinatorial circuit that registers user inputs" : "D"
      }
    }, {
      "questionStatement" : "In a superscalar CPU architecture, performance increases when:",
      "rightAnswer" : "there are only few dependencies between the instructions",
      "wrongAnswers" : [ "the instructions access memory very often", "there are too many dependencies between the instructions", "there are enough registers to keep all the needed temporary values" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "there are too many dependencies between the instructions" : "A",
        "there are enough registers to keep all the needed temporary values" : "B",
        "there are only few dependencies between the instructions" : "C",
        "the instructions access memory very often" : "D"
      }
    }, {
      "questionStatement" : "A counter is:",
      "rightAnswer" : "a sequential circuit whose output increments at each clock cycle",
      "wrongAnswers" : [ "a combinatorial circuit that counts the number of 1s in the inputs", "a sequential circuit that counts the number of 1s in the inputs", "a combinatorial circuit that counts the number of 0s in the inputs" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "a sequential circuit that counts the number of 1s in the inputs" : "A",
        "a sequential circuit whose output increments at each clock cycle" : "B",
        "a combinatorial circuit that counts the number of 0s in the inputs" : "C",
        "a combinatorial circuit that counts the number of 1s in the inputs" : "D"
      }
    }, {
      "questionStatement" : "A dynamic memory is:",
      "rightAnswer" : "a memory made of capacitors, and it needs to be refreshed periodically",
      "wrongAnswers" : [ "a memory that can be written many times", "a memory made of flip flops, and it does not need to be refreshed", "a memory used to store information that changes frequently" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "a memory made of flip flops, and it does not need to be refreshed" : "A",
        "a memory that can be written many times" : "B",
        "a memory made of capacitors, and it needs to be refreshed periodically" : "C",
        "a memory used to store information that changes frequently" : "D"
      }
    }, {
      "questionStatement" : "The cache memory is very especially effective when:",
      "rightAnswer" : "nearby data are accessed together",
      "wrongAnswers" : [ "the bandwidth of the bus is large enough", "the CPU frequency is relatively low", "main memory is built with similar technologies" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the bandwidth of the bus is large enough" : "A",
        "the CPU frequency is relatively low" : "B",
        "main memory is built with similar technologies" : "C",
        "nearby data are accessed together" : "D"
      }
    }, {
      "questionStatement" : "In a pipelined CPU architecture, performance increases when:",
      "rightAnswer" : "the jumps are correctly predicted",
      "wrongAnswers" : [ "there are only a few instructions to execute at once", "the ALU is given small numbers as inputs", "only a few registers are used" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "the ALU is given small numbers as inputs" : "A",
        "the jumps are correctly predicted" : "B",
        "only a few registers are used" : "C",
        "there are only a few instructions to execute at once" : "D"
      }
    }, {
      "questionStatement" : "In a pipelined CPU architecture, performance can degrade if:",
      "rightAnswer" : "the jumps are not correctly predicted",
      "wrongAnswers" : [ "the registers are full", "there are too many instructions to execute at once", "the ALU is given too large numbers as inputs" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "there are too many instructions to execute at once" : "A",
        "the jumps are not correctly predicted" : "B",
        "the registers are full" : "C",
        "the ALU is given too large numbers as inputs" : "D"
      }
    }, {
      "questionStatement" : "The  cache memory is very effective also because of:",
      "rightAnswer" : "the transitions of the clock signal synchronize all the operations",
      "wrongAnswers" : [ "devices do not have to synchronize their access to the bus", "synchronization of devices happens automatically", "there are multiple clock signals that have to be synchronized together" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "devices do not have to synchronize their access to the bus" : "A",
        "there are multiple clock signals that have to be synchronized together" : "B",
        "synchronization of devices happens automatically" : "C",
        "the transitions of the clock signal synchronize all the operations" : "D"
      }
    }, {
      "questionStatement" : "A Set-Reset flip-flop has the purpose of:",
      "rightAnswer" : "memorizing one bit of information",
      "wrongAnswers" : [ "generating a clock signal", "setting or resetting an external circuit", "memorizing a word of N bits" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "memorizing a word of N bits" : "A",
        "generating a clock signal" : "B",
        "setting or resetting an external circuit" : "C",
        "memorizing one bit of information" : "D"
      }
    }, {
      "questionStatement" : "The direct memory access (DMA) mechanism:",
      "rightAnswer" : "allows peripherals to directly access main memory without the CPU",
      "wrongAnswers" : [ "allows main memory to directly access the CPU registers", "allows the CPU to directly access main memory without the bus", "allows main memory to directly access peripherals" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "allows main memory to directly access peripherals" : "A",
        "allows main memory to directly access the CPU registers" : "B",
        "allows peripherals to directly access main memory without the CPU" : "C",
        "allows the CPU to directly access main memory without the bus" : "D"
      }
    }, {
      "questionStatement" : "In a superscalar CPU architecture, performance can degrade if:",
      "rightAnswer" : "there are too many dependencies between the instructions",
      "wrongAnswers" : [ "there are only a few dependencies between the instructions", "there are not enough registers to keep all the needed temporary values", "the instructions do not access memory often enough" ],
      "subtopic" : "Sequential and Combinatorial circuits",
      "priorityLevel" : 1,
      "shuffleMap" : {
        "there are only a few dependencies between the instructions" : "A",
        "there are too many dependencies between the instructions" : "B",
        "the instructions do not access memory often enough" : "C",
        "there are not enough registers to keep all the needed temporary values" : "D"
      }
    } ],
    "topic" : "Computer System Architecture"
  } ]
}