
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060cc  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014e8  0800618c  0800618c  0000718c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007674  08007674  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007674  08007674  00009068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007674  08007674  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007674  08007674  00008674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007678  08007678  00008678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800767c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000608  20000068  080076e4  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000670  080076e4  00009670  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001820d  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000473c  00000000  00000000  0002129d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  000259e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f88  00000000  00000000  00026e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000177ea  00000000  00000000  00027d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be65  00000000  00000000  0003f572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088483  00000000  00000000  0005b3d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e385a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eb8  00000000  00000000  000e38a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e8758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006174 	.word	0x08006174

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08006174 	.word	0x08006174

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	0002      	movs	r2, r0
 800023c:	1dfb      	adds	r3, r7, #7
 800023e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000240:	1dfb      	adds	r3, r7, #7
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	2b7f      	cmp	r3, #127	@ 0x7f
 8000246:	d809      	bhi.n	800025c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000248:	1dfb      	adds	r3, r7, #7
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	001a      	movs	r2, r3
 800024e:	231f      	movs	r3, #31
 8000250:	401a      	ands	r2, r3
 8000252:	4b04      	ldr	r3, [pc, #16]	@ (8000264 <__NVIC_EnableIRQ+0x30>)
 8000254:	2101      	movs	r1, #1
 8000256:	4091      	lsls	r1, r2
 8000258:	000a      	movs	r2, r1
 800025a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800025c:	46c0      	nop			@ (mov r8, r8)
 800025e:	46bd      	mov	sp, r7
 8000260:	b002      	add	sp, #8
 8000262:	bd80      	pop	{r7, pc}
 8000264:	e000e100 	.word	0xe000e100

08000268 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000268:	b590      	push	{r4, r7, lr}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
 800026e:	0002      	movs	r2, r0
 8000270:	6039      	str	r1, [r7, #0]
 8000272:	1dfb      	adds	r3, r7, #7
 8000274:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000276:	1dfb      	adds	r3, r7, #7
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	2b7f      	cmp	r3, #127	@ 0x7f
 800027c:	d828      	bhi.n	80002d0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800027e:	4a2f      	ldr	r2, [pc, #188]	@ (800033c <__NVIC_SetPriority+0xd4>)
 8000280:	1dfb      	adds	r3, r7, #7
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	b25b      	sxtb	r3, r3
 8000286:	089b      	lsrs	r3, r3, #2
 8000288:	33c0      	adds	r3, #192	@ 0xc0
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	589b      	ldr	r3, [r3, r2]
 800028e:	1dfa      	adds	r2, r7, #7
 8000290:	7812      	ldrb	r2, [r2, #0]
 8000292:	0011      	movs	r1, r2
 8000294:	2203      	movs	r2, #3
 8000296:	400a      	ands	r2, r1
 8000298:	00d2      	lsls	r2, r2, #3
 800029a:	21ff      	movs	r1, #255	@ 0xff
 800029c:	4091      	lsls	r1, r2
 800029e:	000a      	movs	r2, r1
 80002a0:	43d2      	mvns	r2, r2
 80002a2:	401a      	ands	r2, r3
 80002a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	019b      	lsls	r3, r3, #6
 80002aa:	22ff      	movs	r2, #255	@ 0xff
 80002ac:	401a      	ands	r2, r3
 80002ae:	1dfb      	adds	r3, r7, #7
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	0018      	movs	r0, r3
 80002b4:	2303      	movs	r3, #3
 80002b6:	4003      	ands	r3, r0
 80002b8:	00db      	lsls	r3, r3, #3
 80002ba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002bc:	481f      	ldr	r0, [pc, #124]	@ (800033c <__NVIC_SetPriority+0xd4>)
 80002be:	1dfb      	adds	r3, r7, #7
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	b25b      	sxtb	r3, r3
 80002c4:	089b      	lsrs	r3, r3, #2
 80002c6:	430a      	orrs	r2, r1
 80002c8:	33c0      	adds	r3, #192	@ 0xc0
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002ce:	e031      	b.n	8000334 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000340 <__NVIC_SetPriority+0xd8>)
 80002d2:	1dfb      	adds	r3, r7, #7
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	0019      	movs	r1, r3
 80002d8:	230f      	movs	r3, #15
 80002da:	400b      	ands	r3, r1
 80002dc:	3b08      	subs	r3, #8
 80002de:	089b      	lsrs	r3, r3, #2
 80002e0:	3306      	adds	r3, #6
 80002e2:	009b      	lsls	r3, r3, #2
 80002e4:	18d3      	adds	r3, r2, r3
 80002e6:	3304      	adds	r3, #4
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	1dfa      	adds	r2, r7, #7
 80002ec:	7812      	ldrb	r2, [r2, #0]
 80002ee:	0011      	movs	r1, r2
 80002f0:	2203      	movs	r2, #3
 80002f2:	400a      	ands	r2, r1
 80002f4:	00d2      	lsls	r2, r2, #3
 80002f6:	21ff      	movs	r1, #255	@ 0xff
 80002f8:	4091      	lsls	r1, r2
 80002fa:	000a      	movs	r2, r1
 80002fc:	43d2      	mvns	r2, r2
 80002fe:	401a      	ands	r2, r3
 8000300:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	019b      	lsls	r3, r3, #6
 8000306:	22ff      	movs	r2, #255	@ 0xff
 8000308:	401a      	ands	r2, r3
 800030a:	1dfb      	adds	r3, r7, #7
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	0018      	movs	r0, r3
 8000310:	2303      	movs	r3, #3
 8000312:	4003      	ands	r3, r0
 8000314:	00db      	lsls	r3, r3, #3
 8000316:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000318:	4809      	ldr	r0, [pc, #36]	@ (8000340 <__NVIC_SetPriority+0xd8>)
 800031a:	1dfb      	adds	r3, r7, #7
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	001c      	movs	r4, r3
 8000320:	230f      	movs	r3, #15
 8000322:	4023      	ands	r3, r4
 8000324:	3b08      	subs	r3, #8
 8000326:	089b      	lsrs	r3, r3, #2
 8000328:	430a      	orrs	r2, r1
 800032a:	3306      	adds	r3, #6
 800032c:	009b      	lsls	r3, r3, #2
 800032e:	18c3      	adds	r3, r0, r3
 8000330:	3304      	adds	r3, #4
 8000332:	601a      	str	r2, [r3, #0]
}
 8000334:	46c0      	nop			@ (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b003      	add	sp, #12
 800033a:	bd90      	pop	{r4, r7, pc}
 800033c:	e000e100 	.word	0xe000e100
 8000340:	e000ed00 	.word	0xe000ed00

08000344 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	1e5a      	subs	r2, r3, #1
 8000350:	2380      	movs	r3, #128	@ 0x80
 8000352:	045b      	lsls	r3, r3, #17
 8000354:	429a      	cmp	r2, r3
 8000356:	d301      	bcc.n	800035c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000358:	2301      	movs	r3, #1
 800035a:	e010      	b.n	800037e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800035c:	4b0a      	ldr	r3, [pc, #40]	@ (8000388 <SysTick_Config+0x44>)
 800035e:	687a      	ldr	r2, [r7, #4]
 8000360:	3a01      	subs	r2, #1
 8000362:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000364:	2301      	movs	r3, #1
 8000366:	425b      	negs	r3, r3
 8000368:	2103      	movs	r1, #3
 800036a:	0018      	movs	r0, r3
 800036c:	f7ff ff7c 	bl	8000268 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000370:	4b05      	ldr	r3, [pc, #20]	@ (8000388 <SysTick_Config+0x44>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000376:	4b04      	ldr	r3, [pc, #16]	@ (8000388 <SysTick_Config+0x44>)
 8000378:	2207      	movs	r2, #7
 800037a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800037c:	2300      	movs	r3, #0
}
 800037e:	0018      	movs	r0, r3
 8000380:	46bd      	mov	sp, r7
 8000382:	b002      	add	sp, #8
 8000384:	bd80      	pop	{r7, pc}
 8000386:	46c0      	nop			@ (mov r8, r8)
 8000388:	e000e010 	.word	0xe000e010

0800038c <Q_onError>:
#endif

//============================================================================
// Error handler and ISRs...

Q_NORETURN Q_onError(char const * const module, int_t const id) {
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]
    Q_UNUSED_PAR(id);
    QS_ASSERTION(module, id, 10000U);

#ifndef NDEBUG
    // light up the user LED
    GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
 8000396:	23a0      	movs	r3, #160	@ 0xa0
 8000398:	05db      	lsls	r3, r3, #23
 800039a:	2220      	movs	r2, #32
 800039c:	619a      	str	r2, [r3, #24]
    // for debugging, hang on in an endless loop...
    for (;;) {
 800039e:	46c0      	nop			@ (mov r8, r8)
 80003a0:	e7fd      	b.n	800039e <Q_onError+0x12>
	...

080003a4 <SysTick_Handler>:
// ISRs used in the application ============================================

static volatile uint32_t sysTickCounter = 0;

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
    QK_ISR_ENTRY();   // inform QK about entering an ISR
    sysTickCounter++;
 80003a8:	4b0b      	ldr	r3, [pc, #44]	@ (80003d8 <SysTick_Handler+0x34>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	1c5a      	adds	r2, r3, #1
 80003ae:	4b0a      	ldr	r3, [pc, #40]	@ (80003d8 <SysTick_Handler+0x34>)
 80003b0:	601a      	str	r2, [r3, #0]
    QF_TICK_X(0U, (void *)0);
 80003b2:	2100      	movs	r1, #0
 80003b4:	2000      	movs	r0, #0
 80003b6:	f004 fae9 	bl	800498c <QTimeEvt_tick_>
    uint32_t volatile tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
    Q_UNUSED_PAR(tmp);
#endif

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 80003ba:	f003 fad9 	bl	8003970 <QF_int_disable_>
 80003be:	f004 fbab 	bl	8004b18 <QK_sched_>
 80003c2:	1e03      	subs	r3, r0, #0
 80003c4:	d003      	beq.n	80003ce <SysTick_Handler+0x2a>
 80003c6:	4b05      	ldr	r3, [pc, #20]	@ (80003dc <SysTick_Handler+0x38>)
 80003c8:	2280      	movs	r2, #128	@ 0x80
 80003ca:	0552      	lsls	r2, r2, #21
 80003cc:	601a      	str	r2, [r3, #0]
 80003ce:	f003 fadf 	bl	8003990 <QF_int_enable_>
}
 80003d2:	46c0      	nop			@ (mov r8, r8)
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	20000084 	.word	0x20000084
 80003dc:	e000ed04 	.word	0xe000ed04

080003e0 <BSP_delayMs>:

void BSP_delayMs(uint32_t ms) {
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
    uint32_t start = sysTickCounter;
 80003e8:	4b07      	ldr	r3, [pc, #28]	@ (8000408 <BSP_delayMs+0x28>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	60fb      	str	r3, [r7, #12]
    while ((sysTickCounter - start) < ms ); // *10 cause my systick fires slower since i deivide by 100 not 1000
 80003ee:	46c0      	nop			@ (mov r8, r8)
 80003f0:	4b05      	ldr	r3, [pc, #20]	@ (8000408 <BSP_delayMs+0x28>)
 80003f2:	681a      	ldr	r2, [r3, #0]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	1ad3      	subs	r3, r2, r3
 80003f8:	687a      	ldr	r2, [r7, #4]
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d8f8      	bhi.n	80003f0 <BSP_delayMs+0x10>
}
 80003fe:	46c0      	nop			@ (mov r8, r8)
 8000400:	46c0      	nop			@ (mov r8, r8)
 8000402:	46bd      	mov	sp, r7
 8000404:	b004      	add	sp, #16
 8000406:	bd80      	pop	{r7, pc}
 8000408:	20000084 	.word	0x20000084

0800040c <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
    // Initialize LEDs, buttons, UART, etc.
    HAL_Init();
 8000410:	f000 fdf5 	bl	8000ffe <HAL_Init>
    SystemClock_Config();  // configure system clock
 8000414:	f000 f8be 	bl	8000594 <SystemClock_Config>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 100U); // 100Hz -> 100ticks per sec
 8000418:	f002 f94e 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 800041c:	0003      	movs	r3, r0
 800041e:	2164      	movs	r1, #100	@ 0x64
 8000420:	0018      	movs	r0, r3
 8000422:	f7ff fe7b 	bl	800011c <__udivsi3>
 8000426:	0003      	movs	r3, r0
 8000428:	0018      	movs	r0, r3
 800042a:	f000 ff24 	bl	8001276 <HAL_SYSTICK_Config>

    // start TIM14
	if (HAL_TIM_Base_Start(&htim14) != HAL_OK) {
 800042e:	4b06      	ldr	r3, [pc, #24]	@ (8000448 <BSP_init+0x3c>)
 8000430:	0018      	movs	r0, r3
 8000432:	f002 fabb 	bl	80029ac <HAL_TIM_Base_Start>
 8000436:	1e03      	subs	r3, r0, #0
 8000438:	d001      	beq.n	800043e <BSP_init+0x32>
		Error_Handler();
 800043a:	f000 fa13 	bl	8000864 <Error_Handler>
	}

	ssd1306_Init();
 800043e:	f003 f853 	bl	80034e8 <ssd1306_Init>
}
 8000442:	46c0      	nop			@ (mov r8, r8)
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	200000dc 	.word	0x200000dc

0800044c <QF_onStartup>:
    Q_UNUSED_PAR(result);
}

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 8000450:	4b0e      	ldr	r3, [pc, #56]	@ (800048c <QF_onStartup+0x40>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	2164      	movs	r1, #100	@ 0x64
 8000456:	0018      	movs	r0, r3
 8000458:	f7ff fe60 	bl	800011c <__udivsi3>
 800045c:	0003      	movs	r3, r0
 800045e:	0018      	movs	r0, r3
 8000460:	f7ff ff70 	bl	8000344 <SysTick_Config>
    // assign all priority bits for preemption-prio. and none to sub-prio.
    // NOTE: this might have been changed by STM32Cube.
    NVIC_SetPriorityGrouping(0U);

    // set priorities of ALL ISRs used in the system, see NOTE1
    NVIC_SetPriority(USART2_IRQn,    0U); // kernel UNAWARE interrupt
 8000464:	2100      	movs	r1, #0
 8000466:	201c      	movs	r0, #28
 8000468:	f7ff fefe 	bl	8000268 <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI0_1_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 0U);
 800046c:	2100      	movs	r1, #0
 800046e:	2005      	movs	r0, #5
 8000470:	f7ff fefa 	bl	8000268 <__NVIC_SetPriority>
    NVIC_SetPriority(SysTick_IRQn,   QF_AWARE_ISR_CMSIS_PRI + 1U);
 8000474:	2301      	movs	r3, #1
 8000476:	425b      	negs	r3, r3
 8000478:	2101      	movs	r1, #1
 800047a:	0018      	movs	r0, r3
 800047c:	f7ff fef4 	bl	8000268 <__NVIC_SetPriority>
    // ...

    // enable IRQs...
    NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000480:	2005      	movs	r0, #5
 8000482:	f7ff fed7 	bl	8000234 <__NVIC_EnableIRQ>

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000486:	46c0      	nop			@ (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	20000000 	.word	0x20000000

08000490 <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
    // Put the CPU and peripherals to the low-power mode.
    // you might need to customize the clock management for your application,
    // see the datasheet for your particular Cortex-M MCU.
    __WFI(); // Wait-For-Interrupt
#endif
}
 8000494:	46c0      	nop			@ (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
	...

0800049c <display_temp>:


static void display_text(char * text, uint8_t x, uint8_t y);

void display_temp(uint16_t temp)
{
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b087      	sub	sp, #28
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	0002      	movs	r2, r0
 80004a4:	1dbb      	adds	r3, r7, #6
 80004a6:	801a      	strh	r2, [r3, #0]
	char buffer[16];
	sprintf(buffer, "%u", temp);
 80004a8:	1dbb      	adds	r3, r7, #6
 80004aa:	881a      	ldrh	r2, [r3, #0]
 80004ac:	490a      	ldr	r1, [pc, #40]	@ (80004d8 <display_temp+0x3c>)
 80004ae:	2408      	movs	r4, #8
 80004b0:	193b      	adds	r3, r7, r4
 80004b2:	0018      	movs	r0, r3
 80004b4:	f004 fe00 	bl	80050b8 <siprintf>
	display_text(buffer, 0,4 );
 80004b8:	193b      	adds	r3, r7, r4
 80004ba:	2204      	movs	r2, #4
 80004bc:	2100      	movs	r1, #0
 80004be:	0018      	movs	r0, r3
 80004c0:	f000 f80e 	bl	80004e0 <display_text>
	display_text("C", 30,4 );
 80004c4:	4b05      	ldr	r3, [pc, #20]	@ (80004dc <display_temp+0x40>)
 80004c6:	2204      	movs	r2, #4
 80004c8:	211e      	movs	r1, #30
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 f808 	bl	80004e0 <display_text>
}
 80004d0:	46c0      	nop			@ (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b007      	add	sp, #28
 80004d6:	bd90      	pop	{r4, r7, pc}
 80004d8:	0800618c 	.word	0x0800618c
 80004dc:	08006190 	.word	0x08006190

080004e0 <display_text>:



static void display_text(char * text, uint8_t x, uint8_t y) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b084      	sub	sp, #16
 80004e4:	af02      	add	r7, sp, #8
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	0008      	movs	r0, r1
 80004ea:	0011      	movs	r1, r2
 80004ec:	1cfb      	adds	r3, r7, #3
 80004ee:	1c02      	adds	r2, r0, #0
 80004f0:	701a      	strb	r2, [r3, #0]
 80004f2:	1cbb      	adds	r3, r7, #2
 80004f4:	1c0a      	adds	r2, r1, #0
 80004f6:	701a      	strb	r2, [r3, #0]
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);
 80004f8:	1cbb      	adds	r3, r7, #2
 80004fa:	781a      	ldrb	r2, [r3, #0]
 80004fc:	1cfb      	adds	r3, r7, #3
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	0011      	movs	r1, r2
 8000502:	0018      	movs	r0, r3
 8000504:	f003 f9dc 	bl	80038c0 <ssd1306_SetCursor>

    ssd1306_WriteString(text, Font_16x26, White);
 8000508:	4b07      	ldr	r3, [pc, #28]	@ (8000528 <display_text+0x48>)
 800050a:	6878      	ldr	r0, [r7, #4]
 800050c:	2201      	movs	r2, #1
 800050e:	9200      	str	r2, [sp, #0]
 8000510:	6819      	ldr	r1, [r3, #0]
 8000512:	685a      	ldr	r2, [r3, #4]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	f003 f9a7 	bl	8003868 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 800051a:	f003 f86b 	bl	80035f4 <ssd1306_UpdateScreen>
}
 800051e:	46c0      	nop			@ (mov r8, r8)
 8000520:	46bd      	mov	sp, r7
 8000522:	b002      	add	sp, #8
 8000524:	bd80      	pop	{r7, pc}
 8000526:	46c0      	nop			@ (mov r8, r8)
 8000528:	080075a8 	.word	0x080075a8

0800052c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000532:	f000 fd64 	bl	8000ffe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000536:	f000 f82d 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053a:	f000 f90d 	bl	8000758 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800053e:	f000 f8d7 	bl	80006f0 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8000542:	f000 f8af 	bl	80006a4 <MX_TIM14_Init>
  MX_I2C1_Init();
 8000546:	f000 f86d 	bl	8000624 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("hello\n");
 800054a:	4b0f      	ldr	r3, [pc, #60]	@ (8000588 <main+0x5c>)
 800054c:	0018      	movs	r0, r3
 800054e:	f004 fda9 	bl	80050a4 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  QF_init();       // initialize the framework and the underlying RT kernel
 8000552:	f004 fc05 	bl	8004d60 <QF_init>
  BSP_init();      // initialize the BSP
 8000556:	f7ff ff59 	bl	800040c <BSP_init>

  Main_App_ctor(&MainApp_inst);
 800055a:	4b0c      	ldr	r3, [pc, #48]	@ (800058c <main+0x60>)
 800055c:	0018      	movs	r0, r3
 800055e:	f000 fa13 	bl	8000988 <Main_App_ctor>

  // 4. Start the Active Object
      QACTIVE_START(&MainApp_inst,           // AO pointer
 8000562:	4a0b      	ldr	r2, [pc, #44]	@ (8000590 <main+0x64>)
 8000564:	4809      	ldr	r0, [pc, #36]	@ (800058c <main+0x60>)
 8000566:	2300      	movs	r3, #0
 8000568:	9302      	str	r3, [sp, #8]
 800056a:	2300      	movs	r3, #0
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	2300      	movs	r3, #0
 8000570:	9300      	str	r3, [sp, #0]
 8000572:	230a      	movs	r3, #10
 8000574:	2101      	movs	r1, #1
 8000576:	f004 fc17 	bl	8004da8 <QActive_start>
                    (void *)0,              // Stack storage (0 for bare-metal)
                    0U,                     // Stack size (0 for bare-metal)
                    (void *)0);             // Initial event (optional)

  //BSP_start();     // start the AOs/Threads
  return QF_run(); // run the QF application
 800057a:	f004 fbff 	bl	8004d7c <QF_run>
 800057e:	0003      	movs	r3, r0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000580:	0018      	movs	r0, r3
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	46c0      	nop			@ (mov r8, r8)
 8000588:	08006194 	.word	0x08006194
 800058c:	200001e4 	.word	0x200001e4
 8000590:	200001bc 	.word	0x200001bc

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b590      	push	{r4, r7, lr}
 8000596:	b08d      	sub	sp, #52	@ 0x34
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	2414      	movs	r4, #20
 800059c:	193b      	adds	r3, r7, r4
 800059e:	0018      	movs	r0, r3
 80005a0:	231c      	movs	r3, #28
 80005a2:	001a      	movs	r2, r3
 80005a4:	2100      	movs	r1, #0
 80005a6:	f004 fe95 	bl	80052d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005aa:	003b      	movs	r3, r7
 80005ac:	0018      	movs	r0, r3
 80005ae:	2314      	movs	r3, #20
 80005b0:	001a      	movs	r2, r3
 80005b2:	2100      	movs	r1, #0
 80005b4:	f004 fe8e 	bl	80052d4 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80005b8:	4b19      	ldr	r3, [pc, #100]	@ (8000620 <SystemClock_Config+0x8c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2207      	movs	r2, #7
 80005be:	4393      	bics	r3, r2
 80005c0:	001a      	movs	r2, r3
 80005c2:	4b17      	ldr	r3, [pc, #92]	@ (8000620 <SystemClock_Config+0x8c>)
 80005c4:	2101      	movs	r1, #1
 80005c6:	430a      	orrs	r2, r1
 80005c8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2201      	movs	r2, #1
 80005ce:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	2280      	movs	r2, #128	@ 0x80
 80005d4:	0252      	lsls	r2, r2, #9
 80005d6:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d8:	193b      	adds	r3, r7, r4
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fd48 	bl	8002070 <HAL_RCC_OscConfig>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80005e4:	f000 f93e 	bl	8000864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e8:	003b      	movs	r3, r7
 80005ea:	2207      	movs	r2, #7
 80005ec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80005ee:	003b      	movs	r3, r7
 80005f0:	2201      	movs	r2, #1
 80005f2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005f4:	003b      	movs	r3, r7
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005fa:	003b      	movs	r3, r7
 80005fc:	2200      	movs	r2, #0
 80005fe:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000600:	003b      	movs	r3, r7
 8000602:	2200      	movs	r2, #0
 8000604:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000606:	003b      	movs	r3, r7
 8000608:	2101      	movs	r1, #1
 800060a:	0018      	movs	r0, r3
 800060c:	f001 ff14 	bl	8002438 <HAL_RCC_ClockConfig>
 8000610:	1e03      	subs	r3, r0, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000614:	f000 f926 	bl	8000864 <Error_Handler>
  }
}
 8000618:	46c0      	nop			@ (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	b00d      	add	sp, #52	@ 0x34
 800061e:	bd90      	pop	{r4, r7, pc}
 8000620:	40022000 	.word	0x40022000

08000624 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000628:	4b1b      	ldr	r3, [pc, #108]	@ (8000698 <MX_I2C1_Init+0x74>)
 800062a:	4a1c      	ldr	r2, [pc, #112]	@ (800069c <MX_I2C1_Init+0x78>)
 800062c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0090194B;
 800062e:	4b1a      	ldr	r3, [pc, #104]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000630:	4a1b      	ldr	r2, [pc, #108]	@ (80006a0 <MX_I2C1_Init+0x7c>)
 8000632:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000634:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800063a:	4b17      	ldr	r3, [pc, #92]	@ (8000698 <MX_I2C1_Init+0x74>)
 800063c:	2201      	movs	r2, #1
 800063e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000640:	4b15      	ldr	r3, [pc, #84]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000642:	2200      	movs	r2, #0
 8000644:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000646:	4b14      	ldr	r3, [pc, #80]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000648:	2200      	movs	r2, #0
 800064a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800064c:	4b12      	ldr	r3, [pc, #72]	@ (8000698 <MX_I2C1_Init+0x74>)
 800064e:	2200      	movs	r2, #0
 8000650:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000652:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000654:	2200      	movs	r2, #0
 8000656:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000658:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <MX_I2C1_Init+0x74>)
 800065a:	2200      	movs	r2, #0
 800065c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800065e:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000660:	0018      	movs	r0, r3
 8000662:	f000 ffff 	bl	8001664 <HAL_I2C_Init>
 8000666:	1e03      	subs	r3, r0, #0
 8000668:	d001      	beq.n	800066e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800066a:	f000 f8fb 	bl	8000864 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000670:	2100      	movs	r1, #0
 8000672:	0018      	movs	r0, r3
 8000674:	f001 fc64 	bl	8001f40 <HAL_I2CEx_ConfigAnalogFilter>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d001      	beq.n	8000680 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800067c:	f000 f8f2 	bl	8000864 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000680:	4b05      	ldr	r3, [pc, #20]	@ (8000698 <MX_I2C1_Init+0x74>)
 8000682:	2100      	movs	r1, #0
 8000684:	0018      	movs	r0, r3
 8000686:	f001 fca7 	bl	8001fd8 <HAL_I2CEx_ConfigDigitalFilter>
 800068a:	1e03      	subs	r3, r0, #0
 800068c:	d001      	beq.n	8000692 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800068e:	f000 f8e9 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000692:	46c0      	nop			@ (mov r8, r8)
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000088 	.word	0x20000088
 800069c:	40005400 	.word	0x40005400
 80006a0:	0090194b 	.word	0x0090194b

080006a4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80006a8:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <MX_TIM14_Init+0x40>)
 80006aa:	4a0f      	ldr	r2, [pc, #60]	@ (80006e8 <MX_TIM14_Init+0x44>)
 80006ac:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 47;
 80006ae:	4b0d      	ldr	r3, [pc, #52]	@ (80006e4 <MX_TIM14_Init+0x40>)
 80006b0:	222f      	movs	r2, #47	@ 0x2f
 80006b2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b4:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <MX_TIM14_Init+0x40>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80006ba:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <MX_TIM14_Init+0x40>)
 80006bc:	4a0b      	ldr	r2, [pc, #44]	@ (80006ec <MX_TIM14_Init+0x48>)
 80006be:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006c0:	4b08      	ldr	r3, [pc, #32]	@ (80006e4 <MX_TIM14_Init+0x40>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c6:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <MX_TIM14_Init+0x40>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80006cc:	4b05      	ldr	r3, [pc, #20]	@ (80006e4 <MX_TIM14_Init+0x40>)
 80006ce:	0018      	movs	r0, r3
 80006d0:	f002 f914 	bl	80028fc <HAL_TIM_Base_Init>
 80006d4:	1e03      	subs	r3, r0, #0
 80006d6:	d001      	beq.n	80006dc <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80006d8:	f000 f8c4 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80006dc:	46c0      	nop			@ (mov r8, r8)
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	46c0      	nop			@ (mov r8, r8)
 80006e4:	200000dc 	.word	0x200000dc
 80006e8:	40002000 	.word	0x40002000
 80006ec:	0000ffff 	.word	0x0000ffff

080006f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f4:	4b16      	ldr	r3, [pc, #88]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 80006f6:	4a17      	ldr	r2, [pc, #92]	@ (8000754 <MX_USART2_UART_Init+0x64>)
 80006f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006fa:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 80006fc:	22e1      	movs	r2, #225	@ 0xe1
 80006fe:	0252      	lsls	r2, r2, #9
 8000700:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000702:	4b13      	ldr	r3, [pc, #76]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000708:	4b11      	ldr	r3, [pc, #68]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800070e:	4b10      	ldr	r3, [pc, #64]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 8000716:	220c      	movs	r2, #12
 8000718:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071a:	4b0d      	ldr	r3, [pc, #52]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000720:	4b0b      	ldr	r3, [pc, #44]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000726:	4b0a      	ldr	r3, [pc, #40]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 8000728:	2200      	movs	r2, #0
 800072a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 800072e:	2200      	movs	r2, #0
 8000730:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000732:	4b07      	ldr	r3, [pc, #28]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 8000734:	2200      	movs	r2, #0
 8000736:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000738:	4b05      	ldr	r3, [pc, #20]	@ (8000750 <MX_USART2_UART_Init+0x60>)
 800073a:	0018      	movs	r0, r3
 800073c:	f002 f9ee 	bl	8002b1c <HAL_UART_Init>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d001      	beq.n	8000748 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000744:	f000 f88e 	bl	8000864 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000748:	46c0      	nop			@ (mov r8, r8)
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	20000128 	.word	0x20000128
 8000754:	40004400 	.word	0x40004400

08000758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b089      	sub	sp, #36	@ 0x24
 800075c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075e:	240c      	movs	r4, #12
 8000760:	193b      	adds	r3, r7, r4
 8000762:	0018      	movs	r0, r3
 8000764:	2314      	movs	r3, #20
 8000766:	001a      	movs	r2, r3
 8000768:	2100      	movs	r1, #0
 800076a:	f004 fdb3 	bl	80052d4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076e:	4b3a      	ldr	r3, [pc, #232]	@ (8000858 <MX_GPIO_Init+0x100>)
 8000770:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000772:	4b39      	ldr	r3, [pc, #228]	@ (8000858 <MX_GPIO_Init+0x100>)
 8000774:	2104      	movs	r1, #4
 8000776:	430a      	orrs	r2, r1
 8000778:	635a      	str	r2, [r3, #52]	@ 0x34
 800077a:	4b37      	ldr	r3, [pc, #220]	@ (8000858 <MX_GPIO_Init+0x100>)
 800077c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800077e:	2204      	movs	r2, #4
 8000780:	4013      	ands	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
 8000784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000786:	4b34      	ldr	r3, [pc, #208]	@ (8000858 <MX_GPIO_Init+0x100>)
 8000788:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800078a:	4b33      	ldr	r3, [pc, #204]	@ (8000858 <MX_GPIO_Init+0x100>)
 800078c:	2120      	movs	r1, #32
 800078e:	430a      	orrs	r2, r1
 8000790:	635a      	str	r2, [r3, #52]	@ 0x34
 8000792:	4b31      	ldr	r3, [pc, #196]	@ (8000858 <MX_GPIO_Init+0x100>)
 8000794:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000796:	2220      	movs	r2, #32
 8000798:	4013      	ands	r3, r2
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079e:	4b2e      	ldr	r3, [pc, #184]	@ (8000858 <MX_GPIO_Init+0x100>)
 80007a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000858 <MX_GPIO_Init+0x100>)
 80007a4:	2101      	movs	r1, #1
 80007a6:	430a      	orrs	r2, r1
 80007a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007aa:	4b2b      	ldr	r3, [pc, #172]	@ (8000858 <MX_GPIO_Init+0x100>)
 80007ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007ae:	2201      	movs	r2, #1
 80007b0:	4013      	ands	r3, r2
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEMP_GPIO_Port, TEMP_Pin, GPIO_PIN_RESET);
 80007b6:	23a0      	movs	r3, #160	@ 0xa0
 80007b8:	05db      	lsls	r3, r3, #23
 80007ba:	2200      	movs	r2, #0
 80007bc:	2102      	movs	r1, #2
 80007be:	0018      	movs	r0, r3
 80007c0:	f000 fef5 	bl	80015ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_SET);
 80007c4:	23a0      	movs	r3, #160	@ 0xa0
 80007c6:	05db      	lsls	r3, r3, #23
 80007c8:	2201      	movs	r2, #1
 80007ca:	2120      	movs	r1, #32
 80007cc:	0018      	movs	r0, r3
 80007ce:	f000 feee 	bl	80015ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Button_Pin */
  GPIO_InitStruct.Pin = User_Button_Pin;
 80007d2:	193b      	adds	r3, r7, r4
 80007d4:	2280      	movs	r2, #128	@ 0x80
 80007d6:	0192      	lsls	r2, r2, #6
 80007d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007da:	193b      	adds	r3, r7, r4
 80007dc:	4a1f      	ldr	r2, [pc, #124]	@ (800085c <MX_GPIO_Init+0x104>)
 80007de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	4a1d      	ldr	r2, [pc, #116]	@ (8000860 <MX_GPIO_Init+0x108>)
 80007ea:	0019      	movs	r1, r3
 80007ec:	0010      	movs	r0, r2
 80007ee:	f000 fd4f 	bl	8001290 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_Pin */
  GPIO_InitStruct.Pin = TEMP_Pin;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2202      	movs	r2, #2
 80007f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	2201      	movs	r2, #1
 80007fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	193b      	adds	r3, r7, r4
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEMP_GPIO_Port, &GPIO_InitStruct);
 800080a:	193a      	adds	r2, r7, r4
 800080c:	23a0      	movs	r3, #160	@ 0xa0
 800080e:	05db      	lsls	r3, r3, #23
 8000810:	0011      	movs	r1, r2
 8000812:	0018      	movs	r0, r3
 8000814:	f000 fd3c 	bl	8001290 <HAL_GPIO_Init>

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8000818:	0021      	movs	r1, r4
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2220      	movs	r2, #32
 800081e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000820:	187b      	adds	r3, r7, r1
 8000822:	2201      	movs	r2, #1
 8000824:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	187b      	adds	r3, r7, r1
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082c:	187b      	adds	r3, r7, r1
 800082e:	2203      	movs	r2, #3
 8000830:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8000832:	187a      	adds	r2, r7, r1
 8000834:	23a0      	movs	r3, #160	@ 0xa0
 8000836:	05db      	lsls	r3, r3, #23
 8000838:	0011      	movs	r1, r2
 800083a:	0018      	movs	r0, r3
 800083c:	f000 fd28 	bl	8001290 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	2100      	movs	r1, #0
 8000844:	2007      	movs	r0, #7
 8000846:	f000 fcf1 	bl	800122c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800084a:	2007      	movs	r0, #7
 800084c:	f000 fd03 	bl	8001256 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	b009      	add	sp, #36	@ 0x24
 8000856:	bd90      	pop	{r4, r7, pc}
 8000858:	40021000 	.word	0x40021000
 800085c:	10110000 	.word	0x10110000
 8000860:	50000800 	.word	0x50000800

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 800086c:	4b02      	ldr	r3, [pc, #8]	@ (8000878 <Error_Handler+0x14>)
 800086e:	2100      	movs	r1, #0
 8000870:	0018      	movs	r0, r3
 8000872:	f7ff fd8b 	bl	800038c <Q_onError>
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	0800619c 	.word	0x0800619c

0800087c <MainApp_initial>:

//${AOs::MainApp} ............................................................
MainApp MainApp_inst;

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	6039      	str	r1, [r7, #0]
    //${AOs::MainApp::SM::initial}
    return Q_TRAN(&MainApp_temperature);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	4a03      	ldr	r2, [pc, #12]	@ (8000898 <MainApp_initial+0x1c>)
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	2303      	movs	r3, #3
}
 800088e:	0018      	movs	r0, r3
 8000890:	46bd      	mov	sp, r7
 8000892:	b002      	add	sp, #8
 8000894:	bd80      	pop	{r7, pc}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	080008e5 	.word	0x080008e5

0800089c <MainApp_display_Stats>:

//${AOs::MainApp::SM::display_Stats} .........................................
QState MainApp_display_Stats(MainApp * const me, QEvt const * const e) {
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
        default: {
            status_ = Q_SUPER(&QHsm_top);
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a04      	ldr	r2, [pc, #16]	@ (80008bc <MainApp_display_Stats+0x20>)
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
            break;
 80008b0:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 80008b2:	68fb      	ldr	r3, [r7, #12]
}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b004      	add	sp, #16
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	08003ae1 	.word	0x08003ae1

080008c0 <MainApp_dryness>:

//${AOs::MainApp::SM::display_Stats::dryness} ................................
QState MainApp_dryness(MainApp * const me, QEvt const * const e) {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
        default: {
            status_ = Q_SUPER(&MainApp_display_Stats);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	4a04      	ldr	r2, [pc, #16]	@ (80008e0 <MainApp_dryness+0x20>)
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	2300      	movs	r3, #0
 80008d2:	60fb      	str	r3, [r7, #12]
            break;
 80008d4:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 80008d6:	68fb      	ldr	r3, [r7, #12]
}
 80008d8:	0018      	movs	r0, r3
 80008da:	46bd      	mov	sp, r7
 80008dc:	b004      	add	sp, #16
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	0800089d 	.word	0x0800089d

080008e4 <MainApp_temperature>:

//${AOs::MainApp::SM::display_Stats::temperature} ............................
QState MainApp_temperature(MainApp * const me, QEvt const * const e) {
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
    QState status_;
    switch (e->sig) {
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	881b      	ldrh	r3, [r3, #0]
 80008f2:	2b06      	cmp	r3, #6
 80008f4:	d02f      	beq.n	8000956 <MainApp_temperature+0x72>
 80008f6:	dc34      	bgt.n	8000962 <MainApp_temperature+0x7e>
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d002      	beq.n	8000902 <MainApp_temperature+0x1e>
 80008fc:	2b05      	cmp	r3, #5
 80008fe:	d010      	beq.n	8000922 <MainApp_temperature+0x3e>
 8000900:	e02f      	b.n	8000962 <MainApp_temperature+0x7e>
        //${AOs::MainApp::SM::display_Stats::temperature}
        case Q_ENTRY_SIG: {
            printf("enter, arming timer\n");
 8000902:	4b1d      	ldr	r3, [pc, #116]	@ (8000978 <MainApp_temperature+0x94>)
 8000904:	0018      	movs	r0, r3
 8000906:	f004 fbcd 	bl	80050a4 <puts>
            QTimeEvt_armX(&me->tempPollEvt,
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	3324      	adds	r3, #36	@ 0x24
 800090e:	22c8      	movs	r2, #200	@ 0xc8
 8000910:	0052      	lsls	r2, r2, #1
 8000912:	21c8      	movs	r1, #200	@ 0xc8
 8000914:	0049      	lsls	r1, r1, #1
 8000916:	0018      	movs	r0, r3
 8000918:	f003 ffc8 	bl	80048ac <QTimeEvt_armX>
                          400U,    // Fire after 10 seconds
                          400U);   // Then repeat every 10 seconds
            status_ = Q_HANDLED();
 800091c:	2302      	movs	r3, #2
 800091e:	60fb      	str	r3, [r7, #12]
            break;
 8000920:	e025      	b.n	800096e <MainApp_temperature+0x8a>
        }
        //${AOs::MainApp::SM::display_Stats::temperature::TEMP_POLL}
        case TEMP_POLL_SIG: {
            DHT11_Read(&me->currentTemp);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	3340      	adds	r3, #64	@ 0x40
 8000926:	0018      	movs	r0, r3
 8000928:	f000 fa00 	bl	8000d2c <DHT11_Read>
            uint16_t temp = me->currentTemp;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2240      	movs	r2, #64	@ 0x40
 8000930:	5c9a      	ldrb	r2, [r3, r2]
 8000932:	240a      	movs	r4, #10
 8000934:	193b      	adds	r3, r7, r4
 8000936:	801a      	strh	r2, [r3, #0]
            printf("Temperature: %u\n" , temp);
 8000938:	193b      	adds	r3, r7, r4
 800093a:	881a      	ldrh	r2, [r3, #0]
 800093c:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <MainApp_temperature+0x98>)
 800093e:	0011      	movs	r1, r2
 8000940:	0018      	movs	r0, r3
 8000942:	f004 fb49 	bl	8004fd8 <iprintf>
            display_temp(temp);
 8000946:	193b      	adds	r3, r7, r4
 8000948:	881b      	ldrh	r3, [r3, #0]
 800094a:	0018      	movs	r0, r3
 800094c:	f7ff fda6 	bl	800049c <display_temp>
            status_ = Q_HANDLED();
 8000950:	2302      	movs	r3, #2
 8000952:	60fb      	str	r3, [r7, #12]
            break;
 8000954:	e00b      	b.n	800096e <MainApp_temperature+0x8a>
        }
        //${AOs::MainApp::SM::display_Stats::temperature::BTN_RELEASE}
        case BTN_RELEASE_SIG: {
            status_ = Q_TRAN(&MainApp_dryness);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4a09      	ldr	r2, [pc, #36]	@ (8000980 <MainApp_temperature+0x9c>)
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	2303      	movs	r3, #3
 800095e:	60fb      	str	r3, [r7, #12]
            break;
 8000960:	e005      	b.n	800096e <MainApp_temperature+0x8a>
        }
        default: {
            status_ = Q_SUPER(&MainApp_display_Stats);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a07      	ldr	r2, [pc, #28]	@ (8000984 <MainApp_temperature+0xa0>)
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	2300      	movs	r3, #0
 800096a:	60fb      	str	r3, [r7, #12]
            break;
 800096c:	46c0      	nop			@ (mov r8, r8)
        }
    }
    return status_;
 800096e:	68fb      	ldr	r3, [r7, #12]
}
 8000970:	0018      	movs	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	b005      	add	sp, #20
 8000976:	bd90      	pop	{r4, r7, pc}
 8000978:	080061a8 	.word	0x080061a8
 800097c:	080061bc 	.word	0x080061bc
 8000980:	080008c1 	.word	0x080008c1
 8000984:	0800089d 	.word	0x0800089d

08000988 <Main_App_ctor>:
//$enddef${AOs::MainApp} ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
//$define${Shared::Main_App_ctor} vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a0a      	ldr	r2, [pc, #40]	@ (80009bc <Main_App_ctor+0x34>)
 8000994:	0011      	movs	r1, r2
 8000996:	0018      	movs	r0, r3
 8000998:	f003 fe02 	bl	80045a0 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, TEMP_POLL_SIG, 0U);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3324      	adds	r3, #36	@ 0x24
 80009a0:	0018      	movs	r0, r3
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	2300      	movs	r3, #0
 80009a6:	2205      	movs	r2, #5
 80009a8:	f003 ff3e 	bl	8004828 <QTimeEvt_ctorX>
    me->currentTemp = 0.0f;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2240      	movs	r2, #64	@ 0x40
 80009b0:	2100      	movs	r1, #0
 80009b2:	5499      	strb	r1, [r3, r2]
}
 80009b4:	46c0      	nop			@ (mov r8, r8)
 80009b6:	46bd      	mov	sp, r7
 80009b8:	b002      	add	sp, #8
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	0800087d 	.word	0x0800087d

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <HAL_MspInit+0x44>)
 80009c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <HAL_MspInit+0x44>)
 80009cc:	2101      	movs	r1, #1
 80009ce:	430a      	orrs	r2, r1
 80009d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80009d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <HAL_MspInit+0x44>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d6:	2201      	movs	r2, #1
 80009d8:	4013      	ands	r3, r2
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <HAL_MspInit+0x44>)
 80009e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009e2:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <HAL_MspInit+0x44>)
 80009e4:	2180      	movs	r1, #128	@ 0x80
 80009e6:	0549      	lsls	r1, r1, #21
 80009e8:	430a      	orrs	r2, r1
 80009ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009ec:	4b05      	ldr	r3, [pc, #20]	@ (8000a04 <HAL_MspInit+0x44>)
 80009ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009f0:	2380      	movs	r3, #128	@ 0x80
 80009f2:	055b      	lsls	r3, r3, #21
 80009f4:	4013      	ands	r3, r2
 80009f6:	603b      	str	r3, [r7, #0]
 80009f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	b002      	add	sp, #8
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	40021000 	.word	0x40021000

08000a08 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b091      	sub	sp, #68	@ 0x44
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	232c      	movs	r3, #44	@ 0x2c
 8000a12:	18fb      	adds	r3, r7, r3
 8000a14:	0018      	movs	r0, r3
 8000a16:	2314      	movs	r3, #20
 8000a18:	001a      	movs	r2, r3
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	f004 fc5a 	bl	80052d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a20:	2410      	movs	r4, #16
 8000a22:	193b      	adds	r3, r7, r4
 8000a24:	0018      	movs	r0, r3
 8000a26:	231c      	movs	r3, #28
 8000a28:	001a      	movs	r2, r3
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	f004 fc52 	bl	80052d4 <memset>
  if(hi2c->Instance==I2C1)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a23      	ldr	r2, [pc, #140]	@ (8000ac4 <HAL_I2C_MspInit+0xbc>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d13f      	bne.n	8000aba <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a3a:	193b      	adds	r3, r7, r4
 8000a3c:	2202      	movs	r2, #2
 8000a3e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a40:	193b      	adds	r3, r7, r4
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f001 fe6b 	bl	8002724 <HAL_RCCEx_PeriphCLKConfig>
 8000a4e:	1e03      	subs	r3, r0, #0
 8000a50:	d001      	beq.n	8000a56 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000a52:	f7ff ff07 	bl	8000864 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a56:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <HAL_I2C_MspInit+0xc0>)
 8000a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <HAL_I2C_MspInit+0xc0>)
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a62:	4b19      	ldr	r3, [pc, #100]	@ (8000ac8 <HAL_I2C_MspInit+0xc0>)
 8000a64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a66:	2201      	movs	r2, #1
 8000a68:	4013      	ands	r3, r2
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a6e:	212c      	movs	r1, #44	@ 0x2c
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	22c0      	movs	r2, #192	@ 0xc0
 8000a74:	00d2      	lsls	r2, r2, #3
 8000a76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2212      	movs	r2, #18
 8000a7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2200      	movs	r2, #0
 8000a88:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2206      	movs	r2, #6
 8000a8e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	187a      	adds	r2, r7, r1
 8000a92:	23a0      	movs	r3, #160	@ 0xa0
 8000a94:	05db      	lsls	r3, r3, #23
 8000a96:	0011      	movs	r1, r2
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f000 fbf9 	bl	8001290 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <HAL_I2C_MspInit+0xc0>)
 8000aa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aa2:	4b09      	ldr	r3, [pc, #36]	@ (8000ac8 <HAL_I2C_MspInit+0xc0>)
 8000aa4:	2180      	movs	r1, #128	@ 0x80
 8000aa6:	0389      	lsls	r1, r1, #14
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000aac:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <HAL_I2C_MspInit+0xc0>)
 8000aae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000ab0:	2380      	movs	r3, #128	@ 0x80
 8000ab2:	039b      	lsls	r3, r3, #14
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
 8000ab8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000aba:	46c0      	nop			@ (mov r8, r8)
 8000abc:	46bd      	mov	sp, r7
 8000abe:	b011      	add	sp, #68	@ 0x44
 8000ac0:	bd90      	pop	{r4, r7, pc}
 8000ac2:	46c0      	nop			@ (mov r8, r8)
 8000ac4:	40005400 	.word	0x40005400
 8000ac8:	40021000 	.word	0x40021000

08000acc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8000b04 <HAL_TIM_Base_MspInit+0x38>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d10d      	bne.n	8000afa <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000ade:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <HAL_TIM_Base_MspInit+0x3c>)
 8000ae0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ae2:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <HAL_TIM_Base_MspInit+0x3c>)
 8000ae4:	2180      	movs	r1, #128	@ 0x80
 8000ae6:	0209      	lsls	r1, r1, #8
 8000ae8:	430a      	orrs	r2, r1
 8000aea:	641a      	str	r2, [r3, #64]	@ 0x40
 8000aec:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <HAL_TIM_Base_MspInit+0x3c>)
 8000aee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000af0:	2380      	movs	r3, #128	@ 0x80
 8000af2:	021b      	lsls	r3, r3, #8
 8000af4:	4013      	ands	r3, r2
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b004      	add	sp, #16
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	40002000 	.word	0x40002000
 8000b08:	40021000 	.word	0x40021000

08000b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b0c:	b590      	push	{r4, r7, lr}
 8000b0e:	b08b      	sub	sp, #44	@ 0x2c
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	2414      	movs	r4, #20
 8000b16:	193b      	adds	r3, r7, r4
 8000b18:	0018      	movs	r0, r3
 8000b1a:	2314      	movs	r3, #20
 8000b1c:	001a      	movs	r2, r3
 8000b1e:	2100      	movs	r1, #0
 8000b20:	f004 fbd8 	bl	80052d4 <memset>
  if(huart->Instance==USART2)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a1b      	ldr	r2, [pc, #108]	@ (8000b98 <HAL_UART_MspInit+0x8c>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d130      	bne.n	8000b90 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b9c <HAL_UART_MspInit+0x90>)
 8000b30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b32:	4b1a      	ldr	r3, [pc, #104]	@ (8000b9c <HAL_UART_MspInit+0x90>)
 8000b34:	2180      	movs	r1, #128	@ 0x80
 8000b36:	0289      	lsls	r1, r1, #10
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b3c:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <HAL_UART_MspInit+0x90>)
 8000b3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b40:	2380      	movs	r3, #128	@ 0x80
 8000b42:	029b      	lsls	r3, r3, #10
 8000b44:	4013      	ands	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4a:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <HAL_UART_MspInit+0x90>)
 8000b4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b4e:	4b13      	ldr	r3, [pc, #76]	@ (8000b9c <HAL_UART_MspInit+0x90>)
 8000b50:	2101      	movs	r1, #1
 8000b52:	430a      	orrs	r2, r1
 8000b54:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b56:	4b11      	ldr	r3, [pc, #68]	@ (8000b9c <HAL_UART_MspInit+0x90>)
 8000b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 8000b62:	0021      	movs	r1, r4
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	220c      	movs	r2, #12
 8000b68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2201      	movs	r2, #1
 8000b80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b82:	187a      	adds	r2, r7, r1
 8000b84:	23a0      	movs	r3, #160	@ 0xa0
 8000b86:	05db      	lsls	r3, r3, #23
 8000b88:	0011      	movs	r1, r2
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f000 fb80 	bl	8001290 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b90:	46c0      	nop			@ (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b00b      	add	sp, #44	@ 0x2c
 8000b96:	bd90      	pop	{r4, r7, pc}
 8000b98:	40004400 	.word	0x40004400
 8000b9c:	40021000 	.word	0x40021000

08000ba0 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba4:	b672      	cpsid	i
}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8000ba8:	4b03      	ldr	r3, [pc, #12]	@ (8000bb8 <HardFault_Handler+0x18>)
 8000baa:	2100      	movs	r1, #0
 8000bac:	0018      	movs	r0, r3
 8000bae:	f7ff fbed 	bl	800038c <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb2:	46c0      	nop			@ (mov r8, r8)
 8000bb4:	e7fd      	b.n	8000bb2 <HardFault_Handler+0x12>
 8000bb6:	46c0      	nop			@ (mov r8, r8)
 8000bb8:	080061d0 	.word	0x080061d0

08000bbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bc0:	46c0      	nop			@ (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(User_Button_Pin);
 8000bca:	2380      	movs	r3, #128	@ 0x80
 8000bcc:	019b      	lsls	r3, r3, #6
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f000 fd0a 	bl	80015e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000bd4:	46c0      	nop			@ (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b086      	sub	sp, #24
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	60f8      	str	r0, [r7, #12]
 8000be2:	60b9      	str	r1, [r7, #8]
 8000be4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be6:	2300      	movs	r3, #0
 8000be8:	617b      	str	r3, [r7, #20]
 8000bea:	e00a      	b.n	8000c02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bec:	e000      	b.n	8000bf0 <_read+0x16>
 8000bee:	bf00      	nop
 8000bf0:	0001      	movs	r1, r0
 8000bf2:	68bb      	ldr	r3, [r7, #8]
 8000bf4:	1c5a      	adds	r2, r3, #1
 8000bf6:	60ba      	str	r2, [r7, #8]
 8000bf8:	b2ca      	uxtb	r2, r1
 8000bfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	617b      	str	r3, [r7, #20]
 8000c02:	697a      	ldr	r2, [r7, #20]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	dbf0      	blt.n	8000bec <_read+0x12>
  }

  return len;
 8000c0a:	687b      	ldr	r3, [r7, #4]
}
 8000c0c:	0018      	movs	r0, r3
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	b006      	add	sp, #24
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c20:	2300      	movs	r3, #0
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	46c0      	nop			@ (mov r8, r8)
 8000c26:	697a      	ldr	r2, [r7, #20]
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	da09      	bge.n	8000c42 <_write+0x2e>
  {
    //__io_putchar(*ptr++);
  // transmit via HAL UART in blocking mode
	  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	2301      	movs	r3, #1
 8000c34:	425b      	negs	r3, r3
 8000c36:	68b9      	ldr	r1, [r7, #8]
 8000c38:	4804      	ldr	r0, [pc, #16]	@ (8000c4c <_write+0x38>)
 8000c3a:	f001 ffc5 	bl	8002bc8 <HAL_UART_Transmit>
	  return len;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	e000      	b.n	8000c44 <_write+0x30>

  }
  return len;
 8000c42:	687b      	ldr	r3, [r7, #4]
}
 8000c44:	0018      	movs	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b006      	add	sp, #24
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20000128 	.word	0x20000128

08000c50 <_close>:

int _close(int file)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	425b      	negs	r3, r3
}
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	b002      	add	sp, #8
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
 8000c6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	2280      	movs	r2, #128	@ 0x80
 8000c72:	0192      	lsls	r2, r2, #6
 8000c74:	605a      	str	r2, [r3, #4]
  return 0;
 8000c76:	2300      	movs	r3, #0
}
 8000c78:	0018      	movs	r0, r3
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	b002      	add	sp, #8
 8000c7e:	bd80      	pop	{r7, pc}

08000c80 <_isatty>:

int _isatty(int file)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c88:	2301      	movs	r3, #1
}
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b002      	add	sp, #8
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b084      	sub	sp, #16
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	60f8      	str	r0, [r7, #12]
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c9e:	2300      	movs	r3, #0
}
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b004      	add	sp, #16
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb0:	4a14      	ldr	r2, [pc, #80]	@ (8000d04 <_sbrk+0x5c>)
 8000cb2:	4b15      	ldr	r3, [pc, #84]	@ (8000d08 <_sbrk+0x60>)
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cbc:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <_sbrk+0x64>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d102      	bne.n	8000cca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc4:	4b11      	ldr	r3, [pc, #68]	@ (8000d0c <_sbrk+0x64>)
 8000cc6:	4a12      	ldr	r2, [pc, #72]	@ (8000d10 <_sbrk+0x68>)
 8000cc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cca:	4b10      	ldr	r3, [pc, #64]	@ (8000d0c <_sbrk+0x64>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	18d3      	adds	r3, r2, r3
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d207      	bcs.n	8000ce8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd8:	f004 fb52 	bl	8005380 <__errno>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	220c      	movs	r2, #12
 8000ce0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	425b      	negs	r3, r3
 8000ce6:	e009      	b.n	8000cfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce8:	4b08      	ldr	r3, [pc, #32]	@ (8000d0c <_sbrk+0x64>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cee:	4b07      	ldr	r3, [pc, #28]	@ (8000d0c <_sbrk+0x64>)
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	18d2      	adds	r2, r2, r3
 8000cf6:	4b05      	ldr	r3, [pc, #20]	@ (8000d0c <_sbrk+0x64>)
 8000cf8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
}
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	b006      	add	sp, #24
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20003000 	.word	0x20003000
 8000d08:	00000400 	.word	0x00000400
 8000d0c:	20000228 	.word	0x20000228
 8000d10:	20000670 	.word	0x20000670

08000d14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <SystemInit+0x14>)
 8000d1a:	2280      	movs	r2, #128	@ 0x80
 8000d1c:	0512      	lsls	r2, r2, #20
 8000d1e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d20:	46c0      	nop			@ (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	46c0      	nop			@ (mov r8, r8)
 8000d28:	e000ed00 	.word	0xe000ed00

08000d2c <DHT11_Read>:

extern TIM_HandleTypeDef  htim14;


uint8_t DHT11_Read(uint8_t *temp_data)
{
 8000d2c:	b590      	push	{r4, r7, lr}
 8000d2e:	b087      	sub	sp, #28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
    uint8_t bits[5] = {0};
 8000d34:	2308      	movs	r3, #8
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	0018      	movs	r0, r3
 8000d3a:	2305      	movs	r3, #5
 8000d3c:	001a      	movs	r2, r3
 8000d3e:	2100      	movs	r1, #0
 8000d40:	f004 fac8 	bl	80052d4 <memset>
    uint8_t i, j;

    // Start signal
    DHT11_SetPinOutput();
 8000d44:	f000 f8d6 	bl	8000ef4 <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000d48:	23a0      	movs	r3, #160	@ 0xa0
 8000d4a:	05db      	lsls	r3, r3, #23
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2102      	movs	r1, #2
 8000d50:	0018      	movs	r0, r3
 8000d52:	f000 fc2c 	bl	80015ae <HAL_GPIO_WritePin>
    //HAL_Delay(20); // Pull low for 18ms
    BSP_delayMs(2);
 8000d56:	2002      	movs	r0, #2
 8000d58:	f7ff fb42 	bl	80003e0 <BSP_delayMs>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000d5c:	23a0      	movs	r3, #160	@ 0xa0
 8000d5e:	05db      	lsls	r3, r3, #23
 8000d60:	2201      	movs	r2, #1
 8000d62:	2102      	movs	r1, #2
 8000d64:	0018      	movs	r0, r3
 8000d66:	f000 fc22 	bl	80015ae <HAL_GPIO_WritePin>
    //BSP_delayMs(30);
    Delay_us(30);
 8000d6a:	201e      	movs	r0, #30
 8000d6c:	f000 f8fe 	bl	8000f6c <Delay_us>
    DHT11_SetPinInput();
 8000d70:	f000 f8de 	bl	8000f30 <DHT11_SetPinInput>

    // Wait for DHT11 response
    uint32_t timeout = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000d78:	e00e      	b.n	8000d98 <DHT11_Read+0x6c>
        if (++timeout > 100)
 8000d7a:	693b      	ldr	r3, [r7, #16]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	2b64      	cmp	r3, #100	@ 0x64
 8000d84:	d905      	bls.n	8000d92 <DHT11_Read+0x66>
		{
        	printf("timeout\n");
 8000d86:	4b5a      	ldr	r3, [pc, #360]	@ (8000ef0 <DHT11_Read+0x1c4>)
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f004 f98b 	bl	80050a4 <puts>
        	return 1;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e0a9      	b.n	8000ee6 <DHT11_Read+0x1ba>
		}
        Delay_us(1);
 8000d92:	2001      	movs	r0, #1
 8000d94:	f000 f8ea 	bl	8000f6c <Delay_us>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000d98:	23a0      	movs	r3, #160	@ 0xa0
 8000d9a:	05db      	lsls	r3, r3, #23
 8000d9c:	2102      	movs	r1, #2
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f000 fbe8 	bl	8001574 <HAL_GPIO_ReadPin>
 8000da4:	0003      	movs	r3, r0
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d0e7      	beq.n	8000d7a <DHT11_Read+0x4e>
    }
    timeout = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8000dae:	e00a      	b.n	8000dc6 <DHT11_Read+0x9a>
        if (++timeout > 100) return 1;
 8000db0:	693b      	ldr	r3, [r7, #16]
 8000db2:	3301      	adds	r3, #1
 8000db4:	613b      	str	r3, [r7, #16]
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	2b64      	cmp	r3, #100	@ 0x64
 8000dba:	d901      	bls.n	8000dc0 <DHT11_Read+0x94>
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e092      	b.n	8000ee6 <DHT11_Read+0x1ba>
        Delay_us(1);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f000 f8d3 	bl	8000f6c <Delay_us>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET) {
 8000dc6:	23a0      	movs	r3, #160	@ 0xa0
 8000dc8:	05db      	lsls	r3, r3, #23
 8000dca:	2102      	movs	r1, #2
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f000 fbd1 	bl	8001574 <HAL_GPIO_ReadPin>
 8000dd2:	1e03      	subs	r3, r0, #0
 8000dd4:	d0ec      	beq.n	8000db0 <DHT11_Read+0x84>
    }
    timeout = 0;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000dda:	e00a      	b.n	8000df2 <DHT11_Read+0xc6>
        if (++timeout > 100) return 1;
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	3301      	adds	r3, #1
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	2b64      	cmp	r3, #100	@ 0x64
 8000de6:	d901      	bls.n	8000dec <DHT11_Read+0xc0>
 8000de8:	2301      	movs	r3, #1
 8000dea:	e07c      	b.n	8000ee6 <DHT11_Read+0x1ba>
        Delay_us(1);
 8000dec:	2001      	movs	r0, #1
 8000dee:	f000 f8bd 	bl	8000f6c <Delay_us>
    while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET) {
 8000df2:	23a0      	movs	r3, #160	@ 0xa0
 8000df4:	05db      	lsls	r3, r3, #23
 8000df6:	2102      	movs	r1, #2
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f000 fbbb 	bl	8001574 <HAL_GPIO_ReadPin>
 8000dfe:	0003      	movs	r3, r0
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d0eb      	beq.n	8000ddc <DHT11_Read+0xb0>
    }

    // Read 5 bytes (40 bits)
    for (j = 0; j < 5; j++) {
 8000e04:	2316      	movs	r3, #22
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]
 8000e0c:	e04b      	b.n	8000ea6 <DHT11_Read+0x17a>
        for (i = 0; i < 8; i++) {
 8000e0e:	2317      	movs	r3, #23
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	e03b      	b.n	8000e90 <DHT11_Read+0x164>
            // Wait for the start of the bit (low signal)
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET);
 8000e18:	46c0      	nop			@ (mov r8, r8)
 8000e1a:	23a0      	movs	r3, #160	@ 0xa0
 8000e1c:	05db      	lsls	r3, r3, #23
 8000e1e:	2102      	movs	r1, #2
 8000e20:	0018      	movs	r0, r3
 8000e22:	f000 fba7 	bl	8001574 <HAL_GPIO_ReadPin>
 8000e26:	1e03      	subs	r3, r0, #0
 8000e28:	d0f7      	beq.n	8000e1a <DHT11_Read+0xee>
            Delay_us(30);
 8000e2a:	201e      	movs	r0, #30
 8000e2c:	f000 f89e 	bl	8000f6c <Delay_us>
            if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 8000e30:	23a0      	movs	r3, #160	@ 0xa0
 8000e32:	05db      	lsls	r3, r3, #23
 8000e34:	2102      	movs	r1, #2
 8000e36:	0018      	movs	r0, r3
 8000e38:	f000 fb9c 	bl	8001574 <HAL_GPIO_ReadPin>
 8000e3c:	0003      	movs	r3, r0
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d116      	bne.n	8000e70 <DHT11_Read+0x144>
                bits[j] |= (1 << (7 - i));
 8000e42:	2016      	movs	r0, #22
 8000e44:	183b      	adds	r3, r7, r0
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2408      	movs	r4, #8
 8000e4a:	193a      	adds	r2, r7, r4
 8000e4c:	5cd3      	ldrb	r3, [r2, r3]
 8000e4e:	b25a      	sxtb	r2, r3
 8000e50:	2317      	movs	r3, #23
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2107      	movs	r1, #7
 8000e58:	1acb      	subs	r3, r1, r3
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	4099      	lsls	r1, r3
 8000e5e:	000b      	movs	r3, r1
 8000e60:	b25b      	sxtb	r3, r3
 8000e62:	4313      	orrs	r3, r2
 8000e64:	b25a      	sxtb	r2, r3
 8000e66:	183b      	adds	r3, r7, r0
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	b2d1      	uxtb	r1, r2
 8000e6c:	193a      	adds	r2, r7, r4
 8000e6e:	54d1      	strb	r1, [r2, r3]
            // Wait for end of bit
            while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET);
 8000e70:	46c0      	nop			@ (mov r8, r8)
 8000e72:	23a0      	movs	r3, #160	@ 0xa0
 8000e74:	05db      	lsls	r3, r3, #23
 8000e76:	2102      	movs	r1, #2
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 fb7b 	bl	8001574 <HAL_GPIO_ReadPin>
 8000e7e:	0003      	movs	r3, r0
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d0f6      	beq.n	8000e72 <DHT11_Read+0x146>
        for (i = 0; i < 8; i++) {
 8000e84:	2117      	movs	r1, #23
 8000e86:	187b      	adds	r3, r7, r1
 8000e88:	781a      	ldrb	r2, [r3, #0]
 8000e8a:	187b      	adds	r3, r7, r1
 8000e8c:	3201      	adds	r2, #1
 8000e8e:	701a      	strb	r2, [r3, #0]
 8000e90:	2317      	movs	r3, #23
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	2b07      	cmp	r3, #7
 8000e98:	d9be      	bls.n	8000e18 <DHT11_Read+0xec>
    for (j = 0; j < 5; j++) {
 8000e9a:	2116      	movs	r1, #22
 8000e9c:	187b      	adds	r3, r7, r1
 8000e9e:	781a      	ldrb	r2, [r3, #0]
 8000ea0:	187b      	adds	r3, r7, r1
 8000ea2:	3201      	adds	r2, #1
 8000ea4:	701a      	strb	r2, [r3, #0]
 8000ea6:	2316      	movs	r3, #22
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b04      	cmp	r3, #4
 8000eae:	d9ae      	bls.n	8000e0e <DHT11_Read+0xe2>
        }
    }

    // Verify checksum
    if ((uint8_t)(bits[0] + bits[1] + bits[2] + bits[3]) != bits[4])
 8000eb0:	2108      	movs	r1, #8
 8000eb2:	187b      	adds	r3, r7, r1
 8000eb4:	781a      	ldrb	r2, [r3, #0]
 8000eb6:	187b      	adds	r3, r7, r1
 8000eb8:	785b      	ldrb	r3, [r3, #1]
 8000eba:	18d3      	adds	r3, r2, r3
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	187b      	adds	r3, r7, r1
 8000ec0:	789b      	ldrb	r3, [r3, #2]
 8000ec2:	18d3      	adds	r3, r2, r3
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	187b      	adds	r3, r7, r1
 8000ec8:	78db      	ldrb	r3, [r3, #3]
 8000eca:	18d3      	adds	r3, r2, r3
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	791b      	ldrb	r3, [r3, #4]
 8000ed2:	429a      	cmp	r2, r3
 8000ed4:	d001      	beq.n	8000eda <DHT11_Read+0x1ae>
        return 2; // checksum error
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	e005      	b.n	8000ee6 <DHT11_Read+0x1ba>

    *temp_data = bits[2];
 8000eda:	2308      	movs	r3, #8
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	789a      	ldrb	r2, [r3, #2]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	701a      	strb	r2, [r3, #0]

    return 0; // success
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	b007      	add	sp, #28
 8000eec:	bd90      	pop	{r4, r7, pc}
 8000eee:	46c0      	nop			@ (mov r8, r8)
 8000ef0:	080061dc 	.word	0x080061dc

08000ef4 <DHT11_SetPinOutput>:


static void DHT11_SetPinOutput(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	0018      	movs	r0, r3
 8000efe:	2314      	movs	r3, #20
 8000f00:	001a      	movs	r2, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	f004 f9e6 	bl	80052d4 <memset>
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000f08:	1d3b      	adds	r3, r7, #4
 8000f0a:	2202      	movs	r2, #2
 8000f0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	2201      	movs	r2, #1
 8000f12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	2200      	movs	r2, #0
 8000f18:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000f1a:	1d3a      	adds	r2, r7, #4
 8000f1c:	23a0      	movs	r3, #160	@ 0xa0
 8000f1e:	05db      	lsls	r3, r3, #23
 8000f20:	0011      	movs	r1, r2
 8000f22:	0018      	movs	r0, r3
 8000f24:	f000 f9b4 	bl	8001290 <HAL_GPIO_Init>
}
 8000f28:	46c0      	nop			@ (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b006      	add	sp, #24
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <DHT11_SetPinInput>:

// Set pin as input
static void DHT11_SetPinInput(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	0018      	movs	r0, r3
 8000f3a:	2314      	movs	r3, #20
 8000f3c:	001a      	movs	r2, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	f004 f9c8 	bl	80052d4 <memset>
    GPIO_InitStruct.Pin = DHT11_PIN;
 8000f44:	1d3b      	adds	r3, r7, #4
 8000f46:	2202      	movs	r2, #2
 8000f48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000f56:	1d3a      	adds	r2, r7, #4
 8000f58:	23a0      	movs	r3, #160	@ 0xa0
 8000f5a:	05db      	lsls	r3, r3, #23
 8000f5c:	0011      	movs	r1, r2
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f000 f996 	bl	8001290 <HAL_GPIO_Init>
}
 8000f64:	46c0      	nop			@ (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	b006      	add	sp, #24
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <Delay_us>:

static void Delay_us(uint16_t us)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	0002      	movs	r2, r0
 8000f74:	1dbb      	adds	r3, r7, #6
 8000f76:	801a      	strh	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&htim14, 0);  // Reset counter
 8000f78:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <Delay_us+0x3c>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	625a      	str	r2, [r3, #36]	@ 0x24

    // Wait for reset to take effect (important!)
        while (__HAL_TIM_GET_COUNTER(&htim14) > 100);
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <Delay_us+0x3c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f88:	2b64      	cmp	r3, #100	@ 0x64
 8000f8a:	d8fa      	bhi.n	8000f82 <Delay_us+0x16>

    while (__HAL_TIM_GET_COUNTER(&htim14) < us);
 8000f8c:	46c0      	nop			@ (mov r8, r8)
 8000f8e:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <Delay_us+0x3c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f94:	1dbb      	adds	r3, r7, #6
 8000f96:	881b      	ldrh	r3, [r3, #0]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d3f8      	bcc.n	8000f8e <Delay_us+0x22>

}
 8000f9c:	46c0      	nop			@ (mov r8, r8)
 8000f9e:	46c0      	nop			@ (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b002      	add	sp, #8
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	46c0      	nop			@ (mov r8, r8)
 8000fa8:	200000dc 	.word	0x200000dc

08000fac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000fac:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000fae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fb0:	f7ff feb0 	bl	8000d14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000fb4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000fb6:	e003      	b.n	8000fc0 <LoopCopyDataInit>

08000fb8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000fba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000fbc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000fbe:	3104      	adds	r1, #4

08000fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000fc0:	480a      	ldr	r0, [pc, #40]	@ (8000fec <LoopForever+0xa>)
  ldr r3, =_edata
 8000fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <LoopForever+0xe>)
  adds r2, r0, r1
 8000fc4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000fc6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000fc8:	d3f6      	bcc.n	8000fb8 <CopyDataInit>
  ldr r2, =_sbss
 8000fca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <LoopForever+0x12>)
  b LoopFillZerobss
 8000fcc:	e002      	b.n	8000fd4 <LoopFillZerobss>

08000fce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  str  r3, [r2]
 8000fd0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd2:	3204      	adds	r2, #4

08000fd4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000fd4:	4b08      	ldr	r3, [pc, #32]	@ (8000ff8 <LoopForever+0x16>)
  cmp r2, r3
 8000fd6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000fd8:	d3f9      	bcc.n	8000fce <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000fda:	f004 f9d7 	bl	800538c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fde:	f7ff faa5 	bl	800052c <main>

08000fe2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fe2:	e7fe      	b.n	8000fe2 <LoopForever>
  ldr   r0, =_estack
 8000fe4:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000fe8:	0800767c 	.word	0x0800767c
  ldr r0, =_sdata
 8000fec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ff0:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8000ff4:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8000ff8:	20000670 	.word	0x20000670

08000ffc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ffc:	e7fe      	b.n	8000ffc <ADC1_IRQHandler>

08000ffe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001004:	1dfb      	adds	r3, r7, #7
 8001006:	2200      	movs	r2, #0
 8001008:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800100a:	2003      	movs	r0, #3
 800100c:	f000 f80e 	bl	800102c <HAL_InitTick>
 8001010:	1e03      	subs	r3, r0, #0
 8001012:	d003      	beq.n	800101c <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001014:	1dfb      	adds	r3, r7, #7
 8001016:	2201      	movs	r2, #1
 8001018:	701a      	strb	r2, [r3, #0]
 800101a:	e001      	b.n	8001020 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800101c:	f7ff fcd0 	bl	80009c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	781b      	ldrb	r3, [r3, #0]
}
 8001024:	0018      	movs	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	b002      	add	sp, #8
 800102a:	bd80      	pop	{r7, pc}

0800102c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800102c:	b590      	push	{r4, r7, lr}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001034:	230f      	movs	r3, #15
 8001036:	18fb      	adds	r3, r7, r3
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 800103c:	4b1d      	ldr	r3, [pc, #116]	@ (80010b4 <HAL_InitTick+0x88>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d02b      	beq.n	800109c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001044:	4b1c      	ldr	r3, [pc, #112]	@ (80010b8 <HAL_InitTick+0x8c>)
 8001046:	681c      	ldr	r4, [r3, #0]
 8001048:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <HAL_InitTick+0x88>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	0019      	movs	r1, r3
 800104e:	23fa      	movs	r3, #250	@ 0xfa
 8001050:	0098      	lsls	r0, r3, #2
 8001052:	f7ff f863 	bl	800011c <__udivsi3>
 8001056:	0003      	movs	r3, r0
 8001058:	0019      	movs	r1, r3
 800105a:	0020      	movs	r0, r4
 800105c:	f7ff f85e 	bl	800011c <__udivsi3>
 8001060:	0003      	movs	r3, r0
 8001062:	0018      	movs	r0, r3
 8001064:	f000 f907 	bl	8001276 <HAL_SYSTICK_Config>
 8001068:	1e03      	subs	r3, r0, #0
 800106a:	d112      	bne.n	8001092 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b03      	cmp	r3, #3
 8001070:	d80a      	bhi.n	8001088 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	2301      	movs	r3, #1
 8001076:	425b      	negs	r3, r3
 8001078:	2200      	movs	r2, #0
 800107a:	0018      	movs	r0, r3
 800107c:	f000 f8d6 	bl	800122c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001080:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <HAL_InitTick+0x90>)
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	e00d      	b.n	80010a4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001088:	230f      	movs	r3, #15
 800108a:	18fb      	adds	r3, r7, r3
 800108c:	2201      	movs	r2, #1
 800108e:	701a      	strb	r2, [r3, #0]
 8001090:	e008      	b.n	80010a4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001092:	230f      	movs	r3, #15
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
 800109a:	e003      	b.n	80010a4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800109c:	230f      	movs	r3, #15
 800109e:	18fb      	adds	r3, r7, r3
 80010a0:	2201      	movs	r2, #1
 80010a2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80010a4:	230f      	movs	r3, #15
 80010a6:	18fb      	adds	r3, r7, r3
 80010a8:	781b      	ldrb	r3, [r3, #0]
}
 80010aa:	0018      	movs	r0, r3
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b005      	add	sp, #20
 80010b0:	bd90      	pop	{r4, r7, pc}
 80010b2:	46c0      	nop			@ (mov r8, r8)
 80010b4:	20000008 	.word	0x20000008
 80010b8:	20000000 	.word	0x20000000
 80010bc:	20000004 	.word	0x20000004

080010c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  return uwTick;
 80010c4:	4b02      	ldr	r3, [pc, #8]	@ (80010d0 <HAL_GetTick+0x10>)
 80010c6:	681b      	ldr	r3, [r3, #0]
}
 80010c8:	0018      	movs	r0, r3
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	46c0      	nop			@ (mov r8, r8)
 80010d0:	2000022c 	.word	0x2000022c

080010d4 <__NVIC_EnableIRQ>:
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	0002      	movs	r2, r0
 80010dc:	1dfb      	adds	r3, r7, #7
 80010de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010e0:	1dfb      	adds	r3, r7, #7
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80010e6:	d809      	bhi.n	80010fc <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010e8:	1dfb      	adds	r3, r7, #7
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	001a      	movs	r2, r3
 80010ee:	231f      	movs	r3, #31
 80010f0:	401a      	ands	r2, r3
 80010f2:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <__NVIC_EnableIRQ+0x30>)
 80010f4:	2101      	movs	r1, #1
 80010f6:	4091      	lsls	r1, r2
 80010f8:	000a      	movs	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]
}
 80010fc:	46c0      	nop			@ (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}
 8001104:	e000e100 	.word	0xe000e100

08001108 <__NVIC_SetPriority>:
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	0002      	movs	r2, r0
 8001110:	6039      	str	r1, [r7, #0]
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001116:	1dfb      	adds	r3, r7, #7
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b7f      	cmp	r3, #127	@ 0x7f
 800111c:	d828      	bhi.n	8001170 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800111e:	4a2f      	ldr	r2, [pc, #188]	@ (80011dc <__NVIC_SetPriority+0xd4>)
 8001120:	1dfb      	adds	r3, r7, #7
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	b25b      	sxtb	r3, r3
 8001126:	089b      	lsrs	r3, r3, #2
 8001128:	33c0      	adds	r3, #192	@ 0xc0
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	589b      	ldr	r3, [r3, r2]
 800112e:	1dfa      	adds	r2, r7, #7
 8001130:	7812      	ldrb	r2, [r2, #0]
 8001132:	0011      	movs	r1, r2
 8001134:	2203      	movs	r2, #3
 8001136:	400a      	ands	r2, r1
 8001138:	00d2      	lsls	r2, r2, #3
 800113a:	21ff      	movs	r1, #255	@ 0xff
 800113c:	4091      	lsls	r1, r2
 800113e:	000a      	movs	r2, r1
 8001140:	43d2      	mvns	r2, r2
 8001142:	401a      	ands	r2, r3
 8001144:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	019b      	lsls	r3, r3, #6
 800114a:	22ff      	movs	r2, #255	@ 0xff
 800114c:	401a      	ands	r2, r3
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	0018      	movs	r0, r3
 8001154:	2303      	movs	r3, #3
 8001156:	4003      	ands	r3, r0
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800115c:	481f      	ldr	r0, [pc, #124]	@ (80011dc <__NVIC_SetPriority+0xd4>)
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	b25b      	sxtb	r3, r3
 8001164:	089b      	lsrs	r3, r3, #2
 8001166:	430a      	orrs	r2, r1
 8001168:	33c0      	adds	r3, #192	@ 0xc0
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	501a      	str	r2, [r3, r0]
}
 800116e:	e031      	b.n	80011d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001170:	4a1b      	ldr	r2, [pc, #108]	@ (80011e0 <__NVIC_SetPriority+0xd8>)
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	0019      	movs	r1, r3
 8001178:	230f      	movs	r3, #15
 800117a:	400b      	ands	r3, r1
 800117c:	3b08      	subs	r3, #8
 800117e:	089b      	lsrs	r3, r3, #2
 8001180:	3306      	adds	r3, #6
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	18d3      	adds	r3, r2, r3
 8001186:	3304      	adds	r3, #4
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	1dfa      	adds	r2, r7, #7
 800118c:	7812      	ldrb	r2, [r2, #0]
 800118e:	0011      	movs	r1, r2
 8001190:	2203      	movs	r2, #3
 8001192:	400a      	ands	r2, r1
 8001194:	00d2      	lsls	r2, r2, #3
 8001196:	21ff      	movs	r1, #255	@ 0xff
 8001198:	4091      	lsls	r1, r2
 800119a:	000a      	movs	r2, r1
 800119c:	43d2      	mvns	r2, r2
 800119e:	401a      	ands	r2, r3
 80011a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	019b      	lsls	r3, r3, #6
 80011a6:	22ff      	movs	r2, #255	@ 0xff
 80011a8:	401a      	ands	r2, r3
 80011aa:	1dfb      	adds	r3, r7, #7
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	0018      	movs	r0, r3
 80011b0:	2303      	movs	r3, #3
 80011b2:	4003      	ands	r3, r0
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b8:	4809      	ldr	r0, [pc, #36]	@ (80011e0 <__NVIC_SetPriority+0xd8>)
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	001c      	movs	r4, r3
 80011c0:	230f      	movs	r3, #15
 80011c2:	4023      	ands	r3, r4
 80011c4:	3b08      	subs	r3, #8
 80011c6:	089b      	lsrs	r3, r3, #2
 80011c8:	430a      	orrs	r2, r1
 80011ca:	3306      	adds	r3, #6
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	18c3      	adds	r3, r0, r3
 80011d0:	3304      	adds	r3, #4
 80011d2:	601a      	str	r2, [r3, #0]
}
 80011d4:	46c0      	nop			@ (mov r8, r8)
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b003      	add	sp, #12
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	e000e100 	.word	0xe000e100
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <SysTick_Config>:
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	1e5a      	subs	r2, r3, #1
 80011f0:	2380      	movs	r3, #128	@ 0x80
 80011f2:	045b      	lsls	r3, r3, #17
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d301      	bcc.n	80011fc <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 80011f8:	2301      	movs	r3, #1
 80011fa:	e010      	b.n	800121e <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001228 <SysTick_Config+0x44>)
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	3a01      	subs	r2, #1
 8001202:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001204:	2301      	movs	r3, #1
 8001206:	425b      	negs	r3, r3
 8001208:	2103      	movs	r1, #3
 800120a:	0018      	movs	r0, r3
 800120c:	f7ff ff7c 	bl	8001108 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001210:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <SysTick_Config+0x44>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001216:	4b04      	ldr	r3, [pc, #16]	@ (8001228 <SysTick_Config+0x44>)
 8001218:	2207      	movs	r2, #7
 800121a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800121c:	2300      	movs	r3, #0
}
 800121e:	0018      	movs	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	b002      	add	sp, #8
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			@ (mov r8, r8)
 8001228:	e000e010 	.word	0xe000e010

0800122c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	210f      	movs	r1, #15
 8001238:	187b      	adds	r3, r7, r1
 800123a:	1c02      	adds	r2, r0, #0
 800123c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	187b      	adds	r3, r7, r1
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b25b      	sxtb	r3, r3
 8001246:	0011      	movs	r1, r2
 8001248:	0018      	movs	r0, r3
 800124a:	f7ff ff5d 	bl	8001108 <__NVIC_SetPriority>
}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b004      	add	sp, #16
 8001254:	bd80      	pop	{r7, pc}

08001256 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	0002      	movs	r2, r0
 800125e:	1dfb      	adds	r3, r7, #7
 8001260:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b25b      	sxtb	r3, r3
 8001268:	0018      	movs	r0, r3
 800126a:	f7ff ff33 	bl	80010d4 <__NVIC_EnableIRQ>
}
 800126e:	46c0      	nop			@ (mov r8, r8)
 8001270:	46bd      	mov	sp, r7
 8001272:	b002      	add	sp, #8
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	0018      	movs	r0, r3
 8001282:	f7ff ffaf 	bl	80011e4 <SysTick_Config>
 8001286:	0003      	movs	r3, r0
}
 8001288:	0018      	movs	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	b002      	add	sp, #8
 800128e:	bd80      	pop	{r7, pc}

08001290 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800129e:	e153      	b.n	8001548 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2101      	movs	r1, #1
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4091      	lsls	r1, r2
 80012aa:	000a      	movs	r2, r1
 80012ac:	4013      	ands	r3, r2
 80012ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d100      	bne.n	80012b8 <HAL_GPIO_Init+0x28>
 80012b6:	e144      	b.n	8001542 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d003      	beq.n	80012c8 <HAL_GPIO_Init+0x38>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b12      	cmp	r3, #18
 80012c6:	d125      	bne.n	8001314 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	08da      	lsrs	r2, r3, #3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3208      	adds	r2, #8
 80012d0:	0092      	lsls	r2, r2, #2
 80012d2:	58d3      	ldr	r3, [r2, r3]
 80012d4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	2207      	movs	r2, #7
 80012da:	4013      	ands	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	220f      	movs	r2, #15
 80012e0:	409a      	lsls	r2, r3
 80012e2:	0013      	movs	r3, r2
 80012e4:	43da      	mvns	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	4013      	ands	r3, r2
 80012ea:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	220f      	movs	r2, #15
 80012f2:	401a      	ands	r2, r3
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	2107      	movs	r1, #7
 80012f8:	400b      	ands	r3, r1
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	409a      	lsls	r2, r3
 80012fe:	0013      	movs	r3, r2
 8001300:	697a      	ldr	r2, [r7, #20]
 8001302:	4313      	orrs	r3, r2
 8001304:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	08da      	lsrs	r2, r3, #3
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	3208      	adds	r2, #8
 800130e:	0092      	lsls	r2, r2, #2
 8001310:	6979      	ldr	r1, [r7, #20]
 8001312:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	2203      	movs	r2, #3
 8001320:	409a      	lsls	r2, r3
 8001322:	0013      	movs	r3, r2
 8001324:	43da      	mvns	r2, r3
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	4013      	ands	r3, r2
 800132a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2203      	movs	r2, #3
 8001332:	401a      	ands	r2, r3
 8001334:	693b      	ldr	r3, [r7, #16]
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	409a      	lsls	r2, r3
 800133a:	0013      	movs	r3, r2
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	4313      	orrs	r3, r2
 8001340:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d00b      	beq.n	8001368 <HAL_GPIO_Init+0xd8>
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	2b02      	cmp	r3, #2
 8001356:	d007      	beq.n	8001368 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800135c:	2b11      	cmp	r3, #17
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2b12      	cmp	r3, #18
 8001366:	d130      	bne.n	80013ca <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	2203      	movs	r2, #3
 8001374:	409a      	lsls	r2, r3
 8001376:	0013      	movs	r3, r2
 8001378:	43da      	mvns	r2, r3
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	4013      	ands	r3, r2
 800137e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	68da      	ldr	r2, [r3, #12]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	409a      	lsls	r2, r3
 800138a:	0013      	movs	r3, r2
 800138c:	697a      	ldr	r2, [r7, #20]
 800138e:	4313      	orrs	r3, r2
 8001390:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800139e:	2201      	movs	r2, #1
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	409a      	lsls	r2, r3
 80013a4:	0013      	movs	r3, r2
 80013a6:	43da      	mvns	r2, r3
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	4013      	ands	r3, r2
 80013ac:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	091b      	lsrs	r3, r3, #4
 80013b4:	2201      	movs	r2, #1
 80013b6:	401a      	ands	r2, r3
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	409a      	lsls	r2, r3
 80013bc:	0013      	movs	r3, r2
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	697a      	ldr	r2, [r7, #20]
 80013c8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b03      	cmp	r3, #3
 80013d0:	d017      	beq.n	8001402 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	2203      	movs	r2, #3
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	43da      	mvns	r2, r3
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	4013      	ands	r3, r2
 80013e8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	689a      	ldr	r2, [r3, #8]
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	409a      	lsls	r2, r3
 80013f4:	0013      	movs	r3, r2
 80013f6:	697a      	ldr	r2, [r7, #20]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685a      	ldr	r2, [r3, #4]
 8001406:	2380      	movs	r3, #128	@ 0x80
 8001408:	055b      	lsls	r3, r3, #21
 800140a:	4013      	ands	r3, r2
 800140c:	d100      	bne.n	8001410 <HAL_GPIO_Init+0x180>
 800140e:	e098      	b.n	8001542 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001410:	4a53      	ldr	r2, [pc, #332]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	089b      	lsrs	r3, r3, #2
 8001416:	3318      	adds	r3, #24
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	589b      	ldr	r3, [r3, r2]
 800141c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	2203      	movs	r2, #3
 8001422:	4013      	ands	r3, r2
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	220f      	movs	r2, #15
 8001428:	409a      	lsls	r2, r3
 800142a:	0013      	movs	r3, r2
 800142c:	43da      	mvns	r2, r3
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	4013      	ands	r3, r2
 8001432:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	23a0      	movs	r3, #160	@ 0xa0
 8001438:	05db      	lsls	r3, r3, #23
 800143a:	429a      	cmp	r2, r3
 800143c:	d019      	beq.n	8001472 <HAL_GPIO_Init+0x1e2>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a48      	ldr	r2, [pc, #288]	@ (8001564 <HAL_GPIO_Init+0x2d4>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d013      	beq.n	800146e <HAL_GPIO_Init+0x1de>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a47      	ldr	r2, [pc, #284]	@ (8001568 <HAL_GPIO_Init+0x2d8>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d00d      	beq.n	800146a <HAL_GPIO_Init+0x1da>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a46      	ldr	r2, [pc, #280]	@ (800156c <HAL_GPIO_Init+0x2dc>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d007      	beq.n	8001466 <HAL_GPIO_Init+0x1d6>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a45      	ldr	r2, [pc, #276]	@ (8001570 <HAL_GPIO_Init+0x2e0>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d101      	bne.n	8001462 <HAL_GPIO_Init+0x1d2>
 800145e:	2305      	movs	r3, #5
 8001460:	e008      	b.n	8001474 <HAL_GPIO_Init+0x1e4>
 8001462:	2306      	movs	r3, #6
 8001464:	e006      	b.n	8001474 <HAL_GPIO_Init+0x1e4>
 8001466:	2303      	movs	r3, #3
 8001468:	e004      	b.n	8001474 <HAL_GPIO_Init+0x1e4>
 800146a:	2302      	movs	r3, #2
 800146c:	e002      	b.n	8001474 <HAL_GPIO_Init+0x1e4>
 800146e:	2301      	movs	r3, #1
 8001470:	e000      	b.n	8001474 <HAL_GPIO_Init+0x1e4>
 8001472:	2300      	movs	r3, #0
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	2103      	movs	r1, #3
 8001478:	400a      	ands	r2, r1
 800147a:	00d2      	lsls	r2, r2, #3
 800147c:	4093      	lsls	r3, r2
 800147e:	697a      	ldr	r2, [r7, #20]
 8001480:	4313      	orrs	r3, r2
 8001482:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001484:	4936      	ldr	r1, [pc, #216]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	3318      	adds	r3, #24
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	697a      	ldr	r2, [r7, #20]
 8001490:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001492:	4a33      	ldr	r2, [pc, #204]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 8001494:	2380      	movs	r3, #128	@ 0x80
 8001496:	58d3      	ldr	r3, [r2, r3]
 8001498:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	43da      	mvns	r2, r3
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	4013      	ands	r3, r2
 80014a2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	025b      	lsls	r3, r3, #9
 80014ac:	4013      	ands	r3, r2
 80014ae:	d003      	beq.n	80014b8 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80014b0:	697a      	ldr	r2, [r7, #20]
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80014b8:	4929      	ldr	r1, [pc, #164]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 80014ba:	2280      	movs	r2, #128	@ 0x80
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80014c0:	4a27      	ldr	r2, [pc, #156]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 80014c2:	2384      	movs	r3, #132	@ 0x84
 80014c4:	58d3      	ldr	r3, [r2, r3]
 80014c6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	43da      	mvns	r2, r3
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	4013      	ands	r3, r2
 80014d0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	2380      	movs	r3, #128	@ 0x80
 80014d8:	029b      	lsls	r3, r3, #10
 80014da:	4013      	ands	r3, r2
 80014dc:	d003      	beq.n	80014e6 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80014e6:	491e      	ldr	r1, [pc, #120]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 80014e8:	2284      	movs	r2, #132	@ 0x84
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80014ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	43da      	mvns	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	4013      	ands	r3, r2
 80014fc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685a      	ldr	r2, [r3, #4]
 8001502:	2380      	movs	r3, #128	@ 0x80
 8001504:	035b      	lsls	r3, r3, #13
 8001506:	4013      	ands	r3, r2
 8001508:	d003      	beq.n	8001512 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	4313      	orrs	r3, r2
 8001510:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001512:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001518:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	43da      	mvns	r2, r3
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	4013      	ands	r3, r2
 8001526:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685a      	ldr	r2, [r3, #4]
 800152c:	2380      	movs	r3, #128	@ 0x80
 800152e:	039b      	lsls	r3, r3, #14
 8001530:	4013      	ands	r3, r2
 8001532:	d003      	beq.n	800153c <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	4313      	orrs	r3, r2
 800153a:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 800153c:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <HAL_GPIO_Init+0x2d0>)
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	3301      	adds	r3, #1
 8001546:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	40da      	lsrs	r2, r3
 8001550:	1e13      	subs	r3, r2, #0
 8001552:	d000      	beq.n	8001556 <HAL_GPIO_Init+0x2c6>
 8001554:	e6a4      	b.n	80012a0 <HAL_GPIO_Init+0x10>
  }
}
 8001556:	46c0      	nop			@ (mov r8, r8)
 8001558:	46c0      	nop			@ (mov r8, r8)
 800155a:	46bd      	mov	sp, r7
 800155c:	b006      	add	sp, #24
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40021800 	.word	0x40021800
 8001564:	50000400 	.word	0x50000400
 8001568:	50000800 	.word	0x50000800
 800156c:	50000c00 	.word	0x50000c00
 8001570:	50001400 	.word	0x50001400

08001574 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	000a      	movs	r2, r1
 800157e:	1cbb      	adds	r3, r7, #2
 8001580:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	1cba      	adds	r2, r7, #2
 8001588:	8812      	ldrh	r2, [r2, #0]
 800158a:	4013      	ands	r3, r2
 800158c:	d004      	beq.n	8001598 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800158e:	230f      	movs	r3, #15
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	2201      	movs	r2, #1
 8001594:	701a      	strb	r2, [r3, #0]
 8001596:	e003      	b.n	80015a0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001598:	230f      	movs	r3, #15
 800159a:	18fb      	adds	r3, r7, r3
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80015a0:	230f      	movs	r3, #15
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	781b      	ldrb	r3, [r3, #0]
}
 80015a6:	0018      	movs	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b004      	add	sp, #16
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	0008      	movs	r0, r1
 80015b8:	0011      	movs	r1, r2
 80015ba:	1cbb      	adds	r3, r7, #2
 80015bc:	1c02      	adds	r2, r0, #0
 80015be:	801a      	strh	r2, [r3, #0]
 80015c0:	1c7b      	adds	r3, r7, #1
 80015c2:	1c0a      	adds	r2, r1, #0
 80015c4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015c6:	1c7b      	adds	r3, r7, #1
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d004      	beq.n	80015d8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015ce:	1cbb      	adds	r3, r7, #2
 80015d0:	881a      	ldrh	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015d6:	e003      	b.n	80015e0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015d8:	1cbb      	adds	r3, r7, #2
 80015da:	881a      	ldrh	r2, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015e0:	46c0      	nop			@ (mov r8, r8)
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b002      	add	sp, #8
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	0002      	movs	r2, r0
 80015f0:	1dbb      	adds	r3, r7, #6
 80015f2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80015f4:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	1dba      	adds	r2, r7, #6
 80015fa:	8812      	ldrh	r2, [r2, #0]
 80015fc:	4013      	ands	r3, r2
 80015fe:	d008      	beq.n	8001612 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001600:	4b0d      	ldr	r3, [pc, #52]	@ (8001638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001602:	1dba      	adds	r2, r7, #6
 8001604:	8812      	ldrh	r2, [r2, #0]
 8001606:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001608:	1dbb      	adds	r3, r7, #6
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	0018      	movs	r0, r3
 800160e:	f000 f815 	bl	800163c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8001612:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001614:	691b      	ldr	r3, [r3, #16]
 8001616:	1dba      	adds	r2, r7, #6
 8001618:	8812      	ldrh	r2, [r2, #0]
 800161a:	4013      	ands	r3, r2
 800161c:	d008      	beq.n	8001630 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800161e:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001620:	1dba      	adds	r2, r7, #6
 8001622:	8812      	ldrh	r2, [r2, #0]
 8001624:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8001626:	1dbb      	adds	r3, r7, #6
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	0018      	movs	r0, r3
 800162c:	f000 f810 	bl	8001650 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001630:	46c0      	nop			@ (mov r8, r8)
 8001632:	46bd      	mov	sp, r7
 8001634:	b002      	add	sp, #8
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40021800 	.word	0x40021800

0800163c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	0002      	movs	r2, r0
 8001644:	1dbb      	adds	r3, r7, #6
 8001646:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8001648:	46c0      	nop			@ (mov r8, r8)
 800164a:	46bd      	mov	sp, r7
 800164c:	b002      	add	sp, #8
 800164e:	bd80      	pop	{r7, pc}

08001650 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	0002      	movs	r2, r0
 8001658:	1dbb      	adds	r3, r7, #6
 800165a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800165c:	46c0      	nop			@ (mov r8, r8)
 800165e:	46bd      	mov	sp, r7
 8001660:	b002      	add	sp, #8
 8001662:	bd80      	pop	{r7, pc}

08001664 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d101      	bne.n	8001676 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e08f      	b.n	8001796 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2241      	movs	r2, #65	@ 0x41
 800167a:	5c9b      	ldrb	r3, [r3, r2]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	d107      	bne.n	8001692 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2240      	movs	r2, #64	@ 0x40
 8001686:	2100      	movs	r1, #0
 8001688:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	0018      	movs	r0, r3
 800168e:	f7ff f9bb 	bl	8000a08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2241      	movs	r2, #65	@ 0x41
 8001696:	2124      	movs	r1, #36	@ 0x24
 8001698:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2101      	movs	r1, #1
 80016a6:	438a      	bics	r2, r1
 80016a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	493b      	ldr	r1, [pc, #236]	@ (80017a0 <HAL_I2C_Init+0x13c>)
 80016b4:	400a      	ands	r2, r1
 80016b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	689a      	ldr	r2, [r3, #8]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4938      	ldr	r1, [pc, #224]	@ (80017a4 <HAL_I2C_Init+0x140>)
 80016c4:	400a      	ands	r2, r1
 80016c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d108      	bne.n	80016e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689a      	ldr	r2, [r3, #8]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2180      	movs	r1, #128	@ 0x80
 80016da:	0209      	lsls	r1, r1, #8
 80016dc:	430a      	orrs	r2, r1
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	e007      	b.n	80016f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689a      	ldr	r2, [r3, #8]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2184      	movs	r1, #132	@ 0x84
 80016ec:	0209      	lsls	r1, r1, #8
 80016ee:	430a      	orrs	r2, r1
 80016f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d109      	bne.n	800170e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	685a      	ldr	r2, [r3, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2180      	movs	r1, #128	@ 0x80
 8001706:	0109      	lsls	r1, r1, #4
 8001708:	430a      	orrs	r2, r1
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	e007      	b.n	800171e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	685a      	ldr	r2, [r3, #4]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4923      	ldr	r1, [pc, #140]	@ (80017a8 <HAL_I2C_Init+0x144>)
 800171a:	400a      	ands	r2, r1
 800171c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4920      	ldr	r1, [pc, #128]	@ (80017ac <HAL_I2C_Init+0x148>)
 800172a:	430a      	orrs	r2, r1
 800172c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68da      	ldr	r2, [r3, #12]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	491a      	ldr	r1, [pc, #104]	@ (80017a4 <HAL_I2C_Init+0x140>)
 800173a:	400a      	ands	r2, r1
 800173c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691a      	ldr	r2, [r3, #16]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	695b      	ldr	r3, [r3, #20]
 8001746:	431a      	orrs	r2, r3
 8001748:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	430a      	orrs	r2, r1
 8001756:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	69d9      	ldr	r1, [r3, #28]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a1a      	ldr	r2, [r3, #32]
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	430a      	orrs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2101      	movs	r1, #1
 8001774:	430a      	orrs	r2, r1
 8001776:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2241      	movs	r2, #65	@ 0x41
 8001782:	2120      	movs	r1, #32
 8001784:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2242      	movs	r2, #66	@ 0x42
 8001790:	2100      	movs	r1, #0
 8001792:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	0018      	movs	r0, r3
 8001798:	46bd      	mov	sp, r7
 800179a:	b002      	add	sp, #8
 800179c:	bd80      	pop	{r7, pc}
 800179e:	46c0      	nop			@ (mov r8, r8)
 80017a0:	f0ffffff 	.word	0xf0ffffff
 80017a4:	ffff7fff 	.word	0xffff7fff
 80017a8:	fffff7ff 	.word	0xfffff7ff
 80017ac:	02008000 	.word	0x02008000

080017b0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b089      	sub	sp, #36	@ 0x24
 80017b4:	af02      	add	r7, sp, #8
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	000c      	movs	r4, r1
 80017ba:	0010      	movs	r0, r2
 80017bc:	0019      	movs	r1, r3
 80017be:	230a      	movs	r3, #10
 80017c0:	18fb      	adds	r3, r7, r3
 80017c2:	1c22      	adds	r2, r4, #0
 80017c4:	801a      	strh	r2, [r3, #0]
 80017c6:	2308      	movs	r3, #8
 80017c8:	18fb      	adds	r3, r7, r3
 80017ca:	1c02      	adds	r2, r0, #0
 80017cc:	801a      	strh	r2, [r3, #0]
 80017ce:	1dbb      	adds	r3, r7, #6
 80017d0:	1c0a      	adds	r2, r1, #0
 80017d2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2241      	movs	r2, #65	@ 0x41
 80017d8:	5c9b      	ldrb	r3, [r3, r2]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b20      	cmp	r3, #32
 80017de:	d000      	beq.n	80017e2 <HAL_I2C_Mem_Write+0x32>
 80017e0:	e10c      	b.n	80019fc <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80017e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d004      	beq.n	80017f2 <HAL_I2C_Mem_Write+0x42>
 80017e8:	232c      	movs	r3, #44	@ 0x2c
 80017ea:	18fb      	adds	r3, r7, r3
 80017ec:	881b      	ldrh	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d105      	bne.n	80017fe <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2280      	movs	r2, #128	@ 0x80
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e0ff      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2240      	movs	r2, #64	@ 0x40
 8001802:	5c9b      	ldrb	r3, [r3, r2]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d101      	bne.n	800180c <HAL_I2C_Mem_Write+0x5c>
 8001808:	2302      	movs	r3, #2
 800180a:	e0f8      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2240      	movs	r2, #64	@ 0x40
 8001810:	2101      	movs	r1, #1
 8001812:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001814:	f7ff fc54 	bl	80010c0 <HAL_GetTick>
 8001818:	0003      	movs	r3, r0
 800181a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	0219      	lsls	r1, r3, #8
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	2319      	movs	r3, #25
 8001828:	2201      	movs	r2, #1
 800182a:	f000 f975 	bl	8001b18 <I2C_WaitOnFlagUntilTimeout>
 800182e:	1e03      	subs	r3, r0, #0
 8001830:	d001      	beq.n	8001836 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e0e3      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2241      	movs	r2, #65	@ 0x41
 800183a:	2121      	movs	r1, #33	@ 0x21
 800183c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2242      	movs	r2, #66	@ 0x42
 8001842:	2140      	movs	r1, #64	@ 0x40
 8001844:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2200      	movs	r2, #0
 800184a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001850:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	222c      	movs	r2, #44	@ 0x2c
 8001856:	18ba      	adds	r2, r7, r2
 8001858:	8812      	ldrh	r2, [r2, #0]
 800185a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2200      	movs	r2, #0
 8001860:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001862:	1dbb      	adds	r3, r7, #6
 8001864:	881c      	ldrh	r4, [r3, #0]
 8001866:	2308      	movs	r3, #8
 8001868:	18fb      	adds	r3, r7, r3
 800186a:	881a      	ldrh	r2, [r3, #0]
 800186c:	230a      	movs	r3, #10
 800186e:	18fb      	adds	r3, r7, r3
 8001870:	8819      	ldrh	r1, [r3, #0]
 8001872:	68f8      	ldr	r0, [r7, #12]
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	9301      	str	r3, [sp, #4]
 8001878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	0023      	movs	r3, r4
 800187e:	f000 f8c5 	bl	8001a0c <I2C_RequestMemoryWrite>
 8001882:	1e03      	subs	r3, r0, #0
 8001884:	d005      	beq.n	8001892 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2240      	movs	r2, #64	@ 0x40
 800188a:	2100      	movs	r1, #0
 800188c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e0b5      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001896:	b29b      	uxth	r3, r3
 8001898:	2bff      	cmp	r3, #255	@ 0xff
 800189a:	d911      	bls.n	80018c0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	22ff      	movs	r2, #255	@ 0xff
 80018a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	2380      	movs	r3, #128	@ 0x80
 80018aa:	045c      	lsls	r4, r3, #17
 80018ac:	230a      	movs	r3, #10
 80018ae:	18fb      	adds	r3, r7, r3
 80018b0:	8819      	ldrh	r1, [r3, #0]
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	2300      	movs	r3, #0
 80018b6:	9300      	str	r3, [sp, #0]
 80018b8:	0023      	movs	r3, r4
 80018ba:	f000 fb07 	bl	8001ecc <I2C_TransferConfig>
 80018be:	e012      	b.n	80018e6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80018ce:	b2da      	uxtb	r2, r3
 80018d0:	2380      	movs	r3, #128	@ 0x80
 80018d2:	049c      	lsls	r4, r3, #18
 80018d4:	230a      	movs	r3, #10
 80018d6:	18fb      	adds	r3, r7, r3
 80018d8:	8819      	ldrh	r1, [r3, #0]
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	2300      	movs	r3, #0
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	0023      	movs	r3, r4
 80018e2:	f000 faf3 	bl	8001ecc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018e6:	697a      	ldr	r2, [r7, #20]
 80018e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	0018      	movs	r0, r3
 80018ee:	f000 f96b 	bl	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout>
 80018f2:	1e03      	subs	r3, r0, #0
 80018f4:	d001      	beq.n	80018fa <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e081      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fe:	781a      	ldrb	r2, [r3, #0]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001914:	b29b      	uxth	r3, r3
 8001916:	3b01      	subs	r3, #1
 8001918:	b29a      	uxth	r2, r3
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001922:	3b01      	subs	r3, #1
 8001924:	b29a      	uxth	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800192e:	b29b      	uxth	r3, r3
 8001930:	2b00      	cmp	r3, #0
 8001932:	d03a      	beq.n	80019aa <HAL_I2C_Mem_Write+0x1fa>
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001938:	2b00      	cmp	r3, #0
 800193a:	d136      	bne.n	80019aa <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800193c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800193e:	68f8      	ldr	r0, [r7, #12]
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	0013      	movs	r3, r2
 8001946:	2200      	movs	r2, #0
 8001948:	2180      	movs	r1, #128	@ 0x80
 800194a:	f000 f8e5 	bl	8001b18 <I2C_WaitOnFlagUntilTimeout>
 800194e:	1e03      	subs	r3, r0, #0
 8001950:	d001      	beq.n	8001956 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	e053      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800195a:	b29b      	uxth	r3, r3
 800195c:	2bff      	cmp	r3, #255	@ 0xff
 800195e:	d911      	bls.n	8001984 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	22ff      	movs	r2, #255	@ 0xff
 8001964:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800196a:	b2da      	uxtb	r2, r3
 800196c:	2380      	movs	r3, #128	@ 0x80
 800196e:	045c      	lsls	r4, r3, #17
 8001970:	230a      	movs	r3, #10
 8001972:	18fb      	adds	r3, r7, r3
 8001974:	8819      	ldrh	r1, [r3, #0]
 8001976:	68f8      	ldr	r0, [r7, #12]
 8001978:	2300      	movs	r3, #0
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	0023      	movs	r3, r4
 800197e:	f000 faa5 	bl	8001ecc <I2C_TransferConfig>
 8001982:	e012      	b.n	80019aa <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001988:	b29a      	uxth	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001992:	b2da      	uxtb	r2, r3
 8001994:	2380      	movs	r3, #128	@ 0x80
 8001996:	049c      	lsls	r4, r3, #18
 8001998:	230a      	movs	r3, #10
 800199a:	18fb      	adds	r3, r7, r3
 800199c:	8819      	ldrh	r1, [r3, #0]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	2300      	movs	r3, #0
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	0023      	movs	r3, r4
 80019a6:	f000 fa91 	bl	8001ecc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d198      	bne.n	80018e6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	0018      	movs	r0, r3
 80019bc:	f000 f94a 	bl	8001c54 <I2C_WaitOnSTOPFlagUntilTimeout>
 80019c0:	1e03      	subs	r3, r0, #0
 80019c2:	d001      	beq.n	80019c8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e01a      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	2220      	movs	r2, #32
 80019ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	685a      	ldr	r2, [r3, #4]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	490b      	ldr	r1, [pc, #44]	@ (8001a08 <HAL_I2C_Mem_Write+0x258>)
 80019dc:	400a      	ands	r2, r1
 80019de:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2241      	movs	r2, #65	@ 0x41
 80019e4:	2120      	movs	r1, #32
 80019e6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2242      	movs	r2, #66	@ 0x42
 80019ec:	2100      	movs	r1, #0
 80019ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2240      	movs	r2, #64	@ 0x40
 80019f4:	2100      	movs	r1, #0
 80019f6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80019f8:	2300      	movs	r3, #0
 80019fa:	e000      	b.n	80019fe <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80019fc:	2302      	movs	r3, #2
  }
}
 80019fe:	0018      	movs	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	b007      	add	sp, #28
 8001a04:	bd90      	pop	{r4, r7, pc}
 8001a06:	46c0      	nop			@ (mov r8, r8)
 8001a08:	fe00e800 	.word	0xfe00e800

08001a0c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001a0c:	b5b0      	push	{r4, r5, r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af02      	add	r7, sp, #8
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	000c      	movs	r4, r1
 8001a16:	0010      	movs	r0, r2
 8001a18:	0019      	movs	r1, r3
 8001a1a:	250a      	movs	r5, #10
 8001a1c:	197b      	adds	r3, r7, r5
 8001a1e:	1c22      	adds	r2, r4, #0
 8001a20:	801a      	strh	r2, [r3, #0]
 8001a22:	2308      	movs	r3, #8
 8001a24:	18fb      	adds	r3, r7, r3
 8001a26:	1c02      	adds	r2, r0, #0
 8001a28:	801a      	strh	r2, [r3, #0]
 8001a2a:	1dbb      	adds	r3, r7, #6
 8001a2c:	1c0a      	adds	r2, r1, #0
 8001a2e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001a30:	1dbb      	adds	r3, r7, #6
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	045c      	lsls	r4, r3, #17
 8001a3a:	197b      	adds	r3, r7, r5
 8001a3c:	8819      	ldrh	r1, [r3, #0]
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	4b23      	ldr	r3, [pc, #140]	@ (8001ad0 <I2C_RequestMemoryWrite+0xc4>)
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	0023      	movs	r3, r4
 8001a46:	f000 fa41 	bl	8001ecc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a4c:	6a39      	ldr	r1, [r7, #32]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	0018      	movs	r0, r3
 8001a52:	f000 f8b9 	bl	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a56:	1e03      	subs	r3, r0, #0
 8001a58:	d001      	beq.n	8001a5e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e033      	b.n	8001ac6 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001a5e:	1dbb      	adds	r3, r7, #6
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d107      	bne.n	8001a76 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a66:	2308      	movs	r3, #8
 8001a68:	18fb      	adds	r3, r7, r3
 8001a6a:	881b      	ldrh	r3, [r3, #0]
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a74:	e019      	b.n	8001aaa <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001a76:	2308      	movs	r3, #8
 8001a78:	18fb      	adds	r3, r7, r3
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	0a1b      	lsrs	r3, r3, #8
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a8a:	6a39      	ldr	r1, [r7, #32]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f000 f89a 	bl	8001bc8 <I2C_WaitOnTXISFlagUntilTimeout>
 8001a94:	1e03      	subs	r3, r0, #0
 8001a96:	d001      	beq.n	8001a9c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e014      	b.n	8001ac6 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	18fb      	adds	r3, r7, r3
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	b2da      	uxtb	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001aaa:	6a3a      	ldr	r2, [r7, #32]
 8001aac:	68f8      	ldr	r0, [r7, #12]
 8001aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	0013      	movs	r3, r2
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2180      	movs	r1, #128	@ 0x80
 8001ab8:	f000 f82e 	bl	8001b18 <I2C_WaitOnFlagUntilTimeout>
 8001abc:	1e03      	subs	r3, r0, #0
 8001abe:	d001      	beq.n	8001ac4 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e000      	b.n	8001ac6 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	b004      	add	sp, #16
 8001acc:	bdb0      	pop	{r4, r5, r7, pc}
 8001ace:	46c0      	nop			@ (mov r8, r8)
 8001ad0:	80002000 	.word	0x80002000

08001ad4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d103      	bne.n	8001af2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2200      	movs	r2, #0
 8001af0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	2201      	movs	r2, #1
 8001afa:	4013      	ands	r3, r2
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d007      	beq.n	8001b10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	699a      	ldr	r2, [r3, #24]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	619a      	str	r2, [r3, #24]
  }
}
 8001b10:	46c0      	nop			@ (mov r8, r8)
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b002      	add	sp, #8
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	603b      	str	r3, [r7, #0]
 8001b24:	1dfb      	adds	r3, r7, #7
 8001b26:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b28:	e03a      	b.n	8001ba0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	6839      	ldr	r1, [r7, #0]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	0018      	movs	r0, r3
 8001b32:	f000 f8d3 	bl	8001cdc <I2C_IsErrorOccurred>
 8001b36:	1e03      	subs	r3, r0, #0
 8001b38:	d001      	beq.n	8001b3e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e040      	b.n	8001bc0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	3301      	adds	r3, #1
 8001b42:	d02d      	beq.n	8001ba0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b44:	f7ff fabc 	bl	80010c0 <HAL_GetTick>
 8001b48:	0002      	movs	r2, r0
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d302      	bcc.n	8001b5a <I2C_WaitOnFlagUntilTimeout+0x42>
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d122      	bne.n	8001ba0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	68ba      	ldr	r2, [r7, #8]
 8001b62:	4013      	ands	r3, r2
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	425a      	negs	r2, r3
 8001b6a:	4153      	adcs	r3, r2
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	001a      	movs	r2, r3
 8001b70:	1dfb      	adds	r3, r7, #7
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d113      	bne.n	8001ba0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2241      	movs	r2, #65	@ 0x41
 8001b88:	2120      	movs	r1, #32
 8001b8a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2242      	movs	r2, #66	@ 0x42
 8001b90:	2100      	movs	r1, #0
 8001b92:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2240      	movs	r2, #64	@ 0x40
 8001b98:	2100      	movs	r1, #0
 8001b9a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e00f      	b.n	8001bc0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	68ba      	ldr	r2, [r7, #8]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	425a      	negs	r2, r3
 8001bb0:	4153      	adcs	r3, r2
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	001a      	movs	r2, r3
 8001bb6:	1dfb      	adds	r3, r7, #7
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d0b5      	beq.n	8001b2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b004      	add	sp, #16
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001bd4:	e032      	b.n	8001c3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	68b9      	ldr	r1, [r7, #8]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	0018      	movs	r0, r3
 8001bde:	f000 f87d 	bl	8001cdc <I2C_IsErrorOccurred>
 8001be2:	1e03      	subs	r3, r0, #0
 8001be4:	d001      	beq.n	8001bea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e030      	b.n	8001c4c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	3301      	adds	r3, #1
 8001bee:	d025      	beq.n	8001c3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bf0:	f7ff fa66 	bl	80010c0 <HAL_GetTick>
 8001bf4:	0002      	movs	r2, r0
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	68ba      	ldr	r2, [r7, #8]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d302      	bcc.n	8001c06 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d11a      	bne.n	8001c3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d013      	beq.n	8001c3c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c18:	2220      	movs	r2, #32
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2241      	movs	r2, #65	@ 0x41
 8001c24:	2120      	movs	r1, #32
 8001c26:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2242      	movs	r2, #66	@ 0x42
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2240      	movs	r2, #64	@ 0x40
 8001c34:	2100      	movs	r1, #0
 8001c36:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e007      	b.n	8001c4c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	2202      	movs	r2, #2
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d1c5      	bne.n	8001bd6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	0018      	movs	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	b004      	add	sp, #16
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c60:	e02f      	b.n	8001cc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f000 f837 	bl	8001cdc <I2C_IsErrorOccurred>
 8001c6e:	1e03      	subs	r3, r0, #0
 8001c70:	d001      	beq.n	8001c76 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e02d      	b.n	8001cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c76:	f7ff fa23 	bl	80010c0 <HAL_GetTick>
 8001c7a:	0002      	movs	r2, r0
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	1ad3      	subs	r3, r2, r3
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d302      	bcc.n	8001c8c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d11a      	bne.n	8001cc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	2220      	movs	r2, #32
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b20      	cmp	r3, #32
 8001c98:	d013      	beq.n	8001cc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9e:	2220      	movs	r2, #32
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2241      	movs	r2, #65	@ 0x41
 8001caa:	2120      	movs	r1, #32
 8001cac:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2242      	movs	r2, #66	@ 0x42
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2240      	movs	r2, #64	@ 0x40
 8001cba:	2100      	movs	r1, #0
 8001cbc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e007      	b.n	8001cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	2220      	movs	r2, #32
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b20      	cmp	r3, #32
 8001cce:	d1c8      	bne.n	8001c62 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	b004      	add	sp, #16
 8001cd8:	bd80      	pop	{r7, pc}
	...

08001cdc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08a      	sub	sp, #40	@ 0x28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ce8:	2327      	movs	r3, #39	@ 0x27
 8001cea:	18fb      	adds	r3, r7, r3
 8001cec:	2200      	movs	r2, #0
 8001cee:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	2210      	movs	r2, #16
 8001d04:	4013      	ands	r3, r2
 8001d06:	d100      	bne.n	8001d0a <I2C_IsErrorOccurred+0x2e>
 8001d08:	e079      	b.n	8001dfe <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2210      	movs	r2, #16
 8001d10:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d12:	e057      	b.n	8001dc4 <I2C_IsErrorOccurred+0xe8>
 8001d14:	2227      	movs	r2, #39	@ 0x27
 8001d16:	18bb      	adds	r3, r7, r2
 8001d18:	18ba      	adds	r2, r7, r2
 8001d1a:	7812      	ldrb	r2, [r2, #0]
 8001d1c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	3301      	adds	r3, #1
 8001d22:	d04f      	beq.n	8001dc4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d24:	f7ff f9cc 	bl	80010c0 <HAL_GetTick>
 8001d28:	0002      	movs	r2, r0
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	68ba      	ldr	r2, [r7, #8]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	d302      	bcc.n	8001d3a <I2C_IsErrorOccurred+0x5e>
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d144      	bne.n	8001dc4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	2380      	movs	r3, #128	@ 0x80
 8001d42:	01db      	lsls	r3, r3, #7
 8001d44:	4013      	ands	r3, r2
 8001d46:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001d48:	2013      	movs	r0, #19
 8001d4a:	183b      	adds	r3, r7, r0
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	2142      	movs	r1, #66	@ 0x42
 8001d50:	5c52      	ldrb	r2, [r2, r1]
 8001d52:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699a      	ldr	r2, [r3, #24]
 8001d5a:	2380      	movs	r3, #128	@ 0x80
 8001d5c:	021b      	lsls	r3, r3, #8
 8001d5e:	401a      	ands	r2, r3
 8001d60:	2380      	movs	r3, #128	@ 0x80
 8001d62:	021b      	lsls	r3, r3, #8
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d126      	bne.n	8001db6 <I2C_IsErrorOccurred+0xda>
 8001d68:	697a      	ldr	r2, [r7, #20]
 8001d6a:	2380      	movs	r3, #128	@ 0x80
 8001d6c:	01db      	lsls	r3, r3, #7
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d021      	beq.n	8001db6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001d72:	183b      	adds	r3, r7, r0
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2b20      	cmp	r3, #32
 8001d78:	d01d      	beq.n	8001db6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2180      	movs	r1, #128	@ 0x80
 8001d86:	01c9      	lsls	r1, r1, #7
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001d8c:	f7ff f998 	bl	80010c0 <HAL_GetTick>
 8001d90:	0003      	movs	r3, r0
 8001d92:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d94:	e00f      	b.n	8001db6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001d96:	f7ff f993 	bl	80010c0 <HAL_GetTick>
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b19      	cmp	r3, #25
 8001da2:	d908      	bls.n	8001db6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001da4:	6a3b      	ldr	r3, [r7, #32]
 8001da6:	2220      	movs	r2, #32
 8001da8:	4313      	orrs	r3, r2
 8001daa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001dac:	2327      	movs	r3, #39	@ 0x27
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2201      	movs	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]

              break;
 8001db4:	e006      	b.n	8001dc4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	2220      	movs	r2, #32
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2b20      	cmp	r3, #32
 8001dc2:	d1e8      	bne.n	8001d96 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	2220      	movs	r2, #32
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b20      	cmp	r3, #32
 8001dd0:	d004      	beq.n	8001ddc <I2C_IsErrorOccurred+0x100>
 8001dd2:	2327      	movs	r3, #39	@ 0x27
 8001dd4:	18fb      	adds	r3, r7, r3
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d09b      	beq.n	8001d14 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001ddc:	2327      	movs	r3, #39	@ 0x27
 8001dde:	18fb      	adds	r3, r7, r3
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d103      	bne.n	8001dee <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2220      	movs	r2, #32
 8001dec:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001dee:	6a3b      	ldr	r3, [r7, #32]
 8001df0:	2204      	movs	r2, #4
 8001df2:	4313      	orrs	r3, r2
 8001df4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001df6:	2327      	movs	r3, #39	@ 0x27
 8001df8:	18fb      	adds	r3, r7, r3
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	2380      	movs	r3, #128	@ 0x80
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	d00c      	beq.n	8001e2a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	2201      	movs	r2, #1
 8001e14:	4313      	orrs	r3, r2
 8001e16:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2280      	movs	r2, #128	@ 0x80
 8001e1e:	0052      	lsls	r2, r2, #1
 8001e20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e22:	2327      	movs	r3, #39	@ 0x27
 8001e24:	18fb      	adds	r3, r7, r3
 8001e26:	2201      	movs	r2, #1
 8001e28:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	2380      	movs	r3, #128	@ 0x80
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	4013      	ands	r3, r2
 8001e32:	d00c      	beq.n	8001e4e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001e34:	6a3b      	ldr	r3, [r7, #32]
 8001e36:	2208      	movs	r2, #8
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2280      	movs	r2, #128	@ 0x80
 8001e42:	00d2      	lsls	r2, r2, #3
 8001e44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e46:	2327      	movs	r3, #39	@ 0x27
 8001e48:	18fb      	adds	r3, r7, r3
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	2380      	movs	r3, #128	@ 0x80
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4013      	ands	r3, r2
 8001e56:	d00c      	beq.n	8001e72 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001e58:	6a3b      	ldr	r3, [r7, #32]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2280      	movs	r2, #128	@ 0x80
 8001e66:	0092      	lsls	r2, r2, #2
 8001e68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e6a:	2327      	movs	r3, #39	@ 0x27
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	2201      	movs	r2, #1
 8001e70:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001e72:	2327      	movs	r3, #39	@ 0x27
 8001e74:	18fb      	adds	r3, r7, r3
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d01d      	beq.n	8001eb8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	0018      	movs	r0, r3
 8001e80:	f7ff fe28 	bl	8001ad4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	490e      	ldr	r1, [pc, #56]	@ (8001ec8 <I2C_IsErrorOccurred+0x1ec>)
 8001e90:	400a      	ands	r2, r1
 8001e92:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2241      	movs	r2, #65	@ 0x41
 8001ea4:	2120      	movs	r1, #32
 8001ea6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2242      	movs	r2, #66	@ 0x42
 8001eac:	2100      	movs	r1, #0
 8001eae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2240      	movs	r2, #64	@ 0x40
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001eb8:	2327      	movs	r3, #39	@ 0x27
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	781b      	ldrb	r3, [r3, #0]
}
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	b00a      	add	sp, #40	@ 0x28
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	fe00e800 	.word	0xfe00e800

08001ecc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001ecc:	b590      	push	{r4, r7, lr}
 8001ece:	b087      	sub	sp, #28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	0008      	movs	r0, r1
 8001ed6:	0011      	movs	r1, r2
 8001ed8:	607b      	str	r3, [r7, #4]
 8001eda:	240a      	movs	r4, #10
 8001edc:	193b      	adds	r3, r7, r4
 8001ede:	1c02      	adds	r2, r0, #0
 8001ee0:	801a      	strh	r2, [r3, #0]
 8001ee2:	2009      	movs	r0, #9
 8001ee4:	183b      	adds	r3, r7, r0
 8001ee6:	1c0a      	adds	r2, r1, #0
 8001ee8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001eea:	193b      	adds	r3, r7, r4
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	059b      	lsls	r3, r3, #22
 8001ef0:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ef2:	183b      	adds	r3, r7, r0
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	0419      	lsls	r1, r3, #16
 8001ef8:	23ff      	movs	r3, #255	@ 0xff
 8001efa:	041b      	lsls	r3, r3, #16
 8001efc:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001efe:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f06:	4313      	orrs	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	085b      	lsrs	r3, r3, #1
 8001f0c:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f16:	0d51      	lsrs	r1, r2, #21
 8001f18:	2280      	movs	r2, #128	@ 0x80
 8001f1a:	00d2      	lsls	r2, r2, #3
 8001f1c:	400a      	ands	r2, r1
 8001f1e:	4907      	ldr	r1, [pc, #28]	@ (8001f3c <I2C_TransferConfig+0x70>)
 8001f20:	430a      	orrs	r2, r1
 8001f22:	43d2      	mvns	r2, r2
 8001f24:	401a      	ands	r2, r3
 8001f26:	0011      	movs	r1, r2
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	697a      	ldr	r2, [r7, #20]
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001f32:	46c0      	nop			@ (mov r8, r8)
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b007      	add	sp, #28
 8001f38:	bd90      	pop	{r4, r7, pc}
 8001f3a:	46c0      	nop			@ (mov r8, r8)
 8001f3c:	03ff63ff 	.word	0x03ff63ff

08001f40 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2241      	movs	r2, #65	@ 0x41
 8001f4e:	5c9b      	ldrb	r3, [r3, r2]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b20      	cmp	r3, #32
 8001f54:	d138      	bne.n	8001fc8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2240      	movs	r2, #64	@ 0x40
 8001f5a:	5c9b      	ldrb	r3, [r3, r2]
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d101      	bne.n	8001f64 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f60:	2302      	movs	r3, #2
 8001f62:	e032      	b.n	8001fca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2240      	movs	r2, #64	@ 0x40
 8001f68:	2101      	movs	r1, #1
 8001f6a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2241      	movs	r2, #65	@ 0x41
 8001f70:	2124      	movs	r1, #36	@ 0x24
 8001f72:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2101      	movs	r1, #1
 8001f80:	438a      	bics	r2, r1
 8001f82:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4911      	ldr	r1, [pc, #68]	@ (8001fd4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001f90:	400a      	ands	r2, r1
 8001f92:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6819      	ldr	r1, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2101      	movs	r1, #1
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2241      	movs	r2, #65	@ 0x41
 8001fb8:	2120      	movs	r1, #32
 8001fba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2240      	movs	r2, #64	@ 0x40
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	e000      	b.n	8001fca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001fc8:	2302      	movs	r3, #2
  }
}
 8001fca:	0018      	movs	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	b002      	add	sp, #8
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	ffffefff 	.word	0xffffefff

08001fd8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2241      	movs	r2, #65	@ 0x41
 8001fe6:	5c9b      	ldrb	r3, [r3, r2]
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b20      	cmp	r3, #32
 8001fec:	d139      	bne.n	8002062 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2240      	movs	r2, #64	@ 0x40
 8001ff2:	5c9b      	ldrb	r3, [r3, r2]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	e033      	b.n	8002064 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2240      	movs	r2, #64	@ 0x40
 8002000:	2101      	movs	r1, #1
 8002002:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2241      	movs	r2, #65	@ 0x41
 8002008:	2124      	movs	r1, #36	@ 0x24
 800200a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2101      	movs	r1, #1
 8002018:	438a      	bics	r2, r1
 800201a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	4a11      	ldr	r2, [pc, #68]	@ (800206c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002028:	4013      	ands	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	021b      	lsls	r3, r3, #8
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	4313      	orrs	r3, r2
 8002034:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2101      	movs	r1, #1
 800204a:	430a      	orrs	r2, r1
 800204c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2241      	movs	r2, #65	@ 0x41
 8002052:	2120      	movs	r1, #32
 8002054:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2240      	movs	r2, #64	@ 0x40
 800205a:	2100      	movs	r1, #0
 800205c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	e000      	b.n	8002064 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002062:	2302      	movs	r3, #2
  }
}
 8002064:	0018      	movs	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	b004      	add	sp, #16
 800206a:	bd80      	pop	{r7, pc}
 800206c:	fffff0ff 	.word	0xfffff0ff

08002070 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e1d0      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2201      	movs	r2, #1
 8002088:	4013      	ands	r3, r2
 800208a:	d100      	bne.n	800208e <HAL_RCC_OscConfig+0x1e>
 800208c:	e069      	b.n	8002162 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800208e:	4bc8      	ldr	r3, [pc, #800]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	2238      	movs	r2, #56	@ 0x38
 8002094:	4013      	ands	r3, r2
 8002096:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	2b08      	cmp	r3, #8
 800209c:	d105      	bne.n	80020aa <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d15d      	bne.n	8002162 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e1bc      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685a      	ldr	r2, [r3, #4]
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	025b      	lsls	r3, r3, #9
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d107      	bne.n	80020c6 <HAL_RCC_OscConfig+0x56>
 80020b6:	4bbe      	ldr	r3, [pc, #760]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4bbd      	ldr	r3, [pc, #756]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020bc:	2180      	movs	r1, #128	@ 0x80
 80020be:	0249      	lsls	r1, r1, #9
 80020c0:	430a      	orrs	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	e020      	b.n	8002108 <HAL_RCC_OscConfig+0x98>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	23a0      	movs	r3, #160	@ 0xa0
 80020cc:	02db      	lsls	r3, r3, #11
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d10e      	bne.n	80020f0 <HAL_RCC_OscConfig+0x80>
 80020d2:	4bb7      	ldr	r3, [pc, #732]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	4bb6      	ldr	r3, [pc, #728]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020d8:	2180      	movs	r1, #128	@ 0x80
 80020da:	02c9      	lsls	r1, r1, #11
 80020dc:	430a      	orrs	r2, r1
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	4bb3      	ldr	r3, [pc, #716]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4bb2      	ldr	r3, [pc, #712]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020e6:	2180      	movs	r1, #128	@ 0x80
 80020e8:	0249      	lsls	r1, r1, #9
 80020ea:	430a      	orrs	r2, r1
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	e00b      	b.n	8002108 <HAL_RCC_OscConfig+0x98>
 80020f0:	4baf      	ldr	r3, [pc, #700]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4bae      	ldr	r3, [pc, #696]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020f6:	49af      	ldr	r1, [pc, #700]	@ (80023b4 <HAL_RCC_OscConfig+0x344>)
 80020f8:	400a      	ands	r2, r1
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	4bac      	ldr	r3, [pc, #688]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4bab      	ldr	r3, [pc, #684]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002102:	49ad      	ldr	r1, [pc, #692]	@ (80023b8 <HAL_RCC_OscConfig+0x348>)
 8002104:	400a      	ands	r2, r1
 8002106:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d014      	beq.n	800213a <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002110:	f7fe ffd6 	bl	80010c0 <HAL_GetTick>
 8002114:	0003      	movs	r3, r0
 8002116:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800211a:	f7fe ffd1 	bl	80010c0 <HAL_GetTick>
 800211e:	0002      	movs	r2, r0
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b64      	cmp	r3, #100	@ 0x64
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e17b      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800212c:	4ba0      	ldr	r3, [pc, #640]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	2380      	movs	r3, #128	@ 0x80
 8002132:	029b      	lsls	r3, r3, #10
 8002134:	4013      	ands	r3, r2
 8002136:	d0f0      	beq.n	800211a <HAL_RCC_OscConfig+0xaa>
 8002138:	e013      	b.n	8002162 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800213a:	f7fe ffc1 	bl	80010c0 <HAL_GetTick>
 800213e:	0003      	movs	r3, r0
 8002140:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002142:	e008      	b.n	8002156 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002144:	f7fe ffbc 	bl	80010c0 <HAL_GetTick>
 8002148:	0002      	movs	r2, r0
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b64      	cmp	r3, #100	@ 0x64
 8002150:	d901      	bls.n	8002156 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e166      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002156:	4b96      	ldr	r3, [pc, #600]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	2380      	movs	r3, #128	@ 0x80
 800215c:	029b      	lsls	r3, r3, #10
 800215e:	4013      	ands	r3, r2
 8002160:	d1f0      	bne.n	8002144 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2202      	movs	r2, #2
 8002168:	4013      	ands	r3, r2
 800216a:	d100      	bne.n	800216e <HAL_RCC_OscConfig+0xfe>
 800216c:	e086      	b.n	800227c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800216e:	4b90      	ldr	r3, [pc, #576]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	2238      	movs	r2, #56	@ 0x38
 8002174:	4013      	ands	r3, r2
 8002176:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d12f      	bne.n	80021de <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e14c      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800218a:	4b89      	ldr	r3, [pc, #548]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	4a8b      	ldr	r2, [pc, #556]	@ (80023bc <HAL_RCC_OscConfig+0x34c>)
 8002190:	4013      	ands	r3, r2
 8002192:	0019      	movs	r1, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	021a      	lsls	r2, r3, #8
 800219a:	4b85      	ldr	r3, [pc, #532]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800219c:	430a      	orrs	r2, r1
 800219e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d112      	bne.n	80021cc <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021a6:	4b82      	ldr	r3, [pc, #520]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a85      	ldr	r2, [pc, #532]	@ (80023c0 <HAL_RCC_OscConfig+0x350>)
 80021ac:	4013      	ands	r3, r2
 80021ae:	0019      	movs	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	4b7e      	ldr	r3, [pc, #504]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80021b6:	430a      	orrs	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80021ba:	4b7d      	ldr	r3, [pc, #500]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	0adb      	lsrs	r3, r3, #11
 80021c0:	2207      	movs	r2, #7
 80021c2:	4013      	ands	r3, r2
 80021c4:	4a7f      	ldr	r2, [pc, #508]	@ (80023c4 <HAL_RCC_OscConfig+0x354>)
 80021c6:	40da      	lsrs	r2, r3
 80021c8:	4b7f      	ldr	r3, [pc, #508]	@ (80023c8 <HAL_RCC_OscConfig+0x358>)
 80021ca:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80021cc:	4b7f      	ldr	r3, [pc, #508]	@ (80023cc <HAL_RCC_OscConfig+0x35c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	0018      	movs	r0, r3
 80021d2:	f7fe ff2b 	bl	800102c <HAL_InitTick>
 80021d6:	1e03      	subs	r3, r0, #0
 80021d8:	d050      	beq.n	800227c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e122      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d030      	beq.n	8002248 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021e6:	4b72      	ldr	r3, [pc, #456]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a75      	ldr	r2, [pc, #468]	@ (80023c0 <HAL_RCC_OscConfig+0x350>)
 80021ec:	4013      	ands	r3, r2
 80021ee:	0019      	movs	r1, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	691a      	ldr	r2, [r3, #16]
 80021f4:	4b6e      	ldr	r3, [pc, #440]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80021f6:	430a      	orrs	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80021fa:	4b6d      	ldr	r3, [pc, #436]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	4b6c      	ldr	r3, [pc, #432]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002200:	2180      	movs	r1, #128	@ 0x80
 8002202:	0049      	lsls	r1, r1, #1
 8002204:	430a      	orrs	r2, r1
 8002206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002208:	f7fe ff5a 	bl	80010c0 <HAL_GetTick>
 800220c:	0003      	movs	r3, r0
 800220e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002210:	e008      	b.n	8002224 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002212:	f7fe ff55 	bl	80010c0 <HAL_GetTick>
 8002216:	0002      	movs	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d901      	bls.n	8002224 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e0ff      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002224:	4b62      	ldr	r3, [pc, #392]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	2380      	movs	r3, #128	@ 0x80
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	4013      	ands	r3, r2
 800222e:	d0f0      	beq.n	8002212 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002230:	4b5f      	ldr	r3, [pc, #380]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	4a61      	ldr	r2, [pc, #388]	@ (80023bc <HAL_RCC_OscConfig+0x34c>)
 8002236:	4013      	ands	r3, r2
 8002238:	0019      	movs	r1, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	021a      	lsls	r2, r3, #8
 8002240:	4b5b      	ldr	r3, [pc, #364]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002242:	430a      	orrs	r2, r1
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	e019      	b.n	800227c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002248:	4b59      	ldr	r3, [pc, #356]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4b58      	ldr	r3, [pc, #352]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800224e:	4960      	ldr	r1, [pc, #384]	@ (80023d0 <HAL_RCC_OscConfig+0x360>)
 8002250:	400a      	ands	r2, r1
 8002252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002254:	f7fe ff34 	bl	80010c0 <HAL_GetTick>
 8002258:	0003      	movs	r3, r0
 800225a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800225c:	e008      	b.n	8002270 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800225e:	f7fe ff2f 	bl	80010c0 <HAL_GetTick>
 8002262:	0002      	movs	r2, r0
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e0d9      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002270:	4b4f      	ldr	r3, [pc, #316]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2380      	movs	r3, #128	@ 0x80
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4013      	ands	r3, r2
 800227a:	d1f0      	bne.n	800225e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2208      	movs	r2, #8
 8002282:	4013      	ands	r3, r2
 8002284:	d042      	beq.n	800230c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002286:	4b4a      	ldr	r3, [pc, #296]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2238      	movs	r2, #56	@ 0x38
 800228c:	4013      	ands	r3, r2
 800228e:	2b18      	cmp	r3, #24
 8002290:	d105      	bne.n	800229e <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	699b      	ldr	r3, [r3, #24]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d138      	bne.n	800230c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0c2      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	699b      	ldr	r3, [r3, #24]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d019      	beq.n	80022da <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80022a6:	4b42      	ldr	r3, [pc, #264]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80022a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022aa:	4b41      	ldr	r3, [pc, #260]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80022ac:	2101      	movs	r1, #1
 80022ae:	430a      	orrs	r2, r1
 80022b0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b2:	f7fe ff05 	bl	80010c0 <HAL_GetTick>
 80022b6:	0003      	movs	r3, r0
 80022b8:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022bc:	f7fe ff00 	bl	80010c0 <HAL_GetTick>
 80022c0:	0002      	movs	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e0aa      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80022ce:	4b38      	ldr	r3, [pc, #224]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80022d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d2:	2202      	movs	r2, #2
 80022d4:	4013      	ands	r3, r2
 80022d6:	d0f1      	beq.n	80022bc <HAL_RCC_OscConfig+0x24c>
 80022d8:	e018      	b.n	800230c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80022da:	4b35      	ldr	r3, [pc, #212]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80022dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022de:	4b34      	ldr	r3, [pc, #208]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 80022e0:	2101      	movs	r1, #1
 80022e2:	438a      	bics	r2, r1
 80022e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e6:	f7fe feeb 	bl	80010c0 <HAL_GetTick>
 80022ea:	0003      	movs	r3, r0
 80022ec:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80022ee:	e008      	b.n	8002302 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022f0:	f7fe fee6 	bl	80010c0 <HAL_GetTick>
 80022f4:	0002      	movs	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d901      	bls.n	8002302 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80022fe:	2303      	movs	r3, #3
 8002300:	e090      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002302:	4b2b      	ldr	r3, [pc, #172]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002306:	2202      	movs	r2, #2
 8002308:	4013      	ands	r3, r2
 800230a:	d1f1      	bne.n	80022f0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2204      	movs	r2, #4
 8002312:	4013      	ands	r3, r2
 8002314:	d100      	bne.n	8002318 <HAL_RCC_OscConfig+0x2a8>
 8002316:	e084      	b.n	8002422 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002318:	230f      	movs	r3, #15
 800231a:	18fb      	adds	r3, r7, r3
 800231c:	2200      	movs	r2, #0
 800231e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002320:	4b23      	ldr	r3, [pc, #140]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	2238      	movs	r2, #56	@ 0x38
 8002326:	4013      	ands	r3, r2
 8002328:	2b20      	cmp	r3, #32
 800232a:	d106      	bne.n	800233a <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d000      	beq.n	8002336 <HAL_RCC_OscConfig+0x2c6>
 8002334:	e075      	b.n	8002422 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e074      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d106      	bne.n	8002350 <HAL_RCC_OscConfig+0x2e0>
 8002342:	4b1b      	ldr	r3, [pc, #108]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002344:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002346:	4b1a      	ldr	r3, [pc, #104]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002348:	2101      	movs	r1, #1
 800234a:	430a      	orrs	r2, r1
 800234c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800234e:	e01c      	b.n	800238a <HAL_RCC_OscConfig+0x31a>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b05      	cmp	r3, #5
 8002356:	d10c      	bne.n	8002372 <HAL_RCC_OscConfig+0x302>
 8002358:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800235a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800235c:	4b14      	ldr	r3, [pc, #80]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800235e:	2104      	movs	r1, #4
 8002360:	430a      	orrs	r2, r1
 8002362:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002364:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002366:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 800236a:	2101      	movs	r1, #1
 800236c:	430a      	orrs	r2, r1
 800236e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002370:	e00b      	b.n	800238a <HAL_RCC_OscConfig+0x31a>
 8002372:	4b0f      	ldr	r3, [pc, #60]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002374:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002376:	4b0e      	ldr	r3, [pc, #56]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002378:	2101      	movs	r1, #1
 800237a:	438a      	bics	r2, r1
 800237c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800237e:	4b0c      	ldr	r3, [pc, #48]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002380:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002382:	4b0b      	ldr	r3, [pc, #44]	@ (80023b0 <HAL_RCC_OscConfig+0x340>)
 8002384:	2104      	movs	r1, #4
 8002386:	438a      	bics	r2, r1
 8002388:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d028      	beq.n	80023e4 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002392:	f7fe fe95 	bl	80010c0 <HAL_GetTick>
 8002396:	0003      	movs	r3, r0
 8002398:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800239a:	e01d      	b.n	80023d8 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239c:	f7fe fe90 	bl	80010c0 <HAL_GetTick>
 80023a0:	0002      	movs	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	4a0b      	ldr	r2, [pc, #44]	@ (80023d4 <HAL_RCC_OscConfig+0x364>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d915      	bls.n	80023d8 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e039      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
 80023b0:	40021000 	.word	0x40021000
 80023b4:	fffeffff 	.word	0xfffeffff
 80023b8:	fffbffff 	.word	0xfffbffff
 80023bc:	ffff80ff 	.word	0xffff80ff
 80023c0:	ffffc7ff 	.word	0xffffc7ff
 80023c4:	02dc6c00 	.word	0x02dc6c00
 80023c8:	20000000 	.word	0x20000000
 80023cc:	20000004 	.word	0x20000004
 80023d0:	fffffeff 	.word	0xfffffeff
 80023d4:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80023d8:	4b14      	ldr	r3, [pc, #80]	@ (800242c <HAL_RCC_OscConfig+0x3bc>)
 80023da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023dc:	2202      	movs	r2, #2
 80023de:	4013      	ands	r3, r2
 80023e0:	d0dc      	beq.n	800239c <HAL_RCC_OscConfig+0x32c>
 80023e2:	e013      	b.n	800240c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7fe fe6c 	bl	80010c0 <HAL_GetTick>
 80023e8:	0003      	movs	r3, r0
 80023ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80023ec:	e009      	b.n	8002402 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ee:	f7fe fe67 	bl	80010c0 <HAL_GetTick>
 80023f2:	0002      	movs	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002430 <HAL_RCC_OscConfig+0x3c0>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e010      	b.n	8002424 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002402:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HAL_RCC_OscConfig+0x3bc>)
 8002404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002406:	2202      	movs	r2, #2
 8002408:	4013      	ands	r3, r2
 800240a:	d1f0      	bne.n	80023ee <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800240c:	230f      	movs	r3, #15
 800240e:	18fb      	adds	r3, r7, r3
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d105      	bne.n	8002422 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002416:	4b05      	ldr	r3, [pc, #20]	@ (800242c <HAL_RCC_OscConfig+0x3bc>)
 8002418:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800241a:	4b04      	ldr	r3, [pc, #16]	@ (800242c <HAL_RCC_OscConfig+0x3bc>)
 800241c:	4905      	ldr	r1, [pc, #20]	@ (8002434 <HAL_RCC_OscConfig+0x3c4>)
 800241e:	400a      	ands	r2, r1
 8002420:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	0018      	movs	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	b006      	add	sp, #24
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40021000 	.word	0x40021000
 8002430:	00001388 	.word	0x00001388
 8002434:	efffffff 	.word	0xefffffff

08002438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b084      	sub	sp, #16
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d101      	bne.n	800244c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e0df      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800244c:	4b71      	ldr	r3, [pc, #452]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2207      	movs	r2, #7
 8002452:	4013      	ands	r3, r2
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d91e      	bls.n	8002498 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800245a:	4b6e      	ldr	r3, [pc, #440]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2207      	movs	r2, #7
 8002460:	4393      	bics	r3, r2
 8002462:	0019      	movs	r1, r3
 8002464:	4b6b      	ldr	r3, [pc, #428]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	430a      	orrs	r2, r1
 800246a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800246c:	f7fe fe28 	bl	80010c0 <HAL_GetTick>
 8002470:	0003      	movs	r3, r0
 8002472:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002474:	e009      	b.n	800248a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002476:	f7fe fe23 	bl	80010c0 <HAL_GetTick>
 800247a:	0002      	movs	r2, r0
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	4a65      	ldr	r2, [pc, #404]	@ (8002618 <HAL_RCC_ClockConfig+0x1e0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d901      	bls.n	800248a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e0c0      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800248a:	4b62      	ldr	r3, [pc, #392]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2207      	movs	r2, #7
 8002490:	4013      	ands	r3, r2
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	429a      	cmp	r2, r3
 8002496:	d1ee      	bne.n	8002476 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2202      	movs	r2, #2
 800249e:	4013      	ands	r3, r2
 80024a0:	d017      	beq.n	80024d2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2204      	movs	r2, #4
 80024a8:	4013      	ands	r3, r2
 80024aa:	d008      	beq.n	80024be <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80024ac:	4b5b      	ldr	r3, [pc, #364]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	4a5b      	ldr	r2, [pc, #364]	@ (8002620 <HAL_RCC_ClockConfig+0x1e8>)
 80024b2:	401a      	ands	r2, r3
 80024b4:	4b59      	ldr	r3, [pc, #356]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80024b6:	21b0      	movs	r1, #176	@ 0xb0
 80024b8:	0109      	lsls	r1, r1, #4
 80024ba:	430a      	orrs	r2, r1
 80024bc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024be:	4b57      	ldr	r3, [pc, #348]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	4a58      	ldr	r2, [pc, #352]	@ (8002624 <HAL_RCC_ClockConfig+0x1ec>)
 80024c4:	4013      	ands	r3, r2
 80024c6:	0019      	movs	r1, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	4b53      	ldr	r3, [pc, #332]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80024ce:	430a      	orrs	r2, r1
 80024d0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2201      	movs	r2, #1
 80024d8:	4013      	ands	r3, r2
 80024da:	d04b      	beq.n	8002574 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d107      	bne.n	80024f4 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024e4:	4b4d      	ldr	r3, [pc, #308]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	2380      	movs	r3, #128	@ 0x80
 80024ea:	029b      	lsls	r3, r3, #10
 80024ec:	4013      	ands	r3, r2
 80024ee:	d11f      	bne.n	8002530 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e08b      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d107      	bne.n	800250c <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024fc:	4b47      	ldr	r3, [pc, #284]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	2380      	movs	r3, #128	@ 0x80
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	4013      	ands	r3, r2
 8002506:	d113      	bne.n	8002530 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e07f      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	2b03      	cmp	r3, #3
 8002512:	d106      	bne.n	8002522 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002514:	4b41      	ldr	r3, [pc, #260]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 8002516:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002518:	2202      	movs	r2, #2
 800251a:	4013      	ands	r3, r2
 800251c:	d108      	bne.n	8002530 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e074      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002522:	4b3e      	ldr	r3, [pc, #248]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 8002524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002526:	2202      	movs	r2, #2
 8002528:	4013      	ands	r3, r2
 800252a:	d101      	bne.n	8002530 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e06d      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002530:	4b3a      	ldr	r3, [pc, #232]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	2207      	movs	r2, #7
 8002536:	4393      	bics	r3, r2
 8002538:	0019      	movs	r1, r3
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	4b37      	ldr	r3, [pc, #220]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 8002540:	430a      	orrs	r2, r1
 8002542:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002544:	f7fe fdbc 	bl	80010c0 <HAL_GetTick>
 8002548:	0003      	movs	r3, r0
 800254a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800254c:	e009      	b.n	8002562 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800254e:	f7fe fdb7 	bl	80010c0 <HAL_GetTick>
 8002552:	0002      	movs	r2, r0
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	4a2f      	ldr	r2, [pc, #188]	@ (8002618 <HAL_RCC_ClockConfig+0x1e0>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e054      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002562:	4b2e      	ldr	r3, [pc, #184]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	2238      	movs	r2, #56	@ 0x38
 8002568:	401a      	ands	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	429a      	cmp	r2, r3
 8002572:	d1ec      	bne.n	800254e <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002574:	4b27      	ldr	r3, [pc, #156]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2207      	movs	r2, #7
 800257a:	4013      	ands	r3, r2
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	429a      	cmp	r2, r3
 8002580:	d21e      	bcs.n	80025c0 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002582:	4b24      	ldr	r3, [pc, #144]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2207      	movs	r2, #7
 8002588:	4393      	bics	r3, r2
 800258a:	0019      	movs	r1, r3
 800258c:	4b21      	ldr	r3, [pc, #132]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	430a      	orrs	r2, r1
 8002592:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002594:	f7fe fd94 	bl	80010c0 <HAL_GetTick>
 8002598:	0003      	movs	r3, r0
 800259a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800259c:	e009      	b.n	80025b2 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800259e:	f7fe fd8f 	bl	80010c0 <HAL_GetTick>
 80025a2:	0002      	movs	r2, r0
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	4a1b      	ldr	r2, [pc, #108]	@ (8002618 <HAL_RCC_ClockConfig+0x1e0>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e02c      	b.n	800260c <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025b2:	4b18      	ldr	r3, [pc, #96]	@ (8002614 <HAL_RCC_ClockConfig+0x1dc>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2207      	movs	r2, #7
 80025b8:	4013      	ands	r3, r2
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d1ee      	bne.n	800259e <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2204      	movs	r2, #4
 80025c6:	4013      	ands	r3, r2
 80025c8:	d009      	beq.n	80025de <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025ca:	4b14      	ldr	r3, [pc, #80]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	4a16      	ldr	r2, [pc, #88]	@ (8002628 <HAL_RCC_ClockConfig+0x1f0>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	0019      	movs	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	691a      	ldr	r2, [r3, #16]
 80025d8:	4b10      	ldr	r3, [pc, #64]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80025da:	430a      	orrs	r2, r1
 80025dc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025de:	f000 f82b 	bl	8002638 <HAL_RCC_GetSysClockFreq>
 80025e2:	0001      	movs	r1, r0
 80025e4:	4b0d      	ldr	r3, [pc, #52]	@ (800261c <HAL_RCC_ClockConfig+0x1e4>)
 80025e6:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80025e8:	0a1b      	lsrs	r3, r3, #8
 80025ea:	220f      	movs	r2, #15
 80025ec:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025ee:	4b0f      	ldr	r3, [pc, #60]	@ (800262c <HAL_RCC_ClockConfig+0x1f4>)
 80025f0:	0092      	lsls	r2, r2, #2
 80025f2:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80025f4:	221f      	movs	r2, #31
 80025f6:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025f8:	000a      	movs	r2, r1
 80025fa:	40da      	lsrs	r2, r3
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <HAL_RCC_ClockConfig+0x1f8>)
 80025fe:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002600:	4b0c      	ldr	r3, [pc, #48]	@ (8002634 <HAL_RCC_ClockConfig+0x1fc>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	0018      	movs	r0, r3
 8002606:	f7fe fd11 	bl	800102c <HAL_InitTick>
 800260a:	0003      	movs	r3, r0
}
 800260c:	0018      	movs	r0, r3
 800260e:	46bd      	mov	sp, r7
 8002610:	b004      	add	sp, #16
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40022000 	.word	0x40022000
 8002618:	00001388 	.word	0x00001388
 800261c:	40021000 	.word	0x40021000
 8002620:	ffff84ff 	.word	0xffff84ff
 8002624:	fffff0ff 	.word	0xfffff0ff
 8002628:	ffff8fff 	.word	0xffff8fff
 800262c:	080061e4 	.word	0x080061e4
 8002630:	20000000 	.word	0x20000000
 8002634:	20000004 	.word	0x20000004

08002638 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800263e:	4b1c      	ldr	r3, [pc, #112]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2238      	movs	r2, #56	@ 0x38
 8002644:	4013      	ands	r3, r2
 8002646:	d10f      	bne.n	8002668 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002648:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x78>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	0adb      	lsrs	r3, r3, #11
 800264e:	2207      	movs	r2, #7
 8002650:	4013      	ands	r3, r2
 8002652:	2201      	movs	r2, #1
 8002654:	409a      	lsls	r2, r3
 8002656:	0013      	movs	r3, r2
 8002658:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800265a:	6839      	ldr	r1, [r7, #0]
 800265c:	4815      	ldr	r0, [pc, #84]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x7c>)
 800265e:	f7fd fd5d 	bl	800011c <__udivsi3>
 8002662:	0003      	movs	r3, r0
 8002664:	607b      	str	r3, [r7, #4]
 8002666:	e01e      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002668:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x78>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	2238      	movs	r2, #56	@ 0x38
 800266e:	4013      	ands	r3, r2
 8002670:	2b08      	cmp	r3, #8
 8002672:	d102      	bne.n	800267a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002674:	4b0f      	ldr	r3, [pc, #60]	@ (80026b4 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002676:	607b      	str	r3, [r7, #4]
 8002678:	e015      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800267a:	4b0d      	ldr	r3, [pc, #52]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x78>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2238      	movs	r2, #56	@ 0x38
 8002680:	4013      	ands	r3, r2
 8002682:	2b20      	cmp	r3, #32
 8002684:	d103      	bne.n	800268e <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002686:	2380      	movs	r3, #128	@ 0x80
 8002688:	021b      	lsls	r3, r3, #8
 800268a:	607b      	str	r3, [r7, #4]
 800268c:	e00b      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800268e:	4b08      	ldr	r3, [pc, #32]	@ (80026b0 <HAL_RCC_GetSysClockFreq+0x78>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2238      	movs	r2, #56	@ 0x38
 8002694:	4013      	ands	r3, r2
 8002696:	2b18      	cmp	r3, #24
 8002698:	d103      	bne.n	80026a2 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800269a:	23fa      	movs	r3, #250	@ 0xfa
 800269c:	01db      	lsls	r3, r3, #7
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	e001      	b.n	80026a6 <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 80026a2:	2300      	movs	r3, #0
 80026a4:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 80026a6:	687b      	ldr	r3, [r7, #4]
}
 80026a8:	0018      	movs	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	b002      	add	sp, #8
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40021000 	.word	0x40021000
 80026b4:	02dc6c00 	.word	0x02dc6c00

080026b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80026bc:	f7ff ffbc 	bl	8002638 <HAL_RCC_GetSysClockFreq>
 80026c0:	0001      	movs	r1, r0
 80026c2:	4b09      	ldr	r3, [pc, #36]	@ (80026e8 <HAL_RCC_GetHCLKFreq+0x30>)
 80026c4:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80026c6:	0a1b      	lsrs	r3, r3, #8
 80026c8:	220f      	movs	r2, #15
 80026ca:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80026cc:	4b07      	ldr	r3, [pc, #28]	@ (80026ec <HAL_RCC_GetHCLKFreq+0x34>)
 80026ce:	0092      	lsls	r2, r2, #2
 80026d0:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80026d2:	221f      	movs	r2, #31
 80026d4:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80026d6:	000a      	movs	r2, r1
 80026d8:	40da      	lsrs	r2, r3
 80026da:	4b05      	ldr	r3, [pc, #20]	@ (80026f0 <HAL_RCC_GetHCLKFreq+0x38>)
 80026dc:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 80026de:	4b04      	ldr	r3, [pc, #16]	@ (80026f0 <HAL_RCC_GetHCLKFreq+0x38>)
 80026e0:	681b      	ldr	r3, [r3, #0]
}
 80026e2:	0018      	movs	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	40021000 	.word	0x40021000
 80026ec:	080061e4 	.word	0x080061e4
 80026f0:	20000000 	.word	0x20000000

080026f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80026f8:	f7ff ffde 	bl	80026b8 <HAL_RCC_GetHCLKFreq>
 80026fc:	0001      	movs	r1, r0
 80026fe:	4b07      	ldr	r3, [pc, #28]	@ (800271c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	0b1b      	lsrs	r3, r3, #12
 8002704:	2207      	movs	r2, #7
 8002706:	401a      	ands	r2, r3
 8002708:	4b05      	ldr	r3, [pc, #20]	@ (8002720 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800270a:	0092      	lsls	r2, r2, #2
 800270c:	58d3      	ldr	r3, [r2, r3]
 800270e:	221f      	movs	r2, #31
 8002710:	4013      	ands	r3, r2
 8002712:	40d9      	lsrs	r1, r3
 8002714:	000b      	movs	r3, r1
}
 8002716:	0018      	movs	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40021000 	.word	0x40021000
 8002720:	08006224 	.word	0x08006224

08002724 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800272c:	2313      	movs	r3, #19
 800272e:	18fb      	adds	r3, r7, r3
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002734:	2312      	movs	r3, #18
 8002736:	18fb      	adds	r3, r7, r3
 8002738:	2200      	movs	r2, #0
 800273a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2240      	movs	r2, #64	@ 0x40
 8002742:	4013      	ands	r3, r2
 8002744:	d100      	bne.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002746:	e079      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002748:	2011      	movs	r0, #17
 800274a:	183b      	adds	r3, r7, r0
 800274c:	2200      	movs	r2, #0
 800274e:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002750:	4b63      	ldr	r3, [pc, #396]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002752:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002754:	2380      	movs	r3, #128	@ 0x80
 8002756:	055b      	lsls	r3, r3, #21
 8002758:	4013      	ands	r3, r2
 800275a:	d110      	bne.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800275c:	4b60      	ldr	r3, [pc, #384]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800275e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002760:	4b5f      	ldr	r3, [pc, #380]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002762:	2180      	movs	r1, #128	@ 0x80
 8002764:	0549      	lsls	r1, r1, #21
 8002766:	430a      	orrs	r2, r1
 8002768:	63da      	str	r2, [r3, #60]	@ 0x3c
 800276a:	4b5d      	ldr	r3, [pc, #372]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800276c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800276e:	2380      	movs	r3, #128	@ 0x80
 8002770:	055b      	lsls	r3, r3, #21
 8002772:	4013      	ands	r3, r2
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002778:	183b      	adds	r3, r7, r0
 800277a:	2201      	movs	r2, #1
 800277c:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800277e:	4b58      	ldr	r3, [pc, #352]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002780:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002782:	23c0      	movs	r3, #192	@ 0xc0
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4013      	ands	r3, r2
 8002788:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d019      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	429a      	cmp	r2, r3
 8002798:	d014      	beq.n	80027c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800279a:	4b51      	ldr	r3, [pc, #324]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800279c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800279e:	4a51      	ldr	r2, [pc, #324]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80027a0:	4013      	ands	r3, r2
 80027a2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80027a4:	4b4e      	ldr	r3, [pc, #312]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027a8:	4b4d      	ldr	r3, [pc, #308]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027aa:	2180      	movs	r1, #128	@ 0x80
 80027ac:	0249      	lsls	r1, r1, #9
 80027ae:	430a      	orrs	r2, r1
 80027b0:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80027b2:	4b4b      	ldr	r3, [pc, #300]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80027b6:	4b4a      	ldr	r3, [pc, #296]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027b8:	494b      	ldr	r1, [pc, #300]	@ (80028e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80027ba:	400a      	ands	r2, r1
 80027bc:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80027be:	4b48      	ldr	r3, [pc, #288]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	2201      	movs	r2, #1
 80027c8:	4013      	ands	r3, r2
 80027ca:	d016      	beq.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7fe fc78 	bl	80010c0 <HAL_GetTick>
 80027d0:	0003      	movs	r3, r0
 80027d2:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80027d4:	e00c      	b.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027d6:	f7fe fc73 	bl	80010c0 <HAL_GetTick>
 80027da:	0002      	movs	r2, r0
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	4a42      	ldr	r2, [pc, #264]	@ (80028ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d904      	bls.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 80027e6:	2313      	movs	r3, #19
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	2203      	movs	r2, #3
 80027ec:	701a      	strb	r2, [r3, #0]
          break;
 80027ee:	e004      	b.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80027f0:	4b3b      	ldr	r3, [pc, #236]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f4:	2202      	movs	r2, #2
 80027f6:	4013      	ands	r3, r2
 80027f8:	d0ed      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 80027fa:	2313      	movs	r3, #19
 80027fc:	18fb      	adds	r3, r7, r3
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10a      	bne.n	800281a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002804:	4b36      	ldr	r3, [pc, #216]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002808:	4a36      	ldr	r2, [pc, #216]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800280a:	4013      	ands	r3, r2
 800280c:	0019      	movs	r1, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	699a      	ldr	r2, [r3, #24]
 8002812:	4b33      	ldr	r3, [pc, #204]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002814:	430a      	orrs	r2, r1
 8002816:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002818:	e005      	b.n	8002826 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800281a:	2312      	movs	r3, #18
 800281c:	18fb      	adds	r3, r7, r3
 800281e:	2213      	movs	r2, #19
 8002820:	18ba      	adds	r2, r7, r2
 8002822:	7812      	ldrb	r2, [r2, #0]
 8002824:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002826:	2311      	movs	r3, #17
 8002828:	18fb      	adds	r3, r7, r3
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d105      	bne.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002830:	4b2b      	ldr	r3, [pc, #172]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002832:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002834:	4b2a      	ldr	r3, [pc, #168]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002836:	492e      	ldr	r1, [pc, #184]	@ (80028f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002838:	400a      	ands	r2, r1
 800283a:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2201      	movs	r2, #1
 8002842:	4013      	ands	r3, r2
 8002844:	d009      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002846:	4b26      	ldr	r3, [pc, #152]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800284a:	2203      	movs	r2, #3
 800284c:	4393      	bics	r3, r2
 800284e:	0019      	movs	r1, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	4b22      	ldr	r3, [pc, #136]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002856:	430a      	orrs	r2, r1
 8002858:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2202      	movs	r2, #2
 8002860:	4013      	ands	r3, r2
 8002862:	d009      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002864:	4b1e      	ldr	r3, [pc, #120]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002868:	4a22      	ldr	r2, [pc, #136]	@ (80028f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800286a:	4013      	ands	r3, r2
 800286c:	0019      	movs	r1, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	4b1b      	ldr	r3, [pc, #108]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002874:	430a      	orrs	r2, r1
 8002876:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2220      	movs	r2, #32
 800287e:	4013      	ands	r3, r2
 8002880:	d008      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002882:	4b17      	ldr	r3, [pc, #92]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002884:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	0899      	lsrs	r1, r3, #2
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695a      	ldr	r2, [r3, #20]
 800288e:	4b14      	ldr	r3, [pc, #80]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002890:	430a      	orrs	r2, r1
 8002892:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2204      	movs	r2, #4
 800289a:	4013      	ands	r3, r2
 800289c:	d009      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800289e:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a2:	4a15      	ldr	r2, [pc, #84]	@ (80028f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028a4:	4013      	ands	r3, r2
 80028a6:	0019      	movs	r1, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691a      	ldr	r2, [r3, #16]
 80028ac:	4b0c      	ldr	r3, [pc, #48]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028ae:	430a      	orrs	r2, r1
 80028b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2280      	movs	r2, #128	@ 0x80
 80028b8:	4013      	ands	r3, r2
 80028ba:	d009      	beq.n	80028d0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 80028bc:	4b08      	ldr	r3, [pc, #32]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	22e0      	movs	r2, #224	@ 0xe0
 80028c2:	4393      	bics	r3, r2
 80028c4:	0019      	movs	r1, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	4b05      	ldr	r3, [pc, #20]	@ (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80028cc:	430a      	orrs	r2, r1
 80028ce:	601a      	str	r2, [r3, #0]
  }
  return status;
 80028d0:	2312      	movs	r3, #18
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	781b      	ldrb	r3, [r3, #0]
}
 80028d6:	0018      	movs	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	b006      	add	sp, #24
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	46c0      	nop			@ (mov r8, r8)
 80028e0:	40021000 	.word	0x40021000
 80028e4:	fffffcff 	.word	0xfffffcff
 80028e8:	fffeffff 	.word	0xfffeffff
 80028ec:	00001388 	.word	0x00001388
 80028f0:	efffffff 	.word	0xefffffff
 80028f4:	ffffcfff 	.word	0xffffcfff
 80028f8:	ffff3fff 	.word	0xffff3fff

080028fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e04a      	b.n	80029a4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	223d      	movs	r2, #61	@ 0x3d
 8002912:	5c9b      	ldrb	r3, [r3, r2]
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d107      	bne.n	800292a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	223c      	movs	r2, #60	@ 0x3c
 800291e:	2100      	movs	r1, #0
 8002920:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	0018      	movs	r0, r3
 8002926:	f7fe f8d1 	bl	8000acc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	223d      	movs	r2, #61	@ 0x3d
 800292e:	2102      	movs	r1, #2
 8002930:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3304      	adds	r3, #4
 800293a:	0019      	movs	r1, r3
 800293c:	0010      	movs	r0, r2
 800293e:	f000 f87b 	bl	8002a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2248      	movs	r2, #72	@ 0x48
 8002946:	2101      	movs	r1, #1
 8002948:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	223e      	movs	r2, #62	@ 0x3e
 800294e:	2101      	movs	r1, #1
 8002950:	5499      	strb	r1, [r3, r2]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	223f      	movs	r2, #63	@ 0x3f
 8002956:	2101      	movs	r1, #1
 8002958:	5499      	strb	r1, [r3, r2]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2240      	movs	r2, #64	@ 0x40
 800295e:	2101      	movs	r1, #1
 8002960:	5499      	strb	r1, [r3, r2]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2241      	movs	r2, #65	@ 0x41
 8002966:	2101      	movs	r1, #1
 8002968:	5499      	strb	r1, [r3, r2]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2242      	movs	r2, #66	@ 0x42
 800296e:	2101      	movs	r1, #1
 8002970:	5499      	strb	r1, [r3, r2]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2243      	movs	r2, #67	@ 0x43
 8002976:	2101      	movs	r1, #1
 8002978:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2244      	movs	r2, #68	@ 0x44
 800297e:	2101      	movs	r1, #1
 8002980:	5499      	strb	r1, [r3, r2]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2245      	movs	r2, #69	@ 0x45
 8002986:	2101      	movs	r1, #1
 8002988:	5499      	strb	r1, [r3, r2]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2246      	movs	r2, #70	@ 0x46
 800298e:	2101      	movs	r1, #1
 8002990:	5499      	strb	r1, [r3, r2]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2247      	movs	r2, #71	@ 0x47
 8002996:	2101      	movs	r1, #1
 8002998:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	223d      	movs	r2, #61	@ 0x3d
 800299e:	2101      	movs	r1, #1
 80029a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	0018      	movs	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	223d      	movs	r2, #61	@ 0x3d
 80029b8:	5c9b      	ldrb	r3, [r3, r2]
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d001      	beq.n	80029c4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e02f      	b.n	8002a24 <HAL_TIM_Base_Start+0x78>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	223d      	movs	r2, #61	@ 0x3d
 80029c8:	2102      	movs	r1, #2
 80029ca:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a16      	ldr	r2, [pc, #88]	@ (8002a2c <HAL_TIM_Base_Start+0x80>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d004      	beq.n	80029e0 <HAL_TIM_Base_Start+0x34>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a15      	ldr	r2, [pc, #84]	@ (8002a30 <HAL_TIM_Base_Start+0x84>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d116      	bne.n	8002a0e <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	4a13      	ldr	r2, [pc, #76]	@ (8002a34 <HAL_TIM_Base_Start+0x88>)
 80029e8:	4013      	ands	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2b06      	cmp	r3, #6
 80029f0:	d016      	beq.n	8002a20 <HAL_TIM_Base_Start+0x74>
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	2380      	movs	r3, #128	@ 0x80
 80029f6:	025b      	lsls	r3, r3, #9
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d011      	beq.n	8002a20 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2101      	movs	r1, #1
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a0c:	e008      	b.n	8002a20 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2101      	movs	r1, #1
 8002a1a:	430a      	orrs	r2, r1
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e000      	b.n	8002a22 <HAL_TIM_Base_Start+0x76>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a20:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	0018      	movs	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	b004      	add	sp, #16
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	40012c00 	.word	0x40012c00
 8002a30:	40000400 	.word	0x40000400
 8002a34:	00010007 	.word	0x00010007

08002a38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002b04 <TIM_Base_SetConfig+0xcc>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d003      	beq.n	8002a58 <TIM_Base_SetConfig+0x20>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a2d      	ldr	r2, [pc, #180]	@ (8002b08 <TIM_Base_SetConfig+0xd0>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d108      	bne.n	8002a6a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2270      	movs	r2, #112	@ 0x70
 8002a5c:	4393      	bics	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a25      	ldr	r2, [pc, #148]	@ (8002b04 <TIM_Base_SetConfig+0xcc>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d00f      	beq.n	8002a92 <TIM_Base_SetConfig+0x5a>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a24      	ldr	r2, [pc, #144]	@ (8002b08 <TIM_Base_SetConfig+0xd0>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d00b      	beq.n	8002a92 <TIM_Base_SetConfig+0x5a>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a23      	ldr	r2, [pc, #140]	@ (8002b0c <TIM_Base_SetConfig+0xd4>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d007      	beq.n	8002a92 <TIM_Base_SetConfig+0x5a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a22      	ldr	r2, [pc, #136]	@ (8002b10 <TIM_Base_SetConfig+0xd8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d003      	beq.n	8002a92 <TIM_Base_SetConfig+0x5a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a21      	ldr	r2, [pc, #132]	@ (8002b14 <TIM_Base_SetConfig+0xdc>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d108      	bne.n	8002aa4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4a20      	ldr	r2, [pc, #128]	@ (8002b18 <TIM_Base_SetConfig+0xe0>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2280      	movs	r2, #128	@ 0x80
 8002aa8:	4393      	bics	r3, r2
 8002aaa:	001a      	movs	r2, r3
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	695b      	ldr	r3, [r3, #20]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8002b04 <TIM_Base_SetConfig+0xcc>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d007      	beq.n	8002adc <TIM_Base_SetConfig+0xa4>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a10      	ldr	r2, [pc, #64]	@ (8002b10 <TIM_Base_SetConfig+0xd8>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d003      	beq.n	8002adc <TIM_Base_SetConfig+0xa4>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a0f      	ldr	r2, [pc, #60]	@ (8002b14 <TIM_Base_SetConfig+0xdc>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d103      	bne.n	8002ae4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2204      	movs	r2, #4
 8002aea:	431a      	orrs	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	601a      	str	r2, [r3, #0]
}
 8002afc:	46c0      	nop			@ (mov r8, r8)
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b004      	add	sp, #16
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40012c00 	.word	0x40012c00
 8002b08:	40000400 	.word	0x40000400
 8002b0c:	40002000 	.word	0x40002000
 8002b10:	40014400 	.word	0x40014400
 8002b14:	40014800 	.word	0x40014800
 8002b18:	fffffcff 	.word	0xfffffcff

08002b1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e046      	b.n	8002bbc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2288      	movs	r2, #136	@ 0x88
 8002b32:	589b      	ldr	r3, [r3, r2]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d107      	bne.n	8002b48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2284      	movs	r2, #132	@ 0x84
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	0018      	movs	r0, r3
 8002b44:	f7fd ffe2 	bl	8000b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2288      	movs	r2, #136	@ 0x88
 8002b4c:	2124      	movs	r1, #36	@ 0x24
 8002b4e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2101      	movs	r1, #1
 8002b5c:	438a      	bics	r2, r1
 8002b5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f000 fa4e 	bl	800300c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	0018      	movs	r0, r3
 8002b74:	f000 f8cc 	bl	8002d10 <UART_SetConfig>
 8002b78:	0003      	movs	r3, r0
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e01c      	b.n	8002bbc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	490d      	ldr	r1, [pc, #52]	@ (8002bc4 <HAL_UART_Init+0xa8>)
 8002b8e:	400a      	ands	r2, r1
 8002b90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	212a      	movs	r1, #42	@ 0x2a
 8002b9e:	438a      	bics	r2, r1
 8002ba0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2101      	movs	r1, #1
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f000 fadd 	bl	8003174 <UART_CheckIdleState>
 8002bba:	0003      	movs	r3, r0
}
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b002      	add	sp, #8
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	ffffb7ff 	.word	0xffffb7ff

08002bc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b08a      	sub	sp, #40	@ 0x28
 8002bcc:	af02      	add	r7, sp, #8
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	603b      	str	r3, [r7, #0]
 8002bd4:	1dbb      	adds	r3, r7, #6
 8002bd6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2288      	movs	r2, #136	@ 0x88
 8002bdc:	589b      	ldr	r3, [r3, r2]
 8002bde:	2b20      	cmp	r3, #32
 8002be0:	d000      	beq.n	8002be4 <HAL_UART_Transmit+0x1c>
 8002be2:	e090      	b.n	8002d06 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_UART_Transmit+0x2a>
 8002bea:	1dbb      	adds	r3, r7, #6
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e088      	b.n	8002d08 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	689a      	ldr	r2, [r3, #8]
 8002bfa:	2380      	movs	r3, #128	@ 0x80
 8002bfc:	015b      	lsls	r3, r3, #5
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d109      	bne.n	8002c16 <HAL_UART_Transmit+0x4e>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d105      	bne.n	8002c16 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d001      	beq.n	8002c16 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e078      	b.n	8002d08 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2290      	movs	r2, #144	@ 0x90
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2288      	movs	r2, #136	@ 0x88
 8002c22:	2121      	movs	r1, #33	@ 0x21
 8002c24:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c26:	f7fe fa4b 	bl	80010c0 <HAL_GetTick>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1dba      	adds	r2, r7, #6
 8002c32:	2154      	movs	r1, #84	@ 0x54
 8002c34:	8812      	ldrh	r2, [r2, #0]
 8002c36:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1dba      	adds	r2, r7, #6
 8002c3c:	2156      	movs	r1, #86	@ 0x56
 8002c3e:	8812      	ldrh	r2, [r2, #0]
 8002c40:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	689a      	ldr	r2, [r3, #8]
 8002c46:	2380      	movs	r3, #128	@ 0x80
 8002c48:	015b      	lsls	r3, r3, #5
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d108      	bne.n	8002c60 <HAL_UART_Transmit+0x98>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d104      	bne.n	8002c60 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	61bb      	str	r3, [r7, #24]
 8002c5e:	e003      	b.n	8002c68 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c68:	e030      	b.n	8002ccc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	0013      	movs	r3, r2
 8002c74:	2200      	movs	r2, #0
 8002c76:	2180      	movs	r1, #128	@ 0x80
 8002c78:	f000 fb26 	bl	80032c8 <UART_WaitOnFlagUntilTimeout>
 8002c7c:	1e03      	subs	r3, r0, #0
 8002c7e:	d005      	beq.n	8002c8c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2288      	movs	r2, #136	@ 0x88
 8002c84:	2120      	movs	r1, #32
 8002c86:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e03d      	b.n	8002d08 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10b      	bne.n	8002caa <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	881b      	ldrh	r3, [r3, #0]
 8002c96:	001a      	movs	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	05d2      	lsls	r2, r2, #23
 8002c9e:	0dd2      	lsrs	r2, r2, #23
 8002ca0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	3302      	adds	r3, #2
 8002ca6:	61bb      	str	r3, [r7, #24]
 8002ca8:	e007      	b.n	8002cba <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	781a      	ldrb	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2256      	movs	r2, #86	@ 0x56
 8002cbe:	5a9b      	ldrh	r3, [r3, r2]
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b299      	uxth	r1, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2256      	movs	r2, #86	@ 0x56
 8002cca:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2256      	movs	r2, #86	@ 0x56
 8002cd0:	5a9b      	ldrh	r3, [r3, r2]
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1c8      	bne.n	8002c6a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	0013      	movs	r3, r2
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	2140      	movs	r1, #64	@ 0x40
 8002ce6:	f000 faef 	bl	80032c8 <UART_WaitOnFlagUntilTimeout>
 8002cea:	1e03      	subs	r3, r0, #0
 8002cec:	d005      	beq.n	8002cfa <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2288      	movs	r2, #136	@ 0x88
 8002cf2:	2120      	movs	r1, #32
 8002cf4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e006      	b.n	8002d08 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2288      	movs	r2, #136	@ 0x88
 8002cfe:	2120      	movs	r1, #32
 8002d00:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	e000      	b.n	8002d08 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002d06:	2302      	movs	r3, #2
  }
}
 8002d08:	0018      	movs	r0, r3
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	b008      	add	sp, #32
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d18:	231e      	movs	r3, #30
 8002d1a:	18fb      	adds	r3, r7, r3
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	431a      	orrs	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4aab      	ldr	r2, [pc, #684]	@ (8002fec <UART_SetConfig+0x2dc>)
 8002d40:	4013      	ands	r3, r2
 8002d42:	0019      	movs	r1, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	697a      	ldr	r2, [r7, #20]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	4aa6      	ldr	r2, [pc, #664]	@ (8002ff0 <UART_SetConfig+0x2e0>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	0019      	movs	r1, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a1b      	ldr	r3, [r3, #32]
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	4a9d      	ldr	r2, [pc, #628]	@ (8002ff4 <UART_SetConfig+0x2e4>)
 8002d7e:	4013      	ands	r3, r2
 8002d80:	0019      	movs	r1, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	697a      	ldr	r2, [r7, #20]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d92:	220f      	movs	r2, #15
 8002d94:	4393      	bics	r3, r2
 8002d96:	0019      	movs	r1, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	430a      	orrs	r2, r1
 8002da2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a93      	ldr	r2, [pc, #588]	@ (8002ff8 <UART_SetConfig+0x2e8>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d127      	bne.n	8002dfe <UART_SetConfig+0xee>
 8002dae:	4b93      	ldr	r3, [pc, #588]	@ (8002ffc <UART_SetConfig+0x2ec>)
 8002db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002db2:	2203      	movs	r2, #3
 8002db4:	4013      	ands	r3, r2
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d017      	beq.n	8002dea <UART_SetConfig+0xda>
 8002dba:	d81b      	bhi.n	8002df4 <UART_SetConfig+0xe4>
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d00a      	beq.n	8002dd6 <UART_SetConfig+0xc6>
 8002dc0:	d818      	bhi.n	8002df4 <UART_SetConfig+0xe4>
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d002      	beq.n	8002dcc <UART_SetConfig+0xbc>
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d00a      	beq.n	8002de0 <UART_SetConfig+0xd0>
 8002dca:	e013      	b.n	8002df4 <UART_SetConfig+0xe4>
 8002dcc:	231f      	movs	r3, #31
 8002dce:	18fb      	adds	r3, r7, r3
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	701a      	strb	r2, [r3, #0]
 8002dd4:	e021      	b.n	8002e1a <UART_SetConfig+0x10a>
 8002dd6:	231f      	movs	r3, #31
 8002dd8:	18fb      	adds	r3, r7, r3
 8002dda:	2202      	movs	r2, #2
 8002ddc:	701a      	strb	r2, [r3, #0]
 8002dde:	e01c      	b.n	8002e1a <UART_SetConfig+0x10a>
 8002de0:	231f      	movs	r3, #31
 8002de2:	18fb      	adds	r3, r7, r3
 8002de4:	2204      	movs	r2, #4
 8002de6:	701a      	strb	r2, [r3, #0]
 8002de8:	e017      	b.n	8002e1a <UART_SetConfig+0x10a>
 8002dea:	231f      	movs	r3, #31
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	2208      	movs	r2, #8
 8002df0:	701a      	strb	r2, [r3, #0]
 8002df2:	e012      	b.n	8002e1a <UART_SetConfig+0x10a>
 8002df4:	231f      	movs	r3, #31
 8002df6:	18fb      	adds	r3, r7, r3
 8002df8:	2210      	movs	r2, #16
 8002dfa:	701a      	strb	r2, [r3, #0]
 8002dfc:	e00d      	b.n	8002e1a <UART_SetConfig+0x10a>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a7f      	ldr	r2, [pc, #508]	@ (8003000 <UART_SetConfig+0x2f0>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d104      	bne.n	8002e12 <UART_SetConfig+0x102>
 8002e08:	231f      	movs	r3, #31
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
 8002e10:	e003      	b.n	8002e1a <UART_SetConfig+0x10a>
 8002e12:	231f      	movs	r3, #31
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	2210      	movs	r2, #16
 8002e18:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69da      	ldr	r2, [r3, #28]
 8002e1e:	2380      	movs	r3, #128	@ 0x80
 8002e20:	021b      	lsls	r3, r3, #8
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d000      	beq.n	8002e28 <UART_SetConfig+0x118>
 8002e26:	e06f      	b.n	8002f08 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8002e28:	231f      	movs	r3, #31
 8002e2a:	18fb      	adds	r3, r7, r3
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	2b08      	cmp	r3, #8
 8002e30:	d01f      	beq.n	8002e72 <UART_SetConfig+0x162>
 8002e32:	dc22      	bgt.n	8002e7a <UART_SetConfig+0x16a>
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d017      	beq.n	8002e68 <UART_SetConfig+0x158>
 8002e38:	dc1f      	bgt.n	8002e7a <UART_SetConfig+0x16a>
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d002      	beq.n	8002e44 <UART_SetConfig+0x134>
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d005      	beq.n	8002e4e <UART_SetConfig+0x13e>
 8002e42:	e01a      	b.n	8002e7a <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e44:	f7ff fc56 	bl	80026f4 <HAL_RCC_GetPCLK1Freq>
 8002e48:	0003      	movs	r3, r0
 8002e4a:	61bb      	str	r3, [r7, #24]
        break;
 8002e4c:	e01c      	b.n	8002e88 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002e4e:	4b6b      	ldr	r3, [pc, #428]	@ (8002ffc <UART_SetConfig+0x2ec>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	095b      	lsrs	r3, r3, #5
 8002e54:	2207      	movs	r2, #7
 8002e56:	4013      	ands	r3, r2
 8002e58:	3301      	adds	r3, #1
 8002e5a:	0019      	movs	r1, r3
 8002e5c:	4869      	ldr	r0, [pc, #420]	@ (8003004 <UART_SetConfig+0x2f4>)
 8002e5e:	f7fd f95d 	bl	800011c <__udivsi3>
 8002e62:	0003      	movs	r3, r0
 8002e64:	61bb      	str	r3, [r7, #24]
        break;
 8002e66:	e00f      	b.n	8002e88 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e68:	f7ff fbe6 	bl	8002638 <HAL_RCC_GetSysClockFreq>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	61bb      	str	r3, [r7, #24]
        break;
 8002e70:	e00a      	b.n	8002e88 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e72:	2380      	movs	r3, #128	@ 0x80
 8002e74:	021b      	lsls	r3, r3, #8
 8002e76:	61bb      	str	r3, [r7, #24]
        break;
 8002e78:	e006      	b.n	8002e88 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e7e:	231e      	movs	r3, #30
 8002e80:	18fb      	adds	r3, r7, r3
 8002e82:	2201      	movs	r2, #1
 8002e84:	701a      	strb	r2, [r3, #0]
        break;
 8002e86:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d100      	bne.n	8002e90 <UART_SetConfig+0x180>
 8002e8e:	e097      	b.n	8002fc0 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e94:	4b5c      	ldr	r3, [pc, #368]	@ (8003008 <UART_SetConfig+0x2f8>)
 8002e96:	0052      	lsls	r2, r2, #1
 8002e98:	5ad3      	ldrh	r3, [r2, r3]
 8002e9a:	0019      	movs	r1, r3
 8002e9c:	69b8      	ldr	r0, [r7, #24]
 8002e9e:	f7fd f93d 	bl	800011c <__udivsi3>
 8002ea2:	0003      	movs	r3, r0
 8002ea4:	005a      	lsls	r2, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	085b      	lsrs	r3, r3, #1
 8002eac:	18d2      	adds	r2, r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	0019      	movs	r1, r3
 8002eb4:	0010      	movs	r0, r2
 8002eb6:	f7fd f931 	bl	800011c <__udivsi3>
 8002eba:	0003      	movs	r3, r0
 8002ebc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	2b0f      	cmp	r3, #15
 8002ec2:	d91c      	bls.n	8002efe <UART_SetConfig+0x1ee>
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	2380      	movs	r3, #128	@ 0x80
 8002ec8:	025b      	lsls	r3, r3, #9
 8002eca:	429a      	cmp	r2, r3
 8002ecc:	d217      	bcs.n	8002efe <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	200e      	movs	r0, #14
 8002ed4:	183b      	adds	r3, r7, r0
 8002ed6:	210f      	movs	r1, #15
 8002ed8:	438a      	bics	r2, r1
 8002eda:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	085b      	lsrs	r3, r3, #1
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2207      	movs	r2, #7
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	b299      	uxth	r1, r3
 8002ee8:	183b      	adds	r3, r7, r0
 8002eea:	183a      	adds	r2, r7, r0
 8002eec:	8812      	ldrh	r2, [r2, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	183a      	adds	r2, r7, r0
 8002ef8:	8812      	ldrh	r2, [r2, #0]
 8002efa:	60da      	str	r2, [r3, #12]
 8002efc:	e060      	b.n	8002fc0 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002efe:	231e      	movs	r3, #30
 8002f00:	18fb      	adds	r3, r7, r3
 8002f02:	2201      	movs	r2, #1
 8002f04:	701a      	strb	r2, [r3, #0]
 8002f06:	e05b      	b.n	8002fc0 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f08:	231f      	movs	r3, #31
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b08      	cmp	r3, #8
 8002f10:	d01f      	beq.n	8002f52 <UART_SetConfig+0x242>
 8002f12:	dc22      	bgt.n	8002f5a <UART_SetConfig+0x24a>
 8002f14:	2b04      	cmp	r3, #4
 8002f16:	d017      	beq.n	8002f48 <UART_SetConfig+0x238>
 8002f18:	dc1f      	bgt.n	8002f5a <UART_SetConfig+0x24a>
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <UART_SetConfig+0x214>
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d005      	beq.n	8002f2e <UART_SetConfig+0x21e>
 8002f22:	e01a      	b.n	8002f5a <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f24:	f7ff fbe6 	bl	80026f4 <HAL_RCC_GetPCLK1Freq>
 8002f28:	0003      	movs	r3, r0
 8002f2a:	61bb      	str	r3, [r7, #24]
        break;
 8002f2c:	e01c      	b.n	8002f68 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8002f2e:	4b33      	ldr	r3, [pc, #204]	@ (8002ffc <UART_SetConfig+0x2ec>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	095b      	lsrs	r3, r3, #5
 8002f34:	2207      	movs	r2, #7
 8002f36:	4013      	ands	r3, r2
 8002f38:	3301      	adds	r3, #1
 8002f3a:	0019      	movs	r1, r3
 8002f3c:	4831      	ldr	r0, [pc, #196]	@ (8003004 <UART_SetConfig+0x2f4>)
 8002f3e:	f7fd f8ed 	bl	800011c <__udivsi3>
 8002f42:	0003      	movs	r3, r0
 8002f44:	61bb      	str	r3, [r7, #24]
        break;
 8002f46:	e00f      	b.n	8002f68 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f48:	f7ff fb76 	bl	8002638 <HAL_RCC_GetSysClockFreq>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	61bb      	str	r3, [r7, #24]
        break;
 8002f50:	e00a      	b.n	8002f68 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f52:	2380      	movs	r3, #128	@ 0x80
 8002f54:	021b      	lsls	r3, r3, #8
 8002f56:	61bb      	str	r3, [r7, #24]
        break;
 8002f58:	e006      	b.n	8002f68 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f5e:	231e      	movs	r3, #30
 8002f60:	18fb      	adds	r3, r7, r3
 8002f62:	2201      	movs	r2, #1
 8002f64:	701a      	strb	r2, [r3, #0]
        break;
 8002f66:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d028      	beq.n	8002fc0 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f72:	4b25      	ldr	r3, [pc, #148]	@ (8003008 <UART_SetConfig+0x2f8>)
 8002f74:	0052      	lsls	r2, r2, #1
 8002f76:	5ad3      	ldrh	r3, [r2, r3]
 8002f78:	0019      	movs	r1, r3
 8002f7a:	69b8      	ldr	r0, [r7, #24]
 8002f7c:	f7fd f8ce 	bl	800011c <__udivsi3>
 8002f80:	0003      	movs	r3, r0
 8002f82:	001a      	movs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	085b      	lsrs	r3, r3, #1
 8002f8a:	18d2      	adds	r2, r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	0019      	movs	r1, r3
 8002f92:	0010      	movs	r0, r2
 8002f94:	f7fd f8c2 	bl	800011c <__udivsi3>
 8002f98:	0003      	movs	r3, r0
 8002f9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	2b0f      	cmp	r3, #15
 8002fa0:	d90a      	bls.n	8002fb8 <UART_SetConfig+0x2a8>
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	2380      	movs	r3, #128	@ 0x80
 8002fa6:	025b      	lsls	r3, r3, #9
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d205      	bcs.n	8002fb8 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	60da      	str	r2, [r3, #12]
 8002fb6:	e003      	b.n	8002fc0 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8002fb8:	231e      	movs	r3, #30
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	226a      	movs	r2, #106	@ 0x6a
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2268      	movs	r2, #104	@ 0x68
 8002fcc:	2101      	movs	r1, #1
 8002fce:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002fdc:	231e      	movs	r3, #30
 8002fde:	18fb      	adds	r3, r7, r3
 8002fe0:	781b      	ldrb	r3, [r3, #0]
}
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	b008      	add	sp, #32
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	cfff69f3 	.word	0xcfff69f3
 8002ff0:	ffffcfff 	.word	0xffffcfff
 8002ff4:	11fff4ff 	.word	0x11fff4ff
 8002ff8:	40013800 	.word	0x40013800
 8002ffc:	40021000 	.word	0x40021000
 8003000:	40004400 	.word	0x40004400
 8003004:	02dc6c00 	.word	0x02dc6c00
 8003008:	08006244 	.word	0x08006244

0800300c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003018:	2208      	movs	r2, #8
 800301a:	4013      	ands	r3, r2
 800301c:	d00b      	beq.n	8003036 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	4a4a      	ldr	r2, [pc, #296]	@ (8003150 <UART_AdvFeatureConfig+0x144>)
 8003026:	4013      	ands	r3, r2
 8003028:	0019      	movs	r1, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	430a      	orrs	r2, r1
 8003034:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800303a:	2201      	movs	r2, #1
 800303c:	4013      	ands	r3, r2
 800303e:	d00b      	beq.n	8003058 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	4a43      	ldr	r2, [pc, #268]	@ (8003154 <UART_AdvFeatureConfig+0x148>)
 8003048:	4013      	ands	r3, r2
 800304a:	0019      	movs	r1, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800305c:	2202      	movs	r2, #2
 800305e:	4013      	ands	r3, r2
 8003060:	d00b      	beq.n	800307a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	4a3b      	ldr	r2, [pc, #236]	@ (8003158 <UART_AdvFeatureConfig+0x14c>)
 800306a:	4013      	ands	r3, r2
 800306c:	0019      	movs	r1, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800307e:	2204      	movs	r2, #4
 8003080:	4013      	ands	r3, r2
 8003082:	d00b      	beq.n	800309c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	4a34      	ldr	r2, [pc, #208]	@ (800315c <UART_AdvFeatureConfig+0x150>)
 800308c:	4013      	ands	r3, r2
 800308e:	0019      	movs	r1, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	430a      	orrs	r2, r1
 800309a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a0:	2210      	movs	r2, #16
 80030a2:	4013      	ands	r3, r2
 80030a4:	d00b      	beq.n	80030be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <UART_AdvFeatureConfig+0x154>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	0019      	movs	r1, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c2:	2220      	movs	r2, #32
 80030c4:	4013      	ands	r3, r2
 80030c6:	d00b      	beq.n	80030e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	4a25      	ldr	r2, [pc, #148]	@ (8003164 <UART_AdvFeatureConfig+0x158>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	0019      	movs	r1, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e4:	2240      	movs	r2, #64	@ 0x40
 80030e6:	4013      	ands	r3, r2
 80030e8:	d01d      	beq.n	8003126 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003168 <UART_AdvFeatureConfig+0x15c>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	0019      	movs	r1, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003106:	2380      	movs	r3, #128	@ 0x80
 8003108:	035b      	lsls	r3, r3, #13
 800310a:	429a      	cmp	r2, r3
 800310c:	d10b      	bne.n	8003126 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	4a15      	ldr	r2, [pc, #84]	@ (800316c <UART_AdvFeatureConfig+0x160>)
 8003116:	4013      	ands	r3, r2
 8003118:	0019      	movs	r1, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	430a      	orrs	r2, r1
 8003124:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312a:	2280      	movs	r2, #128	@ 0x80
 800312c:	4013      	ands	r3, r2
 800312e:	d00b      	beq.n	8003148 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	4a0e      	ldr	r2, [pc, #56]	@ (8003170 <UART_AdvFeatureConfig+0x164>)
 8003138:	4013      	ands	r3, r2
 800313a:	0019      	movs	r1, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	430a      	orrs	r2, r1
 8003146:	605a      	str	r2, [r3, #4]
  }
}
 8003148:	46c0      	nop			@ (mov r8, r8)
 800314a:	46bd      	mov	sp, r7
 800314c:	b002      	add	sp, #8
 800314e:	bd80      	pop	{r7, pc}
 8003150:	ffff7fff 	.word	0xffff7fff
 8003154:	fffdffff 	.word	0xfffdffff
 8003158:	fffeffff 	.word	0xfffeffff
 800315c:	fffbffff 	.word	0xfffbffff
 8003160:	ffffefff 	.word	0xffffefff
 8003164:	ffffdfff 	.word	0xffffdfff
 8003168:	ffefffff 	.word	0xffefffff
 800316c:	ff9fffff 	.word	0xff9fffff
 8003170:	fff7ffff 	.word	0xfff7ffff

08003174 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b092      	sub	sp, #72	@ 0x48
 8003178:	af02      	add	r7, sp, #8
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2290      	movs	r2, #144	@ 0x90
 8003180:	2100      	movs	r1, #0
 8003182:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003184:	f7fd ff9c 	bl	80010c0 <HAL_GetTick>
 8003188:	0003      	movs	r3, r0
 800318a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2208      	movs	r2, #8
 8003194:	4013      	ands	r3, r2
 8003196:	2b08      	cmp	r3, #8
 8003198:	d12d      	bne.n	80031f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800319a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800319c:	2280      	movs	r2, #128	@ 0x80
 800319e:	0391      	lsls	r1, r2, #14
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	4a47      	ldr	r2, [pc, #284]	@ (80032c0 <UART_CheckIdleState+0x14c>)
 80031a4:	9200      	str	r2, [sp, #0]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f000 f88e 	bl	80032c8 <UART_WaitOnFlagUntilTimeout>
 80031ac:	1e03      	subs	r3, r0, #0
 80031ae:	d022      	beq.n	80031f6 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031b0:	f3ef 8310 	mrs	r3, PRIMASK
 80031b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80031b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031ba:	2301      	movs	r3, #1
 80031bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031c0:	f383 8810 	msr	PRIMASK, r3
}
 80031c4:	46c0      	nop			@ (mov r8, r8)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2180      	movs	r1, #128	@ 0x80
 80031d2:	438a      	bics	r2, r1
 80031d4:	601a      	str	r2, [r3, #0]
 80031d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031dc:	f383 8810 	msr	PRIMASK, r3
}
 80031e0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2288      	movs	r2, #136	@ 0x88
 80031e6:	2120      	movs	r1, #32
 80031e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2284      	movs	r2, #132	@ 0x84
 80031ee:	2100      	movs	r1, #0
 80031f0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e060      	b.n	80032b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2204      	movs	r2, #4
 80031fe:	4013      	ands	r3, r2
 8003200:	2b04      	cmp	r3, #4
 8003202:	d146      	bne.n	8003292 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003206:	2280      	movs	r2, #128	@ 0x80
 8003208:	03d1      	lsls	r1, r2, #15
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	4a2c      	ldr	r2, [pc, #176]	@ (80032c0 <UART_CheckIdleState+0x14c>)
 800320e:	9200      	str	r2, [sp, #0]
 8003210:	2200      	movs	r2, #0
 8003212:	f000 f859 	bl	80032c8 <UART_WaitOnFlagUntilTimeout>
 8003216:	1e03      	subs	r3, r0, #0
 8003218:	d03b      	beq.n	8003292 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800321a:	f3ef 8310 	mrs	r3, PRIMASK
 800321e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003220:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003222:	637b      	str	r3, [r7, #52]	@ 0x34
 8003224:	2301      	movs	r3, #1
 8003226:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	f383 8810 	msr	PRIMASK, r3
}
 800322e:	46c0      	nop			@ (mov r8, r8)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4922      	ldr	r1, [pc, #136]	@ (80032c4 <UART_CheckIdleState+0x150>)
 800323c:	400a      	ands	r2, r1
 800323e:	601a      	str	r2, [r3, #0]
 8003240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003242:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	f383 8810 	msr	PRIMASK, r3
}
 800324a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800324c:	f3ef 8310 	mrs	r3, PRIMASK
 8003250:	61bb      	str	r3, [r7, #24]
  return(result);
 8003252:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003254:	633b      	str	r3, [r7, #48]	@ 0x30
 8003256:	2301      	movs	r3, #1
 8003258:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	f383 8810 	msr	PRIMASK, r3
}
 8003260:	46c0      	nop			@ (mov r8, r8)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2101      	movs	r1, #1
 800326e:	438a      	bics	r2, r1
 8003270:	609a      	str	r2, [r3, #8]
 8003272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003274:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003276:	6a3b      	ldr	r3, [r7, #32]
 8003278:	f383 8810 	msr	PRIMASK, r3
}
 800327c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	228c      	movs	r2, #140	@ 0x8c
 8003282:	2120      	movs	r1, #32
 8003284:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2284      	movs	r2, #132	@ 0x84
 800328a:	2100      	movs	r1, #0
 800328c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e012      	b.n	80032b8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2288      	movs	r2, #136	@ 0x88
 8003296:	2120      	movs	r1, #32
 8003298:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	228c      	movs	r2, #140	@ 0x8c
 800329e:	2120      	movs	r1, #32
 80032a0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2284      	movs	r2, #132	@ 0x84
 80032b2:	2100      	movs	r1, #0
 80032b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	0018      	movs	r0, r3
 80032ba:	46bd      	mov	sp, r7
 80032bc:	b010      	add	sp, #64	@ 0x40
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	01ffffff 	.word	0x01ffffff
 80032c4:	fffffedf 	.word	0xfffffedf

080032c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	603b      	str	r3, [r7, #0]
 80032d4:	1dfb      	adds	r3, r7, #7
 80032d6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032d8:	e051      	b.n	800337e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	3301      	adds	r3, #1
 80032de:	d04e      	beq.n	800337e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032e0:	f7fd feee 	bl	80010c0 <HAL_GetTick>
 80032e4:	0002      	movs	r2, r0
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d302      	bcc.n	80032f6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80032f6:	2303      	movs	r3, #3
 80032f8:	e051      	b.n	800339e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2204      	movs	r2, #4
 8003302:	4013      	ands	r3, r2
 8003304:	d03b      	beq.n	800337e <UART_WaitOnFlagUntilTimeout+0xb6>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b80      	cmp	r3, #128	@ 0x80
 800330a:	d038      	beq.n	800337e <UART_WaitOnFlagUntilTimeout+0xb6>
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2b40      	cmp	r3, #64	@ 0x40
 8003310:	d035      	beq.n	800337e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	69db      	ldr	r3, [r3, #28]
 8003318:	2208      	movs	r2, #8
 800331a:	4013      	ands	r3, r2
 800331c:	2b08      	cmp	r3, #8
 800331e:	d111      	bne.n	8003344 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2208      	movs	r2, #8
 8003326:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	0018      	movs	r0, r3
 800332c:	f000 f83c 	bl	80033a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2290      	movs	r2, #144	@ 0x90
 8003334:	2108      	movs	r1, #8
 8003336:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2284      	movs	r2, #132	@ 0x84
 800333c:	2100      	movs	r1, #0
 800333e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e02c      	b.n	800339e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	69da      	ldr	r2, [r3, #28]
 800334a:	2380      	movs	r3, #128	@ 0x80
 800334c:	011b      	lsls	r3, r3, #4
 800334e:	401a      	ands	r2, r3
 8003350:	2380      	movs	r3, #128	@ 0x80
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	429a      	cmp	r2, r3
 8003356:	d112      	bne.n	800337e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2280      	movs	r2, #128	@ 0x80
 800335e:	0112      	lsls	r2, r2, #4
 8003360:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	0018      	movs	r0, r3
 8003366:	f000 f81f 	bl	80033a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2290      	movs	r2, #144	@ 0x90
 800336e:	2120      	movs	r1, #32
 8003370:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2284      	movs	r2, #132	@ 0x84
 8003376:	2100      	movs	r1, #0
 8003378:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e00f      	b.n	800339e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	68ba      	ldr	r2, [r7, #8]
 8003386:	4013      	ands	r3, r2
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	425a      	negs	r2, r3
 800338e:	4153      	adcs	r3, r2
 8003390:	b2db      	uxtb	r3, r3
 8003392:	001a      	movs	r2, r3
 8003394:	1dfb      	adds	r3, r7, #7
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	d09e      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	0018      	movs	r0, r3
 80033a0:	46bd      	mov	sp, r7
 80033a2:	b004      	add	sp, #16
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08e      	sub	sp, #56	@ 0x38
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033b0:	f3ef 8310 	mrs	r3, PRIMASK
 80033b4:	617b      	str	r3, [r7, #20]
  return(result);
 80033b6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80033b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80033ba:	2301      	movs	r3, #1
 80033bc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	f383 8810 	msr	PRIMASK, r3
}
 80033c4:	46c0      	nop			@ (mov r8, r8)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4926      	ldr	r1, [pc, #152]	@ (800346c <UART_EndRxTransfer+0xc4>)
 80033d2:	400a      	ands	r2, r1
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	f383 8810 	msr	PRIMASK, r3
}
 80033e0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033e2:	f3ef 8310 	mrs	r3, PRIMASK
 80033e6:	623b      	str	r3, [r7, #32]
  return(result);
 80033e8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80033ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80033ec:	2301      	movs	r3, #1
 80033ee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	f383 8810 	msr	PRIMASK, r3
}
 80033f6:	46c0      	nop			@ (mov r8, r8)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689a      	ldr	r2, [r3, #8]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	491b      	ldr	r1, [pc, #108]	@ (8003470 <UART_EndRxTransfer+0xc8>)
 8003404:	400a      	ands	r2, r1
 8003406:	609a      	str	r2, [r3, #8]
 8003408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800340c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340e:	f383 8810 	msr	PRIMASK, r3
}
 8003412:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003418:	2b01      	cmp	r3, #1
 800341a:	d118      	bne.n	800344e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800341c:	f3ef 8310 	mrs	r3, PRIMASK
 8003420:	60bb      	str	r3, [r7, #8]
  return(result);
 8003422:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003424:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003426:	2301      	movs	r3, #1
 8003428:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f383 8810 	msr	PRIMASK, r3
}
 8003430:	46c0      	nop			@ (mov r8, r8)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2110      	movs	r1, #16
 800343e:	438a      	bics	r2, r1
 8003440:	601a      	str	r2, [r3, #0]
 8003442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003444:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	f383 8810 	msr	PRIMASK, r3
}
 800344c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	228c      	movs	r2, #140	@ 0x8c
 8003452:	2120      	movs	r1, #32
 8003454:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003462:	46c0      	nop			@ (mov r8, r8)
 8003464:	46bd      	mov	sp, r7
 8003466:	b00e      	add	sp, #56	@ 0x38
 8003468:	bd80      	pop	{r7, pc}
 800346a:	46c0      	nop			@ (mov r8, r8)
 800346c:	fffffedf 	.word	0xfffffedf
 8003470:	effffffe 	.word	0xeffffffe

08003474 <ssd1306_Reset>:
#include <string.h>  // For memcpy
#include "bsp.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003474:	b580      	push	{r7, lr}
 8003476:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003478:	46c0      	nop			@ (mov r8, r8)
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af04      	add	r7, sp, #16
 8003486:	0002      	movs	r2, r0
 8003488:	1dfb      	adds	r3, r7, #7
 800348a:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800348c:	4808      	ldr	r0, [pc, #32]	@ (80034b0 <ssd1306_WriteCommand+0x30>)
 800348e:	2301      	movs	r3, #1
 8003490:	425b      	negs	r3, r3
 8003492:	9302      	str	r3, [sp, #8]
 8003494:	2301      	movs	r3, #1
 8003496:	9301      	str	r3, [sp, #4]
 8003498:	1dfb      	adds	r3, r7, #7
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	2301      	movs	r3, #1
 800349e:	2200      	movs	r2, #0
 80034a0:	2178      	movs	r1, #120	@ 0x78
 80034a2:	f7fe f985 	bl	80017b0 <HAL_I2C_Mem_Write>
}
 80034a6:	46c0      	nop			@ (mov r8, r8)
 80034a8:	46bd      	mov	sp, r7
 80034aa:	b002      	add	sp, #8
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	46c0      	nop			@ (mov r8, r8)
 80034b0:	20000088 	.word	0x20000088

080034b4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af04      	add	r7, sp, #16
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	4808      	ldr	r0, [pc, #32]	@ (80034e4 <ssd1306_WriteData+0x30>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	4252      	negs	r2, r2
 80034c8:	9202      	str	r2, [sp, #8]
 80034ca:	9301      	str	r3, [sp, #4]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	2301      	movs	r3, #1
 80034d2:	2240      	movs	r2, #64	@ 0x40
 80034d4:	2178      	movs	r1, #120	@ 0x78
 80034d6:	f7fe f96b 	bl	80017b0 <HAL_I2C_Mem_Write>
}
 80034da:	46c0      	nop			@ (mov r8, r8)
 80034dc:	46bd      	mov	sp, r7
 80034de:	b002      	add	sp, #8
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	46c0      	nop			@ (mov r8, r8)
 80034e4:	20000088 	.word	0x20000088

080034e8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80034ec:	f7ff ffc2 	bl	8003474 <ssd1306_Reset>

    // Wait for the screen to boot
    //HAL_Delay(100);
    BSP_delayMs(10);
 80034f0:	200a      	movs	r0, #10
 80034f2:	f7fc ff75 	bl	80003e0 <BSP_delayMs>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80034f6:	2000      	movs	r0, #0
 80034f8:	f000 fa14 	bl	8003924 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80034fc:	2020      	movs	r0, #32
 80034fe:	f7ff ffbf 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003502:	2000      	movs	r0, #0
 8003504:	f7ff ffbc 	bl	8003480 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003508:	20b0      	movs	r0, #176	@ 0xb0
 800350a:	f7ff ffb9 	bl	8003480 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800350e:	20c8      	movs	r0, #200	@ 0xc8
 8003510:	f7ff ffb6 	bl	8003480 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003514:	2000      	movs	r0, #0
 8003516:	f7ff ffb3 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800351a:	2010      	movs	r0, #16
 800351c:	f7ff ffb0 	bl	8003480 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003520:	2040      	movs	r0, #64	@ 0x40
 8003522:	f7ff ffad 	bl	8003480 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003526:	20ff      	movs	r0, #255	@ 0xff
 8003528:	f000 f9e4 	bl	80038f4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800352c:	20a1      	movs	r0, #161	@ 0xa1
 800352e:	f7ff ffa7 	bl	8003480 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003532:	20a6      	movs	r0, #166	@ 0xa6
 8003534:	f7ff ffa4 	bl	8003480 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003538:	20a8      	movs	r0, #168	@ 0xa8
 800353a:	f7ff ffa1 	bl	8003480 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 800353e:	201f      	movs	r0, #31
 8003540:	f7ff ff9e 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003544:	20a4      	movs	r0, #164	@ 0xa4
 8003546:	f7ff ff9b 	bl	8003480 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800354a:	20d3      	movs	r0, #211	@ 0xd3
 800354c:	f7ff ff98 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003550:	2000      	movs	r0, #0
 8003552:	f7ff ff95 	bl	8003480 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003556:	20d5      	movs	r0, #213	@ 0xd5
 8003558:	f7ff ff92 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800355c:	20f0      	movs	r0, #240	@ 0xf0
 800355e:	f7ff ff8f 	bl	8003480 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003562:	20d9      	movs	r0, #217	@ 0xd9
 8003564:	f7ff ff8c 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003568:	2022      	movs	r0, #34	@ 0x22
 800356a:	f7ff ff89 	bl	8003480 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800356e:	20da      	movs	r0, #218	@ 0xda
 8003570:	f7ff ff86 	bl	8003480 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 8003574:	2002      	movs	r0, #2
 8003576:	f7ff ff83 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800357a:	20db      	movs	r0, #219	@ 0xdb
 800357c:	f7ff ff80 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003580:	2020      	movs	r0, #32
 8003582:	f7ff ff7d 	bl	8003480 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003586:	208d      	movs	r0, #141	@ 0x8d
 8003588:	f7ff ff7a 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800358c:	2014      	movs	r0, #20
 800358e:	f7ff ff77 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003592:	2001      	movs	r0, #1
 8003594:	f000 f9c6 	bl	8003924 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003598:	2000      	movs	r0, #0
 800359a:	f000 f811 	bl	80035c0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800359e:	f000 f829 	bl	80035f4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80035a2:	4b06      	ldr	r3, [pc, #24]	@ (80035bc <ssd1306_Init+0xd4>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80035a8:	4b04      	ldr	r3, [pc, #16]	@ (80035bc <ssd1306_Init+0xd4>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80035ae:	4b03      	ldr	r3, [pc, #12]	@ (80035bc <ssd1306_Init+0xd4>)
 80035b0:	2201      	movs	r2, #1
 80035b2:	711a      	strb	r2, [r3, #4]
}
 80035b4:	46c0      	nop			@ (mov r8, r8)
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	20000430 	.word	0x20000430

080035c0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	0002      	movs	r2, r0
 80035c8:	1dfb      	adds	r3, r7, #7
 80035ca:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80035cc:	1dfb      	adds	r3, r7, #7
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <ssd1306_Fill+0x18>
 80035d4:	2300      	movs	r3, #0
 80035d6:	e000      	b.n	80035da <ssd1306_Fill+0x1a>
 80035d8:	23ff      	movs	r3, #255	@ 0xff
 80035da:	2280      	movs	r2, #128	@ 0x80
 80035dc:	0092      	lsls	r2, r2, #2
 80035de:	4804      	ldr	r0, [pc, #16]	@ (80035f0 <ssd1306_Fill+0x30>)
 80035e0:	0019      	movs	r1, r3
 80035e2:	f001 fe77 	bl	80052d4 <memset>
}
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	46bd      	mov	sp, r7
 80035ea:	b002      	add	sp, #8
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	46c0      	nop			@ (mov r8, r8)
 80035f0:	20000230 	.word	0x20000230

080035f4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80035fa:	1dfb      	adds	r3, r7, #7
 80035fc:	2200      	movs	r2, #0
 80035fe:	701a      	strb	r2, [r3, #0]
 8003600:	e01a      	b.n	8003638 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003602:	1dfb      	adds	r3, r7, #7
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	3b50      	subs	r3, #80	@ 0x50
 8003608:	b2db      	uxtb	r3, r3
 800360a:	0018      	movs	r0, r3
 800360c:	f7ff ff38 	bl	8003480 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003610:	2000      	movs	r0, #0
 8003612:	f7ff ff35 	bl	8003480 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003616:	2010      	movs	r0, #16
 8003618:	f7ff ff32 	bl	8003480 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800361c:	1dfb      	adds	r3, r7, #7
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	01da      	lsls	r2, r3, #7
 8003622:	4b0a      	ldr	r3, [pc, #40]	@ (800364c <ssd1306_UpdateScreen+0x58>)
 8003624:	18d3      	adds	r3, r2, r3
 8003626:	2180      	movs	r1, #128	@ 0x80
 8003628:	0018      	movs	r0, r3
 800362a:	f7ff ff43 	bl	80034b4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800362e:	1dfb      	adds	r3, r7, #7
 8003630:	781a      	ldrb	r2, [r3, #0]
 8003632:	1dfb      	adds	r3, r7, #7
 8003634:	3201      	adds	r2, #1
 8003636:	701a      	strb	r2, [r3, #0]
 8003638:	1dfb      	adds	r3, r7, #7
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	2b03      	cmp	r3, #3
 800363e:	d9e0      	bls.n	8003602 <ssd1306_UpdateScreen+0xe>
    }
}
 8003640:	46c0      	nop			@ (mov r8, r8)
 8003642:	46c0      	nop			@ (mov r8, r8)
 8003644:	46bd      	mov	sp, r7
 8003646:	b002      	add	sp, #8
 8003648:	bd80      	pop	{r7, pc}
 800364a:	46c0      	nop			@ (mov r8, r8)
 800364c:	20000230 	.word	0x20000230

08003650 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003650:	b590      	push	{r4, r7, lr}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	0004      	movs	r4, r0
 8003658:	0008      	movs	r0, r1
 800365a:	0011      	movs	r1, r2
 800365c:	1dfb      	adds	r3, r7, #7
 800365e:	1c22      	adds	r2, r4, #0
 8003660:	701a      	strb	r2, [r3, #0]
 8003662:	1dbb      	adds	r3, r7, #6
 8003664:	1c02      	adds	r2, r0, #0
 8003666:	701a      	strb	r2, [r3, #0]
 8003668:	1d7b      	adds	r3, r7, #5
 800366a:	1c0a      	adds	r2, r1, #0
 800366c:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800366e:	1dfb      	adds	r3, r7, #7
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	b25b      	sxtb	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	db47      	blt.n	8003708 <ssd1306_DrawPixel+0xb8>
 8003678:	1dbb      	adds	r3, r7, #6
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b1f      	cmp	r3, #31
 800367e:	d843      	bhi.n	8003708 <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003680:	1d7b      	adds	r3, r7, #5
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d11e      	bne.n	80036c6 <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003688:	1dfb      	adds	r3, r7, #7
 800368a:	781a      	ldrb	r2, [r3, #0]
 800368c:	1dbb      	adds	r3, r7, #6
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	08db      	lsrs	r3, r3, #3
 8003692:	b2d8      	uxtb	r0, r3
 8003694:	0003      	movs	r3, r0
 8003696:	01db      	lsls	r3, r3, #7
 8003698:	18d3      	adds	r3, r2, r3
 800369a:	4a1d      	ldr	r2, [pc, #116]	@ (8003710 <ssd1306_DrawPixel+0xc0>)
 800369c:	5cd3      	ldrb	r3, [r2, r3]
 800369e:	b25a      	sxtb	r2, r3
 80036a0:	1dbb      	adds	r3, r7, #6
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2107      	movs	r1, #7
 80036a6:	400b      	ands	r3, r1
 80036a8:	2101      	movs	r1, #1
 80036aa:	4099      	lsls	r1, r3
 80036ac:	000b      	movs	r3, r1
 80036ae:	b25b      	sxtb	r3, r3
 80036b0:	4313      	orrs	r3, r2
 80036b2:	b259      	sxtb	r1, r3
 80036b4:	1dfb      	adds	r3, r7, #7
 80036b6:	781a      	ldrb	r2, [r3, #0]
 80036b8:	0003      	movs	r3, r0
 80036ba:	01db      	lsls	r3, r3, #7
 80036bc:	18d3      	adds	r3, r2, r3
 80036be:	b2c9      	uxtb	r1, r1
 80036c0:	4a13      	ldr	r2, [pc, #76]	@ (8003710 <ssd1306_DrawPixel+0xc0>)
 80036c2:	54d1      	strb	r1, [r2, r3]
 80036c4:	e021      	b.n	800370a <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80036c6:	1dfb      	adds	r3, r7, #7
 80036c8:	781a      	ldrb	r2, [r3, #0]
 80036ca:	1dbb      	adds	r3, r7, #6
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	08db      	lsrs	r3, r3, #3
 80036d0:	b2d8      	uxtb	r0, r3
 80036d2:	0003      	movs	r3, r0
 80036d4:	01db      	lsls	r3, r3, #7
 80036d6:	18d3      	adds	r3, r2, r3
 80036d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003710 <ssd1306_DrawPixel+0xc0>)
 80036da:	5cd3      	ldrb	r3, [r2, r3]
 80036dc:	b25b      	sxtb	r3, r3
 80036de:	1dba      	adds	r2, r7, #6
 80036e0:	7812      	ldrb	r2, [r2, #0]
 80036e2:	2107      	movs	r1, #7
 80036e4:	400a      	ands	r2, r1
 80036e6:	2101      	movs	r1, #1
 80036e8:	4091      	lsls	r1, r2
 80036ea:	000a      	movs	r2, r1
 80036ec:	b252      	sxtb	r2, r2
 80036ee:	43d2      	mvns	r2, r2
 80036f0:	b252      	sxtb	r2, r2
 80036f2:	4013      	ands	r3, r2
 80036f4:	b259      	sxtb	r1, r3
 80036f6:	1dfb      	adds	r3, r7, #7
 80036f8:	781a      	ldrb	r2, [r3, #0]
 80036fa:	0003      	movs	r3, r0
 80036fc:	01db      	lsls	r3, r3, #7
 80036fe:	18d3      	adds	r3, r2, r3
 8003700:	b2c9      	uxtb	r1, r1
 8003702:	4a03      	ldr	r2, [pc, #12]	@ (8003710 <ssd1306_DrawPixel+0xc0>)
 8003704:	54d1      	strb	r1, [r2, r3]
 8003706:	e000      	b.n	800370a <ssd1306_DrawPixel+0xba>
        return;
 8003708:	46c0      	nop			@ (mov r8, r8)
    }
}
 800370a:	46bd      	mov	sp, r7
 800370c:	b003      	add	sp, #12
 800370e:	bd90      	pop	{r4, r7, pc}
 8003710:	20000230 	.word	0x20000230

08003714 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003714:	b590      	push	{r4, r7, lr}
 8003716:	b089      	sub	sp, #36	@ 0x24
 8003718:	af00      	add	r7, sp, #0
 800371a:	0004      	movs	r4, r0
 800371c:	0038      	movs	r0, r7
 800371e:	6001      	str	r1, [r0, #0]
 8003720:	6042      	str	r2, [r0, #4]
 8003722:	6083      	str	r3, [r0, #8]
 8003724:	210f      	movs	r1, #15
 8003726:	187b      	adds	r3, r7, r1
 8003728:	1c22      	adds	r2, r4, #0
 800372a:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800372c:	000a      	movs	r2, r1
 800372e:	18bb      	adds	r3, r7, r2
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	2b1f      	cmp	r3, #31
 8003734:	d903      	bls.n	800373e <ssd1306_WriteChar+0x2a>
 8003736:	18bb      	adds	r3, r7, r2
 8003738:	781b      	ldrb	r3, [r3, #0]
 800373a:	2b7e      	cmp	r3, #126	@ 0x7e
 800373c:	d901      	bls.n	8003742 <ssd1306_WriteChar+0x2e>
        return 0;
 800373e:	2300      	movs	r3, #0
 8003740:	e08b      	b.n	800385a <ssd1306_WriteChar+0x146>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003742:	003b      	movs	r3, r7
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d008      	beq.n	800375c <ssd1306_WriteChar+0x48>
 800374a:	003b      	movs	r3, r7
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	230f      	movs	r3, #15
 8003750:	18fb      	adds	r3, r7, r3
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	3b20      	subs	r3, #32
 8003756:	18d3      	adds	r3, r2, r3
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	e001      	b.n	8003760 <ssd1306_WriteChar+0x4c>
 800375c:	003b      	movs	r3, r7
 800375e:	781b      	ldrb	r3, [r3, #0]
 8003760:	2117      	movs	r1, #23
 8003762:	187a      	adds	r2, r7, r1
 8003764:	7013      	strb	r3, [r2, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003766:	4b3f      	ldr	r3, [pc, #252]	@ (8003864 <ssd1306_WriteChar+0x150>)
 8003768:	881b      	ldrh	r3, [r3, #0]
 800376a:	001a      	movs	r2, r3
 800376c:	187b      	adds	r3, r7, r1
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	18d3      	adds	r3, r2, r3
 8003772:	2b80      	cmp	r3, #128	@ 0x80
 8003774:	dc07      	bgt.n	8003786 <ssd1306_WriteChar+0x72>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003776:	4b3b      	ldr	r3, [pc, #236]	@ (8003864 <ssd1306_WriteChar+0x150>)
 8003778:	885b      	ldrh	r3, [r3, #2]
 800377a:	001a      	movs	r2, r3
 800377c:	003b      	movs	r3, r7
 800377e:	785b      	ldrb	r3, [r3, #1]
 8003780:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003782:	2b20      	cmp	r3, #32
 8003784:	dd01      	ble.n	800378a <ssd1306_WriteChar+0x76>
    {
        // Not enough space on current line
        return 0;
 8003786:	2300      	movs	r3, #0
 8003788:	e067      	b.n	800385a <ssd1306_WriteChar+0x146>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
 800378e:	e051      	b.n	8003834 <ssd1306_WriteChar+0x120>
        b = Font.data[(ch - 32) * Font.height + i];
 8003790:	003b      	movs	r3, r7
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	230f      	movs	r3, #15
 8003796:	18fb      	adds	r3, r7, r3
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	3b20      	subs	r3, #32
 800379c:	0039      	movs	r1, r7
 800379e:	7849      	ldrb	r1, [r1, #1]
 80037a0:	434b      	muls	r3, r1
 80037a2:	0019      	movs	r1, r3
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	18cb      	adds	r3, r1, r3
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	18d3      	adds	r3, r2, r3
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80037b0:	2300      	movs	r3, #0
 80037b2:	61bb      	str	r3, [r7, #24]
 80037b4:	e035      	b.n	8003822 <ssd1306_WriteChar+0x10e>
            if((b << j) & 0x8000)  {
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	409a      	lsls	r2, r3
 80037bc:	2380      	movs	r3, #128	@ 0x80
 80037be:	021b      	lsls	r3, r3, #8
 80037c0:	4013      	ands	r3, r2
 80037c2:	d014      	beq.n	80037ee <ssd1306_WriteChar+0xda>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80037c4:	4b27      	ldr	r3, [pc, #156]	@ (8003864 <ssd1306_WriteChar+0x150>)
 80037c6:	881b      	ldrh	r3, [r3, #0]
 80037c8:	b2da      	uxtb	r2, r3
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	18d3      	adds	r3, r2, r3
 80037d0:	b2d8      	uxtb	r0, r3
 80037d2:	4b24      	ldr	r3, [pc, #144]	@ (8003864 <ssd1306_WriteChar+0x150>)
 80037d4:	885b      	ldrh	r3, [r3, #2]
 80037d6:	b2da      	uxtb	r2, r3
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	18d3      	adds	r3, r2, r3
 80037de:	b2d9      	uxtb	r1, r3
 80037e0:	2330      	movs	r3, #48	@ 0x30
 80037e2:	18fb      	adds	r3, r7, r3
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	001a      	movs	r2, r3
 80037e8:	f7ff ff32 	bl	8003650 <ssd1306_DrawPixel>
 80037ec:	e016      	b.n	800381c <ssd1306_WriteChar+0x108>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80037ee:	4b1d      	ldr	r3, [pc, #116]	@ (8003864 <ssd1306_WriteChar+0x150>)
 80037f0:	881b      	ldrh	r3, [r3, #0]
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	18d3      	adds	r3, r2, r3
 80037fa:	b2d8      	uxtb	r0, r3
 80037fc:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <ssd1306_WriteChar+0x150>)
 80037fe:	885b      	ldrh	r3, [r3, #2]
 8003800:	b2da      	uxtb	r2, r3
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	b2db      	uxtb	r3, r3
 8003806:	18d3      	adds	r3, r2, r3
 8003808:	b2d9      	uxtb	r1, r3
 800380a:	2330      	movs	r3, #48	@ 0x30
 800380c:	18fb      	adds	r3, r7, r3
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	425a      	negs	r2, r3
 8003812:	4153      	adcs	r3, r2
 8003814:	b2db      	uxtb	r3, r3
 8003816:	001a      	movs	r2, r3
 8003818:	f7ff ff1a 	bl	8003650 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	3301      	adds	r3, #1
 8003820:	61bb      	str	r3, [r7, #24]
 8003822:	2317      	movs	r3, #23
 8003824:	18fb      	adds	r3, r7, r3
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	429a      	cmp	r2, r3
 800382c:	d3c3      	bcc.n	80037b6 <ssd1306_WriteChar+0xa2>
    for(i = 0; i < Font.height; i++) {
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3301      	adds	r3, #1
 8003832:	61fb      	str	r3, [r7, #28]
 8003834:	003b      	movs	r3, r7
 8003836:	785b      	ldrb	r3, [r3, #1]
 8003838:	001a      	movs	r2, r3
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	4293      	cmp	r3, r2
 800383e:	d3a7      	bcc.n	8003790 <ssd1306_WriteChar+0x7c>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003840:	4b08      	ldr	r3, [pc, #32]	@ (8003864 <ssd1306_WriteChar+0x150>)
 8003842:	881a      	ldrh	r2, [r3, #0]
 8003844:	2317      	movs	r3, #23
 8003846:	18fb      	adds	r3, r7, r3
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	b29b      	uxth	r3, r3
 800384c:	18d3      	adds	r3, r2, r3
 800384e:	b29a      	uxth	r2, r3
 8003850:	4b04      	ldr	r3, [pc, #16]	@ (8003864 <ssd1306_WriteChar+0x150>)
 8003852:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003854:	230f      	movs	r3, #15
 8003856:	18fb      	adds	r3, r7, r3
 8003858:	781b      	ldrb	r3, [r3, #0]
}
 800385a:	0018      	movs	r0, r3
 800385c:	46bd      	mov	sp, r7
 800385e:	b009      	add	sp, #36	@ 0x24
 8003860:	bd90      	pop	{r4, r7, pc}
 8003862:	46c0      	nop			@ (mov r8, r8)
 8003864:	20000430 	.word	0x20000430

08003868 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003868:	b580      	push	{r7, lr}
 800386a:	b086      	sub	sp, #24
 800386c:	af02      	add	r7, sp, #8
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	0038      	movs	r0, r7
 8003872:	6001      	str	r1, [r0, #0]
 8003874:	6042      	str	r2, [r0, #4]
 8003876:	6083      	str	r3, [r0, #8]
    while (*str) {
 8003878:	e017      	b.n	80038aa <ssd1306_WriteString+0x42>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	7818      	ldrb	r0, [r3, #0]
 800387e:	003b      	movs	r3, r7
 8003880:	2218      	movs	r2, #24
 8003882:	18ba      	adds	r2, r7, r2
 8003884:	7812      	ldrb	r2, [r2, #0]
 8003886:	9200      	str	r2, [sp, #0]
 8003888:	6819      	ldr	r1, [r3, #0]
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f7ff ff41 	bl	8003714 <ssd1306_WriteChar>
 8003892:	0003      	movs	r3, r0
 8003894:	001a      	movs	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	429a      	cmp	r2, r3
 800389c:	d002      	beq.n	80038a4 <ssd1306_WriteString+0x3c>
            // Char could not be written
            return *str;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	e008      	b.n	80038b6 <ssd1306_WriteString+0x4e>
        }
        str++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	3301      	adds	r3, #1
 80038a8:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1e3      	bne.n	800387a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	781b      	ldrb	r3, [r3, #0]
}
 80038b6:	0018      	movs	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	b004      	add	sp, #16
 80038bc:	bd80      	pop	{r7, pc}
	...

080038c0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	0002      	movs	r2, r0
 80038c8:	1dfb      	adds	r3, r7, #7
 80038ca:	701a      	strb	r2, [r3, #0]
 80038cc:	1dbb      	adds	r3, r7, #6
 80038ce:	1c0a      	adds	r2, r1, #0
 80038d0:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
 80038d2:	1dfb      	adds	r3, r7, #7
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	4b05      	ldr	r3, [pc, #20]	@ (80038f0 <ssd1306_SetCursor+0x30>)
 80038da:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80038dc:	1dbb      	adds	r3, r7, #6
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	4b03      	ldr	r3, [pc, #12]	@ (80038f0 <ssd1306_SetCursor+0x30>)
 80038e4:	805a      	strh	r2, [r3, #2]
}
 80038e6:	46c0      	nop			@ (mov r8, r8)
 80038e8:	46bd      	mov	sp, r7
 80038ea:	b002      	add	sp, #8
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	46c0      	nop			@ (mov r8, r8)
 80038f0:	20000430 	.word	0x20000430

080038f4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	0002      	movs	r2, r0
 80038fc:	1dfb      	adds	r3, r7, #7
 80038fe:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003900:	210f      	movs	r1, #15
 8003902:	187b      	adds	r3, r7, r1
 8003904:	2281      	movs	r2, #129	@ 0x81
 8003906:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003908:	187b      	adds	r3, r7, r1
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	0018      	movs	r0, r3
 800390e:	f7ff fdb7 	bl	8003480 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003912:	1dfb      	adds	r3, r7, #7
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	0018      	movs	r0, r3
 8003918:	f7ff fdb2 	bl	8003480 <ssd1306_WriteCommand>
}
 800391c:	46c0      	nop			@ (mov r8, r8)
 800391e:	46bd      	mov	sp, r7
 8003920:	b004      	add	sp, #16
 8003922:	bd80      	pop	{r7, pc}

08003924 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	0002      	movs	r2, r0
 800392c:	1dfb      	adds	r3, r7, #7
 800392e:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 8003930:	1dfb      	adds	r3, r7, #7
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 8003938:	230f      	movs	r3, #15
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	22af      	movs	r2, #175	@ 0xaf
 800393e:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 8003940:	4b0a      	ldr	r3, [pc, #40]	@ (800396c <ssd1306_SetDisplayOn+0x48>)
 8003942:	2201      	movs	r2, #1
 8003944:	715a      	strb	r2, [r3, #5]
 8003946:	e006      	b.n	8003956 <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 8003948:	230f      	movs	r3, #15
 800394a:	18fb      	adds	r3, r7, r3
 800394c:	22ae      	movs	r2, #174	@ 0xae
 800394e:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 8003950:	4b06      	ldr	r3, [pc, #24]	@ (800396c <ssd1306_SetDisplayOn+0x48>)
 8003952:	2200      	movs	r2, #0
 8003954:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003956:	230f      	movs	r3, #15
 8003958:	18fb      	adds	r3, r7, r3
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	0018      	movs	r0, r3
 800395e:	f7ff fd8f 	bl	8003480 <ssd1306_WriteCommand>
}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	46bd      	mov	sp, r7
 8003966:	b004      	add	sp, #16
 8003968:	bd80      	pop	{r7, pc}
 800396a:	46c0      	nop			@ (mov r8, r8)
 800396c:	20000430 	.word	0x20000430

08003970 <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 8003970:	f3ef 8010 	mrs	r0, PRIMASK
 8003974:	b672      	cpsid	i
 8003976:	2800      	cmp	r0, #0
 8003978:	d100      	bne.n	800397c <QF_int_disable_error>
 800397a:	4770      	bx	lr

0800397c <QF_int_disable_error>:
 800397c:	4802      	ldr	r0, [pc, #8]	@ (8003988 <QF_int_disable_error+0xc>)
 800397e:	2164      	movs	r1, #100	@ 0x64
 8003980:	4a02      	ldr	r2, [pc, #8]	@ (800398c <QF_int_disable_error+0x10>)
 8003982:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003984:	46c0      	nop			@ (mov r8, r8)
 8003986:	0000      	.short	0x0000
 8003988:	080075b4 	.word	0x080075b4
 800398c:	0800038d 	.word	0x0800038d

08003990 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8003990:	f3ef 8010 	mrs	r0, PRIMASK
 8003994:	2800      	cmp	r0, #0
 8003996:	d001      	beq.n	800399c <QF_int_enable_error>
 8003998:	b662      	cpsie	i
 800399a:	4770      	bx	lr

0800399c <QF_int_enable_error>:
 800399c:	4802      	ldr	r0, [pc, #8]	@ (80039a8 <QF_int_enable_error+0xc>)
 800399e:	2165      	movs	r1, #101	@ 0x65
 80039a0:	4a02      	ldr	r2, [pc, #8]	@ (80039ac <QF_int_enable_error+0x10>)
 80039a2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 80039a4:	46c0      	nop			@ (mov r8, r8)
 80039a6:	0000      	.short	0x0000
 80039a8:	080075b4 	.word	0x080075b4
 80039ac:	0800038d 	.word	0x0800038d

080039b0 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 80039b0:	f3ef 8010 	mrs	r0, PRIMASK
 80039b4:	b672      	cpsid	i
 80039b6:	2800      	cmp	r0, #0
 80039b8:	d100      	bne.n	80039bc <QF_crit_entry_error>
 80039ba:	4770      	bx	lr

080039bc <QF_crit_entry_error>:
 80039bc:	4802      	ldr	r0, [pc, #8]	@ (80039c8 <QF_crit_entry_error+0xc>)
 80039be:	216e      	movs	r1, #110	@ 0x6e
 80039c0:	4a02      	ldr	r2, [pc, #8]	@ (80039cc <QF_crit_entry_error+0x10>)
 80039c2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 80039c4:	46c0      	nop			@ (mov r8, r8)
 80039c6:	0000      	.short	0x0000
 80039c8:	080075b4 	.word	0x080075b4
 80039cc:	0800038d 	.word	0x0800038d

080039d0 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 80039d0:	f3ef 8010 	mrs	r0, PRIMASK
 80039d4:	2800      	cmp	r0, #0
 80039d6:	d001      	beq.n	80039dc <QF_crit_exit_error>
 80039d8:	b662      	cpsie	i
 80039da:	4770      	bx	lr

080039dc <QF_crit_exit_error>:
 80039dc:	4802      	ldr	r0, [pc, #8]	@ (80039e8 <QF_crit_exit_error+0xc>)
 80039de:	216f      	movs	r1, #111	@ 0x6f
 80039e0:	4a02      	ldr	r2, [pc, #8]	@ (80039ec <QF_crit_exit_error+0x10>)
 80039e2:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 80039e4:	46c0      	nop			@ (mov r8, r8)
 80039e6:	0000      	.short	0x0000
 80039e8:	080075b4 	.word	0x080075b4
 80039ec:	0800038d 	.word	0x0800038d

080039f0 <QK_init>:
// application programmer forgets to explicitly set priorities of all
// "kernel aware" interrupts.
//
// NOTE: The IRQ priorities established in QK_init() can be later changed
// by the application-level code.
void QK_init(void) {
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 80039f4:	4b04      	ldr	r3, [pc, #16]	@ (8003a08 <QK_init+0x18>)
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	4b03      	ldr	r3, [pc, #12]	@ (8003a08 <QK_init+0x18>)
 80039fa:	21ff      	movs	r1, #255	@ 0xff
 80039fc:	0409      	lsls	r1, r1, #16
 80039fe:	430a      	orrs	r2, r1
 8003a00:	601a      	str	r2, [r3, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8003a02:	46c0      	nop			@ (mov r8, r8)
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	e000ed20 	.word	0xe000ed20

08003a0c <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8003a0c:	b501      	push	{r0, lr}
 8003a0e:	4808      	ldr	r0, [pc, #32]	@ (8003a30 <PendSV_Handler+0x24>)
 8003a10:	4780      	blx	r0
 8003a12:	4a08      	ldr	r2, [pc, #32]	@ (8003a34 <PendSV_Handler+0x28>)
 8003a14:	2101      	movs	r1, #1
 8003a16:	06c9      	lsls	r1, r1, #27
 8003a18:	6011      	str	r1, [r2, #0]
 8003a1a:	08cb      	lsrs	r3, r1, #3
 8003a1c:	4a06      	ldr	r2, [pc, #24]	@ (8003a38 <PendSV_Handler+0x2c>)
 8003a1e:	3a01      	subs	r2, #1
 8003a20:	4906      	ldr	r1, [pc, #24]	@ (8003a3c <PendSV_Handler+0x30>)
 8003a22:	b088      	sub	sp, #32
 8003a24:	a805      	add	r0, sp, #20
 8003a26:	c00e      	stmia	r0!, {r1, r2, r3}
 8003a28:	2006      	movs	r0, #6
 8003a2a:	43c0      	mvns	r0, r0
 8003a2c:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8003a2e:	46c0      	nop			@ (mov r8, r8)
 8003a30:	08003971 	.word	0x08003971
 8003a34:	e000ed04 	.word	0xe000ed04
 8003a38:	08004c09 	.word	0x08004c09
 8003a3c:	08003a41 	.word	0x08003a41

08003a40 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 8003a40:	4805      	ldr	r0, [pc, #20]	@ (8003a58 <QK_thread_ret+0x18>)
 8003a42:	2101      	movs	r1, #1
 8003a44:	07c9      	lsls	r1, r1, #31
 8003a46:	6001      	str	r1, [r0, #0]
 8003a48:	4804      	ldr	r0, [pc, #16]	@ (8003a5c <QK_thread_ret+0x1c>)
 8003a4a:	4780      	blx	r0
 8003a4c:	4804      	ldr	r0, [pc, #16]	@ (8003a60 <QK_thread_ret+0x20>)
 8003a4e:	2179      	movs	r1, #121	@ 0x79
 8003a50:	4a04      	ldr	r2, [pc, #16]	@ (8003a64 <QK_thread_ret+0x24>)
 8003a52:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003a54:	46c0      	nop			@ (mov r8, r8)
 8003a56:	0000      	.short	0x0000
 8003a58:	e000ed04 	.word	0xe000ed04
 8003a5c:	08003971 	.word	0x08003971
 8003a60:	080075b4 	.word	0x080075b4
 8003a64:	0800038d 	.word	0x0800038d

08003a68 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 8003a68:	b008      	add	sp, #32
 8003a6a:	4802      	ldr	r0, [pc, #8]	@ (8003a74 <NMI_Handler+0xc>)
 8003a6c:	4780      	blx	r0
 8003a6e:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 8003a70:	46c0      	nop			@ (mov r8, r8)
 8003a72:	0000      	.short	0x0000
 8003a74:	08003991 	.word	0x08003991

08003a78 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 8003a78:	2100      	movs	r1, #0
 8003a7a:	0c02      	lsrs	r2, r0, #16
 8003a7c:	d001      	beq.n	8003a82 <QF_qlog2_1>
 8003a7e:	2110      	movs	r1, #16
 8003a80:	1c10      	adds	r0, r2, #0

08003a82 <QF_qlog2_1>:
 8003a82:	0a02      	lsrs	r2, r0, #8
 8003a84:	d001      	beq.n	8003a8a <QF_qlog2_2>
 8003a86:	3108      	adds	r1, #8
 8003a88:	1c10      	adds	r0, r2, #0

08003a8a <QF_qlog2_2>:
 8003a8a:	0902      	lsrs	r2, r0, #4
 8003a8c:	d001      	beq.n	8003a92 <QF_qlog2_3>
 8003a8e:	3104      	adds	r1, #4
 8003a90:	1c10      	adds	r0, r2, #0

08003a92 <QF_qlog2_3>:
 8003a92:	4a07      	ldr	r2, [pc, #28]	@ (8003ab0 <QF_qlog2_LUT+0x14>)
 8003a94:	5c10      	ldrb	r0, [r2, r0]
 8003a96:	1808      	adds	r0, r1, r0
 8003a98:	4770      	bx	lr
 8003a9a:	46c0      	nop			@ (mov r8, r8)

08003a9c <QF_qlog2_LUT>:
 8003a9c:	02020100 	.word	0x02020100
 8003aa0:	03030303 	.word	0x03030303
 8003aa4:	04040404 	.word	0x04040404
 8003aa8:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 8003aac:	46c0      	nop			@ (mov r8, r8)
 8003aae:	0018      	movs	r0, r3
 8003ab0:	08003a9c 	.word	0x08003a9c

08003ab4 <QHsm_ctor>:

//============================================================================
//! @protected @memberof QHsm
void QHsm_ctor(QHsm * const me,
    QStateHandler const initial)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    // no need to call the superclass' constructor QAsm_ctor() here
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a05      	ldr	r2, [pc, #20]	@ (8003ad8 <QHsm_ctor+0x24>)
 8003ac2:	601a      	str	r2, [r3, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a05      	ldr	r2, [pc, #20]	@ (8003adc <QHsm_ctor+0x28>)
 8003ac8:	605a      	str	r2, [r3, #4]
    me->super.temp.fun  = initial; // the initial tran. handler
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	609a      	str	r2, [r3, #8]
}
 8003ad0:	46c0      	nop			@ (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	080075e4 	.word	0x080075e4
 8003adc:	08003ae1 	.word	0x08003ae1

08003ae0 <QHsm_top>:

//............................................................................
//! @protected @memberof QHsm
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
 8003aea:	2305      	movs	r3, #5
}
 8003aec:	0018      	movs	r0, r3
 8003aee:	46bd      	mov	sp, r7
 8003af0:	b002      	add	sp, #8
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <QHsm_init_>:
//............................................................................
//! @private @memberof QHsm
void QHsm_init_(QAsm * const me,
    void const * const e,
    uint_fast8_t const qsId)
{
 8003af4:	b590      	push	{r4, r7, lr}
 8003af6:	b08f      	sub	sp, #60	@ 0x3c
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
    }
#else
    Q_UNUSED_PAR(qsId);
#endif // Q_SPY

    QStateHandler const s = me->state.fun; // current state
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	633b      	str	r3, [r7, #48]	@ 0x30

    // current state must be initialized to QHsm_top in QHsm_ctor()
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 8003b06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b08:	4b3a      	ldr	r3, [pc, #232]	@ (8003bf4 <QHsm_init_+0x100>)
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d006      	beq.n	8003b1c <QHsm_init_+0x28>
 8003b0e:	f7ff ff4f 	bl	80039b0 <QF_crit_entry_>
 8003b12:	4b39      	ldr	r3, [pc, #228]	@ (8003bf8 <QHsm_init_+0x104>)
 8003b14:	21c8      	movs	r1, #200	@ 0xc8
 8003b16:	0018      	movs	r0, r3
 8003b18:	f7fc fc38 	bl	800038c <Q_onError>

    // temp contains the top-most initial tran. handler, which must be valid
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d106      	bne.n	8003b32 <QHsm_init_+0x3e>
 8003b24:	f7ff ff44 	bl	80039b0 <QF_crit_entry_>
 8003b28:	4b33      	ldr	r3, [pc, #204]	@ (8003bf8 <QHsm_init_+0x104>)
 8003b2a:	21d2      	movs	r1, #210	@ 0xd2
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f7fc fc2d 	bl	800038c <Q_onError>

    // execute the top-most initial tran.
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	68b9      	ldr	r1, [r7, #8]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	0010      	movs	r0, r2
 8003b3c:	4798      	blx	r3
 8003b3e:	0003      	movs	r3, r0
 8003b40:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // the top-most initial tran. must be taken
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 8003b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d006      	beq.n	8003b56 <QHsm_init_+0x62>
 8003b48:	f7ff ff32 	bl	80039b0 <QF_crit_entry_>
 8003b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003bf8 <QHsm_init_+0x104>)
 8003b4e:	21f0      	movs	r1, #240	@ 0xf0
 8003b50:	0018      	movs	r0, r3
 8003b52:	f7fc fc1b 	bl	800038c <Q_onError>

    // the top-most initial tran. must set the target in temp
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <QHsm_init_+0x78>
 8003b5e:	f7ff ff27 	bl	80039b0 <QF_crit_entry_>
 8003b62:	4b25      	ldr	r3, [pc, #148]	@ (8003bf8 <QHsm_init_+0x104>)
 8003b64:	21fa      	movs	r1, #250	@ 0xfa
 8003b66:	0018      	movs	r0, r3
 8003b68:	f7fc fc10 	bl	800038c <Q_onError>
    QS_TRAN_SEG_(QS_QEP_STATE_INIT, s, me->temp.fun); // output QS record

    // drill down into the state hierarchy with initial transitions...
    QStateHandler path[QHSM_MAX_NEST_DEPTH_]; // entry path array

    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	425b      	negs	r3, r3
 8003b70:	637b      	str	r3, [r7, #52]	@ 0x34
    do {
        ++ip;
 8003b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b74:	3301      	adds	r3, #1
 8003b76:	637b      	str	r3, [r7, #52]	@ 0x34

        // the entry path index must not overflow the allocated array
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 8003b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7a:	2b05      	cmp	r3, #5
 8003b7c:	dd08      	ble.n	8003b90 <QHsm_init_+0x9c>
 8003b7e:	f7ff ff17 	bl	80039b0 <QF_crit_entry_>
 8003b82:	2382      	movs	r3, #130	@ 0x82
 8003b84:	005a      	lsls	r2, r3, #1
 8003b86:	4b1c      	ldr	r3, [pc, #112]	@ (8003bf8 <QHsm_init_+0x104>)
 8003b88:	0011      	movs	r1, r2
 8003b8a:	0018      	movs	r0, r3
 8003b8c:	f7fc fbfe 	bl	800038c <Q_onError>

        // the initial tran. must set target in temp
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d108      	bne.n	8003baa <QHsm_init_+0xb6>
 8003b98:	f7ff ff0a 	bl	80039b0 <QF_crit_entry_>
 8003b9c:	2387      	movs	r3, #135	@ 0x87
 8003b9e:	005a      	lsls	r2, r3, #1
 8003ba0:	4b15      	ldr	r3, [pc, #84]	@ (8003bf8 <QHsm_init_+0x104>)
 8003ba2:	0011      	movs	r1, r2
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	f7fc fbf1 	bl	800038c <Q_onError>

        path[ip] = me->temp.fun; // store the entry path
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6899      	ldr	r1, [r3, #8]
 8003bae:	2414      	movs	r4, #20
 8003bb0:	193b      	adds	r3, r7, r4
 8003bb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bb4:	0092      	lsls	r2, r2, #2
 8003bb6:	50d1      	str	r1, [r2, r3]

        // find the superstate of 'm_temp.fun', ignore result
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	490f      	ldr	r1, [pc, #60]	@ (8003bfc <QHsm_init_+0x108>)
 8003bbe:	68fa      	ldr	r2, [r7, #12]
 8003bc0:	0010      	movs	r0, r2
 8003bc2:	4798      	blx	r3
    } while (me->temp.fun != s);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d1d1      	bne.n	8003b72 <QHsm_init_+0x7e>

    // enter the target (possibly recursively) by initial trans.
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003bd2:	1939      	adds	r1, r7, r4
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 f9dd 	bl	8003f94 <QHsm_enter_target_>

    QS_TOP_INIT_(QS_QEP_INIT_TRAN, path[0]); // output QS record

    me->state.fun = path[0]; // change the current active state
 8003bda:	193b      	adds	r3, r7, r4
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	605a      	str	r2, [r3, #4]
#ifndef Q_UNSAFE
    // establish stable state configuration
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	43da      	mvns	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	609a      	str	r2, [r3, #8]
#else
    Q_UNUSED_PAR(r);
#endif
}
 8003bec:	46c0      	nop			@ (mov r8, r8)
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	b00f      	add	sp, #60	@ 0x3c
 8003bf2:	bd90      	pop	{r4, r7, pc}
 8003bf4:	08003ae1 	.word	0x08003ae1
 8003bf8:	080075bc 	.word	0x080075bc
 8003bfc:	080075c4 	.word	0x080075c4

08003c00 <QHsm_dispatch_>:
//............................................................................
//! @private @memberof QHsm
void QHsm_dispatch_(QAsm * const me,
    QEvt const * const e,
    uint_fast8_t const qsId)
{
 8003c00:	b590      	push	{r4, r7, lr}
 8003c02:	b08f      	sub	sp, #60	@ 0x3c
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
    Q_UNUSED_PAR(qsId);
#endif

    // this state machine must be in a stable state configuration
    // NOTE: stable state configuration is established after every RTC step.
    Q_INVARIANT_LOCAL(300,
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	43db      	mvns	r3, r3
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d008      	beq.n	8003c2c <QHsm_dispatch_+0x2c>
 8003c1a:	f7ff fec9 	bl	80039b0 <QF_crit_entry_>
 8003c1e:	2396      	movs	r3, #150	@ 0x96
 8003c20:	005a      	lsls	r2, r3, #1
 8003c22:	4b55      	ldr	r3, [pc, #340]	@ (8003d78 <QHsm_dispatch_+0x178>)
 8003c24:	0011      	movs	r1, r2
 8003c26:	0018      	movs	r0, r3
 8003c28:	f7fc fbb0 	bl	800038c <Q_onError>
        QP_DIS_VERIFY(uintptr_t, me->state.uint, me->temp.uint));

    // the event to be dispatched must be valid
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d108      	bne.n	8003c44 <QHsm_dispatch_+0x44>
 8003c32:	f7ff febd 	bl	80039b0 <QF_crit_entry_>
 8003c36:	239b      	movs	r3, #155	@ 0x9b
 8003c38:	005a      	lsls	r2, r3, #1
 8003c3a:	4b4f      	ldr	r3, [pc, #316]	@ (8003d78 <QHsm_dispatch_+0x178>)
 8003c3c:	0011      	movs	r1, r2
 8003c3e:	0018      	movs	r0, r3
 8003c40:	f7fc fba4 	bl	800038c <Q_onError>

    QStateHandler s = me->state.fun; // current state
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	62bb      	str	r3, [r7, #40]	@ 0x28
    QS_CRIT_STAT
    QS_TRAN0_(QS_QEP_DISPATCH, s); // output QS record

    // process the event hierarchically...
    QStateHandler path[QHSM_MAX_NEST_DEPTH_]; // entry path array
    me->temp.fun = s;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c4e:	609a      	str	r2, [r3, #8]
    QState r; // state handler return value
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8003c50:	2306      	movs	r3, #6
 8003c52:	633b      	str	r3, [r7, #48]	@ 0x30
    do {
        --ip;
 8003c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c56:	3b01      	subs	r3, #1
 8003c58:	633b      	str	r3, [r7, #48]	@ 0x30

        // the entry path index must stay in range of the path[] array
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8003c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	da08      	bge.n	8003c72 <QHsm_dispatch_+0x72>
 8003c60:	f7ff fea6 	bl	80039b0 <QF_crit_entry_>
 8003c64:	23aa      	movs	r3, #170	@ 0xaa
 8003c66:	005a      	lsls	r2, r3, #1
 8003c68:	4b43      	ldr	r3, [pc, #268]	@ (8003d78 <QHsm_dispatch_+0x178>)
 8003c6a:	0011      	movs	r1, r2
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f7fc fb8d 	bl	800038c <Q_onError>

        s = me->temp.fun; // set s to the superstate set previously
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	62bb      	str	r3, [r7, #40]	@ 0x28
        path[ip] = s; // store the path to potential tran. source
 8003c78:	2310      	movs	r3, #16
 8003c7a:	18fb      	adds	r3, r7, r3
 8003c7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c7e:	0092      	lsls	r2, r2, #2
 8003c80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c82:	50d1      	str	r1, [r2, r3]

        r = (*s)(me, e); // try to handle event e in state s
 8003c84:	68b9      	ldr	r1, [r7, #8]
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c8a:	0010      	movs	r0, r2
 8003c8c:	4798      	blx	r3
 8003c8e:	0003      	movs	r3, r0
 8003c90:	637b      	str	r3, [r7, #52]	@ 0x34

        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8003c92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d106      	bne.n	8003ca6 <QHsm_dispatch_+0xa6>
            QS_TRAN_ACT_(QS_QEP_UNHANDLED, s); // output QS record

            // find the superstate of 's'
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003c98:	4938      	ldr	r1, [pc, #224]	@ (8003d7c <QHsm_dispatch_+0x17c>)
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9e:	0010      	movs	r0, r2
 8003ca0:	4798      	blx	r3
 8003ca2:	0003      	movs	r3, r0
 8003ca4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 8003ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0d3      	beq.n	8003c54 <QHsm_dispatch_+0x54>

    if (r == Q_RET_IGNORED) { // was event e ignored?
 8003cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cae:	2b05      	cmp	r3, #5
 8003cb0:	d059      	beq.n	8003d66 <QHsm_dispatch_+0x166>
        QS_TRAN0_(QS_QEP_IGNORED, me->state.fun); // output QS record
    }
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8003cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d056      	beq.n	8003d66 <QHsm_dispatch_+0x166>
        QS_TRAN0_(QS_QEP_INTERN_TRAN, s); // output QS record
    }
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 8003cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cba:	2b03      	cmp	r3, #3
 8003cbc:	d002      	beq.n	8003cc4 <QHsm_dispatch_+0xc4>
 8003cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cc0:	2b04      	cmp	r3, #4
 8003cc2:	d147      	bne.n	8003d54 <QHsm_dispatch_+0x154>
        // tran. must set temp to the target state
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d108      	bne.n	8003cde <QHsm_dispatch_+0xde>
 8003ccc:	f7ff fe70 	bl	80039b0 <QF_crit_entry_>
 8003cd0:	23af      	movs	r3, #175	@ 0xaf
 8003cd2:	005a      	lsls	r2, r3, #1
 8003cd4:	4b28      	ldr	r3, [pc, #160]	@ (8003d78 <QHsm_dispatch_+0x178>)
 8003cd6:	0011      	movs	r1, r2
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f7fc fb57 	bl	800038c <Q_onError>
        if (r == Q_RET_TRAN_HIST) { // tran. to history?
            QS_TRAN_SEG_(QS_QEP_TRAN_HIST, s, me->temp.fun);//output QS record
        }
#endif

        path[0] = me->temp.fun; // save tran. target in path[0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	689a      	ldr	r2, [r3, #8]
 8003ce2:	2310      	movs	r3, #16
 8003ce4:	18fb      	adds	r3, r7, r3
 8003ce6:	601a      	str	r2, [r3, #0]

        // exit current state to tran. source...
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003ce8:	2305      	movs	r3, #5
 8003cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cec:	e00b      	b.n	8003d06 <QHsm_dispatch_+0x106>
            // exit from 'path[iq]'
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003cee:	2310      	movs	r3, #16
 8003cf0:	18fb      	adds	r3, r7, r3
 8003cf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cf4:	0092      	lsls	r2, r2, #2
 8003cf6:	58d3      	ldr	r3, [r2, r3]
 8003cf8:	4921      	ldr	r1, [pc, #132]	@ (8003d80 <QHsm_dispatch_+0x180>)
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	0010      	movs	r0, r2
 8003cfe:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d02:	3b01      	subs	r3, #1
 8003d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	dcef      	bgt.n	8003cee <QHsm_dispatch_+0xee>
                QS_STATE_ACT_(QS_QEP_STATE_EXIT, path[iq]); //output QS record
            }
        }
        path[2] = s; // save tran. source
 8003d0e:	2410      	movs	r4, #16
 8003d10:	193b      	adds	r3, r7, r4
 8003d12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003d14:	609a      	str	r2, [r3, #8]

        // take the tran...
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	1939      	adds	r1, r7, r4
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f000 f831 	bl	8003d84 <QHsm_tran_simple_>
 8003d22:	0003      	movs	r3, r0
 8003d24:	633b      	str	r3, [r7, #48]	@ 0x30
        if (ip < -1) { // not a simple tran.?
 8003d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d28:	3301      	adds	r3, #1
 8003d2a:	da07      	bge.n	8003d3c <QHsm_dispatch_+0x13c>
            ip = QHsm_tran_complex_(me, &path[0], qsId);
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	1939      	adds	r1, r7, r4
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	0018      	movs	r0, r3
 8003d34:	f000 f896 	bl	8003e64 <QHsm_tran_complex_>
 8003d38:	0003      	movs	r3, r0
 8003d3a:	633b      	str	r3, [r7, #48]	@ 0x30
        }

        // enter the target (possibly recursively) by initial trans.
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d40:	2410      	movs	r4, #16
 8003d42:	1939      	adds	r1, r7, r4
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f925 	bl	8003f94 <QHsm_enter_target_>
        QS_TRAN_END_(QS_QEP_TRAN, s, path[0]); // output QS record

        me->state.fun = path[0]; // change the current active state
 8003d4a:	193b      	adds	r3, r7, r4
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	605a      	str	r2, [r3, #4]
 8003d52:	e008      	b.n	8003d66 <QHsm_dispatch_+0x166>
    }
    else {
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 8003d54:	f7ff fe2c 	bl	80039b0 <QF_crit_entry_>
 8003d58:	23b4      	movs	r3, #180	@ 0xb4
 8003d5a:	005a      	lsls	r2, r3, #1
 8003d5c:	4b06      	ldr	r3, [pc, #24]	@ (8003d78 <QHsm_dispatch_+0x178>)
 8003d5e:	0011      	movs	r1, r2
 8003d60:	0018      	movs	r0, r3
 8003d62:	f7fc fb13 	bl	800038c <Q_onError>
    }

#ifndef Q_UNSAFE
    // establish stable state configuration
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	43da      	mvns	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]
#endif
}
 8003d70:	46c0      	nop			@ (mov r8, r8)
 8003d72:	46bd      	mov	sp, r7
 8003d74:	b00f      	add	sp, #60	@ 0x3c
 8003d76:	bd90      	pop	{r4, r7, pc}
 8003d78:	080075bc 	.word	0x080075bc
 8003d7c:	080075c4 	.word	0x080075c4
 8003d80:	080075d4 	.word	0x080075d4

08003d84 <QHsm_tran_simple_>:
//! @private @memberof QHsm
static int_fast8_t QHsm_tran_simple_(
    QAsm * const me,
    QStateHandler * const path,
    uint_fast8_t const qsId)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b088      	sub	sp, #32
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QStateHandler t = path[0];       // target
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	61bb      	str	r3, [r7, #24]
    QStateHandler const s = path[2]; // source
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	617b      	str	r3, [r7, #20]
    int_fast8_t ip = 0; // assume to enter the target
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	61fb      	str	r3, [r7, #28]
    QS_CRIT_STAT

    // (a) check source==target (tran. to self)...
    if (s == t) {
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d105      	bne.n	8003db4 <QHsm_tran_simple_+0x30>
        // exit source 's' (external tran. semantics)
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003da8:	492b      	ldr	r1, [pc, #172]	@ (8003e58 <QHsm_tran_simple_+0xd4>)
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	0010      	movs	r0, r2
 8003db0:	4798      	blx	r3
 8003db2:	e04c      	b.n	8003e4e <QHsm_tran_simple_+0xca>
            QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
        }
    }
    else { // not a tran. to self
        // find superstate of target in 't'
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003db4:	4929      	ldr	r1, [pc, #164]	@ (8003e5c <QHsm_tran_simple_+0xd8>)
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	0010      	movs	r0, r2
 8003dbc:	4798      	blx	r3
 8003dbe:	0003      	movs	r3, r0
 8003dc0:	613b      	str	r3, [r7, #16]

        // state handler t must return the superstate for Q_EMPTY_SIG
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d008      	beq.n	8003dda <QHsm_tran_simple_+0x56>
 8003dc8:	f7ff fdf2 	bl	80039b0 <QF_crit_entry_>
 8003dcc:	23dc      	movs	r3, #220	@ 0xdc
 8003dce:	005a      	lsls	r2, r3, #1
 8003dd0:	4b23      	ldr	r3, [pc, #140]	@ (8003e60 <QHsm_tran_simple_+0xdc>)
 8003dd2:	0011      	movs	r1, r2
 8003dd4:	0018      	movs	r0, r3
 8003dd6:	f7fc fad9 	bl	800038c <Q_onError>

        // state handler t must set temp to the superstate
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d108      	bne.n	8003df4 <QHsm_tran_simple_+0x70>
 8003de2:	f7ff fde5 	bl	80039b0 <QF_crit_entry_>
 8003de6:	23e1      	movs	r3, #225	@ 0xe1
 8003de8:	005a      	lsls	r2, r3, #1
 8003dea:	4b1d      	ldr	r3, [pc, #116]	@ (8003e60 <QHsm_tran_simple_+0xdc>)
 8003dec:	0011      	movs	r1, r2
 8003dee:	0018      	movs	r0, r3
 8003df0:	f7fc facc 	bl	800038c <Q_onError>
#ifdef Q_UNSAFE
        Q_UNUSED_PAR(r);
#endif

        // (b) check source==target->super...
        t = me->temp.fun;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	61bb      	str	r3, [r7, #24]
        if (s != t) {
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d025      	beq.n	8003e4e <QHsm_tran_simple_+0xca>
            // find superstate of source 's', ignore the result
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003e02:	4916      	ldr	r1, [pc, #88]	@ (8003e5c <QHsm_tran_simple_+0xd8>)
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	0010      	movs	r0, r2
 8003e0a:	4798      	blx	r3

            // (c) check source->super==target->super...
            if (me->temp.fun == t) {
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d105      	bne.n	8003e22 <QHsm_tran_simple_+0x9e>
                // exit source 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003e16:	4910      	ldr	r1, [pc, #64]	@ (8003e58 <QHsm_tran_simple_+0xd4>)
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	0010      	movs	r0, r2
 8003e1e:	4798      	blx	r3
 8003e20:	e015      	b.n	8003e4e <QHsm_tran_simple_+0xca>
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
                }
            }
            // (d) check source->super==target...
            else if (me->temp.fun == path[0]) {
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d108      	bne.n	8003e40 <QHsm_tran_simple_+0xbc>
                // exit source 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003e2e:	490a      	ldr	r1, [pc, #40]	@ (8003e58 <QHsm_tran_simple_+0xd4>)
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	0010      	movs	r0, r2
 8003e36:	4798      	blx	r3
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s); // output QS record
                }
                ip = -1; // set entry path index not to enter the target
 8003e38:	2301      	movs	r3, #1
 8003e3a:	425b      	negs	r3, r3
 8003e3c:	61fb      	str	r3, [r7, #28]
 8003e3e:	e006      	b.n	8003e4e <QHsm_tran_simple_+0xca>
            }
            else {
                path[1] = t; // save the superstate of target
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	3304      	adds	r3, #4
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	601a      	str	r2, [r3, #0]
                ip = -2; // cause execution of QHsm_tran_complex_()
 8003e48:	2302      	movs	r3, #2
 8003e4a:	425b      	negs	r3, r3
 8003e4c:	61fb      	str	r3, [r7, #28]
            }
        }
    }
    // return: # levels in path[] for QHsm_enter_target_()
    // or indication to call QHsm_tran_complex_()
    return ip;
 8003e4e:	69fb      	ldr	r3, [r7, #28]
}
 8003e50:	0018      	movs	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b008      	add	sp, #32
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	080075d4 	.word	0x080075d4
 8003e5c:	080075c4 	.word	0x080075c4
 8003e60:	080075bc 	.word	0x080075bc

08003e64 <QHsm_tran_complex_>:
//............................................................................
//! @private @memberof QHsm
static int_fast8_t QHsm_tran_complex_(QAsm * const me,
    QStateHandler * const path,
    uint_fast8_t const qsId)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08a      	sub	sp, #40	@ 0x28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QStateHandler s = path[2];             // tran. source
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	627b      	str	r3, [r7, #36]	@ 0x24
    QStateHandler const ss = me->temp.fun; // source->super
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	617b      	str	r3, [r7, #20]
    me->temp.fun = path[1];                // target->super
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	609a      	str	r2, [r3, #8]
    int_fast8_t iq = 0; // assume that LCA is NOT found
 8003e84:	2300      	movs	r3, #0
 8003e86:	623b      	str	r3, [r7, #32]
    QState r;

    // (e) check rest of source == target->super->super...
    // and store the target entry path along the way
    int_fast8_t ip = 0; // path index & fixed loop bound (one below [1])
 8003e88:	2300      	movs	r3, #0
 8003e8a:	61bb      	str	r3, [r7, #24]
    do {
        ++ip;
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	61bb      	str	r3, [r7, #24]

        // the entry path index must stay in range of the path[] array
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	2b05      	cmp	r3, #5
 8003e96:	dd08      	ble.n	8003eaa <QHsm_tran_complex_+0x46>
 8003e98:	f7ff fd8a 	bl	80039b0 <QF_crit_entry_>
 8003e9c:	2387      	movs	r3, #135	@ 0x87
 8003e9e:	009a      	lsls	r2, r3, #2
 8003ea0:	4b39      	ldr	r3, [pc, #228]	@ (8003f88 <QHsm_tran_complex_+0x124>)
 8003ea2:	0011      	movs	r1, r2
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	f7fc fa71 	bl	800038c <Q_onError>

        path[ip] = me->temp.fun; // store temp in the entry path array
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	68ba      	ldr	r2, [r7, #8]
 8003eb0:	18d3      	adds	r3, r2, r3
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	6892      	ldr	r2, [r2, #8]
 8003eb6:	601a      	str	r2, [r3, #0]

        // find superstate of 'm_temp.fun'
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	4933      	ldr	r1, [pc, #204]	@ (8003f8c <QHsm_tran_complex_+0x128>)
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	0010      	movs	r0, r2
 8003ec2:	4798      	blx	r3
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	61fb      	str	r3, [r7, #28]
        if (me->temp.fun == s) { // is temp the LCA?
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d102      	bne.n	8003ed8 <QHsm_tran_complex_+0x74>
            iq = 1; // indicate that LCA is found
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	623b      	str	r3, [r7, #32]
            break;
 8003ed6:	e002      	b.n	8003ede <QHsm_tran_complex_+0x7a>
        }
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0d6      	beq.n	8003e8c <QHsm_tran_complex_+0x28>

    if (iq == 0) { // the LCA not found yet?
 8003ede:	6a3b      	ldr	r3, [r7, #32]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d14c      	bne.n	8003f7e <QHsm_tran_complex_+0x11a>
        QS_CRIT_STAT

#ifndef Q_SPY
        // exit the source 's', ignore the result
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 8003ee4:	492a      	ldr	r1, [pc, #168]	@ (8003f90 <QHsm_tran_complex_+0x12c>)
 8003ee6:	68fa      	ldr	r2, [r7, #12]
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eea:	0010      	movs	r0, r2
 8003eec:	4798      	blx	r3
        }
#endif // def Q_SPY

        // (f) check the rest of
        // source->super... == target->super->super...
        s = ss; // source->super
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	627b      	str	r3, [r7, #36]	@ 0x24
        r = Q_RET_IGNORED; // assume that the LCA NOT found
 8003ef2:	2305      	movs	r3, #5
 8003ef4:	61fb      	str	r3, [r7, #28]
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003ef6:	69bb      	ldr	r3, [r7, #24]
 8003ef8:	623b      	str	r3, [r7, #32]
        for (; iq >= 0; --iq) {
 8003efa:	e010      	b.n	8003f1e <QHsm_tran_complex_+0xba>
            if (s == path[iq]) { // is this the LCA?
 8003efc:	6a3b      	ldr	r3, [r7, #32]
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	18d3      	adds	r3, r2, r3
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d105      	bne.n	8003f18 <QHsm_tran_complex_+0xb4>
                r = Q_RET_HANDLED; // indicate the LCA found
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	61fb      	str	r3, [r7, #28]
                ip = iq - 1; // do not enter the LCA
 8003f10:	6a3b      	ldr	r3, [r7, #32]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	61bb      	str	r3, [r7, #24]
                break;
 8003f16:	e005      	b.n	8003f24 <QHsm_tran_complex_+0xc0>
        for (; iq >= 0; --iq) {
 8003f18:	6a3b      	ldr	r3, [r7, #32]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	623b      	str	r3, [r7, #32]
 8003f1e:	6a3b      	ldr	r3, [r7, #32]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	daeb      	bge.n	8003efc <QHsm_tran_complex_+0x98>
            }
        }

        if (r != Q_RET_HANDLED) { // the LCA still not found?
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d029      	beq.n	8003f7e <QHsm_tran_complex_+0x11a>
            // (g) check each source->super->...
            // for each target->super...
            do {
                // exit from 's'
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003f2a:	4919      	ldr	r1, [pc, #100]	@ (8003f90 <QHsm_tran_complex_+0x12c>)
 8003f2c:	68fa      	ldr	r2, [r7, #12]
 8003f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f30:	0010      	movs	r0, r2
 8003f32:	4798      	blx	r3
 8003f34:	0003      	movs	r3, r0
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d104      	bne.n	8003f44 <QHsm_tran_complex_+0xe0>
                    QS_STATE_ACT_(QS_QEP_STATE_EXIT, s);
                    // find superstate of 's', ignore the result
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003f3a:	4914      	ldr	r1, [pc, #80]	@ (8003f8c <QHsm_tran_complex_+0x128>)
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f40:	0010      	movs	r0, r2
 8003f42:	4798      	blx	r3
                }
                s = me->temp.fun; // set to super of s
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	627b      	str	r3, [r7, #36]	@ 0x24
                // NOTE: loop bounded per invariant:540
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	623b      	str	r3, [r7, #32]
                for (; iq >= 0; --iq) {
 8003f4e:	e010      	b.n	8003f72 <QHsm_tran_complex_+0x10e>
                    if (s == path[iq]) { // is this the LCA?
 8003f50:	6a3b      	ldr	r3, [r7, #32]
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	18d3      	adds	r3, r2, r3
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d105      	bne.n	8003f6c <QHsm_tran_complex_+0x108>
                        ip = iq - 1; // indicate not to enter the LCA
 8003f60:	6a3b      	ldr	r3, [r7, #32]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	61bb      	str	r3, [r7, #24]
                        r = Q_RET_HANDLED; // cause break from outer loop
 8003f66:	2302      	movs	r3, #2
 8003f68:	61fb      	str	r3, [r7, #28]
                        break;
 8003f6a:	e005      	b.n	8003f78 <QHsm_tran_complex_+0x114>
                for (; iq >= 0; --iq) {
 8003f6c:	6a3b      	ldr	r3, [r7, #32]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	623b      	str	r3, [r7, #32]
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	daeb      	bge.n	8003f50 <QHsm_tran_complex_+0xec>
                    }
                }
            } while (r != Q_RET_HANDLED);
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d1d5      	bne.n	8003f2a <QHsm_tran_complex_+0xc6>
        }
    }
    // # levels in path[] for QHsm_enter_target_()
    return ip;
 8003f7e:	69bb      	ldr	r3, [r7, #24]
}
 8003f80:	0018      	movs	r0, r3
 8003f82:	46bd      	mov	sp, r7
 8003f84:	b00a      	add	sp, #40	@ 0x28
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	080075bc 	.word	0x080075bc
 8003f8c:	080075c4 	.word	0x080075c4
 8003f90:	080075d4 	.word	0x080075d4

08003f94 <QHsm_enter_target_>:
//! @private @memberof QHsm
static void QHsm_enter_target_(QAsm * const me,
    QStateHandler * const path,
    int_fast8_t const depth,
    uint_fast8_t const qsId)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
 8003fa0:	603b      	str	r3, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    QS_CRIT_STAT
    int_fast8_t ip = depth;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	61fb      	str	r3, [r7, #28]
    // execute entry actions from LCA to tran target...
    for (; ip >= 0; --ip) {
 8003fa6:	e00b      	b.n	8003fc0 <QHsm_enter_target_+0x2c>
        // enter 'path[ip]'
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	18d3      	adds	r3, r2, r3
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4936      	ldr	r1, [pc, #216]	@ (800408c <QHsm_enter_target_+0xf8>)
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	0010      	movs	r0, r2
 8003fb8:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	61fb      	str	r3, [r7, #28]
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	daf0      	bge.n	8003fa8 <QHsm_enter_target_+0x14>
            QS_STATE_ACT_(QS_QEP_STATE_ENTRY, path[ip]);
        }
    }
    QStateHandler t = path[0]; // tran. target
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	61bb      	str	r3, [r7, #24]

    // drill into the target hierarchy with nested initial trans...

    // take initial tran in 't'
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8003fcc:	e050      	b.n	8004070 <QHsm_enter_target_+0xdc>
        // temp holds the target of initial tran. and must be valid
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d107      	bne.n	8003fe6 <QHsm_enter_target_+0x52>
 8003fd6:	f7ff fceb 	bl	80039b0 <QF_crit_entry_>
 8003fda:	4a2d      	ldr	r2, [pc, #180]	@ (8004090 <QHsm_enter_target_+0xfc>)
 8003fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8004094 <QHsm_enter_target_+0x100>)
 8003fde:	0011      	movs	r1, r2
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	f7fc f9d3 	bl	800038c <Q_onError>

        QS_TRAN_SEG_(QS_QEP_STATE_INIT, t, me->temp.fun); // output QS record

        // find superstate of initial tran. target...
        ip = -1; // entry path index and fixed loop bound (one below [0])
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	425b      	negs	r3, r3
 8003fea:	61fb      	str	r3, [r7, #28]
        do {
            ++ip;
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	3301      	adds	r3, #1
 8003ff0:	61fb      	str	r3, [r7, #28]
            // the entry path index must stay in range of the path[] array
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	2b05      	cmp	r3, #5
 8003ff6:	dd08      	ble.n	800400a <QHsm_enter_target_+0x76>
 8003ff8:	f7ff fcda 	bl	80039b0 <QF_crit_entry_>
 8003ffc:	23a5      	movs	r3, #165	@ 0xa5
 8003ffe:	009a      	lsls	r2, r3, #2
 8004000:	4b24      	ldr	r3, [pc, #144]	@ (8004094 <QHsm_enter_target_+0x100>)
 8004002:	0011      	movs	r1, r2
 8004004:	0018      	movs	r0, r3
 8004006:	f7fc f9c1 	bl	800038c <Q_onError>

            path[ip] = me->temp.fun; // store the entry path
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	68ba      	ldr	r2, [r7, #8]
 8004010:	18d3      	adds	r3, r2, r3
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	6892      	ldr	r2, [r2, #8]
 8004016:	601a      	str	r2, [r3, #0]

            // find superstate of 'temp.fun'
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	491e      	ldr	r1, [pc, #120]	@ (8004098 <QHsm_enter_target_+0x104>)
 800401e:	68fa      	ldr	r2, [r7, #12]
 8004020:	0010      	movs	r0, r2
 8004022:	4798      	blx	r3
 8004024:	0003      	movs	r3, r0
 8004026:	617b      	str	r3, [r7, #20]

            // the temp superstate handler must return superstate
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d008      	beq.n	8004040 <QHsm_enter_target_+0xac>
 800402e:	f7ff fcbf 	bl	80039b0 <QF_crit_entry_>
 8004032:	23aa      	movs	r3, #170	@ 0xaa
 8004034:	009a      	lsls	r2, r3, #2
 8004036:	4b17      	ldr	r3, [pc, #92]	@ (8004094 <QHsm_enter_target_+0x100>)
 8004038:	0011      	movs	r1, r2
 800403a:	0018      	movs	r0, r3
 800403c:	f7fc f9a6 	bl	800038c <Q_onError>
#ifdef Q_UNSAFE
            Q_UNUSED_PAR(r);
#endif
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	429a      	cmp	r2, r3
 8004048:	d1d0      	bne.n	8003fec <QHsm_enter_target_+0x58>

        // retrace the entry path in reverse (correct) order...
        for (; ip >= 0; --ip) {
 800404a:	e00b      	b.n	8004064 <QHsm_enter_target_+0xd0>
            // enter 'path[ip]'
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	18d3      	adds	r3, r2, r3
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	490d      	ldr	r1, [pc, #52]	@ (800408c <QHsm_enter_target_+0xf8>)
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	0010      	movs	r0, r2
 800405c:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	3b01      	subs	r3, #1
 8004062:	61fb      	str	r3, [r7, #28]
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	2b00      	cmp	r3, #0
 8004068:	daf0      	bge.n	800404c <QHsm_enter_target_+0xb8>
                QS_STATE_ACT_(QS_QEP_STATE_ENTRY, path[ip]);//output QS record
            }
        }
        t = path[0]; // tran. target becomes the new source
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	61bb      	str	r3, [r7, #24]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8004070:	490a      	ldr	r1, [pc, #40]	@ (800409c <QHsm_enter_target_+0x108>)
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	69bb      	ldr	r3, [r7, #24]
 8004076:	0010      	movs	r0, r2
 8004078:	4798      	blx	r3
 800407a:	0003      	movs	r3, r0
 800407c:	2b03      	cmp	r3, #3
 800407e:	d0a6      	beq.n	8003fce <QHsm_enter_target_+0x3a>
    }
}
 8004080:	46c0      	nop			@ (mov r8, r8)
 8004082:	46c0      	nop			@ (mov r8, r8)
 8004084:	46bd      	mov	sp, r7
 8004086:	b008      	add	sp, #32
 8004088:	bd80      	pop	{r7, pc}
 800408a:	46c0      	nop			@ (mov r8, r8)
 800408c:	080075cc 	.word	0x080075cc
 8004090:	0000028a 	.word	0x0000028a
 8004094:	080075bc 	.word	0x080075bc
 8004098:	080075c4 	.word	0x080075c4
 800409c:	080075dc 	.word	0x080075dc

080040a0 <QHsm_isIn_>:

//............................................................................
//! @private @memberof QHsm
bool QHsm_isIn_(QAsm * const me,
    QStateHandler const stateHndl)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
 80040a8:	6039      	str	r1, [r7, #0]
    // this state machine must be in a stable state configuration
    // NOTE: stable state configuration is established after every RTC step.
    Q_INVARIANT_LOCAL(700,
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685a      	ldr	r2, [r3, #4]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	43db      	mvns	r3, r3
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d008      	beq.n	80040ca <QHsm_isIn_+0x2a>
 80040b8:	f7ff fc7a 	bl	80039b0 <QF_crit_entry_>
 80040bc:	23af      	movs	r3, #175	@ 0xaf
 80040be:	009a      	lsls	r2, r3, #2
 80040c0:	4b16      	ldr	r3, [pc, #88]	@ (800411c <QHsm_isIn_+0x7c>)
 80040c2:	0011      	movs	r1, r2
 80040c4:	0018      	movs	r0, r3
 80040c6:	f7fc f961 	bl	800038c <Q_onError>
        QP_DIS_VERIFY(uintptr_t, me->state.uint, me->temp.uint));

    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 80040ca:	2317      	movs	r3, #23
 80040cc:	18fb      	adds	r3, r7, r3
 80040ce:	2200      	movs	r2, #0
 80040d0:	701a      	strb	r2, [r3, #0]

    // scan the state hierarchy bottom-up
    QStateHandler s = me->state.fun;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	613b      	str	r3, [r7, #16]
    QState r;
    do {
        if (s == stateHndl) { // do the states match?
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	429a      	cmp	r2, r3
 80040de:	d104      	bne.n	80040ea <QHsm_isIn_+0x4a>
            inState = true;  // 'true' means that match found
 80040e0:	2317      	movs	r3, #23
 80040e2:	18fb      	adds	r3, r7, r3
 80040e4:	2201      	movs	r2, #1
 80040e6:	701a      	strb	r2, [r3, #0]
            break; // break out of the for-loop
 80040e8:	e00c      	b.n	8004104 <QHsm_isIn_+0x64>
        }

        // find superstate of 's'
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80040ea:	490d      	ldr	r1, [pc, #52]	@ (8004120 <QHsm_isIn_+0x80>)
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	0010      	movs	r0, r2
 80040f2:	4798      	blx	r3
 80040f4:	0003      	movs	r3, r0
 80040f6:	60fb      	str	r3, [r7, #12]
        s = me->temp.fun;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	613b      	str	r3, [r7, #16]
    } while (r == Q_RET_SUPER);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0e9      	beq.n	80040d8 <QHsm_isIn_+0x38>

#ifndef Q_UNSAFE
    // restore the invariant (stable state configuration)
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	43da      	mvns	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	609a      	str	r2, [r3, #8]
#endif
    return inState; // return the status
 800410e:	2317      	movs	r3, #23
 8004110:	18fb      	adds	r3, r7, r3
 8004112:	781b      	ldrb	r3, [r3, #0]
}
 8004114:	0018      	movs	r0, r3
 8004116:	46bd      	mov	sp, r7
 8004118:	b006      	add	sp, #24
 800411a:	bd80      	pop	{r7, pc}
 800411c:	080075bc 	.word	0x080075bc
 8004120:	080075c4 	.word	0x080075c4

08004124 <QHsm_getStateHandler_>:
    return me->super.state.fun;
}

//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	685b      	ldr	r3, [r3, #4]
}
 8004130:	0018      	movs	r0, r3
 8004132:	46bd      	mov	sp, r7
 8004134:	b002      	add	sp, #8
 8004136:	bd80      	pop	{r7, pc}

08004138 <QEvt_ctor>:
// QP version string embedded in the binary image
char const QP_versionStr[24] = "QP/C " QP_VERSION_STR;

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
    me->sig      = (QSignal)sig;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	b29a      	uxth	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	801a      	strh	r2, [r3, #0]
    me->poolNum_ = 0x00U; // not a pool event
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	709a      	strb	r2, [r3, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	22e0      	movs	r2, #224	@ 0xe0
 8004154:	70da      	strb	r2, [r3, #3]
}
 8004156:	46c0      	nop			@ (mov r8, r8)
 8004158:	46bd      	mov	sp, r7
 800415a:	b002      	add	sp, #8
 800415c:	bd80      	pop	{r7, pc}
	...

08004160 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	78db      	ldrb	r3, [r3, #3]
 800416c:	2b3f      	cmp	r3, #63	@ 0x3f
 800416e:	d904      	bls.n	800417a <QEvt_refCtr_inc_+0x1a>
 8004170:	4b08      	ldr	r3, [pc, #32]	@ (8004194 <QEvt_refCtr_inc_+0x34>)
 8004172:	21c8      	movs	r1, #200	@ 0xc8
 8004174:	0018      	movs	r0, r3
 8004176:	f7fc f909 	bl	800038c <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	60fb      	str	r3, [r7, #12]
    ++mut_me->refCtr_;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	78db      	ldrb	r3, [r3, #3]
 8004182:	3301      	adds	r3, #1
 8004184:	b2da      	uxtb	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	70da      	strb	r2, [r3, #3]
}
 800418a:	46c0      	nop			@ (mov r8, r8)
 800418c:	46bd      	mov	sp, r7
 800418e:	b004      	add	sp, #16
 8004190:	bd80      	pop	{r7, pc}
 8004192:	46c0      	nop			@ (mov r8, r8)
 8004194:	080075f4 	.word	0x080075f4

08004198 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	60fb      	str	r3, [r7, #12]
    --mut_me->refCtr_;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	78db      	ldrb	r3, [r3, #3]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	70da      	strb	r2, [r3, #3]
}
 80041b0:	46c0      	nop			@ (mov r8, r8)
 80041b2:	46bd      	mov	sp, r7
 80041b4:	b004      	add	sp, #16
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
 80041c4:	603b      	str	r3, [r7, #0]
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80041c6:	f7ff fbf3 	bl	80039b0 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d104      	bne.n	80041da <QActive_post_+0x22>
 80041d0:	4b25      	ldr	r3, [pc, #148]	@ (8004268 <QActive_post_+0xb0>)
 80041d2:	2164      	movs	r1, #100	@ 0x64
 80041d4:	0018      	movs	r0, r3
 80041d6:	f7fc f8d9 	bl	800038c <Q_onError>

    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 80041da:	2116      	movs	r1, #22
 80041dc:	187b      	adds	r3, r7, r1
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	7fd2      	ldrb	r2, [r2, #31]
 80041e2:	701a      	strb	r2, [r3, #0]

    bool status = (nFree > 0U);
 80041e4:	2017      	movs	r0, #23
 80041e6:	183b      	adds	r3, r7, r0
 80041e8:	187a      	adds	r2, r7, r1
 80041ea:	7812      	ldrb	r2, [r2, #0]
 80041ec:	1e51      	subs	r1, r2, #1
 80041ee:	418a      	sbcs	r2, r1
 80041f0:	701a      	strb	r2, [r3, #0]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a1d      	ldr	r2, [pc, #116]	@ (800426c <QActive_post_+0xb4>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d108      	bne.n	800420c <QActive_post_+0x54>
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 80041fa:	183b      	adds	r3, r7, r0
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10f      	bne.n	8004222 <QActive_post_+0x6a>
 8004202:	4b19      	ldr	r3, [pc, #100]	@ (8004268 <QActive_post_+0xb0>)
 8004204:	2182      	movs	r1, #130	@ 0x82
 8004206:	0018      	movs	r0, r3
 8004208:	f7fc f8c0 	bl	800038c <Q_onError>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	b2d9      	uxtb	r1, r3
 8004210:	2317      	movs	r3, #23
 8004212:	18fb      	adds	r3, r7, r3
 8004214:	2216      	movs	r2, #22
 8004216:	18ba      	adds	r2, r7, r2
 8004218:	7812      	ldrb	r2, [r2, #0]
 800421a:	4291      	cmp	r1, r2
 800421c:	4192      	sbcs	r2, r2
 800421e:	4252      	negs	r2, r2
 8004220:	701a      	strb	r2, [r3, #0]
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	789b      	ldrb	r3, [r3, #2]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <QActive_post_+0x7a>
        QEvt_refCtr_inc_(e); // increment the reference counter
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	0018      	movs	r0, r3
 800422e:	f7ff ff97 	bl	8004160 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 8004232:	2317      	movs	r3, #23
 8004234:	18fb      	adds	r3, r7, r3
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d008      	beq.n	800424e <QActive_post_+0x96>
        QActive_postFIFO_(me, e, sender);
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	68b9      	ldr	r1, [r7, #8]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	0018      	movs	r0, r3
 8004244:	f000 f884 	bl	8004350 <QActive_postFIFO_>
            QF_CRIT_EXIT();
            QS_onTestPost(sender, me, e, true); // QUTest callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_UTEST
        QF_CRIT_EXIT();
 8004248:	f7ff fbc2 	bl	80039d0 <QF_crit_exit_>
 800424c:	e005      	b.n	800425a <QActive_post_+0xa2>
            QS_onTestPost(sender, me, e, status); // QUTEst callback
            QF_CRIT_ENTRY();
        }
#endif // def Q_USTEST

        QF_CRIT_EXIT();
 800424e:	f7ff fbbf 	bl	80039d0 <QF_crit_exit_>

#if (QF_MAX_EPOOL > 0U)
        QF_gc(e); // recycle the event to avoid a leak
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	0018      	movs	r0, r3
 8004256:	f000 f8dd 	bl	8004414 <QF_gc>
#endif // (QF_MAX_EPOOL > 0U)
    }

    return status;
 800425a:	2317      	movs	r3, #23
 800425c:	18fb      	adds	r3, r7, r3
 800425e:	781b      	ldrb	r3, [r3, #0]
}
 8004260:	0018      	movs	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	b006      	add	sp, #24
 8004266:	bd80      	pop	{r7, pc}
 8004268:	080075fc 	.word	0x080075fc
 800426c:	0000ffff 	.word	0x0000ffff

08004270 <QActive_get_>:
    QF_CRIT_EXIT();
}

//............................................................................
//! @private @memberof QActive
QEvt const * QActive_get_(QActive * const me) {
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004278:	f7ff fb9a 	bl	80039b0 <QF_crit_entry_>
    // wait for event to arrive directly (depends on QP port)
    // NOTE: might use assertion-IDs 400-409
    QACTIVE_EQUEUE_WAIT_(me);

    // always remove event from the front
    QEvt const * const e = me->eQueue.frontEvt;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	695b      	ldr	r3, [r3, #20]
 8004280:	613b      	str	r3, [r7, #16]

    // the queue must NOT be empty
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d106      	bne.n	8004296 <QActive_get_+0x26>
 8004288:	239b      	movs	r3, #155	@ 0x9b
 800428a:	005a      	lsls	r2, r3, #1
 800428c:	4b2f      	ldr	r3, [pc, #188]	@ (800434c <QActive_get_+0xdc>)
 800428e:	0011      	movs	r1, r2
 8004290:	0018      	movs	r0, r3
 8004292:	f7fc f87b 	bl	800038c <Q_onError>

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8004296:	210f      	movs	r1, #15
 8004298:	187b      	adds	r3, r7, r1
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	7fd2      	ldrb	r2, [r2, #31]
 800429e:	701a      	strb	r2, [r3, #0]

    ++nFree; // one more free event in the queue
 80042a0:	187b      	adds	r3, r7, r1
 80042a2:	187a      	adds	r2, r7, r1
 80042a4:	7812      	ldrb	r2, [r2, #0]
 80042a6:	3201      	adds	r2, #1
 80042a8:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the # free
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	187a      	adds	r2, r7, r1
 80042ae:	7812      	ldrb	r2, [r2, #0]
 80042b0:	77da      	strb	r2, [r3, #31]

    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	7f1b      	ldrb	r3, [r3, #28]
 80042b6:	187a      	adds	r2, r7, r1
 80042b8:	7812      	ldrb	r2, [r2, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d82d      	bhi.n	800431a <QActive_get_+0xaa>

        // remove event from the tail
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 80042be:	2117      	movs	r1, #23
 80042c0:	187b      	adds	r3, r7, r1
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	7f92      	ldrb	r2, [r2, #30]
 80042c6:	701a      	strb	r2, [r3, #0]

        QEvt const * const frontEvt = me->eQueue.ring[tail];
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	699a      	ldr	r2, [r3, #24]
 80042cc:	187b      	adds	r3, r7, r1
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	18d3      	adds	r3, r2, r3
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	60bb      	str	r3, [r7, #8]

        // the event queue must not be empty (frontEvt != NULL)
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d106      	bne.n	80042ec <QActive_get_+0x7c>
 80042de:	23af      	movs	r3, #175	@ 0xaf
 80042e0:	005a      	lsls	r2, r3, #1
 80042e2:	4b1a      	ldr	r3, [pc, #104]	@ (800434c <QActive_get_+0xdc>)
 80042e4:	0011      	movs	r1, r2
 80042e6:	0018      	movs	r0, r3
 80042e8:	f7fc f850 	bl	800038c <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
            QS_EQC_PRE(nFree);   // # free entries
        QS_END_PRE()

        me->eQueue.frontEvt = frontEvt; // update the original
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	615a      	str	r2, [r3, #20]
        if (tail == 0U) { // need to wrap the tail?
 80042f2:	2217      	movs	r2, #23
 80042f4:	18bb      	adds	r3, r7, r2
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d103      	bne.n	8004304 <QActive_get_+0x94>
            tail = me->eQueue.end;
 80042fc:	18bb      	adds	r3, r7, r2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	7f12      	ldrb	r2, [r2, #28]
 8004302:	701a      	strb	r2, [r3, #0]
        }
        --tail; // advance the tail (counter-clockwise)
 8004304:	2117      	movs	r1, #23
 8004306:	187b      	adds	r3, r7, r1
 8004308:	187a      	adds	r2, r7, r1
 800430a:	7812      	ldrb	r2, [r2, #0]
 800430c:	3a01      	subs	r2, #1
 800430e:	701a      	strb	r2, [r3, #0]
        me->eQueue.tail = tail; // update the original
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	187a      	adds	r2, r7, r1
 8004314:	7812      	ldrb	r2, [r2, #0]
 8004316:	779a      	strb	r2, [r3, #30]
 8004318:	e011      	b.n	800433e <QActive_get_+0xce>
    }
    else {
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	615a      	str	r2, [r3, #20]

        // all entries in the queue must be free (+1 for fronEvt)
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 8004320:	230f      	movs	r3, #15
 8004322:	18fb      	adds	r3, r7, r3
 8004324:	781a      	ldrb	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	7f1b      	ldrb	r3, [r3, #28]
 800432a:	3301      	adds	r3, #1
 800432c:	429a      	cmp	r2, r3
 800432e:	d006      	beq.n	800433e <QActive_get_+0xce>
 8004330:	23b4      	movs	r3, #180	@ 0xb4
 8004332:	005a      	lsls	r2, r3, #1
 8004334:	4b05      	ldr	r3, [pc, #20]	@ (800434c <QActive_get_+0xdc>)
 8004336:	0011      	movs	r1, r2
 8004338:	0018      	movs	r0, r3
 800433a:	f7fc f827 	bl	800038c <Q_onError>
            QS_OBJ_PRE(me);      // this active object
            QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 800433e:	f7ff fb47 	bl	80039d0 <QF_crit_exit_>

    return e;
 8004342:	693b      	ldr	r3, [r7, #16]
}
 8004344:	0018      	movs	r0, r3
 8004346:	46bd      	mov	sp, r7
 8004348:	b006      	add	sp, #24
 800434a:	bd80      	pop	{r7, pc}
 800434c:	080075fc 	.word	0x080075fc

08004350 <QActive_postFIFO_>:
//............................................................................
//! @private @memberof QActive
static void QActive_postFIFO_(QActive * const me,
    QEvt const * const e,
    void const * const sender)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b086      	sub	sp, #24
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 800435c:	2116      	movs	r1, #22
 800435e:	187b      	adds	r3, r7, r1
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	7fd2      	ldrb	r2, [r2, #31]
 8004364:	701a      	strb	r2, [r3, #0]

    --nFree; // one free entry just used up
 8004366:	187b      	adds	r3, r7, r1
 8004368:	187a      	adds	r2, r7, r1
 800436a:	7812      	ldrb	r2, [r2, #0]
 800436c:	3a01      	subs	r2, #1
 800436e:	701a      	strb	r2, [r3, #0]
    me->eQueue.nFree = nFree; // update the original
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	187a      	adds	r2, r7, r1
 8004374:	7812      	ldrb	r2, [r2, #0]
 8004376:	77da      	strb	r2, [r3, #31]
    if (me->eQueue.nMin > nFree) {
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2220      	movs	r2, #32
 800437c:	5c9b      	ldrb	r3, [r3, r2]
 800437e:	187a      	adds	r2, r7, r1
 8004380:	7812      	ldrb	r2, [r2, #0]
 8004382:	429a      	cmp	r2, r3
 8004384:	d204      	bcs.n	8004390 <QActive_postFIFO_+0x40>
        me->eQueue.nMin = nFree; // update minimum so far
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	187a      	adds	r2, r7, r1
 800438a:	2120      	movs	r1, #32
 800438c:	7812      	ldrb	r2, [r2, #0]
 800438e:	545a      	strb	r2, [r3, r1]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d117      	bne.n	80043c8 <QActive_postFIFO_+0x78>
        me->eQueue.frontEvt = e; // deliver event directly
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	615a      	str	r2, [r3, #20]
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	7b1b      	ldrb	r3, [r3, #12]
 80043a2:	001a      	movs	r2, r3
 80043a4:	4b1a      	ldr	r3, [pc, #104]	@ (8004410 <QActive_postFIFO_+0xc0>)
 80043a6:	0011      	movs	r1, r2
 80043a8:	0018      	movs	r0, r3
 80043aa:	f000 f9d1 	bl	8004750 <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 80043ae:	f3ef 8305 	mrs	r3, IPSR
 80043b2:	613b      	str	r3, [r7, #16]
    return regIPSR;
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d125      	bne.n	8004406 <QActive_postFIFO_+0xb6>
 80043ba:	f000 fbad 	bl	8004b18 <QK_sched_>
 80043be:	1e03      	subs	r3, r0, #0
 80043c0:	d021      	beq.n	8004406 <QActive_postFIFO_+0xb6>
 80043c2:	f000 fc21 	bl	8004c08 <QK_activate_>
        }
        --head; // advance the head (counter-clockwise)

        me->eQueue.head = head; // update the original
    }
}
 80043c6:	e01e      	b.n	8004406 <QActive_postFIFO_+0xb6>
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 80043c8:	2117      	movs	r1, #23
 80043ca:	187b      	adds	r3, r7, r1
 80043cc:	68fa      	ldr	r2, [r7, #12]
 80043ce:	7f52      	ldrb	r2, [r2, #29]
 80043d0:	701a      	strb	r2, [r3, #0]
        me->eQueue.ring[head] = e; // insert e into buffer
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	699a      	ldr	r2, [r3, #24]
 80043d6:	187b      	adds	r3, r7, r1
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	18d3      	adds	r3, r2, r3
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	601a      	str	r2, [r3, #0]
        if (head == 0U) { // need to wrap the head?
 80043e2:	187b      	adds	r3, r7, r1
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d103      	bne.n	80043f2 <QActive_postFIFO_+0xa2>
            head = me->eQueue.end;
 80043ea:	187b      	adds	r3, r7, r1
 80043ec:	68fa      	ldr	r2, [r7, #12]
 80043ee:	7f12      	ldrb	r2, [r2, #28]
 80043f0:	701a      	strb	r2, [r3, #0]
        --head; // advance the head (counter-clockwise)
 80043f2:	2117      	movs	r1, #23
 80043f4:	187b      	adds	r3, r7, r1
 80043f6:	187a      	adds	r2, r7, r1
 80043f8:	7812      	ldrb	r2, [r2, #0]
 80043fa:	3a01      	subs	r2, #1
 80043fc:	701a      	strb	r2, [r3, #0]
        me->eQueue.head = head; // update the original
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	187a      	adds	r2, r7, r1
 8004402:	7812      	ldrb	r2, [r2, #0]
 8004404:	775a      	strb	r2, [r3, #29]
}
 8004406:	46c0      	nop			@ (mov r8, r8)
 8004408:	46bd      	mov	sp, r7
 800440a:	b006      	add	sp, #24
 800440c:	bd80      	pop	{r7, pc}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	20000518 	.word	0x20000518

08004414 <QF_gc>:
    return e;
}

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800441c:	f7ff fac8 	bl	80039b0 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d106      	bne.n	8004434 <QF_gc+0x20>
 8004426:	23af      	movs	r3, #175	@ 0xaf
 8004428:	009a      	lsls	r2, r3, #2
 800442a:	4b28      	ldr	r3, [pc, #160]	@ (80044cc <QF_gc+0xb8>)
 800442c:	0011      	movs	r1, r2
 800442e:	0018      	movs	r0, r3
 8004430:	f7fb ffac 	bl	800038c <Q_onError>

    uint8_t const poolNum = (uint8_t)e->poolNum_;
 8004434:	210f      	movs	r1, #15
 8004436:	187b      	adds	r3, r7, r1
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	7892      	ldrb	r2, [r2, #2]
 800443c:	701a      	strb	r2, [r3, #0]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 800443e:	187b      	adds	r3, r7, r1
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d03b      	beq.n	80044be <QF_gc+0xaa>

        if (e->refCtr_ > 1U) { // isn't this the last reference?
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	78db      	ldrb	r3, [r3, #3]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d906      	bls.n	800445c <QF_gc+0x48>
                QS_TIME_PRE();       // timestamp
                QS_SIG_PRE(e->sig);  // the signal of the event
                QS_2U8_PRE(poolNum, e->refCtr_);
            QS_END_PRE()

            QEvt_refCtr_dec_(e); // decrement the ref counter
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	0018      	movs	r0, r3
 8004452:	f7ff fea1 	bl	8004198 <QEvt_refCtr_dec_>

            QF_CRIT_EXIT();
 8004456:	f7ff fabb 	bl	80039d0 <QF_crit_exit_>
        }
    }
    else {
        QF_CRIT_EXIT();
    }
}
 800445a:	e032      	b.n	80044c2 <QF_gc+0xae>
            uint8_t const maxPool = QF_priv_.maxPool_;
 800445c:	200e      	movs	r0, #14
 800445e:	183b      	adds	r3, r7, r0
 8004460:	4a1b      	ldr	r2, [pc, #108]	@ (80044d0 <QF_gc+0xbc>)
 8004462:	213c      	movs	r1, #60	@ 0x3c
 8004464:	5c52      	ldrb	r2, [r2, r1]
 8004466:	701a      	strb	r2, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8004468:	183b      	adds	r3, r7, r0
 800446a:	781b      	ldrb	r3, [r3, #0]
 800446c:	2b03      	cmp	r3, #3
 800446e:	d906      	bls.n	800447e <QF_gc+0x6a>
 8004470:	23b9      	movs	r3, #185	@ 0xb9
 8004472:	009a      	lsls	r2, r3, #2
 8004474:	4b15      	ldr	r3, [pc, #84]	@ (80044cc <QF_gc+0xb8>)
 8004476:	0011      	movs	r1, r2
 8004478:	0018      	movs	r0, r3
 800447a:	f7fb ff87 	bl	800038c <Q_onError>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 800447e:	230f      	movs	r3, #15
 8004480:	18fa      	adds	r2, r7, r3
 8004482:	230e      	movs	r3, #14
 8004484:	18fb      	adds	r3, r7, r3
 8004486:	7812      	ldrb	r2, [r2, #0]
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	429a      	cmp	r2, r3
 800448c:	d905      	bls.n	800449a <QF_gc+0x86>
 800448e:	4a11      	ldr	r2, [pc, #68]	@ (80044d4 <QF_gc+0xc0>)
 8004490:	4b0e      	ldr	r3, [pc, #56]	@ (80044cc <QF_gc+0xb8>)
 8004492:	0011      	movs	r1, r2
 8004494:	0018      	movs	r0, r3
 8004496:	f7fb ff79 	bl	800038c <Q_onError>
            QF_CRIT_EXIT();
 800449a:	f7ff fa99 	bl	80039d0 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 800449e:	230f      	movs	r3, #15
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	1e5a      	subs	r2, r3, #1
 80044a6:	0013      	movs	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	189b      	adds	r3, r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4a08      	ldr	r2, [pc, #32]	@ (80044d0 <QF_gc+0xbc>)
 80044b0:	189b      	adds	r3, r3, r2
 80044b2:	6879      	ldr	r1, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	0018      	movs	r0, r3
 80044b8:	f000 f80e 	bl	80044d8 <QMPool_put>
}
 80044bc:	e001      	b.n	80044c2 <QF_gc+0xae>
        QF_CRIT_EXIT();
 80044be:	f7ff fa87 	bl	80039d0 <QF_crit_exit_>
}
 80044c2:	46c0      	nop			@ (mov r8, r8)
 80044c4:	46bd      	mov	sp, r7
 80044c6:	b004      	add	sp, #16
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	46c0      	nop			@ (mov r8, r8)
 80044cc:	08007604 	.word	0x08007604
 80044d0:	200004bc 	.word	0x200004bc
 80044d4:	000002ee 	.word	0x000002ee

080044d8 <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b088      	sub	sp, #32
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
#ifndef Q_SPY
    Q_UNUSED_PAR(qsId);
#endif

    void * * const pfb = (void * *)block; // ptr to free block
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	61fb      	str	r3, [r7, #28]

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80044e8:	f7ff fa62 	bl	80039b0 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d106      	bne.n	8004500 <QMPool_put+0x28>
 80044f2:	23c8      	movs	r3, #200	@ 0xc8
 80044f4:	005a      	lsls	r2, r3, #1
 80044f6:	4b29      	ldr	r3, [pc, #164]	@ (800459c <QMPool_put+0xc4>)
 80044f8:	0011      	movs	r1, r2
 80044fa:	0018      	movs	r0, r3
 80044fc:	f7fb ff46 	bl	800038c <Q_onError>

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	69fa      	ldr	r2, [r7, #28]
 8004506:	429a      	cmp	r2, r3
 8004508:	d304      	bcc.n	8004514 <QMPool_put+0x3c>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	69fa      	ldr	r2, [r7, #28]
 8004510:	429a      	cmp	r2, r3
 8004512:	d906      	bls.n	8004522 <QMPool_put+0x4a>
 8004514:	23cd      	movs	r3, #205	@ 0xcd
 8004516:	005a      	lsls	r2, r3, #1
 8004518:	4b20      	ldr	r3, [pc, #128]	@ (800459c <QMPool_put+0xc4>)
 800451a:	0011      	movs	r1, r2
 800451c:	0018      	movs	r0, r3
 800451e:	f7fb ff35 	bl	800038c <Q_onError>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	3304      	adds	r3, #4
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	429a      	cmp	r2, r3
 800452e:	d106      	bne.n	800453e <QMPool_put+0x66>
 8004530:	23d3      	movs	r3, #211	@ 0xd3
 8004532:	005a      	lsls	r2, r3, #1
 8004534:	4b19      	ldr	r3, [pc, #100]	@ (800459c <QMPool_put+0xc4>)
 8004536:	0011      	movs	r1, r2
 8004538:	0018      	movs	r0, r3
 800453a:	f7fb ff27 	bl	800038c <Q_onError>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	61bb      	str	r3, [r7, #24]
    QMPoolCtr nFree = me->nFree;
 8004544:	2116      	movs	r1, #22
 8004546:	187b      	adds	r3, r7, r1
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	8a12      	ldrh	r2, [r2, #16]
 800454c:	801a      	strh	r2, [r3, #0]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	89db      	ldrh	r3, [r3, #14]
 8004552:	187a      	adds	r2, r7, r1
 8004554:	8812      	ldrh	r2, [r2, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d306      	bcc.n	8004568 <QMPool_put+0x90>
 800455a:	23e1      	movs	r3, #225	@ 0xe1
 800455c:	005a      	lsls	r2, r3, #1
 800455e:	4b0f      	ldr	r3, [pc, #60]	@ (800459c <QMPool_put+0xc4>)
 8004560:	0011      	movs	r1, r2
 8004562:	0018      	movs	r0, r3
 8004564:	f7fb ff12 	bl	800038c <Q_onError>

    ++nFree; // one more free block in this pool
 8004568:	2116      	movs	r1, #22
 800456a:	187b      	adds	r3, r7, r1
 800456c:	187a      	adds	r2, r7, r1
 800456e:	8812      	ldrh	r2, [r2, #0]
 8004570:	3201      	adds	r2, #1
 8004572:	801a      	strh	r2, [r3, #0]

    me->freeHead = pfb; // set as new head of the free list
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	69fa      	ldr	r2, [r7, #28]
 8004578:	609a      	str	r2, [r3, #8]
    me->nFree    = nFree;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	187a      	adds	r2, r7, r1
 800457e:	8812      	ldrh	r2, [r2, #0]
 8004580:	821a      	strh	r2, [r3, #16]
    pfb[0]       = freeHead; // link into the list
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	601a      	str	r2, [r3, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	3304      	adds	r3, #4
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	601a      	str	r2, [r3, #0]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 8004590:	f7ff fa1e 	bl	80039d0 <QF_crit_exit_>
}
 8004594:	46c0      	nop			@ (mov r8, r8)
 8004596:	46bd      	mov	sp, r7
 8004598:	b008      	add	sp, #32
 800459a:	bd80      	pop	{r7, pc}
 800459c:	0800760c 	.word	0x0800760c

080045a0 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b082      	sub	sp, #8
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
 80045a8:	6039      	str	r1, [r7, #0]
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 80045aa:	683a      	ldr	r2, [r7, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	0011      	movs	r1, r2
 80045b0:	0018      	movs	r0, r3
 80045b2:	f7ff fa7f 	bl	8003ab4 <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a02      	ldr	r2, [pc, #8]	@ (80045c4 <QActive_ctor+0x24>)
 80045ba:	601a      	str	r2, [r3, #0]
}
 80045bc:	46c0      	nop			@ (mov r8, r8)
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	0800761c 	.word	0x0800761c

080045c8 <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80045d0:	f7ff f9ee 	bl	80039b0 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	7b5b      	ldrb	r3, [r3, #13]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d103      	bne.n	80045e4 <QActive_register_+0x1c>
        me->pthre = me->prio; // apply the default
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	7b1a      	ldrb	r2, [r3, #12]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	735a      	strb	r2, [r3, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	7b1b      	ldrb	r3, [r3, #12]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d003      	beq.n	80045f4 <QActive_register_+0x2c>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	7b1b      	ldrb	r3, [r3, #12]
 80045f0:	2b20      	cmp	r3, #32
 80045f2:	d904      	bls.n	80045fe <QActive_register_+0x36>
 80045f4:	4b47      	ldr	r3, [pc, #284]	@ (8004714 <QActive_register_+0x14c>)
 80045f6:	2164      	movs	r1, #100	@ 0x64
 80045f8:	0018      	movs	r0, r3
 80045fa:	f7fb fec7 	bl	800038c <Q_onError>

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	7b1b      	ldrb	r3, [r3, #12]
 8004602:	001a      	movs	r2, r3
 8004604:	4b44      	ldr	r3, [pc, #272]	@ (8004718 <QActive_register_+0x150>)
 8004606:	0092      	lsls	r2, r2, #2
 8004608:	58d3      	ldr	r3, [r2, r3]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d004      	beq.n	8004618 <QActive_register_+0x50>
 800460e:	4b41      	ldr	r3, [pc, #260]	@ (8004714 <QActive_register_+0x14c>)
 8004610:	216e      	movs	r1, #110	@ 0x6e
 8004612:	0018      	movs	r0, r3
 8004614:	f7fb feba 	bl	800038c <Q_onError>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	7b1a      	ldrb	r2, [r3, #12]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	7b5b      	ldrb	r3, [r3, #13]
 8004620:	429a      	cmp	r2, r3
 8004622:	d904      	bls.n	800462e <QActive_register_+0x66>
 8004624:	4b3b      	ldr	r3, [pc, #236]	@ (8004714 <QActive_register_+0x14c>)
 8004626:	2182      	movs	r1, #130	@ 0x82
 8004628:	0018      	movs	r0, r3
 800462a:	f7fb feaf 	bl	800038c <Q_onError>

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
 800462e:	230f      	movs	r3, #15
 8004630:	18fb      	adds	r3, r7, r3
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	7b52      	ldrb	r2, [r2, #13]
 8004636:	701a      	strb	r2, [r3, #0]
    uint8_t next_thre = me->pthre;
 8004638:	230e      	movs	r3, #14
 800463a:	18fb      	adds	r3, r7, r3
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	7b52      	ldrb	r2, [r2, #13]
 8004640:	701a      	strb	r2, [r3, #0]

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	7b1a      	ldrb	r2, [r3, #12]
 8004646:	230d      	movs	r3, #13
 8004648:	18fb      	adds	r3, r7, r3
 800464a:	3a01      	subs	r2, #1
 800464c:	701a      	strb	r2, [r3, #0]
 800464e:	e017      	b.n	8004680 <QActive_register_+0xb8>
        if (QActive_registry_[p] != (QActive *)0) {
 8004650:	210d      	movs	r1, #13
 8004652:	187b      	adds	r3, r7, r1
 8004654:	781a      	ldrb	r2, [r3, #0]
 8004656:	4b30      	ldr	r3, [pc, #192]	@ (8004718 <QActive_register_+0x150>)
 8004658:	0092      	lsls	r2, r2, #2
 800465a:	58d3      	ldr	r3, [r2, r3]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d009      	beq.n	8004674 <QActive_register_+0xac>
            prev_thre = QActive_registry_[p]->pthre;
 8004660:	187b      	adds	r3, r7, r1
 8004662:	781a      	ldrb	r2, [r3, #0]
 8004664:	4b2c      	ldr	r3, [pc, #176]	@ (8004718 <QActive_register_+0x150>)
 8004666:	0092      	lsls	r2, r2, #2
 8004668:	58d2      	ldr	r2, [r2, r3]
 800466a:	230f      	movs	r3, #15
 800466c:	18fb      	adds	r3, r7, r3
 800466e:	7b52      	ldrb	r2, [r2, #13]
 8004670:	701a      	strb	r2, [r3, #0]
            break;
 8004672:	e00a      	b.n	800468a <QActive_register_+0xc2>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8004674:	220d      	movs	r2, #13
 8004676:	18bb      	adds	r3, r7, r2
 8004678:	18ba      	adds	r2, r7, r2
 800467a:	7812      	ldrb	r2, [r2, #0]
 800467c:	3a01      	subs	r2, #1
 800467e:	701a      	strb	r2, [r3, #0]
 8004680:	230d      	movs	r3, #13
 8004682:	18fb      	adds	r3, r7, r3
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1e2      	bne.n	8004650 <QActive_register_+0x88>
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	7b1a      	ldrb	r2, [r3, #12]
 800468e:	230c      	movs	r3, #12
 8004690:	18fb      	adds	r3, r7, r3
 8004692:	3201      	adds	r2, #1
 8004694:	701a      	strb	r2, [r3, #0]
 8004696:	e017      	b.n	80046c8 <QActive_register_+0x100>
        if (QActive_registry_[p] != (QActive *)0) {
 8004698:	210c      	movs	r1, #12
 800469a:	187b      	adds	r3, r7, r1
 800469c:	781a      	ldrb	r2, [r3, #0]
 800469e:	4b1e      	ldr	r3, [pc, #120]	@ (8004718 <QActive_register_+0x150>)
 80046a0:	0092      	lsls	r2, r2, #2
 80046a2:	58d3      	ldr	r3, [r2, r3]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d009      	beq.n	80046bc <QActive_register_+0xf4>
            next_thre = QActive_registry_[p]->pthre;
 80046a8:	187b      	adds	r3, r7, r1
 80046aa:	781a      	ldrb	r2, [r3, #0]
 80046ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004718 <QActive_register_+0x150>)
 80046ae:	0092      	lsls	r2, r2, #2
 80046b0:	58d2      	ldr	r2, [r2, r3]
 80046b2:	230e      	movs	r3, #14
 80046b4:	18fb      	adds	r3, r7, r3
 80046b6:	7b52      	ldrb	r2, [r2, #13]
 80046b8:	701a      	strb	r2, [r3, #0]
            break;
 80046ba:	e00a      	b.n	80046d2 <QActive_register_+0x10a>
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 80046bc:	220c      	movs	r2, #12
 80046be:	18bb      	adds	r3, r7, r2
 80046c0:	18ba      	adds	r2, r7, r2
 80046c2:	7812      	ldrb	r2, [r2, #0]
 80046c4:	3201      	adds	r2, #1
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	230c      	movs	r3, #12
 80046ca:	18fb      	adds	r3, r7, r3
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b20      	cmp	r3, #32
 80046d0:	d9e2      	bls.n	8004698 <QActive_register_+0xd0>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	7b5b      	ldrb	r3, [r3, #13]
 80046d6:	220f      	movs	r2, #15
 80046d8:	18ba      	adds	r2, r7, r2
 80046da:	7812      	ldrb	r2, [r2, #0]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d806      	bhi.n	80046ee <QActive_register_+0x126>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	7b5b      	ldrb	r3, [r3, #13]
 80046e4:	220e      	movs	r2, #14
 80046e6:	18ba      	adds	r2, r7, r2
 80046e8:	7812      	ldrb	r2, [r2, #0]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d204      	bcs.n	80046f8 <QActive_register_+0x130>
 80046ee:	4b09      	ldr	r3, [pc, #36]	@ (8004714 <QActive_register_+0x14c>)
 80046f0:	21a0      	movs	r1, #160	@ 0xa0
 80046f2:	0018      	movs	r0, r3
 80046f4:	f7fb fe4a 	bl	800038c <Q_onError>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	7b1b      	ldrb	r3, [r3, #12]
 80046fc:	001a      	movs	r2, r3
 80046fe:	4b06      	ldr	r3, [pc, #24]	@ (8004718 <QActive_register_+0x150>)
 8004700:	0092      	lsls	r2, r2, #2
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	50d1      	str	r1, [r2, r3]

    QF_CRIT_EXIT();
 8004706:	f7ff f963 	bl	80039d0 <QF_crit_exit_>
}
 800470a:	46c0      	nop			@ (mov r8, r8)
 800470c:	46bd      	mov	sp, r7
 800470e:	b004      	add	sp, #16
 8004710:	bd80      	pop	{r7, pc}
 8004712:	46c0      	nop			@ (mov r8, r8)
 8004714:	08007614 	.word	0x08007614
 8004718:	20000438 	.word	0x20000438

0800471c <QPSet_isEmpty>:
    me->bits1 = 0U; // clear bitmask for elements 33..64
#endif
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	425a      	negs	r2, r3
 800472a:	4153      	adcs	r3, r2
 800472c:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 800472e:	0018      	movs	r0, r3
 8004730:	46bd      	mov	sp, r7
 8004732:	b002      	add	sp, #8
 8004734:	bd80      	pop	{r7, pc}

08004736 <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
 8004736:	b580      	push	{r7, lr}
 8004738:	b082      	sub	sp, #8
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	1e5a      	subs	r2, r3, #1
 8004744:	4193      	sbcs	r3, r2
 8004746:	b2db      	uxtb	r3, r3
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 8004748:	0018      	movs	r0, r3
 800474a:	46bd      	mov	sp, r7
 800474c:	b002      	add	sp, #8
 800474e:	bd80      	pop	{r7, pc}

08004750 <QPSet_insert>:
        : ((me->bits1 & ((QPSetBits)1U << (n - 33U))) != 0U);
#endif
}
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	3b01      	subs	r3, #1
 8004762:	2101      	movs	r1, #1
 8004764:	4099      	lsls	r1, r3
 8004766:	000b      	movs	r3, r1
 8004768:	431a      	orrs	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	601a      	str	r2, [r3, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 800476e:	46c0      	nop			@ (mov r8, r8)
 8004770:	46bd      	mov	sp, r7
 8004772:	b002      	add	sp, #8
 8004774:	bd80      	pop	{r7, pc}

08004776 <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
 8004776:	b580      	push	{r7, lr}
 8004778:	b082      	sub	sp, #8
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
 800477e:	6039      	str	r1, [r7, #0]
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	683a      	ldr	r2, [r7, #0]
 8004786:	3a01      	subs	r2, #1
 8004788:	2101      	movs	r1, #1
 800478a:	4091      	lsls	r1, r2
 800478c:	000a      	movs	r2, r1
 800478e:	43d2      	mvns	r2, r2
 8004790:	401a      	ands	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	601a      	str	r2, [r3, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 8004796:	46c0      	nop			@ (mov r8, r8)
 8004798:	46bd      	mov	sp, r7
 800479a:	b002      	add	sp, #8
 800479c:	bd80      	pop	{r7, pc}

0800479e <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 800479e:	b580      	push	{r7, lr}
 80047a0:	b082      	sub	sp, #8
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	0018      	movs	r0, r3
 80047ac:	f7ff f964 	bl	8003a78 <QF_qlog2>
 80047b0:	0003      	movs	r3, r0
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 80047b2:	0018      	movs	r0, r3
 80047b4:	46bd      	mov	sp, r7
 80047b6:	b002      	add	sp, #8
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	607a      	str	r2, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80047c8:	f7ff f8f2 	bl	80039b0 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2bfe      	cmp	r3, #254	@ 0xfe
 80047d0:	d904      	bls.n	80047dc <QEQueue_init+0x20>
 80047d2:	4b14      	ldr	r3, [pc, #80]	@ (8004824 <QEQueue_init+0x68>)
 80047d4:	210a      	movs	r1, #10
 80047d6:	0018      	movs	r0, r3
 80047d8:	f7fb fdd8 	bl	800038c <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	605a      	str	r2, [r3, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	b2da      	uxtb	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	721a      	strb	r2, [r3, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d005      	beq.n	8004802 <QEQueue_init+0x46>
        me->head = 0U; // head index: for removing events
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	725a      	strb	r2, [r3, #9]
        me->tail = 0U; // tail index: for inserting events
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	729a      	strb	r2, [r3, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	b2db      	uxtb	r3, r3
 8004806:	3301      	adds	r3, #1
 8004808:	b2da      	uxtb	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	72da      	strb	r2, [r3, #11]
    me->nMin     = me->nFree; // minimum so far
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	7ada      	ldrb	r2, [r3, #11]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	731a      	strb	r2, [r3, #12]

    QF_CRIT_EXIT();
 8004816:	f7ff f8db 	bl	80039d0 <QF_crit_exit_>
}
 800481a:	46c0      	nop			@ (mov r8, r8)
 800481c:	46bd      	mov	sp, r7
 800481e:	b004      	add	sp, #16
 8004820:	bd80      	pop	{r7, pc}
 8004822:	46c0      	nop			@ (mov r8, r8)
 8004824:	0800762c 	.word	0x0800762c

08004828 <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
 8004834:	603b      	str	r3, [r7, #0]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004836:	f7ff f8bb 	bl	80039b0 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d106      	bne.n	800484e <QTimeEvt_ctorX+0x26>
 8004840:	2396      	movs	r3, #150	@ 0x96
 8004842:	005a      	lsls	r2, r3, #1
 8004844:	4b18      	ldr	r3, [pc, #96]	@ (80048a8 <QTimeEvt_ctorX+0x80>)
 8004846:	0011      	movs	r1, r2
 8004848:	0018      	movs	r0, r3
 800484a:	f7fb fd9f 	bl	800038c <Q_onError>

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d006      	beq.n	8004862 <QTimeEvt_ctorX+0x3a>
 8004854:	239b      	movs	r3, #155	@ 0x9b
 8004856:	005a      	lsls	r2, r3, #1
 8004858:	4b13      	ldr	r3, [pc, #76]	@ (80048a8 <QTimeEvt_ctorX+0x80>)
 800485a:	0011      	movs	r1, r2
 800485c:	0018      	movs	r0, r3
 800485e:	f7fb fd95 	bl	800038c <Q_onError>
    QF_CRIT_EXIT();
 8004862:	f7ff f8b5 	bl	80039d0 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	0011      	movs	r1, r2
 800486c:	0018      	movs	r0, r3
 800486e:	f7ff fc63 	bl	8004138 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	70da      	strb	r2, [r3, #3]
    me->next     = (QTimeEvt *)0;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	609a      	str	r2, [r3, #8]
    me->act      = act; // might be NULL for a time-event head
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	60da      	str	r2, [r3, #12]
    me->ctr      = 0U;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	611a      	str	r2, [r3, #16]
    me->interval = 0U;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	615a      	str	r2, [r3, #20]
    me->tickRate = (uint8_t)tickRate;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	b2da      	uxtb	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	761a      	strb	r2, [r3, #24]
    me->flags    = 0U;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2200      	movs	r2, #0
 800489c:	765a      	strb	r2, [r3, #25]
}
 800489e:	46c0      	nop			@ (mov r8, r8)
 80048a0:	46bd      	mov	sp, r7
 80048a2:	b004      	add	sp, #16
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	46c0      	nop			@ (mov r8, r8)
 80048a8:	08007634 	.word	0x08007634

080048ac <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80048b8:	f7ff f87a 	bl	80039b0 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	617b      	str	r3, [r7, #20]
#endif

    uint8_t const tickRate = me->tickRate;
 80048c2:	2313      	movs	r3, #19
 80048c4:	18fb      	adds	r3, r7, r3
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	7e12      	ldrb	r2, [r2, #24]
 80048ca:	701a      	strb	r2, [r3, #0]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d106      	bne.n	80048e0 <QTimeEvt_armX+0x34>
 80048d2:	23dc      	movs	r3, #220	@ 0xdc
 80048d4:	005a      	lsls	r2, r3, #1
 80048d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004984 <QTimeEvt_armX+0xd8>)
 80048d8:	0011      	movs	r1, r2
 80048da:	0018      	movs	r0, r3
 80048dc:	f7fb fd56 	bl	800038c <Q_onError>

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d006      	beq.n	80048f4 <QTimeEvt_armX+0x48>
 80048e6:	23e1      	movs	r3, #225	@ 0xe1
 80048e8:	005a      	lsls	r2, r3, #1
 80048ea:	4b26      	ldr	r3, [pc, #152]	@ (8004984 <QTimeEvt_armX+0xd8>)
 80048ec:	0011      	movs	r1, r2
 80048ee:	0018      	movs	r0, r3
 80048f0:	f7fb fd4c 	bl	800038c <Q_onError>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d106      	bne.n	800490a <QTimeEvt_armX+0x5e>
 80048fc:	23e6      	movs	r3, #230	@ 0xe6
 80048fe:	005a      	lsls	r2, r3, #1
 8004900:	4b20      	ldr	r3, [pc, #128]	@ (8004984 <QTimeEvt_armX+0xd8>)
 8004902:	0011      	movs	r1, r2
 8004904:	0018      	movs	r0, r3
 8004906:	f7fb fd41 	bl	800038c <Q_onError>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 800490a:	2313      	movs	r3, #19
 800490c:	18fb      	adds	r3, r7, r3
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d006      	beq.n	8004922 <QTimeEvt_armX+0x76>
 8004914:	23eb      	movs	r3, #235	@ 0xeb
 8004916:	005a      	lsls	r2, r3, #1
 8004918:	4b1a      	ldr	r3, [pc, #104]	@ (8004984 <QTimeEvt_armX+0xd8>)
 800491a:	0011      	movs	r1, r2
 800491c:	0018      	movs	r0, r3
 800491e:	f7fb fd35 	bl	800038c <Q_onError>

    me->ctr = (QTimeEvtCtr)nTicks;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	611a      	str	r2, [r3, #16]
    me->interval = (QTimeEvtCtr)interval;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	615a      	str	r2, [r3, #20]

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	7e5b      	ldrb	r3, [r3, #25]
 8004932:	b25b      	sxtb	r3, r3
 8004934:	2b00      	cmp	r3, #0
 8004936:	db1f      	blt.n	8004978 <QTimeEvt_armX+0xcc>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	7e5b      	ldrb	r3, [r3, #25]
 800493c:	2280      	movs	r2, #128	@ 0x80
 800493e:	4252      	negs	r2, r2
 8004940:	4313      	orrs	r3, r2
 8004942:	b2da      	uxtb	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	765a      	strb	r2, [r3, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 8004948:	2013      	movs	r0, #19
 800494a:	183b      	adds	r3, r7, r0
 800494c:	781a      	ldrb	r2, [r3, #0]
 800494e:	490e      	ldr	r1, [pc, #56]	@ (8004988 <QTimeEvt_armX+0xdc>)
 8004950:	0013      	movs	r3, r2
 8004952:	00db      	lsls	r3, r3, #3
 8004954:	1a9b      	subs	r3, r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	18cb      	adds	r3, r1, r3
 800495a:	330c      	adds	r3, #12
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	609a      	str	r2, [r3, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 8004962:	183b      	adds	r3, r7, r0
 8004964:	781a      	ldrb	r2, [r3, #0]
 8004966:	4908      	ldr	r1, [pc, #32]	@ (8004988 <QTimeEvt_armX+0xdc>)
 8004968:	0013      	movs	r3, r2
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	1a9b      	subs	r3, r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	18cb      	adds	r3, r1, r3
 8004972:	330c      	adds	r3, #12
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	601a      	str	r2, [r3, #0]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 8004978:	f7ff f82a 	bl	80039d0 <QF_crit_exit_>
}
 800497c:	46c0      	nop			@ (mov r8, r8)
 800497e:	46bd      	mov	sp, r7
 8004980:	b006      	add	sp, #24
 8004982:	bd80      	pop	{r7, pc}
 8004984:	08007634 	.word	0x08007634
 8004988:	200004fc 	.word	0x200004fc

0800498c <QTimeEvt_tick_>:
//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_tick_(
    uint_fast8_t const tickRate,
    void const * const sender)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004996:	f7ff f80b 	bl	80039b0 <QF_crit_entry_>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d006      	beq.n	80049ae <QTimeEvt_tick_+0x22>
 80049a0:	23c8      	movs	r3, #200	@ 0xc8
 80049a2:	009a      	lsls	r2, r3, #2
 80049a4:	4b35      	ldr	r3, [pc, #212]	@ (8004a7c <QTimeEvt_tick_+0xf0>)
 80049a6:	0011      	movs	r1, r2
 80049a8:	0018      	movs	r0, r3
 80049aa:	f7fb fcef 	bl	800038c <Q_onError>

    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	0013      	movs	r3, r2
 80049b2:	00db      	lsls	r3, r3, #3
 80049b4:	1a9b      	subs	r3, r3, r2
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	4a31      	ldr	r2, [pc, #196]	@ (8004a80 <QTimeEvt_tick_+0xf4>)
 80049ba:	189b      	adds	r3, r3, r2
 80049bc:	617b      	str	r3, [r7, #20]
    QS_END_PRE()
#endif

    // scan the linked-list of time events at this tick rate...
    for (;;) {
        QTimeEvt *te = prev->next; // advance down the time evt. list
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	613b      	str	r3, [r7, #16]

        if (te == (QTimeEvt *)0) { // end of the list?
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d119      	bne.n	80049fe <QTimeEvt_tick_+0x72>
            // set 'te' to the the newly-armed linked list
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 80049ca:	492d      	ldr	r1, [pc, #180]	@ (8004a80 <QTimeEvt_tick_+0xf4>)
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	0013      	movs	r3, r2
 80049d0:	00db      	lsls	r3, r3, #3
 80049d2:	1a9b      	subs	r3, r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	18cb      	adds	r3, r1, r3
 80049d8:	330c      	adds	r3, #12
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	613b      	str	r3, [r7, #16]
            if (te == (void *)0) { // no newly-armed time events?
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d044      	beq.n	8004a6e <QTimeEvt_tick_+0xe2>
                break; // terminate the loop
            }

            prev->next = te;
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	609a      	str	r2, [r3, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 80049ea:	4925      	ldr	r1, [pc, #148]	@ (8004a80 <QTimeEvt_tick_+0xf4>)
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	0013      	movs	r3, r2
 80049f0:	00db      	lsls	r3, r3, #3
 80049f2:	1a9b      	subs	r3, r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	18cb      	adds	r3, r1, r3
 80049f8:	330c      	adds	r3, #12
 80049fa:	2200      	movs	r2, #0
 80049fc:	601a      	str	r2, [r3, #0]
        }

        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	60fb      	str	r3, [r7, #12]

        if (ctr == 0U) { // time event scheduled for removal?
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10d      	bne.n	8004a26 <QTimeEvt_tick_+0x9a>
            prev->next = te->next;
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	689a      	ldr	r2, [r3, #8]
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	609a      	str	r2, [r3, #8]

            // mark time event 'te' as NOT linked
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	7e5b      	ldrb	r3, [r3, #25]
 8004a16:	227f      	movs	r2, #127	@ 0x7f
 8004a18:	4013      	ands	r3, r2
 8004a1a:	b2da      	uxtb	r2, r3
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	765a      	strb	r2, [r3, #25]
            // do NOT advance the prev pointer
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004a20:	f7fe ffd6 	bl	80039d0 <QF_crit_exit_>
 8004a24:	e020      	b.n	8004a68 <QTimeEvt_tick_+0xdc>
        }
        else if (ctr == 1U) { // is time event about to expire?
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d113      	bne.n	8004a54 <QTimeEvt_tick_+0xc8>
            QActive * const act = (QActive *)te->act;
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	60bb      	str	r3, [r7, #8]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	6979      	ldr	r1, [r7, #20]
 8004a38:	6938      	ldr	r0, [r7, #16]
 8004a3a:	f000 f845 	bl	8004ac8 <QTimeEvt_expire_>
 8004a3e:	0003      	movs	r3, r0
 8004a40:	617b      	str	r3, [r7, #20]

                // QACTIVE_POST() asserts if the queue overflows
                QACTIVE_POST(act, &te->super, sender);
            }
#else // not QXK
            QF_CRIT_EXIT(); // exit crit. section before posting
 8004a42:	f7fe ffc5 	bl	80039d0 <QF_crit_exit_>

            // QACTIVE_POST() asserts if the queue overflows
            QACTIVE_POST(act, &te->super, sender);
 8004a46:	6939      	ldr	r1, [r7, #16]
 8004a48:	4a0e      	ldr	r2, [pc, #56]	@ (8004a84 <QTimeEvt_tick_+0xf8>)
 8004a4a:	68b8      	ldr	r0, [r7, #8]
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f7ff fbb3 	bl	80041b8 <QActive_post_>
 8004a52:	e009      	b.n	8004a68 <QTimeEvt_tick_+0xdc>
#endif
        }
        else { // time event keeps timing out
            --ctr; // decrement the tick counter
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	60fb      	str	r3, [r7, #12]
            te->ctr = ctr; // update the member original
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	611a      	str	r2, [r3, #16]

            prev = te; // advance to this time event
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	617b      	str	r3, [r7, #20]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 8004a64:	f7fe ffb4 	bl	80039d0 <QF_crit_exit_>
        }
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 8004a68:	f7fe ffa2 	bl	80039b0 <QF_crit_entry_>
    for (;;) {
 8004a6c:	e7a7      	b.n	80049be <QTimeEvt_tick_+0x32>
                break; // terminate the loop
 8004a6e:	46c0      	nop			@ (mov r8, r8)
    }
    QF_CRIT_EXIT();
 8004a70:	f7fe ffae 	bl	80039d0 <QF_crit_exit_>
}
 8004a74:	46c0      	nop			@ (mov r8, r8)
 8004a76:	46bd      	mov	sp, r7
 8004a78:	b006      	add	sp, #24
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	08007634 	.word	0x08007634
 8004a80:	200004fc 	.word	0x200004fc
 8004a84:	0000ffff 	.word	0x0000ffff

08004a88 <QTimeEvt_init>:
    return me->ctr;
}

//............................................................................
//! @static @private @memberof QTimeEvt
void QTimeEvt_init(void) {
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
    // call ctors for time event heads for all configured tick rates
    for (uint_fast8_t tickRate = 0U;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	607b      	str	r3, [r7, #4]
 8004a92:	e00e      	b.n	8004ab2 <QTimeEvt_init+0x2a>
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	0013      	movs	r3, r2
 8004a98:	00db      	lsls	r3, r3, #3
 8004a9a:	1a9b      	subs	r3, r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4a09      	ldr	r2, [pc, #36]	@ (8004ac4 <QTimeEvt_init+0x3c>)
 8004aa0:	1898      	adds	r0, r3, r2
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2204      	movs	r2, #4
 8004aa6:	2100      	movs	r1, #0
 8004aa8:	f7ff febe 	bl	8004828 <QTimeEvt_ctorX>
         ++tickRate)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	607b      	str	r3, [r7, #4]
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0ed      	beq.n	8004a94 <QTimeEvt_init+0xc>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 8004ab8:	46c0      	nop			@ (mov r8, r8)
 8004aba:	46c0      	nop			@ (mov r8, r8)
 8004abc:	46bd      	mov	sp, r7
 8004abe:	b002      	add	sp, #8
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	46c0      	nop			@ (mov r8, r8)
 8004ac4:	200004fc 	.word	0x200004fc

08004ac8 <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
 8004ad4:	603b      	str	r3, [r7, #0]
#ifndef Q_SPY
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	617b      	str	r3, [r7, #20]
    if (me->interval != 0U) { // periodic time evt?
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d006      	beq.n	8004af0 <QTimeEvt_expire_+0x28>
        me->ctr = me->interval; // rearm the time event
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	695a      	ldr	r2, [r3, #20]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	611a      	str	r2, [r3, #16]
        prev = me; // advance to this time event
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	617b      	str	r3, [r7, #20]
 8004aee:	e00d      	b.n	8004b0c <QTimeEvt_expire_+0x44>
    }
    else { // one-shot time event: automatically disarm
        me->ctr = 0U;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2200      	movs	r2, #0
 8004af4:	611a      	str	r2, [r3, #16]
        prev->next = me->next;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	609a      	str	r2, [r3, #8]

        // mark this time event as NOT linked
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	7e5b      	ldrb	r3, [r3, #25]
 8004b02:	227f      	movs	r2, #127	@ 0x7f
 8004b04:	4013      	ands	r3, r2
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	765a      	strb	r2, [r3, #25]
        QS_SIG_PRE(me->super.sig);// signal of this time event
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
 8004b0c:	697b      	ldr	r3, [r7, #20]
}
 8004b0e:	0018      	movs	r0, r3
 8004b10:	46bd      	mov	sp, r7
 8004b12:	b006      	add	sp, #24
 8004b14:	bd80      	pop	{r7, pc}
	...

08004b18 <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
 8004b1e:	1dfb      	adds	r3, r7, #7
 8004b20:	2200      	movs	r2, #0
 8004b22:	701a      	strb	r2, [r3, #0]
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8004b24:	4b15      	ldr	r3, [pc, #84]	@ (8004b7c <QK_sched_+0x64>)
 8004b26:	0018      	movs	r0, r3
 8004b28:	f7ff fe05 	bl	8004736 <QPSet_notEmpty>
 8004b2c:	1e03      	subs	r3, r0, #0
 8004b2e:	d01e      	beq.n	8004b6e <QK_sched_+0x56>
        // find the highest-prio AO with non-empty event queue
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004b30:	4b12      	ldr	r3, [pc, #72]	@ (8004b7c <QK_sched_+0x64>)
 8004b32:	0018      	movs	r0, r3
 8004b34:	f7ff fe33 	bl	800479e <QPSet_findMax>
 8004b38:	0002      	movs	r2, r0
 8004b3a:	1dfb      	adds	r3, r7, #7
 8004b3c:	701a      	strb	r2, [r3, #0]

        // is the AO's prio. below the active preemption-threshold?
        if (p <= QK_priv_.actThre) {
 8004b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b7c <QK_sched_+0x64>)
 8004b40:	799b      	ldrb	r3, [r3, #6]
 8004b42:	1dfa      	adds	r2, r7, #7
 8004b44:	7812      	ldrb	r2, [r2, #0]
 8004b46:	429a      	cmp	r2, r3
 8004b48:	d803      	bhi.n	8004b52 <QK_sched_+0x3a>
            p = 0U; // no activation needed
 8004b4a:	1dfb      	adds	r3, r7, #7
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	701a      	strb	r2, [r3, #0]
 8004b50:	e00d      	b.n	8004b6e <QK_sched_+0x56>
        }
        else {
            // is the AO's prio. below the lock-ceiling?
            if (p <= QK_priv_.lockCeil) {
 8004b52:	4b0a      	ldr	r3, [pc, #40]	@ (8004b7c <QK_sched_+0x64>)
 8004b54:	79db      	ldrb	r3, [r3, #7]
 8004b56:	1dfa      	adds	r2, r7, #7
 8004b58:	7812      	ldrb	r2, [r2, #0]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d803      	bhi.n	8004b66 <QK_sched_+0x4e>
                p = 0U; // no activation needed
 8004b5e:	1dfb      	adds	r3, r7, #7
 8004b60:	2200      	movs	r2, #0
 8004b62:	701a      	strb	r2, [r3, #0]
 8004b64:	e003      	b.n	8004b6e <QK_sched_+0x56>
            }
            else {
                QK_priv_.nextPrio = p; // next AO to run
 8004b66:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <QK_sched_+0x64>)
 8004b68:	1dfa      	adds	r2, r7, #7
 8004b6a:	7812      	ldrb	r2, [r2, #0]
 8004b6c:	715a      	strb	r2, [r3, #5]
            }
        }
    }

    return p; // the next priority or 0
 8004b6e:	1dfb      	adds	r3, r7, #7
 8004b70:	781b      	ldrb	r3, [r3, #0]
}
 8004b72:	0018      	movs	r0, r3
 8004b74:	46bd      	mov	sp, r7
 8004b76:	b002      	add	sp, #8
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	46c0      	nop			@ (mov r8, r8)
 8004b7c:	20000518 	.word	0x20000518

08004b80 <QK_sched_act_>:
//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_act_(
    QActive const * const act,
    uint_fast8_t const pthre_in)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
 8004b8a:	210f      	movs	r1, #15
 8004b8c:	187b      	adds	r3, r7, r1
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	7b12      	ldrb	r2, [r2, #12]
 8004b92:	701a      	strb	r2, [r3, #0]
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d106      	bne.n	8004baa <QK_sched_act_+0x2a>
        QPSet_remove(&QK_priv_.readySet, p);
 8004b9c:	187b      	adds	r3, r7, r1
 8004b9e:	781a      	ldrb	r2, [r3, #0]
 8004ba0:	4b18      	ldr	r3, [pc, #96]	@ (8004c04 <QK_sched_act_+0x84>)
 8004ba2:	0011      	movs	r1, r2
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	f7ff fde6 	bl	8004776 <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 8004baa:	4b16      	ldr	r3, [pc, #88]	@ (8004c04 <QK_sched_act_+0x84>)
 8004bac:	0018      	movs	r0, r3
 8004bae:	f7ff fdb5 	bl	800471c <QPSet_isEmpty>
 8004bb2:	1e03      	subs	r3, r0, #0
 8004bb4:	d004      	beq.n	8004bc0 <QK_sched_act_+0x40>
        p = 0U; // no activation needed
 8004bb6:	230f      	movs	r3, #15
 8004bb8:	18fb      	adds	r3, r7, r3
 8004bba:	2200      	movs	r2, #0
 8004bbc:	701a      	strb	r2, [r3, #0]
 8004bbe:	e01a      	b.n	8004bf6 <QK_sched_act_+0x76>
    }
    else {
        // find new highest-prio AO ready to run...
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004bc0:	4b10      	ldr	r3, [pc, #64]	@ (8004c04 <QK_sched_act_+0x84>)
 8004bc2:	0018      	movs	r0, r3
 8004bc4:	f7ff fdeb 	bl	800479e <QPSet_findMax>
 8004bc8:	0002      	movs	r2, r0
 8004bca:	210f      	movs	r1, #15
 8004bcc:	187b      	adds	r3, r7, r1
 8004bce:	701a      	strb	r2, [r3, #0]
        // NOTE: p is guaranteed to be <= QF_MAX_ACTIVE

        // is the new prio. below the initial preemption-threshold?
        if (p <= pthre_in) {
 8004bd0:	187b      	adds	r3, r7, r1
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d303      	bcc.n	8004be2 <QK_sched_act_+0x62>
            p = 0U; // no activation needed
 8004bda:	187b      	adds	r3, r7, r1
 8004bdc:	2200      	movs	r2, #0
 8004bde:	701a      	strb	r2, [r3, #0]
 8004be0:	e009      	b.n	8004bf6 <QK_sched_act_+0x76>
        }
        else {
            // is the AO's prio. below the lock preemption-threshold?
            if (p <= QK_priv_.lockCeil) {
 8004be2:	4b08      	ldr	r3, [pc, #32]	@ (8004c04 <QK_sched_act_+0x84>)
 8004be4:	79db      	ldrb	r3, [r3, #7]
 8004be6:	210f      	movs	r1, #15
 8004be8:	187a      	adds	r2, r7, r1
 8004bea:	7812      	ldrb	r2, [r2, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d802      	bhi.n	8004bf6 <QK_sched_act_+0x76>
                p = 0U; // no activation needed
 8004bf0:	187b      	adds	r3, r7, r1
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    return p;
 8004bf6:	230f      	movs	r3, #15
 8004bf8:	18fb      	adds	r3, r7, r3
 8004bfa:	781b      	ldrb	r3, [r3, #0]
}
 8004bfc:	0018      	movs	r0, r3
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	b004      	add	sp, #16
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	20000518 	.word	0x20000518

08004c08 <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 8004c08:	b5b0      	push	{r4, r5, r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8004c0e:	2315      	movs	r3, #21
 8004c10:	18fb      	adds	r3, r7, r3
 8004c12:	4a4e      	ldr	r2, [pc, #312]	@ (8004d4c <QK_activate_+0x144>)
 8004c14:	7912      	ldrb	r2, [r2, #4]
 8004c16:	701a      	strb	r2, [r3, #0]
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 8004c18:	2117      	movs	r1, #23
 8004c1a:	187b      	adds	r3, r7, r1
 8004c1c:	4a4b      	ldr	r2, [pc, #300]	@ (8004d4c <QK_activate_+0x144>)
 8004c1e:	7952      	ldrb	r2, [r2, #5]
 8004c20:	701a      	strb	r2, [r3, #0]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 8004c22:	000a      	movs	r2, r1
 8004c24:	18bb      	adds	r3, r7, r2
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d003      	beq.n	8004c34 <QK_activate_+0x2c>
 8004c2c:	18bb      	adds	r3, r7, r2
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b20      	cmp	r3, #32
 8004c32:	d906      	bls.n	8004c42 <QK_activate_+0x3a>
 8004c34:	2382      	movs	r3, #130	@ 0x82
 8004c36:	009a      	lsls	r2, r3, #2
 8004c38:	4b45      	ldr	r3, [pc, #276]	@ (8004d50 <QK_activate_+0x148>)
 8004c3a:	0011      	movs	r1, r2
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f7fb fba5 	bl	800038c <Q_onError>

    // the initial prio. must be lower than the activated AO's prio.
    Q_REQUIRE_INCRIT(530, prio_in < p);
 8004c42:	2315      	movs	r3, #21
 8004c44:	18fa      	adds	r2, r7, r3
 8004c46:	2317      	movs	r3, #23
 8004c48:	18fb      	adds	r3, r7, r3
 8004c4a:	7812      	ldrb	r2, [r2, #0]
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d305      	bcc.n	8004c5e <QK_activate_+0x56>
 8004c52:	4a40      	ldr	r2, [pc, #256]	@ (8004d54 <QK_activate_+0x14c>)
 8004c54:	4b3e      	ldr	r3, [pc, #248]	@ (8004d50 <QK_activate_+0x148>)
 8004c56:	0011      	movs	r1, r2
 8004c58:	0018      	movs	r0, r3
 8004c5a:	f7fb fb97 	bl	800038c <Q_onError>

#if (defined QF_ON_CONTEXT_SW) || (defined Q_SPY)
    uint8_t pprev = prio_in;
#endif // QF_ON_CONTEXT_SW || Q_SPY

    QK_priv_.nextPrio = 0U; // clear for the next time
 8004c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8004d4c <QK_activate_+0x144>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	715a      	strb	r2, [r3, #5]

    uint8_t pthre_in = 0U; // assume preempting the idle thread
 8004c64:	2316      	movs	r3, #22
 8004c66:	18fb      	adds	r3, r7, r3
 8004c68:	2200      	movs	r2, #0
 8004c6a:	701a      	strb	r2, [r3, #0]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 8004c6c:	2215      	movs	r2, #21
 8004c6e:	18bb      	adds	r3, r7, r2
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d014      	beq.n	8004ca0 <QK_activate_+0x98>
        QActive const * const a = QActive_registry_[prio_in];
 8004c76:	18bb      	adds	r3, r7, r2
 8004c78:	781a      	ldrb	r2, [r3, #0]
 8004c7a:	4b37      	ldr	r3, [pc, #220]	@ (8004d58 <QK_activate_+0x150>)
 8004c7c:	0092      	lsls	r2, r2, #2
 8004c7e:	58d3      	ldr	r3, [r2, r3]
 8004c80:	613b      	str	r3, [r7, #16]

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d106      	bne.n	8004c96 <QK_activate_+0x8e>
 8004c88:	2387      	movs	r3, #135	@ 0x87
 8004c8a:	009a      	lsls	r2, r3, #2
 8004c8c:	4b30      	ldr	r3, [pc, #192]	@ (8004d50 <QK_activate_+0x148>)
 8004c8e:	0011      	movs	r1, r2
 8004c90:	0018      	movs	r0, r3
 8004c92:	f7fb fb7b 	bl	800038c <Q_onError>

        pthre_in = a->pthre;
 8004c96:	2316      	movs	r3, #22
 8004c98:	18fb      	adds	r3, r7, r3
 8004c9a:	693a      	ldr	r2, [r7, #16]
 8004c9c:	7b52      	ldrb	r2, [r2, #13]
 8004c9e:	701a      	strb	r2, [r3, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 8004ca0:	2317      	movs	r3, #23
 8004ca2:	18fb      	adds	r3, r7, r3
 8004ca4:	781a      	ldrb	r2, [r3, #0]
 8004ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8004d58 <QK_activate_+0x150>)
 8004ca8:	0092      	lsls	r2, r2, #2
 8004caa:	58d3      	ldr	r3, [r2, r3]
 8004cac:	60fb      	str	r3, [r7, #12]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d105      	bne.n	8004cc0 <QK_activate_+0xb8>
 8004cb4:	4a29      	ldr	r2, [pc, #164]	@ (8004d5c <QK_activate_+0x154>)
 8004cb6:	4b26      	ldr	r3, [pc, #152]	@ (8004d50 <QK_activate_+0x148>)
 8004cb8:	0011      	movs	r1, r2
 8004cba:	0018      	movs	r0, r3
 8004cbc:	f7fb fb66 	bl	800038c <Q_onError>
        uint8_t const pthre = a->pthre;
 8004cc0:	210b      	movs	r1, #11
 8004cc2:	187b      	adds	r3, r7, r1
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	7b52      	ldrb	r2, [r2, #13]
 8004cc8:	701a      	strb	r2, [r3, #0]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 8004cca:	4b20      	ldr	r3, [pc, #128]	@ (8004d4c <QK_activate_+0x144>)
 8004ccc:	2417      	movs	r4, #23
 8004cce:	193a      	adds	r2, r7, r4
 8004cd0:	7812      	ldrb	r2, [r2, #0]
 8004cd2:	711a      	strb	r2, [r3, #4]
        QK_priv_.actThre = pthre;
 8004cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d4c <QK_activate_+0x144>)
 8004cd6:	187a      	adds	r2, r7, r1
 8004cd8:	7812      	ldrb	r2, [r2, #0]
 8004cda:	719a      	strb	r2, [r3, #6]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 8004cdc:	f7fe fe58 	bl	8003990 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	0018      	movs	r0, r3
 8004ce4:	f7ff fac4 	bl	8004270 <QActive_get_>
 8004ce8:	0003      	movs	r3, r0
 8004cea:	607b      	str	r3, [r7, #4]
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	68f8      	ldr	r0, [r7, #12]
 8004cf4:	193a      	adds	r2, r7, r4
 8004cf6:	7812      	ldrb	r2, [r2, #0]
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	0018      	movs	r0, r3
 8004d00:	f7ff fb88 	bl	8004414 <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 8004d04:	f7fe fe34 	bl	8003970 <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 8004d08:	2516      	movs	r5, #22
 8004d0a:	197b      	adds	r3, r7, r5
 8004d0c:	781a      	ldrb	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	0011      	movs	r1, r2
 8004d12:	0018      	movs	r0, r3
 8004d14:	f7ff ff34 	bl	8004b80 <QK_sched_act_>
 8004d18:	0002      	movs	r2, r0
 8004d1a:	193b      	adds	r3, r7, r4
 8004d1c:	701a      	strb	r2, [r3, #0]
 8004d1e:	0029      	movs	r1, r5
 8004d20:	187b      	adds	r3, r7, r1
 8004d22:	187a      	adds	r2, r7, r1
 8004d24:	7812      	ldrb	r2, [r2, #0]
 8004d26:	701a      	strb	r2, [r3, #0]

    } while (p != 0U);
 8004d28:	193b      	adds	r3, r7, r4
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1b7      	bne.n	8004ca0 <QK_activate_+0x98>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
 8004d30:	4b06      	ldr	r3, [pc, #24]	@ (8004d4c <QK_activate_+0x144>)
 8004d32:	2215      	movs	r2, #21
 8004d34:	18ba      	adds	r2, r7, r2
 8004d36:	7812      	ldrb	r2, [r2, #0]
 8004d38:	711a      	strb	r2, [r3, #4]
    QK_priv_.actThre = pthre_in;
 8004d3a:	4b04      	ldr	r3, [pc, #16]	@ (8004d4c <QK_activate_+0x144>)
 8004d3c:	187a      	adds	r2, r7, r1
 8004d3e:	7812      	ldrb	r2, [r2, #0]
 8004d40:	719a      	strb	r2, [r3, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 8004d42:	46c0      	nop			@ (mov r8, r8)
 8004d44:	46bd      	mov	sp, r7
 8004d46:	b006      	add	sp, #24
 8004d48:	bdb0      	pop	{r4, r5, r7, pc}
 8004d4a:	46c0      	nop			@ (mov r8, r8)
 8004d4c:	20000518 	.word	0x20000518
 8004d50:	0800763c 	.word	0x0800763c
 8004d54:	00000212 	.word	0x00000212
 8004d58:	20000438 	.word	0x20000438
 8004d5c:	0000023a 	.word	0x0000023a

08004d60 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004d64:	4b04      	ldr	r3, [pc, #16]	@ (8004d78 <QF_init+0x18>)
 8004d66:	2221      	movs	r2, #33	@ 0x21
 8004d68:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 8004d6a:	f7ff fe8d 	bl	8004a88 <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8004d6e:	f7fe fe3f 	bl	80039f0 <QK_init>
#endif
}
 8004d72:	46c0      	nop			@ (mov r8, r8)
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	20000518 	.word	0x20000518

08004d7c <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	af00      	add	r7, sp, #0
    QF_INT_DISABLE();
 8004d80:	f7fe fdf6 	bl	8003970 <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8004d84:	4b07      	ldr	r3, [pc, #28]	@ (8004da4 <QF_run+0x28>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8004d8a:	f7ff fec5 	bl	8004b18 <QK_sched_>
 8004d8e:	1e03      	subs	r3, r0, #0
 8004d90:	d001      	beq.n	8004d96 <QF_run+0x1a>
        QK_activate_();
 8004d92:	f7ff ff39 	bl	8004c08 <QK_activate_>
    }

    QF_INT_ENABLE();
 8004d96:	f7fe fdfb 	bl	8003990 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8004d9a:	f7fb fb57 	bl	800044c <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 8004d9e:	f7fb fb77 	bl	8000490 <QK_onIdle>
 8004da2:	e7fc      	b.n	8004d9e <QF_run+0x22>
 8004da4:	20000518 	.word	0x20000518

08004da8 <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	607a      	str	r2, [r7, #4]
 8004db2:	603b      	str	r3, [r7, #0]
 8004db4:	230a      	movs	r3, #10
 8004db6:	18fb      	adds	r3, r7, r3
 8004db8:	1c0a      	adds	r2, r1, #0
 8004dba:	801a      	strh	r2, [r3, #0]
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004dbc:	f7fe fdf8 	bl	80039b0 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d106      	bne.n	8004dd6 <QActive_start+0x2e>
 8004dc8:	23e1      	movs	r3, #225	@ 0xe1
 8004dca:	009a      	lsls	r2, r3, #2
 8004dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8004e48 <QActive_start+0xa0>)
 8004dce:	0011      	movs	r1, r2
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	f7fb fadb 	bl	800038c <Q_onError>

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d005      	beq.n	8004de8 <QActive_start+0x40>
 8004ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8004e4c <QActive_start+0xa4>)
 8004dde:	4b1a      	ldr	r3, [pc, #104]	@ (8004e48 <QActive_start+0xa0>)
 8004de0:	0011      	movs	r1, r2
 8004de2:	0018      	movs	r0, r3
 8004de4:	f7fb fad2 	bl	800038c <Q_onError>
    QF_CRIT_EXIT();
 8004de8:	f7fe fdf2 	bl	80039d0 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 8004dec:	210a      	movs	r1, #10
 8004dee:	187b      	adds	r3, r7, r1
 8004df0:	881b      	ldrh	r3, [r3, #0]
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	731a      	strb	r2, [r3, #12]
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
 8004df8:	187b      	adds	r3, r7, r1
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	0a1b      	lsrs	r3, r3, #8
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	735a      	strb	r2, [r3, #13]
    QActive_register_(me); // register this AO with the framework
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f7ff fbdd 	bl	80045c8 <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	3314      	adds	r3, #20
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	6879      	ldr	r1, [r7, #4]
 8004e16:	0018      	movs	r0, r3
 8004e18:	f7ff fcd0 	bl	80047bc <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	7b12      	ldrb	r2, [r2, #12]
 8004e28:	6a39      	ldr	r1, [r7, #32]
 8004e2a:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 8004e2c:	f7fe fdc0 	bl	80039b0 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 8004e30:	f7ff fe72 	bl	8004b18 <QK_sched_>
 8004e34:	1e03      	subs	r3, r0, #0
 8004e36:	d001      	beq.n	8004e3c <QActive_start+0x94>
        QK_activate_();
 8004e38:	f7ff fee6 	bl	8004c08 <QK_activate_>
    }
    QF_CRIT_EXIT();
 8004e3c:	f7fe fdc8 	bl	80039d0 <QF_crit_exit_>
}
 8004e40:	46c0      	nop			@ (mov r8, r8)
 8004e42:	46bd      	mov	sp, r7
 8004e44:	b004      	add	sp, #16
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	0800763c 	.word	0x0800763c
 8004e4c:	0000038e 	.word	0x0000038e

08004e50 <std>:
 8004e50:	2300      	movs	r3, #0
 8004e52:	b510      	push	{r4, lr}
 8004e54:	0004      	movs	r4, r0
 8004e56:	6003      	str	r3, [r0, #0]
 8004e58:	6043      	str	r3, [r0, #4]
 8004e5a:	6083      	str	r3, [r0, #8]
 8004e5c:	8181      	strh	r1, [r0, #12]
 8004e5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e60:	81c2      	strh	r2, [r0, #14]
 8004e62:	6103      	str	r3, [r0, #16]
 8004e64:	6143      	str	r3, [r0, #20]
 8004e66:	6183      	str	r3, [r0, #24]
 8004e68:	0019      	movs	r1, r3
 8004e6a:	2208      	movs	r2, #8
 8004e6c:	305c      	adds	r0, #92	@ 0x5c
 8004e6e:	f000 fa31 	bl	80052d4 <memset>
 8004e72:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea0 <std+0x50>)
 8004e74:	6224      	str	r4, [r4, #32]
 8004e76:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e78:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea4 <std+0x54>)
 8004e7a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea8 <std+0x58>)
 8004e7e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e80:	4b0a      	ldr	r3, [pc, #40]	@ (8004eac <std+0x5c>)
 8004e82:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e84:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb0 <std+0x60>)
 8004e86:	429c      	cmp	r4, r3
 8004e88:	d005      	beq.n	8004e96 <std+0x46>
 8004e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb4 <std+0x64>)
 8004e8c:	429c      	cmp	r4, r3
 8004e8e:	d002      	beq.n	8004e96 <std+0x46>
 8004e90:	4b09      	ldr	r3, [pc, #36]	@ (8004eb8 <std+0x68>)
 8004e92:	429c      	cmp	r4, r3
 8004e94:	d103      	bne.n	8004e9e <std+0x4e>
 8004e96:	0020      	movs	r0, r4
 8004e98:	3058      	adds	r0, #88	@ 0x58
 8004e9a:	f000 fa9b 	bl	80053d4 <__retarget_lock_init_recursive>
 8004e9e:	bd10      	pop	{r4, pc}
 8004ea0:	080050fd 	.word	0x080050fd
 8004ea4:	08005125 	.word	0x08005125
 8004ea8:	0800515d 	.word	0x0800515d
 8004eac:	08005189 	.word	0x08005189
 8004eb0:	20000524 	.word	0x20000524
 8004eb4:	2000058c 	.word	0x2000058c
 8004eb8:	200005f4 	.word	0x200005f4

08004ebc <stdio_exit_handler>:
 8004ebc:	b510      	push	{r4, lr}
 8004ebe:	4a03      	ldr	r2, [pc, #12]	@ (8004ecc <stdio_exit_handler+0x10>)
 8004ec0:	4903      	ldr	r1, [pc, #12]	@ (8004ed0 <stdio_exit_handler+0x14>)
 8004ec2:	4804      	ldr	r0, [pc, #16]	@ (8004ed4 <stdio_exit_handler+0x18>)
 8004ec4:	f000 f86c 	bl	8004fa0 <_fwalk_sglue>
 8004ec8:	bd10      	pop	{r4, pc}
 8004eca:	46c0      	nop			@ (mov r8, r8)
 8004ecc:	2000000c 	.word	0x2000000c
 8004ed0:	08005f2d 	.word	0x08005f2d
 8004ed4:	2000001c 	.word	0x2000001c

08004ed8 <cleanup_stdio>:
 8004ed8:	6841      	ldr	r1, [r0, #4]
 8004eda:	4b0b      	ldr	r3, [pc, #44]	@ (8004f08 <cleanup_stdio+0x30>)
 8004edc:	b510      	push	{r4, lr}
 8004ede:	0004      	movs	r4, r0
 8004ee0:	4299      	cmp	r1, r3
 8004ee2:	d001      	beq.n	8004ee8 <cleanup_stdio+0x10>
 8004ee4:	f001 f822 	bl	8005f2c <_fflush_r>
 8004ee8:	68a1      	ldr	r1, [r4, #8]
 8004eea:	4b08      	ldr	r3, [pc, #32]	@ (8004f0c <cleanup_stdio+0x34>)
 8004eec:	4299      	cmp	r1, r3
 8004eee:	d002      	beq.n	8004ef6 <cleanup_stdio+0x1e>
 8004ef0:	0020      	movs	r0, r4
 8004ef2:	f001 f81b 	bl	8005f2c <_fflush_r>
 8004ef6:	68e1      	ldr	r1, [r4, #12]
 8004ef8:	4b05      	ldr	r3, [pc, #20]	@ (8004f10 <cleanup_stdio+0x38>)
 8004efa:	4299      	cmp	r1, r3
 8004efc:	d002      	beq.n	8004f04 <cleanup_stdio+0x2c>
 8004efe:	0020      	movs	r0, r4
 8004f00:	f001 f814 	bl	8005f2c <_fflush_r>
 8004f04:	bd10      	pop	{r4, pc}
 8004f06:	46c0      	nop			@ (mov r8, r8)
 8004f08:	20000524 	.word	0x20000524
 8004f0c:	2000058c 	.word	0x2000058c
 8004f10:	200005f4 	.word	0x200005f4

08004f14 <global_stdio_init.part.0>:
 8004f14:	b510      	push	{r4, lr}
 8004f16:	4b09      	ldr	r3, [pc, #36]	@ (8004f3c <global_stdio_init.part.0+0x28>)
 8004f18:	4a09      	ldr	r2, [pc, #36]	@ (8004f40 <global_stdio_init.part.0+0x2c>)
 8004f1a:	2104      	movs	r1, #4
 8004f1c:	601a      	str	r2, [r3, #0]
 8004f1e:	4809      	ldr	r0, [pc, #36]	@ (8004f44 <global_stdio_init.part.0+0x30>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	f7ff ff95 	bl	8004e50 <std>
 8004f26:	2201      	movs	r2, #1
 8004f28:	2109      	movs	r1, #9
 8004f2a:	4807      	ldr	r0, [pc, #28]	@ (8004f48 <global_stdio_init.part.0+0x34>)
 8004f2c:	f7ff ff90 	bl	8004e50 <std>
 8004f30:	2202      	movs	r2, #2
 8004f32:	2112      	movs	r1, #18
 8004f34:	4805      	ldr	r0, [pc, #20]	@ (8004f4c <global_stdio_init.part.0+0x38>)
 8004f36:	f7ff ff8b 	bl	8004e50 <std>
 8004f3a:	bd10      	pop	{r4, pc}
 8004f3c:	2000065c 	.word	0x2000065c
 8004f40:	08004ebd 	.word	0x08004ebd
 8004f44:	20000524 	.word	0x20000524
 8004f48:	2000058c 	.word	0x2000058c
 8004f4c:	200005f4 	.word	0x200005f4

08004f50 <__sfp_lock_acquire>:
 8004f50:	b510      	push	{r4, lr}
 8004f52:	4802      	ldr	r0, [pc, #8]	@ (8004f5c <__sfp_lock_acquire+0xc>)
 8004f54:	f000 fa3f 	bl	80053d6 <__retarget_lock_acquire_recursive>
 8004f58:	bd10      	pop	{r4, pc}
 8004f5a:	46c0      	nop			@ (mov r8, r8)
 8004f5c:	20000665 	.word	0x20000665

08004f60 <__sfp_lock_release>:
 8004f60:	b510      	push	{r4, lr}
 8004f62:	4802      	ldr	r0, [pc, #8]	@ (8004f6c <__sfp_lock_release+0xc>)
 8004f64:	f000 fa38 	bl	80053d8 <__retarget_lock_release_recursive>
 8004f68:	bd10      	pop	{r4, pc}
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	20000665 	.word	0x20000665

08004f70 <__sinit>:
 8004f70:	b510      	push	{r4, lr}
 8004f72:	0004      	movs	r4, r0
 8004f74:	f7ff ffec 	bl	8004f50 <__sfp_lock_acquire>
 8004f78:	6a23      	ldr	r3, [r4, #32]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <__sinit+0x14>
 8004f7e:	f7ff ffef 	bl	8004f60 <__sfp_lock_release>
 8004f82:	bd10      	pop	{r4, pc}
 8004f84:	4b04      	ldr	r3, [pc, #16]	@ (8004f98 <__sinit+0x28>)
 8004f86:	6223      	str	r3, [r4, #32]
 8004f88:	4b04      	ldr	r3, [pc, #16]	@ (8004f9c <__sinit+0x2c>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1f6      	bne.n	8004f7e <__sinit+0xe>
 8004f90:	f7ff ffc0 	bl	8004f14 <global_stdio_init.part.0>
 8004f94:	e7f3      	b.n	8004f7e <__sinit+0xe>
 8004f96:	46c0      	nop			@ (mov r8, r8)
 8004f98:	08004ed9 	.word	0x08004ed9
 8004f9c:	2000065c 	.word	0x2000065c

08004fa0 <_fwalk_sglue>:
 8004fa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004fa2:	0014      	movs	r4, r2
 8004fa4:	2600      	movs	r6, #0
 8004fa6:	9000      	str	r0, [sp, #0]
 8004fa8:	9101      	str	r1, [sp, #4]
 8004faa:	68a5      	ldr	r5, [r4, #8]
 8004fac:	6867      	ldr	r7, [r4, #4]
 8004fae:	3f01      	subs	r7, #1
 8004fb0:	d504      	bpl.n	8004fbc <_fwalk_sglue+0x1c>
 8004fb2:	6824      	ldr	r4, [r4, #0]
 8004fb4:	2c00      	cmp	r4, #0
 8004fb6:	d1f8      	bne.n	8004faa <_fwalk_sglue+0xa>
 8004fb8:	0030      	movs	r0, r6
 8004fba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004fbc:	89ab      	ldrh	r3, [r5, #12]
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d908      	bls.n	8004fd4 <_fwalk_sglue+0x34>
 8004fc2:	220e      	movs	r2, #14
 8004fc4:	5eab      	ldrsh	r3, [r5, r2]
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	d004      	beq.n	8004fd4 <_fwalk_sglue+0x34>
 8004fca:	0029      	movs	r1, r5
 8004fcc:	9800      	ldr	r0, [sp, #0]
 8004fce:	9b01      	ldr	r3, [sp, #4]
 8004fd0:	4798      	blx	r3
 8004fd2:	4306      	orrs	r6, r0
 8004fd4:	3568      	adds	r5, #104	@ 0x68
 8004fd6:	e7ea      	b.n	8004fae <_fwalk_sglue+0xe>

08004fd8 <iprintf>:
 8004fd8:	b40f      	push	{r0, r1, r2, r3}
 8004fda:	b507      	push	{r0, r1, r2, lr}
 8004fdc:	4905      	ldr	r1, [pc, #20]	@ (8004ff4 <iprintf+0x1c>)
 8004fde:	ab04      	add	r3, sp, #16
 8004fe0:	6808      	ldr	r0, [r1, #0]
 8004fe2:	cb04      	ldmia	r3!, {r2}
 8004fe4:	6881      	ldr	r1, [r0, #8]
 8004fe6:	9301      	str	r3, [sp, #4]
 8004fe8:	f000 fc82 	bl	80058f0 <_vfiprintf_r>
 8004fec:	b003      	add	sp, #12
 8004fee:	bc08      	pop	{r3}
 8004ff0:	b004      	add	sp, #16
 8004ff2:	4718      	bx	r3
 8004ff4:	20000018 	.word	0x20000018

08004ff8 <_puts_r>:
 8004ff8:	6a03      	ldr	r3, [r0, #32]
 8004ffa:	b570      	push	{r4, r5, r6, lr}
 8004ffc:	0005      	movs	r5, r0
 8004ffe:	000e      	movs	r6, r1
 8005000:	6884      	ldr	r4, [r0, #8]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <_puts_r+0x12>
 8005006:	f7ff ffb3 	bl	8004f70 <__sinit>
 800500a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800500c:	07db      	lsls	r3, r3, #31
 800500e:	d405      	bmi.n	800501c <_puts_r+0x24>
 8005010:	89a3      	ldrh	r3, [r4, #12]
 8005012:	059b      	lsls	r3, r3, #22
 8005014:	d402      	bmi.n	800501c <_puts_r+0x24>
 8005016:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005018:	f000 f9dd 	bl	80053d6 <__retarget_lock_acquire_recursive>
 800501c:	89a3      	ldrh	r3, [r4, #12]
 800501e:	071b      	lsls	r3, r3, #28
 8005020:	d502      	bpl.n	8005028 <_puts_r+0x30>
 8005022:	6923      	ldr	r3, [r4, #16]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d11f      	bne.n	8005068 <_puts_r+0x70>
 8005028:	0021      	movs	r1, r4
 800502a:	0028      	movs	r0, r5
 800502c:	f000 f8f4 	bl	8005218 <__swsetup_r>
 8005030:	2800      	cmp	r0, #0
 8005032:	d019      	beq.n	8005068 <_puts_r+0x70>
 8005034:	2501      	movs	r5, #1
 8005036:	426d      	negs	r5, r5
 8005038:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800503a:	07db      	lsls	r3, r3, #31
 800503c:	d405      	bmi.n	800504a <_puts_r+0x52>
 800503e:	89a3      	ldrh	r3, [r4, #12]
 8005040:	059b      	lsls	r3, r3, #22
 8005042:	d402      	bmi.n	800504a <_puts_r+0x52>
 8005044:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005046:	f000 f9c7 	bl	80053d8 <__retarget_lock_release_recursive>
 800504a:	0028      	movs	r0, r5
 800504c:	bd70      	pop	{r4, r5, r6, pc}
 800504e:	3601      	adds	r6, #1
 8005050:	60a3      	str	r3, [r4, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	da04      	bge.n	8005060 <_puts_r+0x68>
 8005056:	69a2      	ldr	r2, [r4, #24]
 8005058:	429a      	cmp	r2, r3
 800505a:	dc16      	bgt.n	800508a <_puts_r+0x92>
 800505c:	290a      	cmp	r1, #10
 800505e:	d014      	beq.n	800508a <_puts_r+0x92>
 8005060:	6823      	ldr	r3, [r4, #0]
 8005062:	1c5a      	adds	r2, r3, #1
 8005064:	6022      	str	r2, [r4, #0]
 8005066:	7019      	strb	r1, [r3, #0]
 8005068:	68a3      	ldr	r3, [r4, #8]
 800506a:	7831      	ldrb	r1, [r6, #0]
 800506c:	3b01      	subs	r3, #1
 800506e:	2900      	cmp	r1, #0
 8005070:	d1ed      	bne.n	800504e <_puts_r+0x56>
 8005072:	60a3      	str	r3, [r4, #8]
 8005074:	2b00      	cmp	r3, #0
 8005076:	da0f      	bge.n	8005098 <_puts_r+0xa0>
 8005078:	0022      	movs	r2, r4
 800507a:	0028      	movs	r0, r5
 800507c:	310a      	adds	r1, #10
 800507e:	f000 f889 	bl	8005194 <__swbuf_r>
 8005082:	3001      	adds	r0, #1
 8005084:	d0d6      	beq.n	8005034 <_puts_r+0x3c>
 8005086:	250a      	movs	r5, #10
 8005088:	e7d6      	b.n	8005038 <_puts_r+0x40>
 800508a:	0022      	movs	r2, r4
 800508c:	0028      	movs	r0, r5
 800508e:	f000 f881 	bl	8005194 <__swbuf_r>
 8005092:	3001      	adds	r0, #1
 8005094:	d1e8      	bne.n	8005068 <_puts_r+0x70>
 8005096:	e7cd      	b.n	8005034 <_puts_r+0x3c>
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	6022      	str	r2, [r4, #0]
 800509e:	220a      	movs	r2, #10
 80050a0:	701a      	strb	r2, [r3, #0]
 80050a2:	e7f0      	b.n	8005086 <_puts_r+0x8e>

080050a4 <puts>:
 80050a4:	b510      	push	{r4, lr}
 80050a6:	4b03      	ldr	r3, [pc, #12]	@ (80050b4 <puts+0x10>)
 80050a8:	0001      	movs	r1, r0
 80050aa:	6818      	ldr	r0, [r3, #0]
 80050ac:	f7ff ffa4 	bl	8004ff8 <_puts_r>
 80050b0:	bd10      	pop	{r4, pc}
 80050b2:	46c0      	nop			@ (mov r8, r8)
 80050b4:	20000018 	.word	0x20000018

080050b8 <siprintf>:
 80050b8:	b40e      	push	{r1, r2, r3}
 80050ba:	b510      	push	{r4, lr}
 80050bc:	2400      	movs	r4, #0
 80050be:	490c      	ldr	r1, [pc, #48]	@ (80050f0 <siprintf+0x38>)
 80050c0:	b09d      	sub	sp, #116	@ 0x74
 80050c2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80050c4:	9002      	str	r0, [sp, #8]
 80050c6:	9006      	str	r0, [sp, #24]
 80050c8:	9107      	str	r1, [sp, #28]
 80050ca:	9104      	str	r1, [sp, #16]
 80050cc:	4809      	ldr	r0, [pc, #36]	@ (80050f4 <siprintf+0x3c>)
 80050ce:	490a      	ldr	r1, [pc, #40]	@ (80050f8 <siprintf+0x40>)
 80050d0:	cb04      	ldmia	r3!, {r2}
 80050d2:	9105      	str	r1, [sp, #20]
 80050d4:	6800      	ldr	r0, [r0, #0]
 80050d6:	a902      	add	r1, sp, #8
 80050d8:	9301      	str	r3, [sp, #4]
 80050da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80050dc:	f000 fae2 	bl	80056a4 <_svfiprintf_r>
 80050e0:	9b02      	ldr	r3, [sp, #8]
 80050e2:	701c      	strb	r4, [r3, #0]
 80050e4:	b01d      	add	sp, #116	@ 0x74
 80050e6:	bc10      	pop	{r4}
 80050e8:	bc08      	pop	{r3}
 80050ea:	b003      	add	sp, #12
 80050ec:	4718      	bx	r3
 80050ee:	46c0      	nop			@ (mov r8, r8)
 80050f0:	7fffffff 	.word	0x7fffffff
 80050f4:	20000018 	.word	0x20000018
 80050f8:	ffff0208 	.word	0xffff0208

080050fc <__sread>:
 80050fc:	b570      	push	{r4, r5, r6, lr}
 80050fe:	000c      	movs	r4, r1
 8005100:	250e      	movs	r5, #14
 8005102:	5f49      	ldrsh	r1, [r1, r5]
 8005104:	f000 f914 	bl	8005330 <_read_r>
 8005108:	2800      	cmp	r0, #0
 800510a:	db03      	blt.n	8005114 <__sread+0x18>
 800510c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800510e:	181b      	adds	r3, r3, r0
 8005110:	6563      	str	r3, [r4, #84]	@ 0x54
 8005112:	bd70      	pop	{r4, r5, r6, pc}
 8005114:	89a3      	ldrh	r3, [r4, #12]
 8005116:	4a02      	ldr	r2, [pc, #8]	@ (8005120 <__sread+0x24>)
 8005118:	4013      	ands	r3, r2
 800511a:	81a3      	strh	r3, [r4, #12]
 800511c:	e7f9      	b.n	8005112 <__sread+0x16>
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	ffffefff 	.word	0xffffefff

08005124 <__swrite>:
 8005124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005126:	001f      	movs	r7, r3
 8005128:	898b      	ldrh	r3, [r1, #12]
 800512a:	0005      	movs	r5, r0
 800512c:	000c      	movs	r4, r1
 800512e:	0016      	movs	r6, r2
 8005130:	05db      	lsls	r3, r3, #23
 8005132:	d505      	bpl.n	8005140 <__swrite+0x1c>
 8005134:	230e      	movs	r3, #14
 8005136:	5ec9      	ldrsh	r1, [r1, r3]
 8005138:	2200      	movs	r2, #0
 800513a:	2302      	movs	r3, #2
 800513c:	f000 f8e4 	bl	8005308 <_lseek_r>
 8005140:	89a3      	ldrh	r3, [r4, #12]
 8005142:	4a05      	ldr	r2, [pc, #20]	@ (8005158 <__swrite+0x34>)
 8005144:	0028      	movs	r0, r5
 8005146:	4013      	ands	r3, r2
 8005148:	81a3      	strh	r3, [r4, #12]
 800514a:	0032      	movs	r2, r6
 800514c:	230e      	movs	r3, #14
 800514e:	5ee1      	ldrsh	r1, [r4, r3]
 8005150:	003b      	movs	r3, r7
 8005152:	f000 f901 	bl	8005358 <_write_r>
 8005156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005158:	ffffefff 	.word	0xffffefff

0800515c <__sseek>:
 800515c:	b570      	push	{r4, r5, r6, lr}
 800515e:	000c      	movs	r4, r1
 8005160:	250e      	movs	r5, #14
 8005162:	5f49      	ldrsh	r1, [r1, r5]
 8005164:	f000 f8d0 	bl	8005308 <_lseek_r>
 8005168:	89a3      	ldrh	r3, [r4, #12]
 800516a:	1c42      	adds	r2, r0, #1
 800516c:	d103      	bne.n	8005176 <__sseek+0x1a>
 800516e:	4a05      	ldr	r2, [pc, #20]	@ (8005184 <__sseek+0x28>)
 8005170:	4013      	ands	r3, r2
 8005172:	81a3      	strh	r3, [r4, #12]
 8005174:	bd70      	pop	{r4, r5, r6, pc}
 8005176:	2280      	movs	r2, #128	@ 0x80
 8005178:	0152      	lsls	r2, r2, #5
 800517a:	4313      	orrs	r3, r2
 800517c:	81a3      	strh	r3, [r4, #12]
 800517e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005180:	e7f8      	b.n	8005174 <__sseek+0x18>
 8005182:	46c0      	nop			@ (mov r8, r8)
 8005184:	ffffefff 	.word	0xffffefff

08005188 <__sclose>:
 8005188:	b510      	push	{r4, lr}
 800518a:	230e      	movs	r3, #14
 800518c:	5ec9      	ldrsh	r1, [r1, r3]
 800518e:	f000 f8a9 	bl	80052e4 <_close_r>
 8005192:	bd10      	pop	{r4, pc}

08005194 <__swbuf_r>:
 8005194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005196:	0006      	movs	r6, r0
 8005198:	000d      	movs	r5, r1
 800519a:	0014      	movs	r4, r2
 800519c:	2800      	cmp	r0, #0
 800519e:	d004      	beq.n	80051aa <__swbuf_r+0x16>
 80051a0:	6a03      	ldr	r3, [r0, #32]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <__swbuf_r+0x16>
 80051a6:	f7ff fee3 	bl	8004f70 <__sinit>
 80051aa:	69a3      	ldr	r3, [r4, #24]
 80051ac:	60a3      	str	r3, [r4, #8]
 80051ae:	89a3      	ldrh	r3, [r4, #12]
 80051b0:	071b      	lsls	r3, r3, #28
 80051b2:	d502      	bpl.n	80051ba <__swbuf_r+0x26>
 80051b4:	6923      	ldr	r3, [r4, #16]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d109      	bne.n	80051ce <__swbuf_r+0x3a>
 80051ba:	0021      	movs	r1, r4
 80051bc:	0030      	movs	r0, r6
 80051be:	f000 f82b 	bl	8005218 <__swsetup_r>
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d003      	beq.n	80051ce <__swbuf_r+0x3a>
 80051c6:	2501      	movs	r5, #1
 80051c8:	426d      	negs	r5, r5
 80051ca:	0028      	movs	r0, r5
 80051cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051ce:	6923      	ldr	r3, [r4, #16]
 80051d0:	6820      	ldr	r0, [r4, #0]
 80051d2:	b2ef      	uxtb	r7, r5
 80051d4:	1ac0      	subs	r0, r0, r3
 80051d6:	6963      	ldr	r3, [r4, #20]
 80051d8:	b2ed      	uxtb	r5, r5
 80051da:	4283      	cmp	r3, r0
 80051dc:	dc05      	bgt.n	80051ea <__swbuf_r+0x56>
 80051de:	0021      	movs	r1, r4
 80051e0:	0030      	movs	r0, r6
 80051e2:	f000 fea3 	bl	8005f2c <_fflush_r>
 80051e6:	2800      	cmp	r0, #0
 80051e8:	d1ed      	bne.n	80051c6 <__swbuf_r+0x32>
 80051ea:	68a3      	ldr	r3, [r4, #8]
 80051ec:	3001      	adds	r0, #1
 80051ee:	3b01      	subs	r3, #1
 80051f0:	60a3      	str	r3, [r4, #8]
 80051f2:	6823      	ldr	r3, [r4, #0]
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	6022      	str	r2, [r4, #0]
 80051f8:	701f      	strb	r7, [r3, #0]
 80051fa:	6963      	ldr	r3, [r4, #20]
 80051fc:	4283      	cmp	r3, r0
 80051fe:	d004      	beq.n	800520a <__swbuf_r+0x76>
 8005200:	89a3      	ldrh	r3, [r4, #12]
 8005202:	07db      	lsls	r3, r3, #31
 8005204:	d5e1      	bpl.n	80051ca <__swbuf_r+0x36>
 8005206:	2d0a      	cmp	r5, #10
 8005208:	d1df      	bne.n	80051ca <__swbuf_r+0x36>
 800520a:	0021      	movs	r1, r4
 800520c:	0030      	movs	r0, r6
 800520e:	f000 fe8d 	bl	8005f2c <_fflush_r>
 8005212:	2800      	cmp	r0, #0
 8005214:	d0d9      	beq.n	80051ca <__swbuf_r+0x36>
 8005216:	e7d6      	b.n	80051c6 <__swbuf_r+0x32>

08005218 <__swsetup_r>:
 8005218:	4b2d      	ldr	r3, [pc, #180]	@ (80052d0 <__swsetup_r+0xb8>)
 800521a:	b570      	push	{r4, r5, r6, lr}
 800521c:	0005      	movs	r5, r0
 800521e:	6818      	ldr	r0, [r3, #0]
 8005220:	000c      	movs	r4, r1
 8005222:	2800      	cmp	r0, #0
 8005224:	d004      	beq.n	8005230 <__swsetup_r+0x18>
 8005226:	6a03      	ldr	r3, [r0, #32]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <__swsetup_r+0x18>
 800522c:	f7ff fea0 	bl	8004f70 <__sinit>
 8005230:	220c      	movs	r2, #12
 8005232:	5ea3      	ldrsh	r3, [r4, r2]
 8005234:	071a      	lsls	r2, r3, #28
 8005236:	d423      	bmi.n	8005280 <__swsetup_r+0x68>
 8005238:	06da      	lsls	r2, r3, #27
 800523a:	d407      	bmi.n	800524c <__swsetup_r+0x34>
 800523c:	2209      	movs	r2, #9
 800523e:	602a      	str	r2, [r5, #0]
 8005240:	2240      	movs	r2, #64	@ 0x40
 8005242:	2001      	movs	r0, #1
 8005244:	4313      	orrs	r3, r2
 8005246:	81a3      	strh	r3, [r4, #12]
 8005248:	4240      	negs	r0, r0
 800524a:	e03a      	b.n	80052c2 <__swsetup_r+0xaa>
 800524c:	075b      	lsls	r3, r3, #29
 800524e:	d513      	bpl.n	8005278 <__swsetup_r+0x60>
 8005250:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005252:	2900      	cmp	r1, #0
 8005254:	d008      	beq.n	8005268 <__swsetup_r+0x50>
 8005256:	0023      	movs	r3, r4
 8005258:	3344      	adds	r3, #68	@ 0x44
 800525a:	4299      	cmp	r1, r3
 800525c:	d002      	beq.n	8005264 <__swsetup_r+0x4c>
 800525e:	0028      	movs	r0, r5
 8005260:	f000 f8c4 	bl	80053ec <_free_r>
 8005264:	2300      	movs	r3, #0
 8005266:	6363      	str	r3, [r4, #52]	@ 0x34
 8005268:	2224      	movs	r2, #36	@ 0x24
 800526a:	89a3      	ldrh	r3, [r4, #12]
 800526c:	4393      	bics	r3, r2
 800526e:	81a3      	strh	r3, [r4, #12]
 8005270:	2300      	movs	r3, #0
 8005272:	6063      	str	r3, [r4, #4]
 8005274:	6923      	ldr	r3, [r4, #16]
 8005276:	6023      	str	r3, [r4, #0]
 8005278:	2308      	movs	r3, #8
 800527a:	89a2      	ldrh	r2, [r4, #12]
 800527c:	4313      	orrs	r3, r2
 800527e:	81a3      	strh	r3, [r4, #12]
 8005280:	6923      	ldr	r3, [r4, #16]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10b      	bne.n	800529e <__swsetup_r+0x86>
 8005286:	21a0      	movs	r1, #160	@ 0xa0
 8005288:	2280      	movs	r2, #128	@ 0x80
 800528a:	89a3      	ldrh	r3, [r4, #12]
 800528c:	0089      	lsls	r1, r1, #2
 800528e:	0092      	lsls	r2, r2, #2
 8005290:	400b      	ands	r3, r1
 8005292:	4293      	cmp	r3, r2
 8005294:	d003      	beq.n	800529e <__swsetup_r+0x86>
 8005296:	0021      	movs	r1, r4
 8005298:	0028      	movs	r0, r5
 800529a:	f000 fe9d 	bl	8005fd8 <__smakebuf_r>
 800529e:	220c      	movs	r2, #12
 80052a0:	5ea3      	ldrsh	r3, [r4, r2]
 80052a2:	2101      	movs	r1, #1
 80052a4:	001a      	movs	r2, r3
 80052a6:	400a      	ands	r2, r1
 80052a8:	420b      	tst	r3, r1
 80052aa:	d00b      	beq.n	80052c4 <__swsetup_r+0xac>
 80052ac:	2200      	movs	r2, #0
 80052ae:	60a2      	str	r2, [r4, #8]
 80052b0:	6962      	ldr	r2, [r4, #20]
 80052b2:	4252      	negs	r2, r2
 80052b4:	61a2      	str	r2, [r4, #24]
 80052b6:	2000      	movs	r0, #0
 80052b8:	6922      	ldr	r2, [r4, #16]
 80052ba:	4282      	cmp	r2, r0
 80052bc:	d101      	bne.n	80052c2 <__swsetup_r+0xaa>
 80052be:	061a      	lsls	r2, r3, #24
 80052c0:	d4be      	bmi.n	8005240 <__swsetup_r+0x28>
 80052c2:	bd70      	pop	{r4, r5, r6, pc}
 80052c4:	0799      	lsls	r1, r3, #30
 80052c6:	d400      	bmi.n	80052ca <__swsetup_r+0xb2>
 80052c8:	6962      	ldr	r2, [r4, #20]
 80052ca:	60a2      	str	r2, [r4, #8]
 80052cc:	e7f3      	b.n	80052b6 <__swsetup_r+0x9e>
 80052ce:	46c0      	nop			@ (mov r8, r8)
 80052d0:	20000018 	.word	0x20000018

080052d4 <memset>:
 80052d4:	0003      	movs	r3, r0
 80052d6:	1882      	adds	r2, r0, r2
 80052d8:	4293      	cmp	r3, r2
 80052da:	d100      	bne.n	80052de <memset+0xa>
 80052dc:	4770      	bx	lr
 80052de:	7019      	strb	r1, [r3, #0]
 80052e0:	3301      	adds	r3, #1
 80052e2:	e7f9      	b.n	80052d8 <memset+0x4>

080052e4 <_close_r>:
 80052e4:	2300      	movs	r3, #0
 80052e6:	b570      	push	{r4, r5, r6, lr}
 80052e8:	4d06      	ldr	r5, [pc, #24]	@ (8005304 <_close_r+0x20>)
 80052ea:	0004      	movs	r4, r0
 80052ec:	0008      	movs	r0, r1
 80052ee:	602b      	str	r3, [r5, #0]
 80052f0:	f7fb fcae 	bl	8000c50 <_close>
 80052f4:	1c43      	adds	r3, r0, #1
 80052f6:	d103      	bne.n	8005300 <_close_r+0x1c>
 80052f8:	682b      	ldr	r3, [r5, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d000      	beq.n	8005300 <_close_r+0x1c>
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	bd70      	pop	{r4, r5, r6, pc}
 8005302:	46c0      	nop			@ (mov r8, r8)
 8005304:	20000660 	.word	0x20000660

08005308 <_lseek_r>:
 8005308:	b570      	push	{r4, r5, r6, lr}
 800530a:	0004      	movs	r4, r0
 800530c:	0008      	movs	r0, r1
 800530e:	0011      	movs	r1, r2
 8005310:	001a      	movs	r2, r3
 8005312:	2300      	movs	r3, #0
 8005314:	4d05      	ldr	r5, [pc, #20]	@ (800532c <_lseek_r+0x24>)
 8005316:	602b      	str	r3, [r5, #0]
 8005318:	f7fb fcbb 	bl	8000c92 <_lseek>
 800531c:	1c43      	adds	r3, r0, #1
 800531e:	d103      	bne.n	8005328 <_lseek_r+0x20>
 8005320:	682b      	ldr	r3, [r5, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d000      	beq.n	8005328 <_lseek_r+0x20>
 8005326:	6023      	str	r3, [r4, #0]
 8005328:	bd70      	pop	{r4, r5, r6, pc}
 800532a:	46c0      	nop			@ (mov r8, r8)
 800532c:	20000660 	.word	0x20000660

08005330 <_read_r>:
 8005330:	b570      	push	{r4, r5, r6, lr}
 8005332:	0004      	movs	r4, r0
 8005334:	0008      	movs	r0, r1
 8005336:	0011      	movs	r1, r2
 8005338:	001a      	movs	r2, r3
 800533a:	2300      	movs	r3, #0
 800533c:	4d05      	ldr	r5, [pc, #20]	@ (8005354 <_read_r+0x24>)
 800533e:	602b      	str	r3, [r5, #0]
 8005340:	f7fb fc4b 	bl	8000bda <_read>
 8005344:	1c43      	adds	r3, r0, #1
 8005346:	d103      	bne.n	8005350 <_read_r+0x20>
 8005348:	682b      	ldr	r3, [r5, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d000      	beq.n	8005350 <_read_r+0x20>
 800534e:	6023      	str	r3, [r4, #0]
 8005350:	bd70      	pop	{r4, r5, r6, pc}
 8005352:	46c0      	nop			@ (mov r8, r8)
 8005354:	20000660 	.word	0x20000660

08005358 <_write_r>:
 8005358:	b570      	push	{r4, r5, r6, lr}
 800535a:	0004      	movs	r4, r0
 800535c:	0008      	movs	r0, r1
 800535e:	0011      	movs	r1, r2
 8005360:	001a      	movs	r2, r3
 8005362:	2300      	movs	r3, #0
 8005364:	4d05      	ldr	r5, [pc, #20]	@ (800537c <_write_r+0x24>)
 8005366:	602b      	str	r3, [r5, #0]
 8005368:	f7fb fc54 	bl	8000c14 <_write>
 800536c:	1c43      	adds	r3, r0, #1
 800536e:	d103      	bne.n	8005378 <_write_r+0x20>
 8005370:	682b      	ldr	r3, [r5, #0]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d000      	beq.n	8005378 <_write_r+0x20>
 8005376:	6023      	str	r3, [r4, #0]
 8005378:	bd70      	pop	{r4, r5, r6, pc}
 800537a:	46c0      	nop			@ (mov r8, r8)
 800537c:	20000660 	.word	0x20000660

08005380 <__errno>:
 8005380:	4b01      	ldr	r3, [pc, #4]	@ (8005388 <__errno+0x8>)
 8005382:	6818      	ldr	r0, [r3, #0]
 8005384:	4770      	bx	lr
 8005386:	46c0      	nop			@ (mov r8, r8)
 8005388:	20000018 	.word	0x20000018

0800538c <__libc_init_array>:
 800538c:	b570      	push	{r4, r5, r6, lr}
 800538e:	2600      	movs	r6, #0
 8005390:	4c0c      	ldr	r4, [pc, #48]	@ (80053c4 <__libc_init_array+0x38>)
 8005392:	4d0d      	ldr	r5, [pc, #52]	@ (80053c8 <__libc_init_array+0x3c>)
 8005394:	1b64      	subs	r4, r4, r5
 8005396:	10a4      	asrs	r4, r4, #2
 8005398:	42a6      	cmp	r6, r4
 800539a:	d109      	bne.n	80053b0 <__libc_init_array+0x24>
 800539c:	2600      	movs	r6, #0
 800539e:	f000 fee9 	bl	8006174 <_init>
 80053a2:	4c0a      	ldr	r4, [pc, #40]	@ (80053cc <__libc_init_array+0x40>)
 80053a4:	4d0a      	ldr	r5, [pc, #40]	@ (80053d0 <__libc_init_array+0x44>)
 80053a6:	1b64      	subs	r4, r4, r5
 80053a8:	10a4      	asrs	r4, r4, #2
 80053aa:	42a6      	cmp	r6, r4
 80053ac:	d105      	bne.n	80053ba <__libc_init_array+0x2e>
 80053ae:	bd70      	pop	{r4, r5, r6, pc}
 80053b0:	00b3      	lsls	r3, r6, #2
 80053b2:	58eb      	ldr	r3, [r5, r3]
 80053b4:	4798      	blx	r3
 80053b6:	3601      	adds	r6, #1
 80053b8:	e7ee      	b.n	8005398 <__libc_init_array+0xc>
 80053ba:	00b3      	lsls	r3, r6, #2
 80053bc:	58eb      	ldr	r3, [r5, r3]
 80053be:	4798      	blx	r3
 80053c0:	3601      	adds	r6, #1
 80053c2:	e7f2      	b.n	80053aa <__libc_init_array+0x1e>
 80053c4:	08007674 	.word	0x08007674
 80053c8:	08007674 	.word	0x08007674
 80053cc:	08007678 	.word	0x08007678
 80053d0:	08007674 	.word	0x08007674

080053d4 <__retarget_lock_init_recursive>:
 80053d4:	4770      	bx	lr

080053d6 <__retarget_lock_acquire_recursive>:
 80053d6:	4770      	bx	lr

080053d8 <__retarget_lock_release_recursive>:
 80053d8:	4770      	bx	lr

080053da <memcpy>:
 80053da:	2300      	movs	r3, #0
 80053dc:	b510      	push	{r4, lr}
 80053de:	429a      	cmp	r2, r3
 80053e0:	d100      	bne.n	80053e4 <memcpy+0xa>
 80053e2:	bd10      	pop	{r4, pc}
 80053e4:	5ccc      	ldrb	r4, [r1, r3]
 80053e6:	54c4      	strb	r4, [r0, r3]
 80053e8:	3301      	adds	r3, #1
 80053ea:	e7f8      	b.n	80053de <memcpy+0x4>

080053ec <_free_r>:
 80053ec:	b570      	push	{r4, r5, r6, lr}
 80053ee:	0005      	movs	r5, r0
 80053f0:	1e0c      	subs	r4, r1, #0
 80053f2:	d010      	beq.n	8005416 <_free_r+0x2a>
 80053f4:	3c04      	subs	r4, #4
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	da00      	bge.n	80053fe <_free_r+0x12>
 80053fc:	18e4      	adds	r4, r4, r3
 80053fe:	0028      	movs	r0, r5
 8005400:	f000 f8e0 	bl	80055c4 <__malloc_lock>
 8005404:	4a1d      	ldr	r2, [pc, #116]	@ (800547c <_free_r+0x90>)
 8005406:	6813      	ldr	r3, [r2, #0]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d105      	bne.n	8005418 <_free_r+0x2c>
 800540c:	6063      	str	r3, [r4, #4]
 800540e:	6014      	str	r4, [r2, #0]
 8005410:	0028      	movs	r0, r5
 8005412:	f000 f8df 	bl	80055d4 <__malloc_unlock>
 8005416:	bd70      	pop	{r4, r5, r6, pc}
 8005418:	42a3      	cmp	r3, r4
 800541a:	d908      	bls.n	800542e <_free_r+0x42>
 800541c:	6820      	ldr	r0, [r4, #0]
 800541e:	1821      	adds	r1, r4, r0
 8005420:	428b      	cmp	r3, r1
 8005422:	d1f3      	bne.n	800540c <_free_r+0x20>
 8005424:	6819      	ldr	r1, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	1809      	adds	r1, r1, r0
 800542a:	6021      	str	r1, [r4, #0]
 800542c:	e7ee      	b.n	800540c <_free_r+0x20>
 800542e:	001a      	movs	r2, r3
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d001      	beq.n	800543a <_free_r+0x4e>
 8005436:	42a3      	cmp	r3, r4
 8005438:	d9f9      	bls.n	800542e <_free_r+0x42>
 800543a:	6811      	ldr	r1, [r2, #0]
 800543c:	1850      	adds	r0, r2, r1
 800543e:	42a0      	cmp	r0, r4
 8005440:	d10b      	bne.n	800545a <_free_r+0x6e>
 8005442:	6820      	ldr	r0, [r4, #0]
 8005444:	1809      	adds	r1, r1, r0
 8005446:	1850      	adds	r0, r2, r1
 8005448:	6011      	str	r1, [r2, #0]
 800544a:	4283      	cmp	r3, r0
 800544c:	d1e0      	bne.n	8005410 <_free_r+0x24>
 800544e:	6818      	ldr	r0, [r3, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	1841      	adds	r1, r0, r1
 8005454:	6011      	str	r1, [r2, #0]
 8005456:	6053      	str	r3, [r2, #4]
 8005458:	e7da      	b.n	8005410 <_free_r+0x24>
 800545a:	42a0      	cmp	r0, r4
 800545c:	d902      	bls.n	8005464 <_free_r+0x78>
 800545e:	230c      	movs	r3, #12
 8005460:	602b      	str	r3, [r5, #0]
 8005462:	e7d5      	b.n	8005410 <_free_r+0x24>
 8005464:	6820      	ldr	r0, [r4, #0]
 8005466:	1821      	adds	r1, r4, r0
 8005468:	428b      	cmp	r3, r1
 800546a:	d103      	bne.n	8005474 <_free_r+0x88>
 800546c:	6819      	ldr	r1, [r3, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	1809      	adds	r1, r1, r0
 8005472:	6021      	str	r1, [r4, #0]
 8005474:	6063      	str	r3, [r4, #4]
 8005476:	6054      	str	r4, [r2, #4]
 8005478:	e7ca      	b.n	8005410 <_free_r+0x24>
 800547a:	46c0      	nop			@ (mov r8, r8)
 800547c:	2000066c 	.word	0x2000066c

08005480 <sbrk_aligned>:
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	4e0f      	ldr	r6, [pc, #60]	@ (80054c0 <sbrk_aligned+0x40>)
 8005484:	000d      	movs	r5, r1
 8005486:	6831      	ldr	r1, [r6, #0]
 8005488:	0004      	movs	r4, r0
 800548a:	2900      	cmp	r1, #0
 800548c:	d102      	bne.n	8005494 <sbrk_aligned+0x14>
 800548e:	f000 fe1b 	bl	80060c8 <_sbrk_r>
 8005492:	6030      	str	r0, [r6, #0]
 8005494:	0029      	movs	r1, r5
 8005496:	0020      	movs	r0, r4
 8005498:	f000 fe16 	bl	80060c8 <_sbrk_r>
 800549c:	1c43      	adds	r3, r0, #1
 800549e:	d103      	bne.n	80054a8 <sbrk_aligned+0x28>
 80054a0:	2501      	movs	r5, #1
 80054a2:	426d      	negs	r5, r5
 80054a4:	0028      	movs	r0, r5
 80054a6:	bd70      	pop	{r4, r5, r6, pc}
 80054a8:	2303      	movs	r3, #3
 80054aa:	1cc5      	adds	r5, r0, #3
 80054ac:	439d      	bics	r5, r3
 80054ae:	42a8      	cmp	r0, r5
 80054b0:	d0f8      	beq.n	80054a4 <sbrk_aligned+0x24>
 80054b2:	1a29      	subs	r1, r5, r0
 80054b4:	0020      	movs	r0, r4
 80054b6:	f000 fe07 	bl	80060c8 <_sbrk_r>
 80054ba:	3001      	adds	r0, #1
 80054bc:	d1f2      	bne.n	80054a4 <sbrk_aligned+0x24>
 80054be:	e7ef      	b.n	80054a0 <sbrk_aligned+0x20>
 80054c0:	20000668 	.word	0x20000668

080054c4 <_malloc_r>:
 80054c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054c6:	2203      	movs	r2, #3
 80054c8:	1ccb      	adds	r3, r1, #3
 80054ca:	4393      	bics	r3, r2
 80054cc:	3308      	adds	r3, #8
 80054ce:	0005      	movs	r5, r0
 80054d0:	001f      	movs	r7, r3
 80054d2:	2b0c      	cmp	r3, #12
 80054d4:	d234      	bcs.n	8005540 <_malloc_r+0x7c>
 80054d6:	270c      	movs	r7, #12
 80054d8:	42b9      	cmp	r1, r7
 80054da:	d833      	bhi.n	8005544 <_malloc_r+0x80>
 80054dc:	0028      	movs	r0, r5
 80054de:	f000 f871 	bl	80055c4 <__malloc_lock>
 80054e2:	4e37      	ldr	r6, [pc, #220]	@ (80055c0 <_malloc_r+0xfc>)
 80054e4:	6833      	ldr	r3, [r6, #0]
 80054e6:	001c      	movs	r4, r3
 80054e8:	2c00      	cmp	r4, #0
 80054ea:	d12f      	bne.n	800554c <_malloc_r+0x88>
 80054ec:	0039      	movs	r1, r7
 80054ee:	0028      	movs	r0, r5
 80054f0:	f7ff ffc6 	bl	8005480 <sbrk_aligned>
 80054f4:	0004      	movs	r4, r0
 80054f6:	1c43      	adds	r3, r0, #1
 80054f8:	d15f      	bne.n	80055ba <_malloc_r+0xf6>
 80054fa:	6834      	ldr	r4, [r6, #0]
 80054fc:	9400      	str	r4, [sp, #0]
 80054fe:	9b00      	ldr	r3, [sp, #0]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d14a      	bne.n	800559a <_malloc_r+0xd6>
 8005504:	2c00      	cmp	r4, #0
 8005506:	d052      	beq.n	80055ae <_malloc_r+0xea>
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	0028      	movs	r0, r5
 800550c:	18e3      	adds	r3, r4, r3
 800550e:	9900      	ldr	r1, [sp, #0]
 8005510:	9301      	str	r3, [sp, #4]
 8005512:	f000 fdd9 	bl	80060c8 <_sbrk_r>
 8005516:	9b01      	ldr	r3, [sp, #4]
 8005518:	4283      	cmp	r3, r0
 800551a:	d148      	bne.n	80055ae <_malloc_r+0xea>
 800551c:	6823      	ldr	r3, [r4, #0]
 800551e:	0028      	movs	r0, r5
 8005520:	1aff      	subs	r7, r7, r3
 8005522:	0039      	movs	r1, r7
 8005524:	f7ff ffac 	bl	8005480 <sbrk_aligned>
 8005528:	3001      	adds	r0, #1
 800552a:	d040      	beq.n	80055ae <_malloc_r+0xea>
 800552c:	6823      	ldr	r3, [r4, #0]
 800552e:	19db      	adds	r3, r3, r7
 8005530:	6023      	str	r3, [r4, #0]
 8005532:	6833      	ldr	r3, [r6, #0]
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	2a00      	cmp	r2, #0
 8005538:	d133      	bne.n	80055a2 <_malloc_r+0xde>
 800553a:	9b00      	ldr	r3, [sp, #0]
 800553c:	6033      	str	r3, [r6, #0]
 800553e:	e019      	b.n	8005574 <_malloc_r+0xb0>
 8005540:	2b00      	cmp	r3, #0
 8005542:	dac9      	bge.n	80054d8 <_malloc_r+0x14>
 8005544:	230c      	movs	r3, #12
 8005546:	602b      	str	r3, [r5, #0]
 8005548:	2000      	movs	r0, #0
 800554a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800554c:	6821      	ldr	r1, [r4, #0]
 800554e:	1bc9      	subs	r1, r1, r7
 8005550:	d420      	bmi.n	8005594 <_malloc_r+0xd0>
 8005552:	290b      	cmp	r1, #11
 8005554:	d90a      	bls.n	800556c <_malloc_r+0xa8>
 8005556:	19e2      	adds	r2, r4, r7
 8005558:	6027      	str	r7, [r4, #0]
 800555a:	42a3      	cmp	r3, r4
 800555c:	d104      	bne.n	8005568 <_malloc_r+0xa4>
 800555e:	6032      	str	r2, [r6, #0]
 8005560:	6863      	ldr	r3, [r4, #4]
 8005562:	6011      	str	r1, [r2, #0]
 8005564:	6053      	str	r3, [r2, #4]
 8005566:	e005      	b.n	8005574 <_malloc_r+0xb0>
 8005568:	605a      	str	r2, [r3, #4]
 800556a:	e7f9      	b.n	8005560 <_malloc_r+0x9c>
 800556c:	6862      	ldr	r2, [r4, #4]
 800556e:	42a3      	cmp	r3, r4
 8005570:	d10e      	bne.n	8005590 <_malloc_r+0xcc>
 8005572:	6032      	str	r2, [r6, #0]
 8005574:	0028      	movs	r0, r5
 8005576:	f000 f82d 	bl	80055d4 <__malloc_unlock>
 800557a:	0020      	movs	r0, r4
 800557c:	2207      	movs	r2, #7
 800557e:	300b      	adds	r0, #11
 8005580:	1d23      	adds	r3, r4, #4
 8005582:	4390      	bics	r0, r2
 8005584:	1ac2      	subs	r2, r0, r3
 8005586:	4298      	cmp	r0, r3
 8005588:	d0df      	beq.n	800554a <_malloc_r+0x86>
 800558a:	1a1b      	subs	r3, r3, r0
 800558c:	50a3      	str	r3, [r4, r2]
 800558e:	e7dc      	b.n	800554a <_malloc_r+0x86>
 8005590:	605a      	str	r2, [r3, #4]
 8005592:	e7ef      	b.n	8005574 <_malloc_r+0xb0>
 8005594:	0023      	movs	r3, r4
 8005596:	6864      	ldr	r4, [r4, #4]
 8005598:	e7a6      	b.n	80054e8 <_malloc_r+0x24>
 800559a:	9c00      	ldr	r4, [sp, #0]
 800559c:	6863      	ldr	r3, [r4, #4]
 800559e:	9300      	str	r3, [sp, #0]
 80055a0:	e7ad      	b.n	80054fe <_malloc_r+0x3a>
 80055a2:	001a      	movs	r2, r3
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	42a3      	cmp	r3, r4
 80055a8:	d1fb      	bne.n	80055a2 <_malloc_r+0xde>
 80055aa:	2300      	movs	r3, #0
 80055ac:	e7da      	b.n	8005564 <_malloc_r+0xa0>
 80055ae:	230c      	movs	r3, #12
 80055b0:	0028      	movs	r0, r5
 80055b2:	602b      	str	r3, [r5, #0]
 80055b4:	f000 f80e 	bl	80055d4 <__malloc_unlock>
 80055b8:	e7c6      	b.n	8005548 <_malloc_r+0x84>
 80055ba:	6007      	str	r7, [r0, #0]
 80055bc:	e7da      	b.n	8005574 <_malloc_r+0xb0>
 80055be:	46c0      	nop			@ (mov r8, r8)
 80055c0:	2000066c 	.word	0x2000066c

080055c4 <__malloc_lock>:
 80055c4:	b510      	push	{r4, lr}
 80055c6:	4802      	ldr	r0, [pc, #8]	@ (80055d0 <__malloc_lock+0xc>)
 80055c8:	f7ff ff05 	bl	80053d6 <__retarget_lock_acquire_recursive>
 80055cc:	bd10      	pop	{r4, pc}
 80055ce:	46c0      	nop			@ (mov r8, r8)
 80055d0:	20000664 	.word	0x20000664

080055d4 <__malloc_unlock>:
 80055d4:	b510      	push	{r4, lr}
 80055d6:	4802      	ldr	r0, [pc, #8]	@ (80055e0 <__malloc_unlock+0xc>)
 80055d8:	f7ff fefe 	bl	80053d8 <__retarget_lock_release_recursive>
 80055dc:	bd10      	pop	{r4, pc}
 80055de:	46c0      	nop			@ (mov r8, r8)
 80055e0:	20000664 	.word	0x20000664

080055e4 <__ssputs_r>:
 80055e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055e6:	688e      	ldr	r6, [r1, #8]
 80055e8:	b085      	sub	sp, #20
 80055ea:	001f      	movs	r7, r3
 80055ec:	000c      	movs	r4, r1
 80055ee:	680b      	ldr	r3, [r1, #0]
 80055f0:	9002      	str	r0, [sp, #8]
 80055f2:	9203      	str	r2, [sp, #12]
 80055f4:	42be      	cmp	r6, r7
 80055f6:	d830      	bhi.n	800565a <__ssputs_r+0x76>
 80055f8:	210c      	movs	r1, #12
 80055fa:	5e62      	ldrsh	r2, [r4, r1]
 80055fc:	2190      	movs	r1, #144	@ 0x90
 80055fe:	00c9      	lsls	r1, r1, #3
 8005600:	420a      	tst	r2, r1
 8005602:	d028      	beq.n	8005656 <__ssputs_r+0x72>
 8005604:	2003      	movs	r0, #3
 8005606:	6921      	ldr	r1, [r4, #16]
 8005608:	1a5b      	subs	r3, r3, r1
 800560a:	9301      	str	r3, [sp, #4]
 800560c:	6963      	ldr	r3, [r4, #20]
 800560e:	4343      	muls	r3, r0
 8005610:	9801      	ldr	r0, [sp, #4]
 8005612:	0fdd      	lsrs	r5, r3, #31
 8005614:	18ed      	adds	r5, r5, r3
 8005616:	1c7b      	adds	r3, r7, #1
 8005618:	181b      	adds	r3, r3, r0
 800561a:	106d      	asrs	r5, r5, #1
 800561c:	42ab      	cmp	r3, r5
 800561e:	d900      	bls.n	8005622 <__ssputs_r+0x3e>
 8005620:	001d      	movs	r5, r3
 8005622:	0552      	lsls	r2, r2, #21
 8005624:	d528      	bpl.n	8005678 <__ssputs_r+0x94>
 8005626:	0029      	movs	r1, r5
 8005628:	9802      	ldr	r0, [sp, #8]
 800562a:	f7ff ff4b 	bl	80054c4 <_malloc_r>
 800562e:	1e06      	subs	r6, r0, #0
 8005630:	d02c      	beq.n	800568c <__ssputs_r+0xa8>
 8005632:	9a01      	ldr	r2, [sp, #4]
 8005634:	6921      	ldr	r1, [r4, #16]
 8005636:	f7ff fed0 	bl	80053da <memcpy>
 800563a:	89a2      	ldrh	r2, [r4, #12]
 800563c:	4b18      	ldr	r3, [pc, #96]	@ (80056a0 <__ssputs_r+0xbc>)
 800563e:	401a      	ands	r2, r3
 8005640:	2380      	movs	r3, #128	@ 0x80
 8005642:	4313      	orrs	r3, r2
 8005644:	81a3      	strh	r3, [r4, #12]
 8005646:	9b01      	ldr	r3, [sp, #4]
 8005648:	6126      	str	r6, [r4, #16]
 800564a:	18f6      	adds	r6, r6, r3
 800564c:	6026      	str	r6, [r4, #0]
 800564e:	003e      	movs	r6, r7
 8005650:	6165      	str	r5, [r4, #20]
 8005652:	1aed      	subs	r5, r5, r3
 8005654:	60a5      	str	r5, [r4, #8]
 8005656:	42be      	cmp	r6, r7
 8005658:	d900      	bls.n	800565c <__ssputs_r+0x78>
 800565a:	003e      	movs	r6, r7
 800565c:	0032      	movs	r2, r6
 800565e:	9903      	ldr	r1, [sp, #12]
 8005660:	6820      	ldr	r0, [r4, #0]
 8005662:	f000 fcfa 	bl	800605a <memmove>
 8005666:	2000      	movs	r0, #0
 8005668:	68a3      	ldr	r3, [r4, #8]
 800566a:	1b9b      	subs	r3, r3, r6
 800566c:	60a3      	str	r3, [r4, #8]
 800566e:	6823      	ldr	r3, [r4, #0]
 8005670:	199b      	adds	r3, r3, r6
 8005672:	6023      	str	r3, [r4, #0]
 8005674:	b005      	add	sp, #20
 8005676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005678:	002a      	movs	r2, r5
 800567a:	9802      	ldr	r0, [sp, #8]
 800567c:	f000 fd41 	bl	8006102 <_realloc_r>
 8005680:	1e06      	subs	r6, r0, #0
 8005682:	d1e0      	bne.n	8005646 <__ssputs_r+0x62>
 8005684:	6921      	ldr	r1, [r4, #16]
 8005686:	9802      	ldr	r0, [sp, #8]
 8005688:	f7ff feb0 	bl	80053ec <_free_r>
 800568c:	230c      	movs	r3, #12
 800568e:	2001      	movs	r0, #1
 8005690:	9a02      	ldr	r2, [sp, #8]
 8005692:	4240      	negs	r0, r0
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	89a2      	ldrh	r2, [r4, #12]
 8005698:	3334      	adds	r3, #52	@ 0x34
 800569a:	4313      	orrs	r3, r2
 800569c:	81a3      	strh	r3, [r4, #12]
 800569e:	e7e9      	b.n	8005674 <__ssputs_r+0x90>
 80056a0:	fffffb7f 	.word	0xfffffb7f

080056a4 <_svfiprintf_r>:
 80056a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056a6:	b0a1      	sub	sp, #132	@ 0x84
 80056a8:	9003      	str	r0, [sp, #12]
 80056aa:	001d      	movs	r5, r3
 80056ac:	898b      	ldrh	r3, [r1, #12]
 80056ae:	000f      	movs	r7, r1
 80056b0:	0016      	movs	r6, r2
 80056b2:	061b      	lsls	r3, r3, #24
 80056b4:	d511      	bpl.n	80056da <_svfiprintf_r+0x36>
 80056b6:	690b      	ldr	r3, [r1, #16]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10e      	bne.n	80056da <_svfiprintf_r+0x36>
 80056bc:	2140      	movs	r1, #64	@ 0x40
 80056be:	f7ff ff01 	bl	80054c4 <_malloc_r>
 80056c2:	6038      	str	r0, [r7, #0]
 80056c4:	6138      	str	r0, [r7, #16]
 80056c6:	2800      	cmp	r0, #0
 80056c8:	d105      	bne.n	80056d6 <_svfiprintf_r+0x32>
 80056ca:	230c      	movs	r3, #12
 80056cc:	9a03      	ldr	r2, [sp, #12]
 80056ce:	6013      	str	r3, [r2, #0]
 80056d0:	2001      	movs	r0, #1
 80056d2:	4240      	negs	r0, r0
 80056d4:	e0cf      	b.n	8005876 <_svfiprintf_r+0x1d2>
 80056d6:	2340      	movs	r3, #64	@ 0x40
 80056d8:	617b      	str	r3, [r7, #20]
 80056da:	2300      	movs	r3, #0
 80056dc:	ac08      	add	r4, sp, #32
 80056de:	6163      	str	r3, [r4, #20]
 80056e0:	3320      	adds	r3, #32
 80056e2:	7663      	strb	r3, [r4, #25]
 80056e4:	3310      	adds	r3, #16
 80056e6:	76a3      	strb	r3, [r4, #26]
 80056e8:	9507      	str	r5, [sp, #28]
 80056ea:	0035      	movs	r5, r6
 80056ec:	782b      	ldrb	r3, [r5, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <_svfiprintf_r+0x52>
 80056f2:	2b25      	cmp	r3, #37	@ 0x25
 80056f4:	d148      	bne.n	8005788 <_svfiprintf_r+0xe4>
 80056f6:	1bab      	subs	r3, r5, r6
 80056f8:	9305      	str	r3, [sp, #20]
 80056fa:	42b5      	cmp	r5, r6
 80056fc:	d00b      	beq.n	8005716 <_svfiprintf_r+0x72>
 80056fe:	0032      	movs	r2, r6
 8005700:	0039      	movs	r1, r7
 8005702:	9803      	ldr	r0, [sp, #12]
 8005704:	f7ff ff6e 	bl	80055e4 <__ssputs_r>
 8005708:	3001      	adds	r0, #1
 800570a:	d100      	bne.n	800570e <_svfiprintf_r+0x6a>
 800570c:	e0ae      	b.n	800586c <_svfiprintf_r+0x1c8>
 800570e:	6963      	ldr	r3, [r4, #20]
 8005710:	9a05      	ldr	r2, [sp, #20]
 8005712:	189b      	adds	r3, r3, r2
 8005714:	6163      	str	r3, [r4, #20]
 8005716:	782b      	ldrb	r3, [r5, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d100      	bne.n	800571e <_svfiprintf_r+0x7a>
 800571c:	e0a6      	b.n	800586c <_svfiprintf_r+0x1c8>
 800571e:	2201      	movs	r2, #1
 8005720:	2300      	movs	r3, #0
 8005722:	4252      	negs	r2, r2
 8005724:	6062      	str	r2, [r4, #4]
 8005726:	a904      	add	r1, sp, #16
 8005728:	3254      	adds	r2, #84	@ 0x54
 800572a:	1852      	adds	r2, r2, r1
 800572c:	1c6e      	adds	r6, r5, #1
 800572e:	6023      	str	r3, [r4, #0]
 8005730:	60e3      	str	r3, [r4, #12]
 8005732:	60a3      	str	r3, [r4, #8]
 8005734:	7013      	strb	r3, [r2, #0]
 8005736:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005738:	4b54      	ldr	r3, [pc, #336]	@ (800588c <_svfiprintf_r+0x1e8>)
 800573a:	2205      	movs	r2, #5
 800573c:	0018      	movs	r0, r3
 800573e:	7831      	ldrb	r1, [r6, #0]
 8005740:	9305      	str	r3, [sp, #20]
 8005742:	f000 fcd3 	bl	80060ec <memchr>
 8005746:	1c75      	adds	r5, r6, #1
 8005748:	2800      	cmp	r0, #0
 800574a:	d11f      	bne.n	800578c <_svfiprintf_r+0xe8>
 800574c:	6822      	ldr	r2, [r4, #0]
 800574e:	06d3      	lsls	r3, r2, #27
 8005750:	d504      	bpl.n	800575c <_svfiprintf_r+0xb8>
 8005752:	2353      	movs	r3, #83	@ 0x53
 8005754:	a904      	add	r1, sp, #16
 8005756:	185b      	adds	r3, r3, r1
 8005758:	2120      	movs	r1, #32
 800575a:	7019      	strb	r1, [r3, #0]
 800575c:	0713      	lsls	r3, r2, #28
 800575e:	d504      	bpl.n	800576a <_svfiprintf_r+0xc6>
 8005760:	2353      	movs	r3, #83	@ 0x53
 8005762:	a904      	add	r1, sp, #16
 8005764:	185b      	adds	r3, r3, r1
 8005766:	212b      	movs	r1, #43	@ 0x2b
 8005768:	7019      	strb	r1, [r3, #0]
 800576a:	7833      	ldrb	r3, [r6, #0]
 800576c:	2b2a      	cmp	r3, #42	@ 0x2a
 800576e:	d016      	beq.n	800579e <_svfiprintf_r+0xfa>
 8005770:	0035      	movs	r5, r6
 8005772:	2100      	movs	r1, #0
 8005774:	200a      	movs	r0, #10
 8005776:	68e3      	ldr	r3, [r4, #12]
 8005778:	782a      	ldrb	r2, [r5, #0]
 800577a:	1c6e      	adds	r6, r5, #1
 800577c:	3a30      	subs	r2, #48	@ 0x30
 800577e:	2a09      	cmp	r2, #9
 8005780:	d950      	bls.n	8005824 <_svfiprintf_r+0x180>
 8005782:	2900      	cmp	r1, #0
 8005784:	d111      	bne.n	80057aa <_svfiprintf_r+0x106>
 8005786:	e017      	b.n	80057b8 <_svfiprintf_r+0x114>
 8005788:	3501      	adds	r5, #1
 800578a:	e7af      	b.n	80056ec <_svfiprintf_r+0x48>
 800578c:	9b05      	ldr	r3, [sp, #20]
 800578e:	6822      	ldr	r2, [r4, #0]
 8005790:	1ac0      	subs	r0, r0, r3
 8005792:	2301      	movs	r3, #1
 8005794:	4083      	lsls	r3, r0
 8005796:	4313      	orrs	r3, r2
 8005798:	002e      	movs	r6, r5
 800579a:	6023      	str	r3, [r4, #0]
 800579c:	e7cc      	b.n	8005738 <_svfiprintf_r+0x94>
 800579e:	9b07      	ldr	r3, [sp, #28]
 80057a0:	1d19      	adds	r1, r3, #4
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	9107      	str	r1, [sp, #28]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	db01      	blt.n	80057ae <_svfiprintf_r+0x10a>
 80057aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057ac:	e004      	b.n	80057b8 <_svfiprintf_r+0x114>
 80057ae:	425b      	negs	r3, r3
 80057b0:	60e3      	str	r3, [r4, #12]
 80057b2:	2302      	movs	r3, #2
 80057b4:	4313      	orrs	r3, r2
 80057b6:	6023      	str	r3, [r4, #0]
 80057b8:	782b      	ldrb	r3, [r5, #0]
 80057ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80057bc:	d10c      	bne.n	80057d8 <_svfiprintf_r+0x134>
 80057be:	786b      	ldrb	r3, [r5, #1]
 80057c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80057c2:	d134      	bne.n	800582e <_svfiprintf_r+0x18a>
 80057c4:	9b07      	ldr	r3, [sp, #28]
 80057c6:	3502      	adds	r5, #2
 80057c8:	1d1a      	adds	r2, r3, #4
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	9207      	str	r2, [sp, #28]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	da01      	bge.n	80057d6 <_svfiprintf_r+0x132>
 80057d2:	2301      	movs	r3, #1
 80057d4:	425b      	negs	r3, r3
 80057d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80057d8:	4e2d      	ldr	r6, [pc, #180]	@ (8005890 <_svfiprintf_r+0x1ec>)
 80057da:	2203      	movs	r2, #3
 80057dc:	0030      	movs	r0, r6
 80057de:	7829      	ldrb	r1, [r5, #0]
 80057e0:	f000 fc84 	bl	80060ec <memchr>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	d006      	beq.n	80057f6 <_svfiprintf_r+0x152>
 80057e8:	2340      	movs	r3, #64	@ 0x40
 80057ea:	1b80      	subs	r0, r0, r6
 80057ec:	4083      	lsls	r3, r0
 80057ee:	6822      	ldr	r2, [r4, #0]
 80057f0:	3501      	adds	r5, #1
 80057f2:	4313      	orrs	r3, r2
 80057f4:	6023      	str	r3, [r4, #0]
 80057f6:	7829      	ldrb	r1, [r5, #0]
 80057f8:	2206      	movs	r2, #6
 80057fa:	4826      	ldr	r0, [pc, #152]	@ (8005894 <_svfiprintf_r+0x1f0>)
 80057fc:	1c6e      	adds	r6, r5, #1
 80057fe:	7621      	strb	r1, [r4, #24]
 8005800:	f000 fc74 	bl	80060ec <memchr>
 8005804:	2800      	cmp	r0, #0
 8005806:	d038      	beq.n	800587a <_svfiprintf_r+0x1d6>
 8005808:	4b23      	ldr	r3, [pc, #140]	@ (8005898 <_svfiprintf_r+0x1f4>)
 800580a:	2b00      	cmp	r3, #0
 800580c:	d122      	bne.n	8005854 <_svfiprintf_r+0x1b0>
 800580e:	2207      	movs	r2, #7
 8005810:	9b07      	ldr	r3, [sp, #28]
 8005812:	3307      	adds	r3, #7
 8005814:	4393      	bics	r3, r2
 8005816:	3308      	adds	r3, #8
 8005818:	9307      	str	r3, [sp, #28]
 800581a:	6963      	ldr	r3, [r4, #20]
 800581c:	9a04      	ldr	r2, [sp, #16]
 800581e:	189b      	adds	r3, r3, r2
 8005820:	6163      	str	r3, [r4, #20]
 8005822:	e762      	b.n	80056ea <_svfiprintf_r+0x46>
 8005824:	4343      	muls	r3, r0
 8005826:	0035      	movs	r5, r6
 8005828:	2101      	movs	r1, #1
 800582a:	189b      	adds	r3, r3, r2
 800582c:	e7a4      	b.n	8005778 <_svfiprintf_r+0xd4>
 800582e:	2300      	movs	r3, #0
 8005830:	200a      	movs	r0, #10
 8005832:	0019      	movs	r1, r3
 8005834:	3501      	adds	r5, #1
 8005836:	6063      	str	r3, [r4, #4]
 8005838:	782a      	ldrb	r2, [r5, #0]
 800583a:	1c6e      	adds	r6, r5, #1
 800583c:	3a30      	subs	r2, #48	@ 0x30
 800583e:	2a09      	cmp	r2, #9
 8005840:	d903      	bls.n	800584a <_svfiprintf_r+0x1a6>
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0c8      	beq.n	80057d8 <_svfiprintf_r+0x134>
 8005846:	9109      	str	r1, [sp, #36]	@ 0x24
 8005848:	e7c6      	b.n	80057d8 <_svfiprintf_r+0x134>
 800584a:	4341      	muls	r1, r0
 800584c:	0035      	movs	r5, r6
 800584e:	2301      	movs	r3, #1
 8005850:	1889      	adds	r1, r1, r2
 8005852:	e7f1      	b.n	8005838 <_svfiprintf_r+0x194>
 8005854:	aa07      	add	r2, sp, #28
 8005856:	9200      	str	r2, [sp, #0]
 8005858:	0021      	movs	r1, r4
 800585a:	003a      	movs	r2, r7
 800585c:	4b0f      	ldr	r3, [pc, #60]	@ (800589c <_svfiprintf_r+0x1f8>)
 800585e:	9803      	ldr	r0, [sp, #12]
 8005860:	e000      	b.n	8005864 <_svfiprintf_r+0x1c0>
 8005862:	bf00      	nop
 8005864:	9004      	str	r0, [sp, #16]
 8005866:	9b04      	ldr	r3, [sp, #16]
 8005868:	3301      	adds	r3, #1
 800586a:	d1d6      	bne.n	800581a <_svfiprintf_r+0x176>
 800586c:	89bb      	ldrh	r3, [r7, #12]
 800586e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005870:	065b      	lsls	r3, r3, #25
 8005872:	d500      	bpl.n	8005876 <_svfiprintf_r+0x1d2>
 8005874:	e72c      	b.n	80056d0 <_svfiprintf_r+0x2c>
 8005876:	b021      	add	sp, #132	@ 0x84
 8005878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800587a:	aa07      	add	r2, sp, #28
 800587c:	9200      	str	r2, [sp, #0]
 800587e:	0021      	movs	r1, r4
 8005880:	003a      	movs	r2, r7
 8005882:	4b06      	ldr	r3, [pc, #24]	@ (800589c <_svfiprintf_r+0x1f8>)
 8005884:	9803      	ldr	r0, [sp, #12]
 8005886:	f000 f9bf 	bl	8005c08 <_printf_i>
 800588a:	e7eb      	b.n	8005864 <_svfiprintf_r+0x1c0>
 800588c:	0800763f 	.word	0x0800763f
 8005890:	08007645 	.word	0x08007645
 8005894:	08007649 	.word	0x08007649
 8005898:	00000000 	.word	0x00000000
 800589c:	080055e5 	.word	0x080055e5

080058a0 <__sfputc_r>:
 80058a0:	6893      	ldr	r3, [r2, #8]
 80058a2:	b510      	push	{r4, lr}
 80058a4:	3b01      	subs	r3, #1
 80058a6:	6093      	str	r3, [r2, #8]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	da04      	bge.n	80058b6 <__sfputc_r+0x16>
 80058ac:	6994      	ldr	r4, [r2, #24]
 80058ae:	42a3      	cmp	r3, r4
 80058b0:	db07      	blt.n	80058c2 <__sfputc_r+0x22>
 80058b2:	290a      	cmp	r1, #10
 80058b4:	d005      	beq.n	80058c2 <__sfputc_r+0x22>
 80058b6:	6813      	ldr	r3, [r2, #0]
 80058b8:	1c58      	adds	r0, r3, #1
 80058ba:	6010      	str	r0, [r2, #0]
 80058bc:	7019      	strb	r1, [r3, #0]
 80058be:	0008      	movs	r0, r1
 80058c0:	bd10      	pop	{r4, pc}
 80058c2:	f7ff fc67 	bl	8005194 <__swbuf_r>
 80058c6:	0001      	movs	r1, r0
 80058c8:	e7f9      	b.n	80058be <__sfputc_r+0x1e>

080058ca <__sfputs_r>:
 80058ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058cc:	0006      	movs	r6, r0
 80058ce:	000f      	movs	r7, r1
 80058d0:	0014      	movs	r4, r2
 80058d2:	18d5      	adds	r5, r2, r3
 80058d4:	42ac      	cmp	r4, r5
 80058d6:	d101      	bne.n	80058dc <__sfputs_r+0x12>
 80058d8:	2000      	movs	r0, #0
 80058da:	e007      	b.n	80058ec <__sfputs_r+0x22>
 80058dc:	7821      	ldrb	r1, [r4, #0]
 80058de:	003a      	movs	r2, r7
 80058e0:	0030      	movs	r0, r6
 80058e2:	f7ff ffdd 	bl	80058a0 <__sfputc_r>
 80058e6:	3401      	adds	r4, #1
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d1f3      	bne.n	80058d4 <__sfputs_r+0xa>
 80058ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080058f0 <_vfiprintf_r>:
 80058f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058f2:	b0a1      	sub	sp, #132	@ 0x84
 80058f4:	000f      	movs	r7, r1
 80058f6:	0015      	movs	r5, r2
 80058f8:	001e      	movs	r6, r3
 80058fa:	9003      	str	r0, [sp, #12]
 80058fc:	2800      	cmp	r0, #0
 80058fe:	d004      	beq.n	800590a <_vfiprintf_r+0x1a>
 8005900:	6a03      	ldr	r3, [r0, #32]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <_vfiprintf_r+0x1a>
 8005906:	f7ff fb33 	bl	8004f70 <__sinit>
 800590a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800590c:	07db      	lsls	r3, r3, #31
 800590e:	d405      	bmi.n	800591c <_vfiprintf_r+0x2c>
 8005910:	89bb      	ldrh	r3, [r7, #12]
 8005912:	059b      	lsls	r3, r3, #22
 8005914:	d402      	bmi.n	800591c <_vfiprintf_r+0x2c>
 8005916:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005918:	f7ff fd5d 	bl	80053d6 <__retarget_lock_acquire_recursive>
 800591c:	89bb      	ldrh	r3, [r7, #12]
 800591e:	071b      	lsls	r3, r3, #28
 8005920:	d502      	bpl.n	8005928 <_vfiprintf_r+0x38>
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d113      	bne.n	8005950 <_vfiprintf_r+0x60>
 8005928:	0039      	movs	r1, r7
 800592a:	9803      	ldr	r0, [sp, #12]
 800592c:	f7ff fc74 	bl	8005218 <__swsetup_r>
 8005930:	2800      	cmp	r0, #0
 8005932:	d00d      	beq.n	8005950 <_vfiprintf_r+0x60>
 8005934:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005936:	07db      	lsls	r3, r3, #31
 8005938:	d503      	bpl.n	8005942 <_vfiprintf_r+0x52>
 800593a:	2001      	movs	r0, #1
 800593c:	4240      	negs	r0, r0
 800593e:	b021      	add	sp, #132	@ 0x84
 8005940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005942:	89bb      	ldrh	r3, [r7, #12]
 8005944:	059b      	lsls	r3, r3, #22
 8005946:	d4f8      	bmi.n	800593a <_vfiprintf_r+0x4a>
 8005948:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800594a:	f7ff fd45 	bl	80053d8 <__retarget_lock_release_recursive>
 800594e:	e7f4      	b.n	800593a <_vfiprintf_r+0x4a>
 8005950:	2300      	movs	r3, #0
 8005952:	ac08      	add	r4, sp, #32
 8005954:	6163      	str	r3, [r4, #20]
 8005956:	3320      	adds	r3, #32
 8005958:	7663      	strb	r3, [r4, #25]
 800595a:	3310      	adds	r3, #16
 800595c:	76a3      	strb	r3, [r4, #26]
 800595e:	9607      	str	r6, [sp, #28]
 8005960:	002e      	movs	r6, r5
 8005962:	7833      	ldrb	r3, [r6, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d001      	beq.n	800596c <_vfiprintf_r+0x7c>
 8005968:	2b25      	cmp	r3, #37	@ 0x25
 800596a:	d148      	bne.n	80059fe <_vfiprintf_r+0x10e>
 800596c:	1b73      	subs	r3, r6, r5
 800596e:	9305      	str	r3, [sp, #20]
 8005970:	42ae      	cmp	r6, r5
 8005972:	d00b      	beq.n	800598c <_vfiprintf_r+0x9c>
 8005974:	002a      	movs	r2, r5
 8005976:	0039      	movs	r1, r7
 8005978:	9803      	ldr	r0, [sp, #12]
 800597a:	f7ff ffa6 	bl	80058ca <__sfputs_r>
 800597e:	3001      	adds	r0, #1
 8005980:	d100      	bne.n	8005984 <_vfiprintf_r+0x94>
 8005982:	e0ae      	b.n	8005ae2 <_vfiprintf_r+0x1f2>
 8005984:	6963      	ldr	r3, [r4, #20]
 8005986:	9a05      	ldr	r2, [sp, #20]
 8005988:	189b      	adds	r3, r3, r2
 800598a:	6163      	str	r3, [r4, #20]
 800598c:	7833      	ldrb	r3, [r6, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d100      	bne.n	8005994 <_vfiprintf_r+0xa4>
 8005992:	e0a6      	b.n	8005ae2 <_vfiprintf_r+0x1f2>
 8005994:	2201      	movs	r2, #1
 8005996:	2300      	movs	r3, #0
 8005998:	4252      	negs	r2, r2
 800599a:	6062      	str	r2, [r4, #4]
 800599c:	a904      	add	r1, sp, #16
 800599e:	3254      	adds	r2, #84	@ 0x54
 80059a0:	1852      	adds	r2, r2, r1
 80059a2:	1c75      	adds	r5, r6, #1
 80059a4:	6023      	str	r3, [r4, #0]
 80059a6:	60e3      	str	r3, [r4, #12]
 80059a8:	60a3      	str	r3, [r4, #8]
 80059aa:	7013      	strb	r3, [r2, #0]
 80059ac:	65a3      	str	r3, [r4, #88]	@ 0x58
 80059ae:	4b59      	ldr	r3, [pc, #356]	@ (8005b14 <_vfiprintf_r+0x224>)
 80059b0:	2205      	movs	r2, #5
 80059b2:	0018      	movs	r0, r3
 80059b4:	7829      	ldrb	r1, [r5, #0]
 80059b6:	9305      	str	r3, [sp, #20]
 80059b8:	f000 fb98 	bl	80060ec <memchr>
 80059bc:	1c6e      	adds	r6, r5, #1
 80059be:	2800      	cmp	r0, #0
 80059c0:	d11f      	bne.n	8005a02 <_vfiprintf_r+0x112>
 80059c2:	6822      	ldr	r2, [r4, #0]
 80059c4:	06d3      	lsls	r3, r2, #27
 80059c6:	d504      	bpl.n	80059d2 <_vfiprintf_r+0xe2>
 80059c8:	2353      	movs	r3, #83	@ 0x53
 80059ca:	a904      	add	r1, sp, #16
 80059cc:	185b      	adds	r3, r3, r1
 80059ce:	2120      	movs	r1, #32
 80059d0:	7019      	strb	r1, [r3, #0]
 80059d2:	0713      	lsls	r3, r2, #28
 80059d4:	d504      	bpl.n	80059e0 <_vfiprintf_r+0xf0>
 80059d6:	2353      	movs	r3, #83	@ 0x53
 80059d8:	a904      	add	r1, sp, #16
 80059da:	185b      	adds	r3, r3, r1
 80059dc:	212b      	movs	r1, #43	@ 0x2b
 80059de:	7019      	strb	r1, [r3, #0]
 80059e0:	782b      	ldrb	r3, [r5, #0]
 80059e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80059e4:	d016      	beq.n	8005a14 <_vfiprintf_r+0x124>
 80059e6:	002e      	movs	r6, r5
 80059e8:	2100      	movs	r1, #0
 80059ea:	200a      	movs	r0, #10
 80059ec:	68e3      	ldr	r3, [r4, #12]
 80059ee:	7832      	ldrb	r2, [r6, #0]
 80059f0:	1c75      	adds	r5, r6, #1
 80059f2:	3a30      	subs	r2, #48	@ 0x30
 80059f4:	2a09      	cmp	r2, #9
 80059f6:	d950      	bls.n	8005a9a <_vfiprintf_r+0x1aa>
 80059f8:	2900      	cmp	r1, #0
 80059fa:	d111      	bne.n	8005a20 <_vfiprintf_r+0x130>
 80059fc:	e017      	b.n	8005a2e <_vfiprintf_r+0x13e>
 80059fe:	3601      	adds	r6, #1
 8005a00:	e7af      	b.n	8005962 <_vfiprintf_r+0x72>
 8005a02:	9b05      	ldr	r3, [sp, #20]
 8005a04:	6822      	ldr	r2, [r4, #0]
 8005a06:	1ac0      	subs	r0, r0, r3
 8005a08:	2301      	movs	r3, #1
 8005a0a:	4083      	lsls	r3, r0
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	0035      	movs	r5, r6
 8005a10:	6023      	str	r3, [r4, #0]
 8005a12:	e7cc      	b.n	80059ae <_vfiprintf_r+0xbe>
 8005a14:	9b07      	ldr	r3, [sp, #28]
 8005a16:	1d19      	adds	r1, r3, #4
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	9107      	str	r1, [sp, #28]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	db01      	blt.n	8005a24 <_vfiprintf_r+0x134>
 8005a20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a22:	e004      	b.n	8005a2e <_vfiprintf_r+0x13e>
 8005a24:	425b      	negs	r3, r3
 8005a26:	60e3      	str	r3, [r4, #12]
 8005a28:	2302      	movs	r3, #2
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	7833      	ldrb	r3, [r6, #0]
 8005a30:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a32:	d10c      	bne.n	8005a4e <_vfiprintf_r+0x15e>
 8005a34:	7873      	ldrb	r3, [r6, #1]
 8005a36:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a38:	d134      	bne.n	8005aa4 <_vfiprintf_r+0x1b4>
 8005a3a:	9b07      	ldr	r3, [sp, #28]
 8005a3c:	3602      	adds	r6, #2
 8005a3e:	1d1a      	adds	r2, r3, #4
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	9207      	str	r2, [sp, #28]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	da01      	bge.n	8005a4c <_vfiprintf_r+0x15c>
 8005a48:	2301      	movs	r3, #1
 8005a4a:	425b      	negs	r3, r3
 8005a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a4e:	4d32      	ldr	r5, [pc, #200]	@ (8005b18 <_vfiprintf_r+0x228>)
 8005a50:	2203      	movs	r2, #3
 8005a52:	0028      	movs	r0, r5
 8005a54:	7831      	ldrb	r1, [r6, #0]
 8005a56:	f000 fb49 	bl	80060ec <memchr>
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	d006      	beq.n	8005a6c <_vfiprintf_r+0x17c>
 8005a5e:	2340      	movs	r3, #64	@ 0x40
 8005a60:	1b40      	subs	r0, r0, r5
 8005a62:	4083      	lsls	r3, r0
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	3601      	adds	r6, #1
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	6023      	str	r3, [r4, #0]
 8005a6c:	7831      	ldrb	r1, [r6, #0]
 8005a6e:	2206      	movs	r2, #6
 8005a70:	482a      	ldr	r0, [pc, #168]	@ (8005b1c <_vfiprintf_r+0x22c>)
 8005a72:	1c75      	adds	r5, r6, #1
 8005a74:	7621      	strb	r1, [r4, #24]
 8005a76:	f000 fb39 	bl	80060ec <memchr>
 8005a7a:	2800      	cmp	r0, #0
 8005a7c:	d040      	beq.n	8005b00 <_vfiprintf_r+0x210>
 8005a7e:	4b28      	ldr	r3, [pc, #160]	@ (8005b20 <_vfiprintf_r+0x230>)
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d122      	bne.n	8005aca <_vfiprintf_r+0x1da>
 8005a84:	2207      	movs	r2, #7
 8005a86:	9b07      	ldr	r3, [sp, #28]
 8005a88:	3307      	adds	r3, #7
 8005a8a:	4393      	bics	r3, r2
 8005a8c:	3308      	adds	r3, #8
 8005a8e:	9307      	str	r3, [sp, #28]
 8005a90:	6963      	ldr	r3, [r4, #20]
 8005a92:	9a04      	ldr	r2, [sp, #16]
 8005a94:	189b      	adds	r3, r3, r2
 8005a96:	6163      	str	r3, [r4, #20]
 8005a98:	e762      	b.n	8005960 <_vfiprintf_r+0x70>
 8005a9a:	4343      	muls	r3, r0
 8005a9c:	002e      	movs	r6, r5
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	189b      	adds	r3, r3, r2
 8005aa2:	e7a4      	b.n	80059ee <_vfiprintf_r+0xfe>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	200a      	movs	r0, #10
 8005aa8:	0019      	movs	r1, r3
 8005aaa:	3601      	adds	r6, #1
 8005aac:	6063      	str	r3, [r4, #4]
 8005aae:	7832      	ldrb	r2, [r6, #0]
 8005ab0:	1c75      	adds	r5, r6, #1
 8005ab2:	3a30      	subs	r2, #48	@ 0x30
 8005ab4:	2a09      	cmp	r2, #9
 8005ab6:	d903      	bls.n	8005ac0 <_vfiprintf_r+0x1d0>
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d0c8      	beq.n	8005a4e <_vfiprintf_r+0x15e>
 8005abc:	9109      	str	r1, [sp, #36]	@ 0x24
 8005abe:	e7c6      	b.n	8005a4e <_vfiprintf_r+0x15e>
 8005ac0:	4341      	muls	r1, r0
 8005ac2:	002e      	movs	r6, r5
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	1889      	adds	r1, r1, r2
 8005ac8:	e7f1      	b.n	8005aae <_vfiprintf_r+0x1be>
 8005aca:	aa07      	add	r2, sp, #28
 8005acc:	9200      	str	r2, [sp, #0]
 8005ace:	0021      	movs	r1, r4
 8005ad0:	003a      	movs	r2, r7
 8005ad2:	4b14      	ldr	r3, [pc, #80]	@ (8005b24 <_vfiprintf_r+0x234>)
 8005ad4:	9803      	ldr	r0, [sp, #12]
 8005ad6:	e000      	b.n	8005ada <_vfiprintf_r+0x1ea>
 8005ad8:	bf00      	nop
 8005ada:	9004      	str	r0, [sp, #16]
 8005adc:	9b04      	ldr	r3, [sp, #16]
 8005ade:	3301      	adds	r3, #1
 8005ae0:	d1d6      	bne.n	8005a90 <_vfiprintf_r+0x1a0>
 8005ae2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ae4:	07db      	lsls	r3, r3, #31
 8005ae6:	d405      	bmi.n	8005af4 <_vfiprintf_r+0x204>
 8005ae8:	89bb      	ldrh	r3, [r7, #12]
 8005aea:	059b      	lsls	r3, r3, #22
 8005aec:	d402      	bmi.n	8005af4 <_vfiprintf_r+0x204>
 8005aee:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005af0:	f7ff fc72 	bl	80053d8 <__retarget_lock_release_recursive>
 8005af4:	89bb      	ldrh	r3, [r7, #12]
 8005af6:	065b      	lsls	r3, r3, #25
 8005af8:	d500      	bpl.n	8005afc <_vfiprintf_r+0x20c>
 8005afa:	e71e      	b.n	800593a <_vfiprintf_r+0x4a>
 8005afc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005afe:	e71e      	b.n	800593e <_vfiprintf_r+0x4e>
 8005b00:	aa07      	add	r2, sp, #28
 8005b02:	9200      	str	r2, [sp, #0]
 8005b04:	0021      	movs	r1, r4
 8005b06:	003a      	movs	r2, r7
 8005b08:	4b06      	ldr	r3, [pc, #24]	@ (8005b24 <_vfiprintf_r+0x234>)
 8005b0a:	9803      	ldr	r0, [sp, #12]
 8005b0c:	f000 f87c 	bl	8005c08 <_printf_i>
 8005b10:	e7e3      	b.n	8005ada <_vfiprintf_r+0x1ea>
 8005b12:	46c0      	nop			@ (mov r8, r8)
 8005b14:	0800763f 	.word	0x0800763f
 8005b18:	08007645 	.word	0x08007645
 8005b1c:	08007649 	.word	0x08007649
 8005b20:	00000000 	.word	0x00000000
 8005b24:	080058cb 	.word	0x080058cb

08005b28 <_printf_common>:
 8005b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b2a:	0016      	movs	r6, r2
 8005b2c:	9301      	str	r3, [sp, #4]
 8005b2e:	688a      	ldr	r2, [r1, #8]
 8005b30:	690b      	ldr	r3, [r1, #16]
 8005b32:	000c      	movs	r4, r1
 8005b34:	9000      	str	r0, [sp, #0]
 8005b36:	4293      	cmp	r3, r2
 8005b38:	da00      	bge.n	8005b3c <_printf_common+0x14>
 8005b3a:	0013      	movs	r3, r2
 8005b3c:	0022      	movs	r2, r4
 8005b3e:	6033      	str	r3, [r6, #0]
 8005b40:	3243      	adds	r2, #67	@ 0x43
 8005b42:	7812      	ldrb	r2, [r2, #0]
 8005b44:	2a00      	cmp	r2, #0
 8005b46:	d001      	beq.n	8005b4c <_printf_common+0x24>
 8005b48:	3301      	adds	r3, #1
 8005b4a:	6033      	str	r3, [r6, #0]
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	069b      	lsls	r3, r3, #26
 8005b50:	d502      	bpl.n	8005b58 <_printf_common+0x30>
 8005b52:	6833      	ldr	r3, [r6, #0]
 8005b54:	3302      	adds	r3, #2
 8005b56:	6033      	str	r3, [r6, #0]
 8005b58:	6822      	ldr	r2, [r4, #0]
 8005b5a:	2306      	movs	r3, #6
 8005b5c:	0015      	movs	r5, r2
 8005b5e:	401d      	ands	r5, r3
 8005b60:	421a      	tst	r2, r3
 8005b62:	d027      	beq.n	8005bb4 <_printf_common+0x8c>
 8005b64:	0023      	movs	r3, r4
 8005b66:	3343      	adds	r3, #67	@ 0x43
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	1e5a      	subs	r2, r3, #1
 8005b6c:	4193      	sbcs	r3, r2
 8005b6e:	6822      	ldr	r2, [r4, #0]
 8005b70:	0692      	lsls	r2, r2, #26
 8005b72:	d430      	bmi.n	8005bd6 <_printf_common+0xae>
 8005b74:	0022      	movs	r2, r4
 8005b76:	9901      	ldr	r1, [sp, #4]
 8005b78:	9800      	ldr	r0, [sp, #0]
 8005b7a:	9d08      	ldr	r5, [sp, #32]
 8005b7c:	3243      	adds	r2, #67	@ 0x43
 8005b7e:	47a8      	blx	r5
 8005b80:	3001      	adds	r0, #1
 8005b82:	d025      	beq.n	8005bd0 <_printf_common+0xa8>
 8005b84:	2206      	movs	r2, #6
 8005b86:	6823      	ldr	r3, [r4, #0]
 8005b88:	2500      	movs	r5, #0
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	2b04      	cmp	r3, #4
 8005b8e:	d105      	bne.n	8005b9c <_printf_common+0x74>
 8005b90:	6833      	ldr	r3, [r6, #0]
 8005b92:	68e5      	ldr	r5, [r4, #12]
 8005b94:	1aed      	subs	r5, r5, r3
 8005b96:	43eb      	mvns	r3, r5
 8005b98:	17db      	asrs	r3, r3, #31
 8005b9a:	401d      	ands	r5, r3
 8005b9c:	68a3      	ldr	r3, [r4, #8]
 8005b9e:	6922      	ldr	r2, [r4, #16]
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	dd01      	ble.n	8005ba8 <_printf_common+0x80>
 8005ba4:	1a9b      	subs	r3, r3, r2
 8005ba6:	18ed      	adds	r5, r5, r3
 8005ba8:	2600      	movs	r6, #0
 8005baa:	42b5      	cmp	r5, r6
 8005bac:	d120      	bne.n	8005bf0 <_printf_common+0xc8>
 8005bae:	2000      	movs	r0, #0
 8005bb0:	e010      	b.n	8005bd4 <_printf_common+0xac>
 8005bb2:	3501      	adds	r5, #1
 8005bb4:	68e3      	ldr	r3, [r4, #12]
 8005bb6:	6832      	ldr	r2, [r6, #0]
 8005bb8:	1a9b      	subs	r3, r3, r2
 8005bba:	42ab      	cmp	r3, r5
 8005bbc:	ddd2      	ble.n	8005b64 <_printf_common+0x3c>
 8005bbe:	0022      	movs	r2, r4
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	9901      	ldr	r1, [sp, #4]
 8005bc4:	9800      	ldr	r0, [sp, #0]
 8005bc6:	9f08      	ldr	r7, [sp, #32]
 8005bc8:	3219      	adds	r2, #25
 8005bca:	47b8      	blx	r7
 8005bcc:	3001      	adds	r0, #1
 8005bce:	d1f0      	bne.n	8005bb2 <_printf_common+0x8a>
 8005bd0:	2001      	movs	r0, #1
 8005bd2:	4240      	negs	r0, r0
 8005bd4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005bd6:	2030      	movs	r0, #48	@ 0x30
 8005bd8:	18e1      	adds	r1, r4, r3
 8005bda:	3143      	adds	r1, #67	@ 0x43
 8005bdc:	7008      	strb	r0, [r1, #0]
 8005bde:	0021      	movs	r1, r4
 8005be0:	1c5a      	adds	r2, r3, #1
 8005be2:	3145      	adds	r1, #69	@ 0x45
 8005be4:	7809      	ldrb	r1, [r1, #0]
 8005be6:	18a2      	adds	r2, r4, r2
 8005be8:	3243      	adds	r2, #67	@ 0x43
 8005bea:	3302      	adds	r3, #2
 8005bec:	7011      	strb	r1, [r2, #0]
 8005bee:	e7c1      	b.n	8005b74 <_printf_common+0x4c>
 8005bf0:	0022      	movs	r2, r4
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	9901      	ldr	r1, [sp, #4]
 8005bf6:	9800      	ldr	r0, [sp, #0]
 8005bf8:	9f08      	ldr	r7, [sp, #32]
 8005bfa:	321a      	adds	r2, #26
 8005bfc:	47b8      	blx	r7
 8005bfe:	3001      	adds	r0, #1
 8005c00:	d0e6      	beq.n	8005bd0 <_printf_common+0xa8>
 8005c02:	3601      	adds	r6, #1
 8005c04:	e7d1      	b.n	8005baa <_printf_common+0x82>
	...

08005c08 <_printf_i>:
 8005c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c0a:	b08b      	sub	sp, #44	@ 0x2c
 8005c0c:	9206      	str	r2, [sp, #24]
 8005c0e:	000a      	movs	r2, r1
 8005c10:	3243      	adds	r2, #67	@ 0x43
 8005c12:	9307      	str	r3, [sp, #28]
 8005c14:	9005      	str	r0, [sp, #20]
 8005c16:	9203      	str	r2, [sp, #12]
 8005c18:	7e0a      	ldrb	r2, [r1, #24]
 8005c1a:	000c      	movs	r4, r1
 8005c1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005c1e:	2a78      	cmp	r2, #120	@ 0x78
 8005c20:	d809      	bhi.n	8005c36 <_printf_i+0x2e>
 8005c22:	2a62      	cmp	r2, #98	@ 0x62
 8005c24:	d80b      	bhi.n	8005c3e <_printf_i+0x36>
 8005c26:	2a00      	cmp	r2, #0
 8005c28:	d100      	bne.n	8005c2c <_printf_i+0x24>
 8005c2a:	e0ba      	b.n	8005da2 <_printf_i+0x19a>
 8005c2c:	497a      	ldr	r1, [pc, #488]	@ (8005e18 <_printf_i+0x210>)
 8005c2e:	9104      	str	r1, [sp, #16]
 8005c30:	2a58      	cmp	r2, #88	@ 0x58
 8005c32:	d100      	bne.n	8005c36 <_printf_i+0x2e>
 8005c34:	e08e      	b.n	8005d54 <_printf_i+0x14c>
 8005c36:	0025      	movs	r5, r4
 8005c38:	3542      	adds	r5, #66	@ 0x42
 8005c3a:	702a      	strb	r2, [r5, #0]
 8005c3c:	e022      	b.n	8005c84 <_printf_i+0x7c>
 8005c3e:	0010      	movs	r0, r2
 8005c40:	3863      	subs	r0, #99	@ 0x63
 8005c42:	2815      	cmp	r0, #21
 8005c44:	d8f7      	bhi.n	8005c36 <_printf_i+0x2e>
 8005c46:	f7fa fa5f 	bl	8000108 <__gnu_thumb1_case_shi>
 8005c4a:	0016      	.short	0x0016
 8005c4c:	fff6001f 	.word	0xfff6001f
 8005c50:	fff6fff6 	.word	0xfff6fff6
 8005c54:	001ffff6 	.word	0x001ffff6
 8005c58:	fff6fff6 	.word	0xfff6fff6
 8005c5c:	fff6fff6 	.word	0xfff6fff6
 8005c60:	0036009f 	.word	0x0036009f
 8005c64:	fff6007e 	.word	0xfff6007e
 8005c68:	00b0fff6 	.word	0x00b0fff6
 8005c6c:	0036fff6 	.word	0x0036fff6
 8005c70:	fff6fff6 	.word	0xfff6fff6
 8005c74:	0082      	.short	0x0082
 8005c76:	0025      	movs	r5, r4
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	3542      	adds	r5, #66	@ 0x42
 8005c7c:	1d11      	adds	r1, r2, #4
 8005c7e:	6019      	str	r1, [r3, #0]
 8005c80:	6813      	ldr	r3, [r2, #0]
 8005c82:	702b      	strb	r3, [r5, #0]
 8005c84:	2301      	movs	r3, #1
 8005c86:	e09e      	b.n	8005dc6 <_printf_i+0x1be>
 8005c88:	6818      	ldr	r0, [r3, #0]
 8005c8a:	6809      	ldr	r1, [r1, #0]
 8005c8c:	1d02      	adds	r2, r0, #4
 8005c8e:	060d      	lsls	r5, r1, #24
 8005c90:	d50b      	bpl.n	8005caa <_printf_i+0xa2>
 8005c92:	6806      	ldr	r6, [r0, #0]
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	2e00      	cmp	r6, #0
 8005c98:	da03      	bge.n	8005ca2 <_printf_i+0x9a>
 8005c9a:	232d      	movs	r3, #45	@ 0x2d
 8005c9c:	9a03      	ldr	r2, [sp, #12]
 8005c9e:	4276      	negs	r6, r6
 8005ca0:	7013      	strb	r3, [r2, #0]
 8005ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8005e18 <_printf_i+0x210>)
 8005ca4:	270a      	movs	r7, #10
 8005ca6:	9304      	str	r3, [sp, #16]
 8005ca8:	e018      	b.n	8005cdc <_printf_i+0xd4>
 8005caa:	6806      	ldr	r6, [r0, #0]
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	0649      	lsls	r1, r1, #25
 8005cb0:	d5f1      	bpl.n	8005c96 <_printf_i+0x8e>
 8005cb2:	b236      	sxth	r6, r6
 8005cb4:	e7ef      	b.n	8005c96 <_printf_i+0x8e>
 8005cb6:	6808      	ldr	r0, [r1, #0]
 8005cb8:	6819      	ldr	r1, [r3, #0]
 8005cba:	c940      	ldmia	r1!, {r6}
 8005cbc:	0605      	lsls	r5, r0, #24
 8005cbe:	d402      	bmi.n	8005cc6 <_printf_i+0xbe>
 8005cc0:	0640      	lsls	r0, r0, #25
 8005cc2:	d500      	bpl.n	8005cc6 <_printf_i+0xbe>
 8005cc4:	b2b6      	uxth	r6, r6
 8005cc6:	6019      	str	r1, [r3, #0]
 8005cc8:	4b53      	ldr	r3, [pc, #332]	@ (8005e18 <_printf_i+0x210>)
 8005cca:	270a      	movs	r7, #10
 8005ccc:	9304      	str	r3, [sp, #16]
 8005cce:	2a6f      	cmp	r2, #111	@ 0x6f
 8005cd0:	d100      	bne.n	8005cd4 <_printf_i+0xcc>
 8005cd2:	3f02      	subs	r7, #2
 8005cd4:	0023      	movs	r3, r4
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	3343      	adds	r3, #67	@ 0x43
 8005cda:	701a      	strb	r2, [r3, #0]
 8005cdc:	6863      	ldr	r3, [r4, #4]
 8005cde:	60a3      	str	r3, [r4, #8]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	db06      	blt.n	8005cf2 <_printf_i+0xea>
 8005ce4:	2104      	movs	r1, #4
 8005ce6:	6822      	ldr	r2, [r4, #0]
 8005ce8:	9d03      	ldr	r5, [sp, #12]
 8005cea:	438a      	bics	r2, r1
 8005cec:	6022      	str	r2, [r4, #0]
 8005cee:	4333      	orrs	r3, r6
 8005cf0:	d00c      	beq.n	8005d0c <_printf_i+0x104>
 8005cf2:	9d03      	ldr	r5, [sp, #12]
 8005cf4:	0030      	movs	r0, r6
 8005cf6:	0039      	movs	r1, r7
 8005cf8:	f7fa fa96 	bl	8000228 <__aeabi_uidivmod>
 8005cfc:	9b04      	ldr	r3, [sp, #16]
 8005cfe:	3d01      	subs	r5, #1
 8005d00:	5c5b      	ldrb	r3, [r3, r1]
 8005d02:	702b      	strb	r3, [r5, #0]
 8005d04:	0033      	movs	r3, r6
 8005d06:	0006      	movs	r6, r0
 8005d08:	429f      	cmp	r7, r3
 8005d0a:	d9f3      	bls.n	8005cf4 <_printf_i+0xec>
 8005d0c:	2f08      	cmp	r7, #8
 8005d0e:	d109      	bne.n	8005d24 <_printf_i+0x11c>
 8005d10:	6823      	ldr	r3, [r4, #0]
 8005d12:	07db      	lsls	r3, r3, #31
 8005d14:	d506      	bpl.n	8005d24 <_printf_i+0x11c>
 8005d16:	6862      	ldr	r2, [r4, #4]
 8005d18:	6923      	ldr	r3, [r4, #16]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	dc02      	bgt.n	8005d24 <_printf_i+0x11c>
 8005d1e:	2330      	movs	r3, #48	@ 0x30
 8005d20:	3d01      	subs	r5, #1
 8005d22:	702b      	strb	r3, [r5, #0]
 8005d24:	9b03      	ldr	r3, [sp, #12]
 8005d26:	1b5b      	subs	r3, r3, r5
 8005d28:	6123      	str	r3, [r4, #16]
 8005d2a:	9b07      	ldr	r3, [sp, #28]
 8005d2c:	0021      	movs	r1, r4
 8005d2e:	9300      	str	r3, [sp, #0]
 8005d30:	9805      	ldr	r0, [sp, #20]
 8005d32:	9b06      	ldr	r3, [sp, #24]
 8005d34:	aa09      	add	r2, sp, #36	@ 0x24
 8005d36:	f7ff fef7 	bl	8005b28 <_printf_common>
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	d148      	bne.n	8005dd0 <_printf_i+0x1c8>
 8005d3e:	2001      	movs	r0, #1
 8005d40:	4240      	negs	r0, r0
 8005d42:	b00b      	add	sp, #44	@ 0x2c
 8005d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d46:	2220      	movs	r2, #32
 8005d48:	6809      	ldr	r1, [r1, #0]
 8005d4a:	430a      	orrs	r2, r1
 8005d4c:	6022      	str	r2, [r4, #0]
 8005d4e:	2278      	movs	r2, #120	@ 0x78
 8005d50:	4932      	ldr	r1, [pc, #200]	@ (8005e1c <_printf_i+0x214>)
 8005d52:	9104      	str	r1, [sp, #16]
 8005d54:	0021      	movs	r1, r4
 8005d56:	3145      	adds	r1, #69	@ 0x45
 8005d58:	700a      	strb	r2, [r1, #0]
 8005d5a:	6819      	ldr	r1, [r3, #0]
 8005d5c:	6822      	ldr	r2, [r4, #0]
 8005d5e:	c940      	ldmia	r1!, {r6}
 8005d60:	0610      	lsls	r0, r2, #24
 8005d62:	d402      	bmi.n	8005d6a <_printf_i+0x162>
 8005d64:	0650      	lsls	r0, r2, #25
 8005d66:	d500      	bpl.n	8005d6a <_printf_i+0x162>
 8005d68:	b2b6      	uxth	r6, r6
 8005d6a:	6019      	str	r1, [r3, #0]
 8005d6c:	07d3      	lsls	r3, r2, #31
 8005d6e:	d502      	bpl.n	8005d76 <_printf_i+0x16e>
 8005d70:	2320      	movs	r3, #32
 8005d72:	4313      	orrs	r3, r2
 8005d74:	6023      	str	r3, [r4, #0]
 8005d76:	2e00      	cmp	r6, #0
 8005d78:	d001      	beq.n	8005d7e <_printf_i+0x176>
 8005d7a:	2710      	movs	r7, #16
 8005d7c:	e7aa      	b.n	8005cd4 <_printf_i+0xcc>
 8005d7e:	2220      	movs	r2, #32
 8005d80:	6823      	ldr	r3, [r4, #0]
 8005d82:	4393      	bics	r3, r2
 8005d84:	6023      	str	r3, [r4, #0]
 8005d86:	e7f8      	b.n	8005d7a <_printf_i+0x172>
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	680d      	ldr	r5, [r1, #0]
 8005d8c:	1d10      	adds	r0, r2, #4
 8005d8e:	6949      	ldr	r1, [r1, #20]
 8005d90:	6018      	str	r0, [r3, #0]
 8005d92:	6813      	ldr	r3, [r2, #0]
 8005d94:	062e      	lsls	r6, r5, #24
 8005d96:	d501      	bpl.n	8005d9c <_printf_i+0x194>
 8005d98:	6019      	str	r1, [r3, #0]
 8005d9a:	e002      	b.n	8005da2 <_printf_i+0x19a>
 8005d9c:	066d      	lsls	r5, r5, #25
 8005d9e:	d5fb      	bpl.n	8005d98 <_printf_i+0x190>
 8005da0:	8019      	strh	r1, [r3, #0]
 8005da2:	2300      	movs	r3, #0
 8005da4:	9d03      	ldr	r5, [sp, #12]
 8005da6:	6123      	str	r3, [r4, #16]
 8005da8:	e7bf      	b.n	8005d2a <_printf_i+0x122>
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	1d11      	adds	r1, r2, #4
 8005dae:	6019      	str	r1, [r3, #0]
 8005db0:	6815      	ldr	r5, [r2, #0]
 8005db2:	2100      	movs	r1, #0
 8005db4:	0028      	movs	r0, r5
 8005db6:	6862      	ldr	r2, [r4, #4]
 8005db8:	f000 f998 	bl	80060ec <memchr>
 8005dbc:	2800      	cmp	r0, #0
 8005dbe:	d001      	beq.n	8005dc4 <_printf_i+0x1bc>
 8005dc0:	1b40      	subs	r0, r0, r5
 8005dc2:	6060      	str	r0, [r4, #4]
 8005dc4:	6863      	ldr	r3, [r4, #4]
 8005dc6:	6123      	str	r3, [r4, #16]
 8005dc8:	2300      	movs	r3, #0
 8005dca:	9a03      	ldr	r2, [sp, #12]
 8005dcc:	7013      	strb	r3, [r2, #0]
 8005dce:	e7ac      	b.n	8005d2a <_printf_i+0x122>
 8005dd0:	002a      	movs	r2, r5
 8005dd2:	6923      	ldr	r3, [r4, #16]
 8005dd4:	9906      	ldr	r1, [sp, #24]
 8005dd6:	9805      	ldr	r0, [sp, #20]
 8005dd8:	9d07      	ldr	r5, [sp, #28]
 8005dda:	47a8      	blx	r5
 8005ddc:	3001      	adds	r0, #1
 8005dde:	d0ae      	beq.n	8005d3e <_printf_i+0x136>
 8005de0:	6823      	ldr	r3, [r4, #0]
 8005de2:	079b      	lsls	r3, r3, #30
 8005de4:	d415      	bmi.n	8005e12 <_printf_i+0x20a>
 8005de6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de8:	68e0      	ldr	r0, [r4, #12]
 8005dea:	4298      	cmp	r0, r3
 8005dec:	daa9      	bge.n	8005d42 <_printf_i+0x13a>
 8005dee:	0018      	movs	r0, r3
 8005df0:	e7a7      	b.n	8005d42 <_printf_i+0x13a>
 8005df2:	0022      	movs	r2, r4
 8005df4:	2301      	movs	r3, #1
 8005df6:	9906      	ldr	r1, [sp, #24]
 8005df8:	9805      	ldr	r0, [sp, #20]
 8005dfa:	9e07      	ldr	r6, [sp, #28]
 8005dfc:	3219      	adds	r2, #25
 8005dfe:	47b0      	blx	r6
 8005e00:	3001      	adds	r0, #1
 8005e02:	d09c      	beq.n	8005d3e <_printf_i+0x136>
 8005e04:	3501      	adds	r5, #1
 8005e06:	68e3      	ldr	r3, [r4, #12]
 8005e08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e0a:	1a9b      	subs	r3, r3, r2
 8005e0c:	42ab      	cmp	r3, r5
 8005e0e:	dcf0      	bgt.n	8005df2 <_printf_i+0x1ea>
 8005e10:	e7e9      	b.n	8005de6 <_printf_i+0x1de>
 8005e12:	2500      	movs	r5, #0
 8005e14:	e7f7      	b.n	8005e06 <_printf_i+0x1fe>
 8005e16:	46c0      	nop			@ (mov r8, r8)
 8005e18:	08007650 	.word	0x08007650
 8005e1c:	08007661 	.word	0x08007661

08005e20 <__sflush_r>:
 8005e20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e22:	220c      	movs	r2, #12
 8005e24:	5e8b      	ldrsh	r3, [r1, r2]
 8005e26:	0005      	movs	r5, r0
 8005e28:	000c      	movs	r4, r1
 8005e2a:	071a      	lsls	r2, r3, #28
 8005e2c:	d456      	bmi.n	8005edc <__sflush_r+0xbc>
 8005e2e:	684a      	ldr	r2, [r1, #4]
 8005e30:	2a00      	cmp	r2, #0
 8005e32:	dc02      	bgt.n	8005e3a <__sflush_r+0x1a>
 8005e34:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005e36:	2a00      	cmp	r2, #0
 8005e38:	dd4e      	ble.n	8005ed8 <__sflush_r+0xb8>
 8005e3a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005e3c:	2f00      	cmp	r7, #0
 8005e3e:	d04b      	beq.n	8005ed8 <__sflush_r+0xb8>
 8005e40:	2200      	movs	r2, #0
 8005e42:	2080      	movs	r0, #128	@ 0x80
 8005e44:	682e      	ldr	r6, [r5, #0]
 8005e46:	602a      	str	r2, [r5, #0]
 8005e48:	001a      	movs	r2, r3
 8005e4a:	0140      	lsls	r0, r0, #5
 8005e4c:	6a21      	ldr	r1, [r4, #32]
 8005e4e:	4002      	ands	r2, r0
 8005e50:	4203      	tst	r3, r0
 8005e52:	d033      	beq.n	8005ebc <__sflush_r+0x9c>
 8005e54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005e56:	89a3      	ldrh	r3, [r4, #12]
 8005e58:	075b      	lsls	r3, r3, #29
 8005e5a:	d506      	bpl.n	8005e6a <__sflush_r+0x4a>
 8005e5c:	6863      	ldr	r3, [r4, #4]
 8005e5e:	1ad2      	subs	r2, r2, r3
 8005e60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <__sflush_r+0x4a>
 8005e66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005e68:	1ad2      	subs	r2, r2, r3
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	0028      	movs	r0, r5
 8005e6e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005e70:	6a21      	ldr	r1, [r4, #32]
 8005e72:	47b8      	blx	r7
 8005e74:	89a2      	ldrh	r2, [r4, #12]
 8005e76:	1c43      	adds	r3, r0, #1
 8005e78:	d106      	bne.n	8005e88 <__sflush_r+0x68>
 8005e7a:	6829      	ldr	r1, [r5, #0]
 8005e7c:	291d      	cmp	r1, #29
 8005e7e:	d846      	bhi.n	8005f0e <__sflush_r+0xee>
 8005e80:	4b29      	ldr	r3, [pc, #164]	@ (8005f28 <__sflush_r+0x108>)
 8005e82:	40cb      	lsrs	r3, r1
 8005e84:	07db      	lsls	r3, r3, #31
 8005e86:	d542      	bpl.n	8005f0e <__sflush_r+0xee>
 8005e88:	2300      	movs	r3, #0
 8005e8a:	6063      	str	r3, [r4, #4]
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	6023      	str	r3, [r4, #0]
 8005e90:	04d2      	lsls	r2, r2, #19
 8005e92:	d505      	bpl.n	8005ea0 <__sflush_r+0x80>
 8005e94:	1c43      	adds	r3, r0, #1
 8005e96:	d102      	bne.n	8005e9e <__sflush_r+0x7e>
 8005e98:	682b      	ldr	r3, [r5, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d100      	bne.n	8005ea0 <__sflush_r+0x80>
 8005e9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ea0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ea2:	602e      	str	r6, [r5, #0]
 8005ea4:	2900      	cmp	r1, #0
 8005ea6:	d017      	beq.n	8005ed8 <__sflush_r+0xb8>
 8005ea8:	0023      	movs	r3, r4
 8005eaa:	3344      	adds	r3, #68	@ 0x44
 8005eac:	4299      	cmp	r1, r3
 8005eae:	d002      	beq.n	8005eb6 <__sflush_r+0x96>
 8005eb0:	0028      	movs	r0, r5
 8005eb2:	f7ff fa9b 	bl	80053ec <_free_r>
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005eba:	e00d      	b.n	8005ed8 <__sflush_r+0xb8>
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	0028      	movs	r0, r5
 8005ec0:	47b8      	blx	r7
 8005ec2:	0002      	movs	r2, r0
 8005ec4:	1c43      	adds	r3, r0, #1
 8005ec6:	d1c6      	bne.n	8005e56 <__sflush_r+0x36>
 8005ec8:	682b      	ldr	r3, [r5, #0]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d0c3      	beq.n	8005e56 <__sflush_r+0x36>
 8005ece:	2b1d      	cmp	r3, #29
 8005ed0:	d001      	beq.n	8005ed6 <__sflush_r+0xb6>
 8005ed2:	2b16      	cmp	r3, #22
 8005ed4:	d11a      	bne.n	8005f0c <__sflush_r+0xec>
 8005ed6:	602e      	str	r6, [r5, #0]
 8005ed8:	2000      	movs	r0, #0
 8005eda:	e01e      	b.n	8005f1a <__sflush_r+0xfa>
 8005edc:	690e      	ldr	r6, [r1, #16]
 8005ede:	2e00      	cmp	r6, #0
 8005ee0:	d0fa      	beq.n	8005ed8 <__sflush_r+0xb8>
 8005ee2:	680f      	ldr	r7, [r1, #0]
 8005ee4:	600e      	str	r6, [r1, #0]
 8005ee6:	1bba      	subs	r2, r7, r6
 8005ee8:	9201      	str	r2, [sp, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	079b      	lsls	r3, r3, #30
 8005eee:	d100      	bne.n	8005ef2 <__sflush_r+0xd2>
 8005ef0:	694a      	ldr	r2, [r1, #20]
 8005ef2:	60a2      	str	r2, [r4, #8]
 8005ef4:	9b01      	ldr	r3, [sp, #4]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	ddee      	ble.n	8005ed8 <__sflush_r+0xb8>
 8005efa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005efc:	0032      	movs	r2, r6
 8005efe:	001f      	movs	r7, r3
 8005f00:	0028      	movs	r0, r5
 8005f02:	9b01      	ldr	r3, [sp, #4]
 8005f04:	6a21      	ldr	r1, [r4, #32]
 8005f06:	47b8      	blx	r7
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	dc07      	bgt.n	8005f1c <__sflush_r+0xfc>
 8005f0c:	89a2      	ldrh	r2, [r4, #12]
 8005f0e:	2340      	movs	r3, #64	@ 0x40
 8005f10:	2001      	movs	r0, #1
 8005f12:	4313      	orrs	r3, r2
 8005f14:	b21b      	sxth	r3, r3
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	4240      	negs	r0, r0
 8005f1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f1c:	9b01      	ldr	r3, [sp, #4]
 8005f1e:	1836      	adds	r6, r6, r0
 8005f20:	1a1b      	subs	r3, r3, r0
 8005f22:	9301      	str	r3, [sp, #4]
 8005f24:	e7e6      	b.n	8005ef4 <__sflush_r+0xd4>
 8005f26:	46c0      	nop			@ (mov r8, r8)
 8005f28:	20400001 	.word	0x20400001

08005f2c <_fflush_r>:
 8005f2c:	690b      	ldr	r3, [r1, #16]
 8005f2e:	b570      	push	{r4, r5, r6, lr}
 8005f30:	0005      	movs	r5, r0
 8005f32:	000c      	movs	r4, r1
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d102      	bne.n	8005f3e <_fflush_r+0x12>
 8005f38:	2500      	movs	r5, #0
 8005f3a:	0028      	movs	r0, r5
 8005f3c:	bd70      	pop	{r4, r5, r6, pc}
 8005f3e:	2800      	cmp	r0, #0
 8005f40:	d004      	beq.n	8005f4c <_fflush_r+0x20>
 8005f42:	6a03      	ldr	r3, [r0, #32]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <_fflush_r+0x20>
 8005f48:	f7ff f812 	bl	8004f70 <__sinit>
 8005f4c:	220c      	movs	r2, #12
 8005f4e:	5ea3      	ldrsh	r3, [r4, r2]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0f1      	beq.n	8005f38 <_fflush_r+0xc>
 8005f54:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005f56:	07d2      	lsls	r2, r2, #31
 8005f58:	d404      	bmi.n	8005f64 <_fflush_r+0x38>
 8005f5a:	059b      	lsls	r3, r3, #22
 8005f5c:	d402      	bmi.n	8005f64 <_fflush_r+0x38>
 8005f5e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f60:	f7ff fa39 	bl	80053d6 <__retarget_lock_acquire_recursive>
 8005f64:	0028      	movs	r0, r5
 8005f66:	0021      	movs	r1, r4
 8005f68:	f7ff ff5a 	bl	8005e20 <__sflush_r>
 8005f6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f6e:	0005      	movs	r5, r0
 8005f70:	07db      	lsls	r3, r3, #31
 8005f72:	d4e2      	bmi.n	8005f3a <_fflush_r+0xe>
 8005f74:	89a3      	ldrh	r3, [r4, #12]
 8005f76:	059b      	lsls	r3, r3, #22
 8005f78:	d4df      	bmi.n	8005f3a <_fflush_r+0xe>
 8005f7a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f7c:	f7ff fa2c 	bl	80053d8 <__retarget_lock_release_recursive>
 8005f80:	e7db      	b.n	8005f3a <_fflush_r+0xe>
	...

08005f84 <__swhatbuf_r>:
 8005f84:	b570      	push	{r4, r5, r6, lr}
 8005f86:	000e      	movs	r6, r1
 8005f88:	001d      	movs	r5, r3
 8005f8a:	230e      	movs	r3, #14
 8005f8c:	5ec9      	ldrsh	r1, [r1, r3]
 8005f8e:	0014      	movs	r4, r2
 8005f90:	b096      	sub	sp, #88	@ 0x58
 8005f92:	2900      	cmp	r1, #0
 8005f94:	da0c      	bge.n	8005fb0 <__swhatbuf_r+0x2c>
 8005f96:	89b2      	ldrh	r2, [r6, #12]
 8005f98:	2380      	movs	r3, #128	@ 0x80
 8005f9a:	0011      	movs	r1, r2
 8005f9c:	4019      	ands	r1, r3
 8005f9e:	421a      	tst	r2, r3
 8005fa0:	d114      	bne.n	8005fcc <__swhatbuf_r+0x48>
 8005fa2:	2380      	movs	r3, #128	@ 0x80
 8005fa4:	00db      	lsls	r3, r3, #3
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	6029      	str	r1, [r5, #0]
 8005faa:	6023      	str	r3, [r4, #0]
 8005fac:	b016      	add	sp, #88	@ 0x58
 8005fae:	bd70      	pop	{r4, r5, r6, pc}
 8005fb0:	466a      	mov	r2, sp
 8005fb2:	f000 f865 	bl	8006080 <_fstat_r>
 8005fb6:	2800      	cmp	r0, #0
 8005fb8:	dbed      	blt.n	8005f96 <__swhatbuf_r+0x12>
 8005fba:	23f0      	movs	r3, #240	@ 0xf0
 8005fbc:	9901      	ldr	r1, [sp, #4]
 8005fbe:	021b      	lsls	r3, r3, #8
 8005fc0:	4019      	ands	r1, r3
 8005fc2:	4b04      	ldr	r3, [pc, #16]	@ (8005fd4 <__swhatbuf_r+0x50>)
 8005fc4:	18c9      	adds	r1, r1, r3
 8005fc6:	424b      	negs	r3, r1
 8005fc8:	4159      	adcs	r1, r3
 8005fca:	e7ea      	b.n	8005fa2 <__swhatbuf_r+0x1e>
 8005fcc:	2100      	movs	r1, #0
 8005fce:	2340      	movs	r3, #64	@ 0x40
 8005fd0:	e7e9      	b.n	8005fa6 <__swhatbuf_r+0x22>
 8005fd2:	46c0      	nop			@ (mov r8, r8)
 8005fd4:	ffffe000 	.word	0xffffe000

08005fd8 <__smakebuf_r>:
 8005fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fda:	2602      	movs	r6, #2
 8005fdc:	898b      	ldrh	r3, [r1, #12]
 8005fde:	0005      	movs	r5, r0
 8005fe0:	000c      	movs	r4, r1
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	4233      	tst	r3, r6
 8005fe6:	d007      	beq.n	8005ff8 <__smakebuf_r+0x20>
 8005fe8:	0023      	movs	r3, r4
 8005fea:	3347      	adds	r3, #71	@ 0x47
 8005fec:	6023      	str	r3, [r4, #0]
 8005fee:	6123      	str	r3, [r4, #16]
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	6163      	str	r3, [r4, #20]
 8005ff4:	b005      	add	sp, #20
 8005ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ff8:	ab03      	add	r3, sp, #12
 8005ffa:	aa02      	add	r2, sp, #8
 8005ffc:	f7ff ffc2 	bl	8005f84 <__swhatbuf_r>
 8006000:	9f02      	ldr	r7, [sp, #8]
 8006002:	9001      	str	r0, [sp, #4]
 8006004:	0039      	movs	r1, r7
 8006006:	0028      	movs	r0, r5
 8006008:	f7ff fa5c 	bl	80054c4 <_malloc_r>
 800600c:	2800      	cmp	r0, #0
 800600e:	d108      	bne.n	8006022 <__smakebuf_r+0x4a>
 8006010:	220c      	movs	r2, #12
 8006012:	5ea3      	ldrsh	r3, [r4, r2]
 8006014:	059a      	lsls	r2, r3, #22
 8006016:	d4ed      	bmi.n	8005ff4 <__smakebuf_r+0x1c>
 8006018:	2203      	movs	r2, #3
 800601a:	4393      	bics	r3, r2
 800601c:	431e      	orrs	r6, r3
 800601e:	81a6      	strh	r6, [r4, #12]
 8006020:	e7e2      	b.n	8005fe8 <__smakebuf_r+0x10>
 8006022:	2380      	movs	r3, #128	@ 0x80
 8006024:	89a2      	ldrh	r2, [r4, #12]
 8006026:	6020      	str	r0, [r4, #0]
 8006028:	4313      	orrs	r3, r2
 800602a:	81a3      	strh	r3, [r4, #12]
 800602c:	9b03      	ldr	r3, [sp, #12]
 800602e:	6120      	str	r0, [r4, #16]
 8006030:	6167      	str	r7, [r4, #20]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00c      	beq.n	8006050 <__smakebuf_r+0x78>
 8006036:	0028      	movs	r0, r5
 8006038:	230e      	movs	r3, #14
 800603a:	5ee1      	ldrsh	r1, [r4, r3]
 800603c:	f000 f832 	bl	80060a4 <_isatty_r>
 8006040:	2800      	cmp	r0, #0
 8006042:	d005      	beq.n	8006050 <__smakebuf_r+0x78>
 8006044:	2303      	movs	r3, #3
 8006046:	89a2      	ldrh	r2, [r4, #12]
 8006048:	439a      	bics	r2, r3
 800604a:	3b02      	subs	r3, #2
 800604c:	4313      	orrs	r3, r2
 800604e:	81a3      	strh	r3, [r4, #12]
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	9a01      	ldr	r2, [sp, #4]
 8006054:	4313      	orrs	r3, r2
 8006056:	81a3      	strh	r3, [r4, #12]
 8006058:	e7cc      	b.n	8005ff4 <__smakebuf_r+0x1c>

0800605a <memmove>:
 800605a:	b510      	push	{r4, lr}
 800605c:	4288      	cmp	r0, r1
 800605e:	d902      	bls.n	8006066 <memmove+0xc>
 8006060:	188b      	adds	r3, r1, r2
 8006062:	4298      	cmp	r0, r3
 8006064:	d308      	bcc.n	8006078 <memmove+0x1e>
 8006066:	2300      	movs	r3, #0
 8006068:	429a      	cmp	r2, r3
 800606a:	d007      	beq.n	800607c <memmove+0x22>
 800606c:	5ccc      	ldrb	r4, [r1, r3]
 800606e:	54c4      	strb	r4, [r0, r3]
 8006070:	3301      	adds	r3, #1
 8006072:	e7f9      	b.n	8006068 <memmove+0xe>
 8006074:	5c8b      	ldrb	r3, [r1, r2]
 8006076:	5483      	strb	r3, [r0, r2]
 8006078:	3a01      	subs	r2, #1
 800607a:	d2fb      	bcs.n	8006074 <memmove+0x1a>
 800607c:	bd10      	pop	{r4, pc}
	...

08006080 <_fstat_r>:
 8006080:	2300      	movs	r3, #0
 8006082:	b570      	push	{r4, r5, r6, lr}
 8006084:	4d06      	ldr	r5, [pc, #24]	@ (80060a0 <_fstat_r+0x20>)
 8006086:	0004      	movs	r4, r0
 8006088:	0008      	movs	r0, r1
 800608a:	0011      	movs	r1, r2
 800608c:	602b      	str	r3, [r5, #0]
 800608e:	f7fa fde9 	bl	8000c64 <_fstat>
 8006092:	1c43      	adds	r3, r0, #1
 8006094:	d103      	bne.n	800609e <_fstat_r+0x1e>
 8006096:	682b      	ldr	r3, [r5, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d000      	beq.n	800609e <_fstat_r+0x1e>
 800609c:	6023      	str	r3, [r4, #0]
 800609e:	bd70      	pop	{r4, r5, r6, pc}
 80060a0:	20000660 	.word	0x20000660

080060a4 <_isatty_r>:
 80060a4:	2300      	movs	r3, #0
 80060a6:	b570      	push	{r4, r5, r6, lr}
 80060a8:	4d06      	ldr	r5, [pc, #24]	@ (80060c4 <_isatty_r+0x20>)
 80060aa:	0004      	movs	r4, r0
 80060ac:	0008      	movs	r0, r1
 80060ae:	602b      	str	r3, [r5, #0]
 80060b0:	f7fa fde6 	bl	8000c80 <_isatty>
 80060b4:	1c43      	adds	r3, r0, #1
 80060b6:	d103      	bne.n	80060c0 <_isatty_r+0x1c>
 80060b8:	682b      	ldr	r3, [r5, #0]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d000      	beq.n	80060c0 <_isatty_r+0x1c>
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	bd70      	pop	{r4, r5, r6, pc}
 80060c2:	46c0      	nop			@ (mov r8, r8)
 80060c4:	20000660 	.word	0x20000660

080060c8 <_sbrk_r>:
 80060c8:	2300      	movs	r3, #0
 80060ca:	b570      	push	{r4, r5, r6, lr}
 80060cc:	4d06      	ldr	r5, [pc, #24]	@ (80060e8 <_sbrk_r+0x20>)
 80060ce:	0004      	movs	r4, r0
 80060d0:	0008      	movs	r0, r1
 80060d2:	602b      	str	r3, [r5, #0]
 80060d4:	f7fa fde8 	bl	8000ca8 <_sbrk>
 80060d8:	1c43      	adds	r3, r0, #1
 80060da:	d103      	bne.n	80060e4 <_sbrk_r+0x1c>
 80060dc:	682b      	ldr	r3, [r5, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d000      	beq.n	80060e4 <_sbrk_r+0x1c>
 80060e2:	6023      	str	r3, [r4, #0]
 80060e4:	bd70      	pop	{r4, r5, r6, pc}
 80060e6:	46c0      	nop			@ (mov r8, r8)
 80060e8:	20000660 	.word	0x20000660

080060ec <memchr>:
 80060ec:	b2c9      	uxtb	r1, r1
 80060ee:	1882      	adds	r2, r0, r2
 80060f0:	4290      	cmp	r0, r2
 80060f2:	d101      	bne.n	80060f8 <memchr+0xc>
 80060f4:	2000      	movs	r0, #0
 80060f6:	4770      	bx	lr
 80060f8:	7803      	ldrb	r3, [r0, #0]
 80060fa:	428b      	cmp	r3, r1
 80060fc:	d0fb      	beq.n	80060f6 <memchr+0xa>
 80060fe:	3001      	adds	r0, #1
 8006100:	e7f6      	b.n	80060f0 <memchr+0x4>

08006102 <_realloc_r>:
 8006102:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006104:	0006      	movs	r6, r0
 8006106:	000c      	movs	r4, r1
 8006108:	0015      	movs	r5, r2
 800610a:	2900      	cmp	r1, #0
 800610c:	d105      	bne.n	800611a <_realloc_r+0x18>
 800610e:	0011      	movs	r1, r2
 8006110:	f7ff f9d8 	bl	80054c4 <_malloc_r>
 8006114:	0004      	movs	r4, r0
 8006116:	0020      	movs	r0, r4
 8006118:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800611a:	2a00      	cmp	r2, #0
 800611c:	d103      	bne.n	8006126 <_realloc_r+0x24>
 800611e:	f7ff f965 	bl	80053ec <_free_r>
 8006122:	002c      	movs	r4, r5
 8006124:	e7f7      	b.n	8006116 <_realloc_r+0x14>
 8006126:	f000 f81c 	bl	8006162 <_malloc_usable_size_r>
 800612a:	0007      	movs	r7, r0
 800612c:	4285      	cmp	r5, r0
 800612e:	d802      	bhi.n	8006136 <_realloc_r+0x34>
 8006130:	0843      	lsrs	r3, r0, #1
 8006132:	42ab      	cmp	r3, r5
 8006134:	d3ef      	bcc.n	8006116 <_realloc_r+0x14>
 8006136:	0029      	movs	r1, r5
 8006138:	0030      	movs	r0, r6
 800613a:	f7ff f9c3 	bl	80054c4 <_malloc_r>
 800613e:	9001      	str	r0, [sp, #4]
 8006140:	2800      	cmp	r0, #0
 8006142:	d101      	bne.n	8006148 <_realloc_r+0x46>
 8006144:	9c01      	ldr	r4, [sp, #4]
 8006146:	e7e6      	b.n	8006116 <_realloc_r+0x14>
 8006148:	002a      	movs	r2, r5
 800614a:	42bd      	cmp	r5, r7
 800614c:	d900      	bls.n	8006150 <_realloc_r+0x4e>
 800614e:	003a      	movs	r2, r7
 8006150:	0021      	movs	r1, r4
 8006152:	9801      	ldr	r0, [sp, #4]
 8006154:	f7ff f941 	bl	80053da <memcpy>
 8006158:	0021      	movs	r1, r4
 800615a:	0030      	movs	r0, r6
 800615c:	f7ff f946 	bl	80053ec <_free_r>
 8006160:	e7f0      	b.n	8006144 <_realloc_r+0x42>

08006162 <_malloc_usable_size_r>:
 8006162:	1f0b      	subs	r3, r1, #4
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	1f18      	subs	r0, r3, #4
 8006168:	2b00      	cmp	r3, #0
 800616a:	da01      	bge.n	8006170 <_malloc_usable_size_r+0xe>
 800616c:	580b      	ldr	r3, [r1, r0]
 800616e:	18c0      	adds	r0, r0, r3
 8006170:	4770      	bx	lr
	...

08006174 <_init>:
 8006174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006176:	46c0      	nop			@ (mov r8, r8)
 8006178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617a:	bc08      	pop	{r3}
 800617c:	469e      	mov	lr, r3
 800617e:	4770      	bx	lr

08006180 <_fini>:
 8006180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006182:	46c0      	nop			@ (mov r8, r8)
 8006184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006186:	bc08      	pop	{r3}
 8006188:	469e      	mov	lr, r3
 800618a:	4770      	bx	lr
