# Remora-FPGA
port of Remora to FPGA's using Verilog


only for research / untested on real machines

the Bugblat PIF_2 (machxo2) will not work - warning chip gets hot !



## Structure:

buildtool.py plugins:  this are python scripts to generate the verilog file from a configuration

configs: here are the config files for a specific setup (Target-FPGA / Pins)

Output: the generated files per config



## the exciting part:

https://github.com/multigcs/Remora-FPGA/blob/main/Output/ICE40HX8K-EVB/Firmware/remorafpga.v



## Demo-Video on ICE40 board:

https://www.youtube.com/shorts/m4zXuHERiFU



## Original-Project:

 https://github.com/scottalford75/Remora
