// Seed: 2974489863
`timescale 1 ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype wire
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  type_7(
      id_1, 1, ~1'b0, id_0 & 1 & 1
  );
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_4 = 1'd0;
endmodule
