Task: design a half adder using gate level modeling
language: verilog
modeling: gate level
