/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1435-356
+ date
Sat May 31 16:27:34 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1748708854
+ CACTUS_STARTTIME=1748708854
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      May 31 2025 (16:00:04)
Run date:          May 31 2025 (16:27:35+0000)
Run host:          fv-az1435-356 (pid=140152)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az1435-356
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379880KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=da058d99-e134-cd41-b933-96ba32085ab8, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.8.0-1029-azure, OSVersion="#34~22.04.1-Ubuntu SMP Thu May  1 02:51:54 UTC 2025", HostName=fv-az1435-356, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379880KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{2-3} P#{2-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125686 sec
      iterations=10000000... time=0.012549 sec
      iterations=100000000... time=0.125224 sec
      iterations=900000000... time=1.12253 sec
      iterations=900000000... time=0.840705 sec
      result: 6.38695 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019796 sec
      iterations=10000000... time=0.0198308 sec
      iterations=100000000... time=0.19838 sec
      iterations=600000000... time=1.19057 sec
      result: 16.1268 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00191172 sec
      iterations=10000000... time=0.0186954 sec
      iterations=100000000... time=0.187045 sec
      iterations=600000000... time=1.12297 sec
      result: 8.54879 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125615 sec
      iterations=10000... time=0.0012597 sec
      iterations=100000... time=0.012443 sec
      iterations=1000000... time=0.124476 sec
      iterations=9000000... time=1.12032 sec
      result: 1.2448 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000497441 sec
      iterations=10000... time=0.00456975 sec
      iterations=100000... time=0.0451611 sec
      iterations=1000000... time=0.466587 sec
      iterations=2000000... time=0.912 sec
      iterations=4000000... time=1.81013 sec
      result: 4.52533 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.50999e-07 sec
      iterations=10... time=3.056e-06 sec
      iterations=100... time=3.0397e-05 sec
      iterations=1000... time=0.000253274 sec
      iterations=10000... time=0.00247883 sec
      iterations=100000... time=0.0245468 sec
      iterations=1000000... time=0.245589 sec
      iterations=4000000... time=0.986861 sec
      iterations=8000000... time=1.96263 sec
      result: 100.176 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.774e-06 sec
      iterations=10... time=6.3298e-05 sec
      iterations=100... time=0.000501288 sec
      iterations=1000... time=0.00496122 sec
      iterations=10000... time=0.0492841 sec
      iterations=100000... time=0.492753 sec
      iterations=200000... time=0.989679 sec
      iterations=400000... time=1.97457 sec
      result: 79.6561 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.436e-06 sec
      iterations=10000... time=3.3613e-05 sec
      iterations=100000... time=0.000256951 sec
      iterations=1000000... time=0.00251064 sec
      iterations=10000000... time=0.0249597 sec
      iterations=100000000... time=0.250757 sec
      iterations=400000000... time=0.998788 sec
      iterations=800000000... time=1.9935 sec
      result: 0.311485 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.0289e-05 sec
      iterations=10000... time=0.000103003 sec
      iterations=100000... time=0.00093427 sec
      iterations=1000000... time=0.00936617 sec
      iterations=10000000... time=0.0933707 sec
      iterations=100000000... time=0.936687 sec
      iterations=200000000... time=1.87117 sec
      result: 1.16948 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=9.42e-07 sec
      iterations=10... time=4.519e-06 sec
      iterations=100... time=4.0175e-05 sec
      iterations=1000... time=0.000302366 sec
      iterations=10000... time=0.00282221 sec
      iterations=100000... time=0.0279063 sec
      iterations=1000000... time=0.279005 sec
      iterations=4000000... time=1.11633 sec
      result: 88.0599 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.875e-06 sec
      iterations=10... time=6.1234e-05 sec
      iterations=100... time=0.000462044 sec
      iterations=1000... time=0.00436669 sec
      iterations=10000... time=0.0433025 sec
      iterations=100000... time=0.43373 sec
      iterations=300000... time=1.30432 sec
      result: 90.4419 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.157e-05 sec
      iterations=10... time=0.000345086 sec
      iterations=100... time=0.00332444 sec
      iterations=1000... time=0.0337874 sec
      iterations=10000... time=0.331743 sec
      iterations=30000... time=0.990307 sec
      iterations=60000... time=1.98069 sec
      result: 0.0523455 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000166271 sec
      iterations=10... time=0.00163062 sec
      iterations=100... time=0.0160255 sec
      iterations=1000... time=0.160352 sec
      iterations=7000... time=1.11476 sec
      result: 0.153147 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00417911 sec
      iterations=10... time=0.0406106 sec
      iterations=100... time=0.412407 sec
      iterations=300... time=1.2414 sec
      result: 0.37721 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125563 sec
      iterations=10000000... time=0.0124806 sec
      iterations=100000000... time=0.124552 sec
      iterations=900000000... time=1.12212 sec
      iterations=900000000... time=0.84013 sec
      result: 6.38314 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198574 sec
      iterations=10000000... time=0.0198481 sec
      iterations=100000000... time=0.198331 sec
      iterations=600000000... time=1.18997 sec
      result: 16.1348 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00189471 sec
      iterations=10000000... time=0.0186734 sec
      iterations=100000000... time=0.186762 sec
      iterations=600000000... time=1.12123 sec
      result: 8.56202 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000127123 sec
      iterations=10000... time=0.00124966 sec
      iterations=100000... time=0.0124379 sec
      iterations=1000000... time=0.124326 sec
      iterations=9000000... time=1.12032 sec
      result: 1.2448 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000391653 sec
      iterations=10000... time=0.00391627 sec
      iterations=100000... time=0.038407 sec
      iterations=1000000... time=0.386353 sec
      iterations=3000000... time=1.15193 sec
      result: 3.83978 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.76501e-07 sec
      iterations=10... time=3.316e-06 sec
      iterations=100... time=3.2421e-05 sec
      iterations=1000... time=0.000254176 sec
      iterations=10000... time=0.0024722 sec
      iterations=100000... time=0.0245301 sec
      iterations=1000000... time=0.245058 sec
      iterations=4000000... time=0.981109 sec
      iterations=8000000... time=1.9615 sec
      result: 100.233 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0885e-05 sec
      iterations=10... time=6.9515e-05 sec
      iterations=100... time=0.00052632 sec
      iterations=1000... time=0.00503278 sec
      iterations=10000... time=0.0499572 sec
      iterations=100000... time=0.500769 sec
      iterations=200000... time=0.9998 sec
      iterations=400000... time=1.99835 sec
      result: 78.708 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.492e-06 sec
      iterations=10000... time=3.3533e-05 sec
      iterations=100000... time=0.000257532 sec
      iterations=1000000... time=0.00250948 sec
      iterations=10000000... time=0.0248889 sec
      iterations=100000000... time=0.248865 sec
      iterations=400000000... time=0.998163 sec
      iterations=800000000... time=1.99389 sec
      result: 0.311545 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=2.7897e-05 sec
      iterations=10000... time=0.000122575 sec
      iterations=100000... time=0.00133433 sec
      iterations=1000000... time=0.0134985 sec
      iterations=10000000... time=0.137607 sec
      iterations=80000000... time=1.06 sec
      result: 1.65624 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.36e-07 sec
      iterations=10... time=4.2585e-06 sec
      iterations=100... time=4.0686e-05 sec
      iterations=1000... time=0.000287342 sec
      iterations=10000... time=0.0028107 sec
      iterations=100000... time=0.0278883 sec
      iterations=1000000... time=0.280117 sec
      iterations=4000000... time=1.11547 sec
      result: 88.1283 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.73375e-05 sec
      iterations=10... time=7.9093e-05 sec
      iterations=100... time=0.000513586 sec
      iterations=1000... time=0.0045159 sec
      iterations=10000... time=0.0447197 sec
      iterations=100000... time=0.445428 sec
      iterations=200000... time=0.894058 sec
      iterations=400000... time=1.787 sec
      result: 88.0169 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 711 nsec
    MPI bandwidth: 10.9966 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat May 31 16:28:31 UTC 2025
+ echo Done.
Done.
  Elapsed time: 56.6 s
