[{"DBLP title": "Active management of timing guardband to save energy in POWER7.", "DBLP authors": ["Charles Lefurgy", "Alan J. Drake", "Michael S. Floyd", "Malcolm Allen-Ware", "Bishop Brock", "Jos\u00e9 A. Tierno", "John B. Carter"], "year": 2011, "MAG papers": [{"PaperId": 1981384041, "PaperTitle": "active management of timing guardband to save energy in power7", "Year": 2011, "CitationCount": 89, "EstimatedCitation": 131, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Bundled execution of recurring traces for energy-efficient general purpose processing.", "DBLP authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "year": 2011, "MAG papers": [{"PaperId": 1975489482, "PaperTitle": "bundled execution of recurring traces for energy efficient general purpose processing", "Year": 2011, "CitationCount": 67, "EstimatedCitation": 108, "Affiliations": ["university of michigan", "university of michigan", "princeton university", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Minimalist open-page: a DRAM page-mode scheduling policy for the many-core era.", "DBLP authors": ["Dimitris Kaseridis", "Jeffrey Stuecheli", "Lizy Kurian John"], "year": 2011, "MAG papers": [{"PaperId": 2026517532, "PaperTitle": "minimalist open page a dram page mode scheduling policy for the many core era", "Year": 2011, "CitationCount": 83, "EstimatedCitation": 127, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "The NoX router.", "DBLP authors": ["Mitchell Hayenga", "Mikko H. Lipasti"], "year": 2011, "MAG papers": [{"PaperId": 2096028019, "PaperTitle": "the nox router", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "A systematic methodology to develop resilient cache coherence protocols.", "DBLP authors": ["Konstantinos Aisopos", "Li-Shiuan Peh"], "year": 2011, "MAG papers": [{"PaperId": 2143586362, "PaperTitle": "a systematic methodology to develop resilient cache coherence protocols", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["princeton university", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Dataflow execution of sequential imperative programs on multicore architectures.", "DBLP authors": ["Gagan Gupta", "Gurindar S. Sohi"], "year": 2011, "MAG papers": [{"PaperId": 2153287401, "PaperTitle": "dataflow execution of sequential imperative programs on multicore architectures", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 56, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication.", "DBLP authors": ["Tushar Krishna", "Li-Shiuan Peh", "Bradford M. Beckmann", "Steven K. Reinhardt"], "year": 2011, "MAG papers": [{"PaperId": 2042275089, "PaperTitle": "towards the ideal on chip fabric for 1 to many and many to 1 communication", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 79, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Packet chaining: efficient single-cycle allocation for on-chip networks.", "DBLP authors": ["George Michelogiannakis", "Nan Jiang", "Daniel Becker", "William J. Dally"], "year": 2011, "MAG papers": [{"PaperId": 2073878734, "PaperTitle": "packet chaining efficient single cycle allocation for on chip networks", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university"]}, {"PaperId": 2163083614, "PaperTitle": "packet chaining efficient single cycle allocation for on chip networks", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Resilient microring resonator based photonic networks.", "DBLP authors": ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "year": 2011, "MAG papers": [{"PaperId": 2132466197, "PaperTitle": "resilient microring resonator based photonic networks", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of california davis", "university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "FeatherWeight: low-cost optical arbitration with QoS support.", "DBLP authors": ["Yan Pan", "John Kim", "Gokhan Memik"], "year": 2011, "MAG papers": [{"PaperId": 1977393666, "PaperTitle": "featherweight low cost optical arbitration with qos support", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["kaist", "globalfoundries", "northwestern university"]}], "source": "ES"}, {"DBLP title": "A new case for the TAGE branch predictor.", "DBLP authors": ["Andr\u00e9 Seznec"], "year": 2011, "MAG papers": [{"PaperId": 2030680937, "PaperTitle": "a new case for the tage branch predictor", "Year": 2011, "CitationCount": 45, "EstimatedCitation": 68, "Affiliations": ["french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Identifying and predicting timing-critical instructions to boost timing speculation.", "DBLP authors": ["Jing Xin", "Russ Joseph"], "year": 2011, "MAG papers": [{"PaperId": 2059774354, "PaperTitle": "identifying and predicting timing critical instructions to boost timing speculation", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["northwestern university", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Idempotent processor architecture.", "DBLP authors": ["Marc de Kruijf", "Karthikeyan Sankaralingam"], "year": 2011, "MAG papers": [{"PaperId": 2084724480, "PaperTitle": "idempotent processor architecture", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Proactive instruction fetch.", "DBLP authors": ["Michael Ferdman", "Cansu Kaynak", "Babak Falsafi"], "year": 2011, "MAG papers": [{"PaperId": 2120072148, "PaperTitle": "proactive instruction fetch", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 54, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "QsCores: trading dark silicon for scalable energy efficiency with quasi-specific cores.", "DBLP authors": ["Ganesh Venkatesh", "Jack Sampson", "Nathan Goulding-Hotta", "Sravanthi Kota Venkata", "Michael Bedford Taylor", "Steven Swanson"], "year": 2011, "MAG papers": [{"PaperId": 2116267755, "PaperTitle": "qscores trading dark silicon for scalable energy efficiency with quasi specific cores", "Year": 2011, "CitationCount": 77, "EstimatedCitation": 141, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Pack & Cap: adaptive DVFS and thread packing under power caps.", "DBLP authors": ["Ryan Cochran", "Can Hankendi", "Ayse Kivilcim Coskun", "Sherief Reda"], "year": 2011, "MAG papers": [{"PaperId": 2027177485, "PaperTitle": "pack cap adaptive dvfs and thread packing under power caps", "Year": 2011, "CitationCount": 137, "EstimatedCitation": 214, "Affiliations": ["brown university", "boston university", "boston university", "brown university"]}], "source": "ES"}, {"DBLP title": "Preventing PCM banks from seizing too much power.", "DBLP authors": ["Andrew Hay", "Karin Strauss", "Timothy Sherwood", "Gabriel H. Loh", "Doug Burger"], "year": 2011, "MAG papers": [{"PaperId": 2124165274, "PaperTitle": "preventing pcm banks from seizing too much power", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 90, "Affiliations": ["university of washington", "university of california santa barbara", "university of auckland", "university of washington", "university of auckland"]}], "source": "ES"}, {"DBLP title": "CRAM: coded registers for amplified multiporting.", "DBLP authors": ["Vignyan Reddy Kothinti Naresh", "David J. Palframan", "Mikko H. Lipasti"], "year": 2011, "MAG papers": [{"PaperId": 2170334959, "PaperTitle": "cram coded registers for amplified multiporting", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "ATDetector: improving the accuracy of a commercial data race detector by identifying address transfer.", "DBLP authors": ["Jiaqi Zhang", "Weiwei Xiong", "Yang Liu", "Soyeon Park", "Yuanyuan Zhou", "Zhiqiang Ma"], "year": 2011, "MAG papers": [{"PaperId": 2037068142, "PaperTitle": "atdetector improving the accuracy of a commercial data race detector by identifying address transfer", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california san diego", "university of california san diego", "university of illinois at urbana champaign", "university of california san diego", "university of california san diego", "intel"]}], "source": "ES"}, {"DBLP title": "CoreRacer: a practical memory race recorder for multicore x86 TSO processors.", "DBLP authors": ["Gilles Pokam", "Cristiano Pereira", "Shiliang Hu", "Ali-Reza Adl-Tabatabai", "Justin Emile Gottschlich", "Jungwoo Ha", "Youfeng Wu"], "year": 2011, "MAG papers": [{"PaperId": 2114800225, "PaperTitle": "coreracer a practical memory race recorder for multicore x86 tso processors", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "google", "intel"]}], "source": "ES"}, {"DBLP title": "Manager-client pairing: a framework for implementing coherence hierarchies.", "DBLP authors": ["Jesse G. Beu", "Michel C. Rosier", "Thomas M. Conte"], "year": 2011, "MAG papers": [{"PaperId": 2067155801, "PaperTitle": "manager client pairing a framework for implementing coherence hierarchies", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "apple inc"]}], "source": "ES"}, {"DBLP title": "TransCom: transforming stream communication for load balance and efficiency in networks-on-chip.", "DBLP authors": ["Ahmed H. Abdel-Gawad", "Mithuna Thottethodi"], "year": 2011, "MAG papers": [{"PaperId": 2057128208, "PaperTitle": "transcom transforming stream communication for load balance and efficiency in networks on chip", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations.", "DBLP authors": ["Jason Mars", "Lingjia Tang", "Robert Hundt", "Kevin Skadron", "Mary Lou Soffa"], "year": 2011, "MAG papers": [{"PaperId": 2150139096, "PaperTitle": "bubble up increasing utilization in modern warehouse scale computers via sensible co locations", "Year": 2011, "CitationCount": 273, "EstimatedCitation": 401, "Affiliations": ["university of virginia", "university of virginia", "university of virginia", "university of virginia", "google"]}], "source": "ES"}, {"DBLP title": "System-level integrated server architectures for scale-out datacenters.", "DBLP authors": ["Sheng Li", "Kevin T. Lim", "Paolo Faraboschi", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi"], "year": 2011, "MAG papers": [{"PaperId": 2068115084, "PaperTitle": "system level integrated server architectures for scale out datacenters", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Architectural support for secure virtualization under a vulnerable hypervisor.", "DBLP authors": ["Seongwook Jin", "Jeongseob Ahn", "Sanghoon Cha", "Jaehyuk Huh"], "year": 2011, "MAG papers": [{"PaperId": 2162055502, "PaperTitle": "architectural support for secure virtualization under a vulnerable hypervisor", "Year": 2011, "CitationCount": 55, "EstimatedCitation": 76, "Affiliations": ["kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Complementing user-level coarse-grain parallelism with implicit speculative parallelism.", "DBLP authors": ["Nikolas Ioannou", "Marcelo Cintra"], "year": 2011, "MAG papers": [{"PaperId": 2100788418, "PaperTitle": "complementing user level coarse grain parallelism with implicit speculative parallelism", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Hardware transactional memory for GPU architectures.", "DBLP authors": ["Wilson W. L. Fung", "Inderpreet Singh", "Andrew Brownsword", "Tor M. Aamodt"], "year": 2011, "MAG papers": [{"PaperId": 2101209730, "PaperTitle": "hardware transactional memory for gpu architectures", "Year": 2011, "CitationCount": 60, "EstimatedCitation": 78, "Affiliations": ["university of british columbia", "university of british columbia", "university of british columbia", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "Improving GPU performance via large warps and two-level warp scheduling.", "DBLP authors": ["Veynu Narasiman", "Michael Shebanow", "Chang Joo Lee", "Rustam Miftakhutdinov", "Onur Mutlu", "Yale N. Patt"], "year": 2011, "MAG papers": [{"PaperId": 2090584832, "PaperTitle": "improving gpu performance via large warps and two level warp scheduling", "Year": 2011, "CitationCount": 248, "EstimatedCitation": 344, "Affiliations": ["university of texas at austin", "intel", "nvidia", "university of texas at austin", "university of texas at austin", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Pay-As-You-Go: low-overhead hard-error correction for phase change memories.", "DBLP authors": ["Moinuddin K. Qureshi"], "year": 2011, "MAG papers": [{"PaperId": 2098463429, "PaperTitle": "pay as you go low overhead hard error correction for phase change memories", "Year": 2011, "CitationCount": 72, "EstimatedCitation": 105, "Affiliations": ["georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Multi retention level STT-RAM cache designs with a dynamic refresh scheme.", "DBLP authors": ["Zhenyu Sun", "Xiuyuan Bi", "Hai (Helen) Li", "Weng-Fai Wong", "Zhong-Liang Ong", "Xiaochun Zhu", "Wenqing Wu"], "year": 2011, "MAG papers": [{"PaperId": 2108048675, "PaperTitle": "multi retention level stt ram cache designs with a dynamic refresh scheme", "Year": 2011, "CitationCount": 130, "EstimatedCitation": 217, "Affiliations": ["new york university", "qualcomm", "qualcomm", "national university of singapore", "new york university", "new york university", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "A resistive TCAM accelerator for data-intensive computing.", "DBLP authors": ["Qing Guo", "Xiaochen Guo", "Yuxin Bai", "Engin Ipek"], "year": 2011, "MAG papers": [{"PaperId": 2114094169, "PaperTitle": "a resistive tcam accelerator for data intensive computing", "Year": 2011, "CitationCount": 45, "EstimatedCitation": 74, "Affiliations": ["university of rochester", "university of rochester", "university of rochester", "university of rochester"]}], "source": "ES"}, {"DBLP title": "A register-file approach for row buffer caches in die-stacked DRAMs.", "DBLP authors": ["Gabriel H. Loh"], "year": 2011, "MAG papers": [{"PaperId": 1981346158, "PaperTitle": "a register file approach for row buffer caches in die stacked drams", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Parallel application memory scheduling.", "DBLP authors": ["Eiman Ebrahimi", "Rustam Miftakhutdinov", "Chris Fallin", "Chang Joo Lee", "Jos\u00e9 A. Joao", "Onur Mutlu", "Yale N. Patt"], "year": 2011, "MAG papers": [{"PaperId": 2064344201, "PaperTitle": "parallel application memory scheduling", "Year": 2011, "CitationCount": 94, "EstimatedCitation": 136, "Affiliations": ["intel", "carnegie mellon university", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Reducing memory interference in multicore systems via application-aware memory channel partitioning.", "DBLP authors": ["Sai Prashanth Muralidhara", "Lavanya Subramanian", "Onur Mutlu", "Mahmut T. Kandemir", "Thomas Moscibroda"], "year": 2011, "MAG papers": [{"PaperId": 2142875853, "PaperTitle": "reducing memory interference in multicore systems via application aware memory channel partitioning", "Year": 2011, "CitationCount": 166, "EstimatedCitation": 241, "Affiliations": ["pennsylvania state university", "microsoft", "carnegie mellon university", "carnegie mellon university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Accelerating microprocessor silicon validation by exposing ISA diversity.", "DBLP authors": ["Nikos Foutris", "Dimitris Gizopoulos", "Mihalis Psarakis", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2011, "MAG papers": [{"PaperId": 2086311869, "PaperTitle": "accelerating microprocessor silicon validation by exposing isa diversity", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of piraeus", "intel", "intel", "national and kapodistrian university of athens", "national and kapodistrian university of athens"]}], "source": "ES"}, {"DBLP title": "Encore: low-cost, fine-grained transient fault recovery.", "DBLP authors": ["Shuguang Feng", "Shantanu Gupta", "Amin Ansari", "Scott A. Mahlke", "David I. August"], "year": 2011, "MAG papers": [{"PaperId": 2042777048, "PaperTitle": "encore low cost fine grained transient fault recovery", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["princeton university", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Formally enhanced runtime verification to ensure NoC functional correctness.", "DBLP authors": ["Ritesh Parikh", "Valeria Bertacco"], "year": 2011, "MAG papers": [{"PaperId": 2028097207, "PaperTitle": "formally enhanced runtime verification to ensure noc functional correctness", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Residue cache: a low-energy low-area L2 cache architecture via compression and partial hits.", "DBLP authors": ["Soontae Kim", "Jongmin Lee", "Jesung Kim", "Seokin Hong"], "year": 2011, "MAG papers": [{"PaperId": 2040832575, "PaperTitle": "residue cache a low energy low area l2 cache architecture via compression and partial hits", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["kaist", "lg electronics", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "SHiP: signature-based hit predictor for high performance caching.", "DBLP authors": ["Carole-Jean Wu", "Aamer Jaleel", "William Hasenplaugh", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2011, "MAG papers": [{"PaperId": 2095258606, "PaperTitle": "ship signature based hit predictor for high performance caching", "Year": 2011, "CitationCount": 115, "EstimatedCitation": 174, "Affiliations": ["intel", "intel", "massachusetts institute of technology", "princeton university", "princeton university", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "PACMan: prefetch-aware cache management for high performance caching.", "DBLP authors": ["Carole-Jean Wu", "Aamer Jaleel", "Margaret Martonosi", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2011, "MAG papers": [{"PaperId": 2082437541, "PaperTitle": "pacman prefetch aware cache management for high performance caching", "Year": 2011, "CitationCount": 65, "EstimatedCitation": 102, "Affiliations": ["princeton university", "intel", "intel", "princeton university", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Efficiently enabling conventional block sizes for very large die-stacked DRAM caches.", "DBLP authors": ["Gabriel H. Loh", "Mark D. Hill"], "year": 2011, "MAG papers": [{"PaperId": 2148797773, "PaperTitle": "efficiently enabling conventional block sizes for very large die stacked dram caches", "Year": 2011, "CitationCount": 131, "EstimatedCitation": 197, "Affiliations": ["advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "A compile-time managed multi-level register file hierarchy.", "DBLP authors": ["Mark Gebhart", "Stephen W. Keckler", "William J. Dally"], "year": 2011, "MAG papers": [{"PaperId": 2022632182, "PaperTitle": "a compile time managed multi level register file hierarchy", "Year": 2011, "CitationCount": 48, "EstimatedCitation": 83, "Affiliations": ["stanford university", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "SIMD re-convergence at thread frontiers.", "DBLP authors": ["Gregory Frederick Diamos", "Benjamin Ashbaugh", "Subramaniam Maiyuran", "Andrew Kerr", "Haicheng Wu", "Sudhakar Yalamanchili"], "year": 2011, "MAG papers": [{"PaperId": 2135947393, "PaperTitle": "simd re convergence at thread frontiers", "Year": 2011, "CitationCount": 68, "EstimatedCitation": 85, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "intel", "georgia institute of technology", "intel", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A data layout optimization framework for NUCA-based multicores.", "DBLP authors": ["Yuanrui Zhang", "Wei Ding", "Mahmut T. Kandemir", "Jun Liu", "Ohyoung Jang"], "year": 2011, "MAG papers": [{"PaperId": 2085844157, "PaperTitle": "a data layout optimization framework for nuca based multicores", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}]