#ifndef ACPM_FRAMEWORK

struct pmucal_seq aud_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKAUD_HSI0_NOC", 0x13200000, 0x1800, (0x1f << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_AUDIF", 0x13200000, 0x1804, (0x1ff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CPU_ACLK", 0x13200000, 0x180c, (0x7 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG", 0x13200000, 0x1814, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_NOC", 0x13200000, 0x1820, (0x7 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_NOCP", 0x13200000, 0x1824, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CPU_ACP", 0x13200000, 0x1810, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_MCLK", 0x13200000, 0x181c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_CNT", 0x13200000, 0x1808, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_DSIF", 0x13200000, 0x1818, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_PCMC", 0x13200000, 0x1828, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF", 0x13200000, 0x182c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE", 0x13200000, 0x1830, (0x1f << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF0", 0x13200000, 0x1834, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF1", 0x13200000, 0x1838, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF2", 0x13200000, 0x183c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF3", 0x13200000, 0x1840, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF4", 0x13200000, 0x1844, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF5", 0x13200000, 0x1848, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AUD_UAIF6", 0x13200000, 0x184c, (0x1f << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_AUD_CPU", 0x2a0a0000, 0x1830, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_AUD_NOC", 0x2a0a0000, 0x1834, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_AUD_AUDIF0", 0x2a0a0000, 0x1828, (0x3f << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_AUD_AUDIF1", 0x2a0a0000, 0x182c, (0x3f << 0), (0xa << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_AUD_CPU", 0x2a0a0000, 0x1038, (0x7 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_AUD_NOC", 0x2a0a0000, 0x103c, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_AUDIF", 0x13200000, 0x1000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_CPU", 0x13200000, 0x1004, (0x3 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_AUD_AUDIF0", 0x2a0a0000, 0x1030, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_AUD_AUDIF1", 0x2a0a0000, 0x1034, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_DSIF", 0x13200000, 0x1008, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_NOC", 0x13200000, 0x100c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_PCMC", 0x13200000, 0x1010, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_SCLK", 0x13200000, 0x1014, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF", 0x13200000, 0x1018, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE", 0x13200000, 0x101c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF0", 0x13200000, 0x1020, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF1", 0x13200000, 0x1024, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF2", 0x13200000, 0x1028, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF3", 0x13200000, 0x102c, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF4", 0x13200000, 0x1030, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF5", 0x13200000, 0x1034, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF6", 0x13200000, 0x1038, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_HCHGEN_CLK_AUD_CPU", 0x13200000, 0x103c, (0x1f << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x13200000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON1_PLL_AUD", 0x13200000, 0x0104, (0xffffffff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON6_PLL_AUD", 0x13200000, 0x0118, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON6_PLL_AUD", 0x13200000, 0x0118, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_AUD", 0x13200000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_LOCKTIME_PLL_AUD", 0x13200000, 0x0000, (0xfffff << 0), (0x4b0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_AUD", 0x13200000, 0x010c, (0xffffffff << 0), (0x807d0800 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_AUD", 0x13200000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON7_PLL_AUD", 0x13200000, 0x011c, (0x1 << 15), (0x1 << 15), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x13200000, 0x0100, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_AUD", 0x13200000, 0x0100, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON1_PLL_AUD", 0x13200000, 0x0104, (0xffffffff << 0), (0x10000001 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON2_PLL_AUD", 0x13200000, 0x0108, (0xffffffff << 0), (0x8000000f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_HCHGEN_CLKMUX", 0x13200000, 0x0840, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_NOC_USER", 0x13200000, 0x0640, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x13200000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER", 0x13200000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER", 0x13200000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_AUD_NOC_USER", 0x13200000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CP_PCMC_CLK_USER", 0x13200000, 0x0660, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER", 0x13200000, 0x0650, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_LH_AXI_MI_ID_ACP_AUD_QCH", 0x13200000, 0x309c, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x13200000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x13210000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x13860000, 0x1880, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATES", 0x13860000, 0x1888, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_IN", 0x13860000, 0x18a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d810000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d810000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d810000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2d810000, 0x0020, (0xffffffff << 0), (0x448112 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_STATUS", 0x13860000, 0x1884, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_AUD", 0x13200000, 0x0000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_AUD", 0x13200000, 0x0108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_AUD", 0x13200000, 0x0110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON5_PLL_AUD", 0x13200000, 0x0114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON6_PLL_AUD", 0x13200000, 0x0118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON7_PLL_AUD", 0x13200000, 0x011c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON8_PLL_AUD", 0x13200000, 0x0120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKAUD_HSI0_NOC", 0x13200000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_AUDIF", 0x13200000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CNT", 0x13200000, 0x1808, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_ACLK", 0x13200000, 0x180c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_ACP", 0x13200000, 0x1810, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_CPU_PCLKDBG", 0x13200000, 0x1814, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_DSIF", 0x13200000, 0x1818, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_MCLK", 0x13200000, 0x181c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_NOC", 0x13200000, 0x1820, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_NOCP", 0x13200000, 0x1824, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_PCMC", 0x13200000, 0x1828, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF", 0x13200000, 0x182c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_SERIAL_LIF_CORE", 0x13200000, 0x1830, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF0", 0x13200000, 0x1834, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF1", 0x13200000, 0x1838, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF2", 0x13200000, 0x183c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF3", 0x13200000, 0x1840, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF4", 0x13200000, 0x1844, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF5", 0x13200000, 0x1848, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AUD_UAIF6", 0x13200000, 0x184c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_AUDIF", 0x13200000, 0x1000, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_CPU", 0x13200000, 0x1004, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_DSIF", 0x13200000, 0x1008, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_NOC", 0x13200000, 0x100c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_PCMC", 0x13200000, 0x1010, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_SCLK", 0x13200000, 0x1014, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF", 0x13200000, 0x1018, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_SERIAL_LIF_CORE", 0x13200000, 0x101c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF0", 0x13200000, 0x1020, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF1", 0x13200000, 0x1024, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF2", 0x13200000, 0x1028, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF3", 0x13200000, 0x102c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF4", 0x13200000, 0x1030, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF5", 0x13200000, 0x1034, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_AUD_UAIF6", 0x13200000, 0x1038, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_HCHGEN_CLK_AUD_CPU", 0x13200000, 0x103c, 0xffffffff, 0, 0x13860000, 0x1884, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_AUD_NOC_USER", 0x13200000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF0_USER", 0x13200000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_AUDIF1_USER", 0x13200000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_CPU_USER", 0x13200000, 0x0630, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AUD_NOC_USER", 0x13200000, 0x0640, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKVTS_AUD_DMIC_USER", 0x13200000, 0x0650, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CP_PCMC_CLK_USER", 0x13200000, 0x0660, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_AUD", 0x13200000, 0x010c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_SKIP, "PLL_CON3_PLL_AUD", 0x13200000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_AUD", 0x13200000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_AUD", 0x13200000, 0x0100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_AUD", 0x13200000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_HCHGEN_CLKMUX", 0x13200000, 0x0840, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CNT", 0x13200000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ARAM", 0x13200000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_C2A0", 0x13200000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_C2A1", 0x13200000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CSTAT", 0x13200000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_XCLK", 0x13200000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BARAC_D_AUDCHUBVTS_QCH", 0x13200000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_AUD_QCH", 0x13200000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_ACLK", 0x13200000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_PCLK", 0x13200000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD0_QCH_PCLK", 0x13200000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD1_QCH_PCLK", 0x13200000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_AUD2_QCH_PCLK", 0x13200000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_AUD_QCH", 0x13200000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_UDMA_AUD_QCH", 0x13200000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_PERI_AUD_QCH", 0x13200000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_AUD_QCH", 0x13200000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD0_QCH", 0x13200000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD1_QCH", 0x13200000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD2_QCH", 0x13200000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AUD3_QCH", 0x13200000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_AUD_QCH", 0x13200000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_ACLK", 0x13200000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_PCLK", 0x13200000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_AUD_QCH", 0x13200000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH", 0x13200000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_AUD_QCH_S0", 0x13200000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_S0", 0x13200000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_AUD_QCH", 0x13200000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_AUD_QCH", 0x13200000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_AUD_QCH", 0x13200000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_ACP_AUD_QCH", 0x13200000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU0", 0x13200000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU1", 0x13200000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_CPU2", 0x13200000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_L2", 0x13200000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON0", 0x13200000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON1", 0x13200000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_NEON2", 0x13200000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH", 0x13200000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH", 0x13200000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH", 0x13200000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_DBG_QCH", 0x13200000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ABOX_QCH_CPU", 0x13200000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x13200000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD0_QCH_DMIC", 0x13200000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD1_QCH_DMIC", 0x13200000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_AUD2_QCH_DMIC", 0x13200000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK_DSIF", 0x13200000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DFTMUX_AUD_QCH", 0x13200000, 0x30f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_ASTAT", 0x13200000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_SPUM", 0x13200000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_SPUS", 0x13200000, 0x3108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_ACP_AUD_QCH", 0x13200000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_UDMA_AUD_QCH", 0x13200000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_AUD_QCH", 0x13200000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_AUD_QCH", 0x13200000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_PERI_AUD_QCH", 0x13200000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_AUD_QCH", 0x13200000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_AUD_QCH", 0x13200000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_AUD_QCH", 0x13200000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_AUD_QCH", 0x13200000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMAILBOX_AUD_QCH_CCLK", 0x13200000, 0x3140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_PCMC_CLK", 0x13200000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_BCLK", 0x13200000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_QCH_CCLK", 0x13200000, 0x314c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK0", 0x13200000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK1", 0x13200000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK2", 0x13200000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK3", 0x13200000, 0x315c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK4", 0x13200000, 0x3160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK5", 0x13200000, 0x3164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ABOX_QCH_BCLK6", 0x13200000, 0x3168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_7", 0x13200000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_3", 0x13200000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_SYSMMU_S0_AUD_2", 0x13200000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_1", 0x13200000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD0_4", 0x13200000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD1_5", 0x13200000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_DMIC_AUD2_6", 0x13200000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MEMPG_CON_ABOX_0", 0x13200000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x13200000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CNT", 0x13200000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_ARAM", 0x13200000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_C2A0", 0x13200000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_C2A1", 0x13200000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CSTAT", 0x13200000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_XCLK", 0x13200000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BARAC_D_AUDCHUBVTS_QCH", 0x13200000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_AUD_QCH", 0x13200000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMAILBOX_AUD_QCH_ACLK", 0x13200000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMAILBOX_AUD_QCH_PCLK", 0x13200000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD0_QCH_PCLK", 0x13200000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD1_QCH_PCLK", 0x13200000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD2_QCH_PCLK", 0x13200000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_AUD_QCH", 0x13200000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_UDMA_AUD_QCH", 0x13200000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_PERI_AUD_QCH", 0x13200000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_AUD_QCH", 0x13200000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD0_QCH", 0x13200000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD1_QCH", 0x13200000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD2_QCH", 0x13200000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AUD3_QCH", 0x13200000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_AUD_QCH", 0x13200000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_ACLK", 0x13200000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_PCLK", 0x13200000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_AUD_QCH", 0x13200000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_AUD_CHUBVTS_QCH", 0x13200000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_AUD_QCH_S0", 0x13200000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_AUD_QCH_S0", 0x13200000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_AUD_QCH", 0x13200000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_AUD_QCH", 0x13200000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_WDT_AUD_QCH", 0x13200000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_ACP_AUD_QCH", 0x13200000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU0", 0x13200000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU1", 0x13200000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU2", 0x13200000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_L2", 0x13200000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_NEON0", 0x13200000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_NEON1", 0x13200000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_NEON2", 0x13200000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH", 0x13200000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH", 0x13200000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU2_SW_RESET_QCH", 0x13200000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU_DBG_QCH", 0x13200000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_CPU", 0x13200000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH", 0x13200000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD0_QCH_DMIC", 0x13200000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD1_QCH_DMIC", 0x13200000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_AUD2_QCH_DMIC", 0x13200000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK_DSIF", 0x13200000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DFTMUX_AUD_QCH", 0x13200000, 0x70f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_ASTAT", 0x13200000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_SPUM", 0x13200000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_SPUS", 0x13200000, 0x7108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_ACP_AUD_QCH", 0x13200000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_UDMA_AUD_QCH", 0x13200000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_AUD_QCH", 0x13200000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_AUD_QCH", 0x13200000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_PERI_AUD_QCH", 0x13200000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_AUD_QCH", 0x13200000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_AUD_QCH", 0x13200000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_AUD_QCH", 0x13200000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_AUD_QCH", 0x13200000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMAILBOX_AUD_QCH_CCLK", 0x13200000, 0x7140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_PCMC_CLK", 0x13200000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_BCLK", 0x13200000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_QCH_CCLK", 0x13200000, 0x714c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK0", 0x13200000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK1", 0x13200000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK2", 0x13200000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK3", 0x13200000, 0x715c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK4", 0x13200000, 0x7160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK5", 0x13200000, 0x7164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ABOX_QCH_BCLK6", 0x13200000, 0x7168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x13210000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "AUD_STATUS", 0x13860000, 0x1884, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aud_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x13090000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x13090000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_LH_AXI_MI_ID_ACP_AUD_QCH", 0x13200000, 0x309c, (0x7 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AUD_UAIF6", 0x13200000, 0x1038, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_AUD", 0x13200000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x13200000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_CONTROLLER_OPTION0_CMU_CTRL", 0x13200000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OUT", 0x2d810000, 0x0040, (0xff << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d810000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d810000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OPTION", 0x2d810000, 0x002c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_CONFIGURATION", 0x13860000, 0x1880, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_STATES", 0x13860000, 0x1888, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AUD_STATUS", 0x13860000, 0x1884, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq byrp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_BYRP_NOCP", 0x23000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_BYRP_NOC_USER", 0x23000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BYRP_CONTROLLER_OPTION0_CMU_CTRL", 0x23000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x23020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq byrp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BYRP_CONFIGURATION", 0x13860000, 0x18c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BYRP_STATES", 0x13860000, 0x18c8, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "BYRP_OUT", 0x13860000, 0x18e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BYRP_IN", 0x13860000, 0x18e4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "BYRP_OUT", 0x13860000, 0x18e0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc10000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc10000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc10000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BYRP_STATUS", 0x13860000, 0x18c4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq byrp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_BYRP_NOCP", 0x23000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x18c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_BYRP_NOC_USER", 0x23000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_BYRP_QCH", 0x23000000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_CSIS_BYRP_QCH", 0x23000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_CSIS_BYRP_QCH", 0x23000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_CSIS_BYRP_QCH", 0x23000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_CSIS_BYRP_QCH", 0x23000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_BYRP_RGBP_QCH", 0x23000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_BYRP_RGBP_QCH", 0x23000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_BYRP_RGBP_QCH", 0x23000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_BYRP_RGBP_QCH", 0x23000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_BYRP_QCH", 0x23000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH", 0x23000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_R0", 0x23000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_R1", 0x23000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_R2", 0x23000000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_R3", 0x23000000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_R4", 0x23000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_W0", 0x23000000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_W1", 0x23000000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_W2", 0x23000000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_W3", 0x23000000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIPU_BYRP_QCH_VOTF_W4", 0x23000000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_BYRP_QCH", 0x23000000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_BYRP_QCH_S0", 0x23000000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_BYRP_QCH_S0", 0x23000000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D0_BYRP_QCH", 0x23000000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D1_BYRP_QCH", 0x23000000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D2_BYRP_QCH", 0x23000000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D3_BYRP_QCH", 0x23000000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D4_BYRP_QCH", 0x23000000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D5_BYRP_QCH", 0x23000000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_BYRP0_QCH", 0x23000000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_BYRP1_QCH", 0x23000000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_BYRP_QCH", 0x23000000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_BYRP_QCH", 0x23000000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_BYRP_QCH", 0x23000000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_BYRP_QCH", 0x23000000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_BYRP_QCH", 0x23000000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_BYRP_QCH", 0x23000000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_BYRP_QCH", 0x23000000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_BYRP_QCH", 0x23000000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BYRP_CONTROLLER_OPTION0_CMU_CTRL", 0x23000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_BYRP_QCH", 0x23000000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_CSIS_BYRP_QCH", 0x23000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_CSIS_BYRP_QCH", 0x23000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_CSIS_BYRP_QCH", 0x23000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_CSIS_BYRP_QCH", 0x23000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_BYRP_RGBP_QCH", 0x23000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_BYRP_RGBP_QCH", 0x23000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_BYRP_RGBP_QCH", 0x23000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_BYRP_RGBP_QCH", 0x23000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_BYRP_QCH", 0x23000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH", 0x23000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_R0", 0x23000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_R1", 0x23000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_R2", 0x23000000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_R3", 0x23000000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_R4", 0x23000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_W0", 0x23000000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_W1", 0x23000000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_W2", 0x23000000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_W3", 0x23000000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIPU_BYRP_QCH_VOTF_W4", 0x23000000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_BYRP_QCH", 0x23000000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_BYRP_QCH_S0", 0x23000000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_BYRP_QCH_S0", 0x23000000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D0_BYRP_QCH", 0x23000000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D1_BYRP_QCH", 0x23000000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D2_BYRP_QCH", 0x23000000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D3_BYRP_QCH", 0x23000000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D4_BYRP_QCH", 0x23000000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D5_BYRP_QCH", 0x23000000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_BYRP0_QCH", 0x23000000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_BYRP1_QCH", 0x23000000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_BYRP_QCH", 0x23000000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_BYRP_QCH", 0x23000000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_BYRP_QCH", 0x23000000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_BYRP_QCH", 0x23000000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_BYRP_QCH", 0x23000000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_BYRP_QCH", 0x23000000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_BYRP_QCH", 0x23000000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_BYRP_QCH", 0x23000000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x23020000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq byrp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "BYRP_STATUS", 0x13860000, 0x18c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq byrp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x23030000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x23030000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BYRP_CONTROLLER_OPTION0_CMU_CTRL", 0x23000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BYRP_CONTROLLER_OPTION0_CMU_CTRL", 0x23000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc10000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc10000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BYRP_CONFIGURATION", 0x13860000, 0x18c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BYRP_STATES", 0x13860000, 0x18c8, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BYRP_STATUS", 0x13860000, 0x18c4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_cmu_init[] = {
};

struct pmucal_seq aoccsis_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x17 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR2", 0x13860000, 0x3d88, (0x1 << 13), (0x1 << 13), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x8d, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR2", 0x13860000, 0x3d88, (0x1 << 19), (0x1 << 19), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x8d, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MIPI_DCPHY_M0S4S4S4S4S2_CONFIGURATION", 0x13860000, 0x0604, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONFIGURATION", 0x13860000, 0x1c00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_STATES", 0x13860000, 0x1c08, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "CSIS_OUT", 0x13860000, 0x1c60, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AOCCSIS_OUT", 0x13860000, 0x1c20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_IN", 0x13860000, 0x1c24, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AOCCSIS_OUT", 0x13860000, 0x1c20, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d840000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d840000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d840000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_STATUS", 0x13860000, 0x1c04, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_save[] = {
};

struct pmucal_seq aoccsis_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "AOCCSIS_STATUS", 0x13860000, 0x1c04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq aoccsis_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d840000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d840000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2d840000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x1c24, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "AOCCSIS_IN", 0x13860000, 0x1c24, (0x1 << 0), (0x0 << 0), 0x2d840000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "CSIS_OUT", 0x13860000, 0x1c60, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "AOCCSIS_OUT", 0x13860000, 0x1c20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MIPI_DCPHY_M0S4S4S4S4S2_CONFIGURATION", 0x13860000, 0x0604, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR2", 0x13860000, 0x3d88, (0x1 << 19), (0x0 << 19), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x17 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR2", 0x13860000, 0x3d88, (0x1 << 13), (0x0 << 13), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONFIGURATION", 0x13860000, 0x1c00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_STATES", 0x13860000, 0x1c08, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_STATUS", 0x13860000, 0x1c04, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER", 0x23900000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER", 0x23900000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_YUVSC_USER", 0x23900000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER", 0x23900000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x23900000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x23920000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_1", 0x23920000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_OIS_MCU_TOP_QCH", 0x23900000, 0x311c, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH", 0x23900000, 0x3124, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKAOCCISIS_DCPHY", 0x23800000, 0x1800, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_AOCCSIS_NOCP", 0x23800000, 0x1804, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x23800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x23800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_YUVSC_USER", 0x23800000, 0x0640, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x23800000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AOCCSIS_DCPHY", 0x23800000, 0x1000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AOCCSIS_NOC", 0x23800000, 0x1004, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AOCCSIS_YUVSC", 0x23800000, 0x1008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x23800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x23820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x13860000, 0x1c40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATES", 0x13860000, 0x1c48, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "CSIS_OUT", 0x13860000, 0x1c60, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "CSIS_OUT", 0x13860000, 0x1c60, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d841000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d841000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d841000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_STATUS", 0x13860000, 0x1c44, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCD_USER", 0x23900000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_NOCP_USER", 0x23900000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_OIS_MCU_USER", 0x23900000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAOCCSIS_CSIS_YUVSC_USER", 0x23900000, 0x0630, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_CSIS_TOP", 0x23900000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_DMA", 0x23900000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_PDP", 0x23900000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_PDP_VOTF", 0x23900000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_VOTF0", 0x23900000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CSIS_PDP_QCH_VOTF1", 0x23900000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D2_CSIS_QCH", 0x23900000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_CSIS_BYRP_QCH", 0x23900000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_CSIS_BYRP_QCH", 0x23900000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_CSIS_BYRP_QCH", 0x23900000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_CSIS_BYRP_QCH", 0x23900000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_D21D2_CSIS_QCH", 0x23900000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_CSIS_QCH", 0x23900000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_CSIS_QCH", 0x23900000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_CSIS_QCH", 0x23900000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_CSIS_QCH", 0x23900000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D2_CSIS_QCH", 0x23900000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_CSIS_QCH", 0x23900000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_CSIS_QCH", 0x23900000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_CSIS_QCH_S0", 0x23900000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_CSIS_QCH_S0", 0x23900000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_CSIS_QCH_S0", 0x23900000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_CSIS_QCH_S0", 0x23900000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D0_CSIS_QCH", 0x23900000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D1_CSIS_QCH", 0x23900000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D2_CSIS_QCH", 0x23900000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D3_CSIS_QCH", 0x23900000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D4_CSIS_QCH", 0x23900000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D5_CSIS_QCH", 0x23900000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D6_CSIS_QCH", 0x23900000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D7_CSIS_QCH", 0x23900000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D1_CSIS_QCH", 0x23900000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_CSIS_QCH", 0x23900000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_CSIS_QCH", 0x23900000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_P0OIS_CSIS_QCH", 0x23900000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_P0P1_CSIS_QCH", 0x23900000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_CSIS_QCH", 0x23900000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_CSIS_QCH", 0x23900000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_CSIS_QCH", 0x23900000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_CSIS_QCH", 0x23900000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA0_QCH", 0x23900000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA1_QCH", 0x23900000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA2_QCH", 0x23900000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA3_QCH", 0x23900000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_CSIS_WDMA4_QCH", 0x23900000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_PDP_D0_QCH", 0x23900000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_PDP_D1_QCH", 0x23900000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_PDP_D2_QCH", 0x23900000, 0x30f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_CSIS_QCH", 0x23900000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_CSIS_QCH", 0x23900000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_CSIS_QCH", 0x23900000, 0x3108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_CSIS_QCH", 0x23900000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_P0OIS_CSIS_QCH", 0x23900000, 0x3110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_OIS_MCU_TOP_QCH", 0x23900000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH", 0x23900000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH", 0x23900000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_RGBP_CSIS_QCH", 0x23900000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_RGBP_CSIS_QCH", 0x23900000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_RGBP_CSIS_QCH", 0x23900000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_RGBP_CSIS_QCH", 0x23900000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_CSIS_MLSC_QCH", 0x23900000, 0x314c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_CSIS_MLSC_QCH", 0x23900000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_CSIS_MLSC_QCH", 0x23900000, 0x315c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_CSIS_MLSC_QCH", 0x23900000, 0x3164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_D21D2_CSIS_QCH", 0x23900000, 0x316c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVSC_QCH", 0x23900000, 0x3178, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x23900000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_CSIS_TOP", 0x23900000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_DMA", 0x23900000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_PDP", 0x23900000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_PDP_VOTF", 0x23900000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_VOTF0", 0x23900000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CSIS_PDP_QCH_VOTF1", 0x23900000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D2_CSIS_QCH", 0x23900000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_CSIS_BYRP_QCH", 0x23900000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_CSIS_BYRP_QCH", 0x23900000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_CSIS_BYRP_QCH", 0x23900000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_CSIS_BYRP_QCH", 0x23900000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_D21D2_CSIS_QCH", 0x23900000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_CSIS_QCH", 0x23900000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_CSIS_QCH", 0x23900000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_CSIS_QCH", 0x23900000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_CSIS_QCH", 0x23900000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D2_CSIS_QCH", 0x23900000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_CSIS_QCH", 0x23900000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_CSIS_QCH", 0x23900000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_CSIS_QCH_S0", 0x23900000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_CSIS_QCH_S0", 0x23900000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_CSIS_QCH_S0", 0x23900000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_CSIS_QCH_S0", 0x23900000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D0_CSIS_QCH", 0x23900000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D1_CSIS_QCH", 0x23900000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D2_CSIS_QCH", 0x23900000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D3_CSIS_QCH", 0x23900000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D4_CSIS_QCH", 0x23900000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D5_CSIS_QCH", 0x23900000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D6_CSIS_QCH", 0x23900000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D7_CSIS_QCH", 0x23900000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D1_CSIS_QCH", 0x23900000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_CSIS_QCH", 0x23900000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_CSIS_QCH", 0x23900000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_P0OIS_CSIS_QCH", 0x23900000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_P0P1_CSIS_QCH", 0x23900000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_CSIS_QCH", 0x23900000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_CSIS_QCH", 0x23900000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_CSIS_QCH", 0x23900000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_CSIS_QCH", 0x23900000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA0_QCH", 0x23900000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA1_QCH", 0x23900000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA2_QCH", 0x23900000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA3_QCH", 0x23900000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_CSIS_WDMA4_QCH", 0x23900000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_PDP_D0_QCH", 0x23900000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_PDP_D1_QCH", 0x23900000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_PDP_D2_QCH", 0x23900000, 0x70f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_CSIS_QCH", 0x23900000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_CSIS_QCH", 0x23900000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_CSIS_QCH", 0x23900000, 0x7108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_CSIS_QCH", 0x23900000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_P0OIS_CSIS_QCH", 0x23900000, 0x7110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_OIS_MCU_TOP_QCH", 0x23900000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH", 0x23900000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_CSIS_PERIC2_QCH", 0x23900000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_RGBP_CSIS_QCH", 0x23900000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_RGBP_CSIS_QCH", 0x23900000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_RGBP_CSIS_QCH", 0x23900000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_RGBP_CSIS_QCH", 0x23900000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_CSIS_MLSC_QCH", 0x23900000, 0x714c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_CSIS_MLSC_QCH", 0x23900000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_CSIS_MLSC_QCH", 0x23900000, 0x715c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_CSIS_MLSC_QCH", 0x23900000, 0x7164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_D21D2_CSIS_QCH", 0x23900000, 0x716c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YUVSC_QCH", 0x23900000, 0x7178, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x23920000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_1", 0x23920000, 0x0400, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLKAOCCISIS_DCPHY", 0x23800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1c04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_AOCCSIS_NOCP", 0x23800000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1c04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_AOCCSIS_NOC_USER", 0x23800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x23800000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x23800000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x23800000, 0x0630, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_YUVSC_USER", 0x23800000, 0x0640, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_UFD", 0x23800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_OTF_CSIS_UFD_QCH", 0x23800000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_AOCCSIS_QCH", 0x23800000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_AOCCSIS_QCH", 0x23800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_P0P1_CSIS_QCH", 0x23800000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_CSIS_ALIVE_QCH", 0x23800000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS0", 0x23800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS1", 0x23800000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS2", 0x23800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS3", 0x23800000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS4", 0x23800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS5", 0x23800000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MIPI_PHY_LINK_WRAP_QCH_CSIS6", 0x23800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_UFD_CSIS_QCH", 0x23800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_AOCCSIS_QCH", 0x23800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_AOCCSIS_QCH", 0x23800000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x23800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_UFD", 0x23800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_OTF_CSIS_UFD_QCH", 0x23800000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_AOCCSIS_QCH", 0x23800000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_AOCCSIS_QCH", 0x23800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_P0P1_CSIS_QCH", 0x23800000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_CSIS_ALIVE_QCH", 0x23800000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS0", 0x23800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS1", 0x23800000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS2", 0x23800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS3", 0x23800000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS4", 0x23800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS5", 0x23800000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MIPI_PHY_LINK_WRAP_QCH_CSIS6", 0x23800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_UFD_CSIS_QCH", 0x23800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_AOCCSIS_QCH", 0x23800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_AOCCSIS_QCH", 0x23800000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x23820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "CSIS_STATUS", 0x13860000, 0x1c44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq csis_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x23930000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x23930000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x23830000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x23830000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AOCCSIS_DCPHY", 0x23800000, 0x1000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AOCCSIS_YUVSC", 0x23800000, 0x1008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_AOCCSIS_NOC", 0x23800000, 0x1004, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x23800000, 0x0620, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x23800000, 0x0610, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_YUVSC_USER", 0x23800000, 0x0640, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x23800000, 0x0630, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_MUX_CLKCMU_AOCCSIS_NOC_USER", 0x23800000, 0x0620, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_MUX_CLKCMU_AOCCSIS_DCPHY_USER", 0x23800000, 0x0610, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_MUX_CLKCMU_AOCCSIS_YUVSC_USER", 0x23800000, 0x0640, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_MUX_CLKCMU_AOCCSIS_OIS_MCU_USER", 0x23800000, 0x0630, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_OIS_MCU_TOP_QCH", 0x23900000, 0x311c, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_SLH_AXI_SI_LP_CSIS_PERIC2_QCH", 0x23900000, 0x3124, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x23900000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x23800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AOCCSIS_CONTROLLER_OPTION0_CMU_CTRL", 0x23800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d841000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d841000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OPTION", 0x2d841000, 0x002c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_CONFIGURATION", 0x13860000, 0x1c40, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "CSIS_STATES", 0x13860000, 0x1c48, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CSIS_STATUS", 0x13860000, 0x1c44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUB_NOCP", 0x1b000000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM", 0x1b000000, 0x1804, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER", 0x1b000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONTROLLER_OPTION0_CMU_CTRL", 0x1b000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1b020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONFIGURATION", 0x13860000, 0x1c80, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_STATES", 0x13860000, 0x1c88, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUB_OUT", 0x13860000, 0x1ca0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_IN", 0x13860000, 0x1ca4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUB_OUT", 0x13860000, 0x1ca0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2da30000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da30000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da30000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2da30000, 0x0050, (0xf << 26), (0xe << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "VMC_OUT", 0x13860000, 0x3b70, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_STATUS", 0x13860000, 0x1c84, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUB_NOCP", 0x1b000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1c84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUB_OSCCLK_DSIM", 0x1b000000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1c84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER", 0x1b000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_AIQE_0", 0x1b000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_AIQE_1", 0x1b000000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_DECON", 0x1b000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD0_DPUB_DPUF0_QCH", 0x1b000000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD1_DPUB_DPUF0_QCH", 0x1b000000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DPUB_QCH", 0x1b000000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUB_QCH", 0x1b000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUB_QCH", 0x1b000000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_DPUB_QCH", 0x1b000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_DPUB_QCH", 0x1b000000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DPUB_QCH", 0x1b000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_DPUB_QCH", 0x1b000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUB_QCH", 0x1b000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM0", 0x1b000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_ALV_DSIM1", 0x1b000000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM0", 0x1b000000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUB_QCH_OSC_DSIM1", 0x1b000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUB_CONTROLLER_OPTION0_CMU_CTRL", 0x1b000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_AIQE_0", 0x1b000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_AIQE_1", 0x1b000000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_DECON", 0x1b000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD0_DPUB_DPUF0_QCH", 0x1b000000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD1_DPUB_DPUF0_QCH", 0x1b000000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DPUB_QCH", 0x1b000000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DPUB_QCH", 0x1b000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DPUB_QCH", 0x1b000000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_DPUB_QCH", 0x1b000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_DPUB_QCH", 0x1b000000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DPUB_QCH", 0x1b000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_DPUB_QCH", 0x1b000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DPUB_QCH", 0x1b000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_ALV_DSIM0", 0x1b000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_ALV_DSIM1", 0x1b000000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_OSC_DSIM0", 0x1b000000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUB_QCH_OSC_DSIM1", 0x1b000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1b020000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUB_STATUS", 0x13860000, 0x1c84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpub_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1b0f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1b0f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONTROLLER_OPTION0_CMU_CTRL", 0x1b000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_CONTROLLER_OPTION0_CMU_CTRL", 0x1b000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da30000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da30000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_CONFIGURATION", 0x13860000, 0x1c80, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_STATES", 0x13860000, 0x1c88, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUB_STATUS", 0x13860000, 0x1c84, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUF0_NOCP", 0x1b800000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER", 0x1b800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONTROLLER_OPTION0_CMU_CTRL", 0x1b800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x1b820000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1b820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONFIGURATION", 0x13860000, 0x1cc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_STATES", 0x13860000, 0x1cc8, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUF0_OUT", 0x13860000, 0x1ce0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_IN", 0x13860000, 0x1ce4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUF0_OUT", 0x13860000, 0x1ce0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2da20000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da20000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da20000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2da20000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2da20000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2da20000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2da20000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2da20000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2da20000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2da20000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2da20000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2da20000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2da20000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2da20000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2da20000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2da20000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2da20000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2da20000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2da20000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2da20000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2da20000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2da20000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2da20000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2da20000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2da20000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2da20000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2da20000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2da20000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2da20000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2da20000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2da20000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2da20000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2da20000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2da20000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2da20000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2da20000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2da20000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2da20000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2da20000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2da20000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2da20000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2da20000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2da20000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2da20000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2da20000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2da20000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2da20000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2da20000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2da20000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2da20000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2da20000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2da20000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2da20000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2da20000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2da20000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2da20000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2da20000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2da20000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2da20000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2da20000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2da20000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2da20000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2da20000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2da20000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_STATUS", 0x13860000, 0x1cc4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN_LH", 0x2b040000, 0x0408, (0x1 << 17), (0x0 << 17), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUF0_NOCP", 0x1b800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1cc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUF0_NOC_USER", 0x1b800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_DPUF", 0x1b800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_SRAMC", 0x1b800000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF0_QCH_VOTF", 0x1b800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD0_DPUB_DPUF0_QCH", 0x1b800000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH", 0x1b800000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD1_DPUB_DPUF0_QCH", 0x1b800000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH", 0x1b800000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_DPUF0_QCH", 0x1b800000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_DPUF0_QCH", 0x1b800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_DPUF0_QCH", 0x1b800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_DPUF0_QCH", 0x1b800000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DPUF0_NOCD_QCH", 0x1b800000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH", 0x1b800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_DPUF0_QCH", 0x1b800000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_DPUF0_QCH", 0x1b800000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_DPUF_QCH_S0", 0x1b800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_S0", 0x1b800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_S0", 0x1b800000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_S0", 0x1b800000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_S0", 0x1b800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU4_DPUF_QCH_S0", 0x1b800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU5_DPUF_QCH_S0", 0x1b800000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DPUF0_QCH", 0x1b800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUF0_QCH", 0x1b800000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUF0_QCH", 0x1b800000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_DPUF0_QCH", 0x1b800000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_DPUB_QCH", 0x1b800000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_DPUF0_QCH", 0x1b800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_DPUF1_QCH", 0x1b800000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_DPUB_QCH", 0x1b800000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_DPUF0_QCH", 0x1b800000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_DPUF1_QCH", 0x1b800000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DPUF0_NOCP_QCH", 0x1b800000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH", 0x1b800000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_DPUF0_QCH", 0x1b800000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DPUF0_QCH", 0x1b800000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH", 0x1b800000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_DPUF0_QCH", 0x1b800000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUF0_QCH", 0x1b800000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUF0_CONTROLLER_OPTION0_CMU_CTRL", 0x1b800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF0_QCH_DPUF", 0x1b800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF0_QCH_SRAMC", 0x1b800000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF0_QCH_VOTF", 0x1b800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD0_DPUB_DPUF0_QCH", 0x1b800000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD0_DPUF1_DPUF0_QCH", 0x1b800000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD1_DPUB_DPUF0_QCH", 0x1b800000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD1_DPUF1_DPUF0_QCH", 0x1b800000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_DPUF0_QCH", 0x1b800000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_DPUF0_QCH", 0x1b800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_DPUF0_QCH", 0x1b800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_DPUF0_QCH", 0x1b800000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DPUF0_NOCD_QCH", 0x1b800000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DPUF0_NOCD_QCH", 0x1b800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_DPUF0_QCH", 0x1b800000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_DPUF0_QCH", 0x1b800000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_DPUF_QCH_S0", 0x1b800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_DPUF_QCH_S0", 0x1b800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_DPUF_QCH_S0", 0x1b800000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_DPUF_QCH_S0", 0x1b800000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU3_DPUF_QCH_S0", 0x1b800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU4_DPUF_QCH_S0", 0x1b800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU5_DPUF_QCH_S0", 0x1b800000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DPUF0_QCH", 0x1b800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DPUF0_QCH", 0x1b800000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DPUF0_QCH", 0x1b800000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_DPUF0_QCH", 0x1b800000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_DPUB_QCH", 0x1b800000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_DPUF0_QCH", 0x1b800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_DPUF1_QCH", 0x1b800000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_DPUB_QCH", 0x1b800000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_DPUF0_QCH", 0x1b800000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_DPUF1_QCH", 0x1b800000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DPUF0_NOCP_QCH", 0x1b800000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DPUF0_NOCP_QCH", 0x1b800000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_DPUF0_QCH", 0x1b800000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DPUF0_QCH", 0x1b800000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DPUF0_DPUF1_QCH", 0x1b800000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_DPUF0_QCH", 0x1b800000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DPUF0_QCH", 0x1b800000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x1b820000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1b820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUF0_STATUS", 0x13860000, 0x1cc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1b8f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1b8f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN_LH", 0x2b040000, 0x0408, (0x1 << 17), (0x1 << 17), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2da20000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2da20000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2da20000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2da20000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2da20000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2da20000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONTROLLER_OPTION0_CMU_CTRL", 0x1b800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_CONTROLLER_OPTION0_CMU_CTRL", 0x1b800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da20000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da20000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_CONFIGURATION", 0x13860000, 0x1cc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_STATES", 0x13860000, 0x1cc8, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF0_STATUS", 0x13860000, 0x1cc4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DPUF1_NOCP", 0x1ba00000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER", 0x1ba00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONTROLLER_OPTION0_CMU_CTRL", 0x1ba00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1ba20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONFIGURATION", 0x13860000, 0x1d00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_STATES", 0x13860000, 0x1d08, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUF1_OUT", 0x13860000, 0x1d20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_IN", 0x13860000, 0x1d24, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUF1_OUT", 0x13860000, 0x1d20, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2da10000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da10000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da10000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2da10000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2da10000, 0x0160, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2da10000, 0x0164, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2da10000, 0x0168, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2da10000, 0x016c, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2da10000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2da10000, 0x018c, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2da10000, 0x0190, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2da10000, 0x0194, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2da10000, 0x0198, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2da10000, 0x019c, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2da10000, 0x01a0, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2da10000, 0x01a4, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2da10000, 0x01a8, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2da10000, 0x01ac, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2da10000, 0x01b0, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2da10000, 0x01b4, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2da10000, 0x01b8, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2da10000, 0x01bc, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2da10000, 0x01c0, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2da10000, 0x01c4, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2da10000, 0x01c8, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2da10000, 0x01cc, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2da10000, 0x01d0, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2da10000, 0x01d4, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2da10000, 0x01d8, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2da10000, 0x01dc, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2da10000, 0x01e0, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2da10000, 0x01e4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2da10000, 0x01e8, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2da10000, 0x01ec, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2da10000, 0x01f0, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2da10000, 0x01f4, (0xffffffff << 0), (0xb01e << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2da10000, 0x01f8, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2da10000, 0x0028, (0xffffffff << 0), (0x1a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2da10000, 0x0020, (0xffffffff << 0), (0x768012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2da10000, 0x001c, (0xffffffff << 0), (0x24178040 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2da10000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2da10000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_STATUS", 0x13860000, 0x1d04, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DPUF1_NOCP", 0x1ba00000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1d04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER", 0x1ba00000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_DPUF", 0x1ba00000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_SRAMC", 0x1ba00000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DPUF1_QCH_VOTF", 0x1ba00000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH", 0x1ba00000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH", 0x1ba00000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DPUF1_NOCD_QCH", 0x1ba00000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH", 0x1ba00000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DPUF1_QCH", 0x1ba00000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DPUF1_QCH", 0x1ba00000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DPUF1_QCH", 0x1ba00000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_DPUF1_QCH", 0x1ba00000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DPUF1_NOCP_QCH", 0x1ba00000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH", 0x1ba00000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_DPUF1_QCH", 0x1ba00000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH", 0x1ba00000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_DPUF1_QCH", 0x1ba00000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DPUF1_QCH", 0x1ba00000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DPUF1_CONTROLLER_OPTION0_CMU_CTRL", 0x1ba00000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF1_QCH_DPUF", 0x1ba00000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF1_QCH_SRAMC", 0x1ba00000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DPUF1_QCH_VOTF", 0x1ba00000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD0_DPUF1_DPUF0_QCH", 0x1ba00000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD1_DPUF1_DPUF0_QCH", 0x1ba00000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DPUF1_NOCD_QCH", 0x1ba00000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DPUF1_NOCD_QCH", 0x1ba00000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DPUF1_QCH", 0x1ba00000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DPUF1_QCH", 0x1ba00000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DPUF1_QCH", 0x1ba00000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_DPUF1_QCH", 0x1ba00000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DPUF1_NOCP_QCH", 0x1ba00000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DPUF1_NOCP_QCH", 0x1ba00000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_DPUF1_QCH", 0x1ba00000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DPUF0_DPUF1_QCH", 0x1ba00000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_DPUF1_QCH", 0x1ba00000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DPUF1_QCH", 0x1ba00000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1ba20000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DPUF1_STATUS", 0x13860000, 0x1d04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dpuf1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1baf0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1baf0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2da10000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2da10000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2da10000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2da10000, 0x0020, (0xffffffff << 0), (0x448012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2da10000, 0x01b4, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2da10000, 0x001c, (0xffffffff << 0), (0x2a004180 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONTROLLER_OPTION0_CMU_CTRL", 0x1ba00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_CONTROLLER_OPTION0_CMU_CTRL", 0x1ba00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da10000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da10000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_CONFIGURATION", 0x13860000, 0x1d00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_STATES", 0x13860000, 0x1d08, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DPUF1_STATUS", 0x13860000, 0x1d04, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DMYQCH_CON_GPU_QCH", 0x22030000, 0x3034, (0x7 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONTROLLER_OPTION0_CMU_CTRL", 0x22020000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x22000000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x22000000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_2", 0x22000000, 0x1020, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x13860000, 0x1f00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATES", 0x13860000, 0x1f08, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "G3D_OUT", 0x13860000, 0x1f20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_IN", 0x13860000, 0x1f24, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "G3DCORE_OUT", 0x13860000, 0x1de0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "G3D_OUT", 0x13860000, 0x1f20, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d920000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d920000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d920000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "OUT", 0x2d921000, 0x0030, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "OUT", 0x2d921000, 0x0030, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CPU_OPTION", 0x2d921000, 0x002c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_STATUS", 0x13860000, 0x1f04, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "G3D_OUT", 0x13860000, 0x1f20, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_HTU_USER", 0x22020000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER", 0x22020000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER", 0x22020000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_G3D_QCH_CLK", 0x22020000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_G3D_HTU_QCH", 0x22020000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_G3D_HTU_QCH", 0x22020000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_ID0_G3D_QCH", 0x22020000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_ID1_G3D_QCH", 0x22020000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_ID2_G3D_QCH", 0x22020000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_MI_ID3_G3D_QCH", 0x22020000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_G3D_QCH", 0x22020000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_G3D_QCH", 0x22020000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D2_G3D_QCH", 0x22020000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D3_G3D_QCH", 0x22020000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_ID0_PMMU4_G3D_QCH", 0x22020000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_ID1_PMMU4_G3D_QCH", 0x22020000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_SMMU_G3D_QCH", 0x22020000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_G3D_NOCD_QCH", 0x22020000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCD_QCH", 0x22020000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_G3D_QCH_S0", 0x22020000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_PMMU0_G3D_QCH_S0", 0x22020000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_PMMU1_G3D_QCH_S0", 0x22020000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_PMMU2_G3D_QCH_S0", 0x22020000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_PMMU3_G3D_QCH_S0", 0x22020000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_G3D_QCH", 0x22020000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_G3D_QCH", 0x22020000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D0_G3D_QCH", 0x22020000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D1_G3D_QCH", 0x22020000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D2_G3D_QCH", 0x22020000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D3_G3D_QCH", 0x22020000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ADM_DAP_G_G3D_QCH", 0x22020000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_BG3D_PWRCTL_QCH", 0x22020000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_DDC_G3D_QCH", 0x22020000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CFM_G3D_QCH", 0x22020000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_G3D_QCH", 0x22020000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_G3D_QCH", 0x22020000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_G3D_QCH", 0x22020000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_G3D_QCH_PCLK", 0x22020000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_ID1_PMMU4_G3D_QCH", 0x22020000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_ID0_PMMU4_G3D_QCH", 0x22020000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_G3D_QCH", 0x22020000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_G3D_QCH", 0x22020000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_G3D_QCH", 0x22020000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_G3D_QCH", 0x22020000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_G3D_QCH", 0x22020000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D3_G3D_QCH", 0x22020000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_G3D_NOCP_QCH", 0x22020000, 0x30f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_G3D_NOCP_QCH", 0x22020000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_S0_PMMU4_G3D_QCH_S0", 0x22020000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_G3D_QCH", 0x22020000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P0_G3D_QCH", 0x22020000, 0x3108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P1_G3D_QCH", 0x22020000, 0x3110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_P_PERIM_G3D_QCH", 0x22020000, 0x3118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_G3D_QCH", 0x22020000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_G3D_QCH", 0x22020000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_G3D_QCH", 0x22020000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_P_G3D_QCH", 0x22020000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_G3D_OSCCLK_QCH", 0x22020000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH", 0x22020000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3D_CONTROLLER_OPTION0_CMU_CTRL", 0x22020000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3DCORE_HCHGEN_CLKMUX_CORE", 0x22030000, 0x0850, (0x3ffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3DCORE_HCHGEN_CLKMUX_POWERIP", 0x22030000, 0x0858, (0x3ffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_G3D_QCH_CLK", 0x22020000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_G3D_HTU_QCH", 0x22020000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_G3D_HTU_QCH", 0x22020000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_MI_ID0_G3D_QCH", 0x22020000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_MI_ID1_G3D_QCH", 0x22020000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_MI_ID2_G3D_QCH", 0x22020000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_MI_ID3_G3D_QCH", 0x22020000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_G3D_QCH", 0x22020000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_G3D_QCH", 0x22020000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D2_G3D_QCH", 0x22020000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D3_G3D_QCH", 0x22020000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_ID0_PMMU4_G3D_QCH", 0x22020000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_ID1_PMMU4_G3D_QCH", 0x22020000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_SMMU_G3D_QCH", 0x22020000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_G3D_NOCD_QCH", 0x22020000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_G3D_NOCD_QCH", 0x22020000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_G3D_QCH_S0", 0x22020000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_PMMU0_G3D_QCH_S0", 0x22020000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_PMMU1_G3D_QCH_S0", 0x22020000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_PMMU2_G3D_QCH_S0", 0x22020000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_PMMU3_G3D_QCH_S0", 0x22020000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_G3D_QCH", 0x22020000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_G3D_QCH", 0x22020000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D0_G3D_QCH", 0x22020000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D1_G3D_QCH", 0x22020000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D2_G3D_QCH", 0x22020000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D3_G3D_QCH", 0x22020000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ADM_DAP_G_G3D_QCH", 0x22020000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BG3D_PWRCTL_QCH", 0x22020000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BUSIF_DDC_G3D_QCH", 0x22020000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CFM_G3D_QCH", 0x22020000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_G3D_QCH", 0x22020000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_G3D_QCH", 0x22020000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_G3D_QCH", 0x22020000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_G3D_QCH_PCLK", 0x22020000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_ID1_PMMU4_G3D_QCH", 0x22020000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_ID0_PMMU4_G3D_QCH", 0x22020000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_G3D_QCH", 0x22020000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_G3D_QCH", 0x22020000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_G3D_QCH", 0x22020000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_G3D_QCH", 0x22020000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_G3D_QCH", 0x22020000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D3_G3D_QCH", 0x22020000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_G3D_NOCP_QCH", 0x22020000, 0x70f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_G3D_NOCP_QCH", 0x22020000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_S0_PMMU4_G3D_QCH_S0", 0x22020000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_G3D_QCH", 0x22020000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P0_G3D_QCH", 0x22020000, 0x7108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P1_G3D_QCH", 0x22020000, 0x7110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_P_PERIM_G3D_QCH", 0x22020000, 0x7118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_G3D_QCH", 0x22020000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_G3D_QCH", 0x22020000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_TREX_D_G3D_QCH", 0x22020000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_P_G3D_QCH", 0x22020000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_G3D_OSCCLK_QCH", 0x22020000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_G3D_OSCCLK_QCH", 0x22020000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_LOCKTIME_PLL_G3D", 0x22030000, 0x0000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON2_PLL_G3D", 0x22030000, 0x0108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON4_PLL_G3D", 0x22030000, 0x0110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON5_PLL_G3D", 0x22030000, 0x0114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON6_PLL_G3D", 0x22030000, 0x0118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON7_PLL_G3D", 0x22030000, 0x011c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_G3DCORE_ATB", 0x22030000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_G3DCORE_OSCCLK", 0x22030000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_G3DCORE_ATB", 0x22030000, 0x1000, 0xffffffff, 0, 0x13860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_G3DCORE_IDLECLKDOWN", 0x22030000, 0x1004, 0xffffffff, 0, 0x13860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_G3DCORE_POWERIP", 0x22030000, 0x1008, 0xffffffff, 0, 0x13860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_G3D_PLL", 0x22030000, 0x100c, 0xffffffff, 0, 0x13860000, 0x1dc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_G3DCORE_SWITCH_USER", 0x22030000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON3_PLL_G3D", 0x22030000, 0x010c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_PLL_G3D", 0x22030000, 0x0100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON1_PLL_G3D", 0x22030000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3DCORE_SHORTSTOP", 0x22030000, 0x0820, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASB_G3D_QCH_LH0", 0x22030000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASB_G3D_QCH_LH1", 0x22030000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASB_G3D_QCH_LH2", 0x22030000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASB_G3D_QCH_LH3", 0x22030000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASB_G3D_QCH_LH_P", 0x22030000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DDC_G3D_ATB_QCH", 0x22030000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DDC_QCH_GCPM_G3D", 0x22030000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_G3DCORE_OSCCLK", 0x22030000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_GPU_QCH", 0x22030000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_SI_T_DDCG3D_QCH", 0x22030000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_ASB_G3D_QCH_PCLK", 0x22030000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_G3DCORE_QCH", 0x22030000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_G3DCORE_NOCP_QCH", 0x22030000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_NOCP_QCH", 0x22030000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_G3DCORE_OSCCLK_QCH", 0x22030000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_G3DCORE_OSCCLK_QCH", 0x22030000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PCH_CON_ASB_G3D_PCH_LH0", 0x22030000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PCH_CON_ASB_G3D_PCH_LH1", 0x22030000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PCH_CON_ASB_G3D_PCH_LH2", 0x22030000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PCH_CON_ASB_G3D_PCH_LH3", 0x22030000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PCH_CON_ASB_G3D_PCH_LH_P", 0x22030000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PCH_CON_LH_ATB_SI_T_DDCG3D_PCH", 0x22030000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "G3DCORE_CONTROLLER_OPTION0_CMU_CTRL", 0x22030000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x22000000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x22000000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_2", 0x22000000, 0x1020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3D_STATUS", 0x13860000, 0x1f04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3d_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x22090000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x22090000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "OUT", 0x2d921000, 0x0030, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "OUT", 0x2d921000, 0x0030, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "G3D_OUT", 0x13860000, 0x1f20, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONTROLLER_OPTION0_CMU_CTRL", 0x22020000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_CONTROLLER_OPTION0_CMU_CTRL", 0x22020000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d920000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d920000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_CONFIGURATION", 0x13860000, 0x1f00, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3D_STATES", 0x13860000, 0x1f08, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3D_STATUS", 0x13860000, 0x1f04, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_G3D_HTU", 0x2a0a0000, 0x1844, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_G3D_NOCP", 0x2a0a0000, 0x187c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLKCMU_G3D_NOCD", 0x2a0a0000, 0x1920, (0xf << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_G3D_HTU", 0x2a0a0000, 0x104c, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_G3D_NOCP", 0x2a0a0000, 0x1088, (0x3 << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLKCMU_G3D_NOCD", 0x2a0a0000, 0x1160, (0x7 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_G3D", 0x22030000, 0x0100, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON6_PLL_G3D", 0x22030000, 0x0118, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON6_PLL_G3D", 0x22030000, 0x0118, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_G3D", 0x22030000, 0x010c, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_LOCKTIME_PLL_G3D", 0x22030000, 0x0000, (0xfffff << 0), (0x258 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_LOCKTIME_PLL_G3D1", 0x22030000, 0x0008, (0xfffff << 0), (0x258 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_G3D", 0x22030000, 0x010c, (0xffffffff << 0), (0x84640403 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON3_PLL_G3D", 0x22030000, 0x010c, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON7_PLL_G3D", 0x22030000, 0x011c, (0xf << 12), (0x9 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON3_PLL_G3D", 0x22030000, 0x010c, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_PLL_G3D", 0x22030000, 0x0100, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PLL_CON0_PLL_G3D", 0x22030000, 0x0100, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3DCORE_HCHGEN_CLKMUX_CORE", 0x22030000, 0x0850, (0x3ffff << 0), (0x10001 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3DCORE_HCHGEN_CLKMUX_POWERIP", 0x22030000, 0x0858, (0x3ffff << 0), (0x10001 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON1_PLL_G3D", 0x22030000, 0x0104, (0xffffffff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON2_PLL_G3D", 0x22030000, 0x0108, (0xffffffff << 0), (0x8000000f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_G3D_HTU_USER", 0x22020000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_G3D_NOCD_USER", 0x22020000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER", 0x22020000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "G3DCORE_CONTROLLER_OPTION0_CMU_CTRL", 0x22030000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x12 << 0), 0x220d0000, 0x0004, (0x3 << 7), (0x0 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x8a << 0), 0x220d0000, 0x0004, (0x3 << 7), (0x1 << 7)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x220d0000, 0x0008, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x13860000, 0x1dc4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_save[] = {
};

struct pmucal_seq g3dcore_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "G3DCORE_STATUS", 0x13860000, 0x1dc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d921000, 0x0014, (0xffffffff << 0), (0xa << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BG3D_PWRCTL_STATUS", 0x220d0000, 0x0008, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "G3DCORE_STATUS", 0x13860000, 0x1dc4, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq g3dcore_ifpo_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BG3D_PWRCTL_CTL2", 0x220d0000, 0x0004, (0x1ff << 0), (0x89 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21600000, 0x1804, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21600000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21600000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21600000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21600000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21620000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DFS_REQ, "GNPU0_CONFIGURATION", 0x13860000, 0x1e00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU0_OUT", 0x13860000, 0x1e20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_IN", 0x13860000, 0x1e24, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU0_OUT", 0x13860000, 0x1e20, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcb0000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcb0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcb0000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcb0000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dcb0000, 0x0124, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dcb0000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dcb0000, 0x012c, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dcb0000, 0x0130, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dcb0000, 0x0134, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dcb0000, 0x0138, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dcb0000, 0x013c, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dcb0000, 0x0140, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dcb0000, 0x0144, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dcb0000, 0x0148, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dcb0000, 0x014c, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dcb0000, 0x0150, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dcb0000, 0x0154, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dcb0000, 0x0158, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dcb0000, 0x015c, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dcb0000, 0x0160, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dcb0000, 0x0164, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dcb0000, 0x0168, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dcb0000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dcb0000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dcb0000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dcb0000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dcb0000, 0x018c, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dcb0000, 0x0190, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dcb0000, 0x0194, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dcb0000, 0x0198, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dcb0000, 0x019c, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dcb0000, 0x01a0, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dcb0000, 0x01a4, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dcb0000, 0x01a8, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dcb0000, 0x01ac, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dcb0000, 0x01b0, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dcb0000, 0x01b4, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dcb0000, 0x01b8, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dcb0000, 0x01bc, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dcb0000, 0x01c0, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dcb0000, 0x01c4, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dcb0000, 0x01c8, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dcb0000, 0x01cc, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dcb0000, 0x01d0, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dcb0000, 0x01d4, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dcb0000, 0x01d8, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dcb0000, 0x01dc, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dcb0000, 0x01e0, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dcb0000, 0x01e4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dcb0000, 0x01e8, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dcb0000, 0x01ec, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dcb0000, 0x01f0, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dcb0000, 0x01f4, (0xffffffff << 0), (0xb01e << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dcb0000, 0x01f8, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dcb0000, 0x0028, (0xffffffff << 0), (0x1a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcb0000, 0x0020, (0xffffffff << 0), (0x1da0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcb0000, 0x001c, (0xffffffff << 0), (0x24178040 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcb0000, 0x0024, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcb0000, 0x0024, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcb0000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcb0000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcb0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_STATUS", 0x13860000, 0x1e04, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21600000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1e04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21600000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21600000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21600000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21600000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21600000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21600000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_GNPU_QCH", 0x21600000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x21600000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_GNPU_QCH", 0x21600000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x21600000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_GNPU_QCH", 0x21600000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21600000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21600000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21600000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_GNPU_QCH", 0x21600000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x21600000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x21600000, 0x314c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21600000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x21600000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21600000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21600000, 0x0838, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21600000, 0x0830, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21600000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21600000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21600000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21600000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_GNPU_QCH", 0x21600000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_GNPU_QCH", 0x21600000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_GNPU_QCH", 0x21600000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_PCLK", 0x21600000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_GNPU_QCH", 0x21600000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21600000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21600000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21600000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_GNPU_QCH", 0x21600000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_GNPU_QCH", 0x21600000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_CLK", 0x21600000, 0x714c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21600000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUCORE_QCH_CORE", 0x21600000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21600000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21620000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_save_evt1[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21600000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1e04, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21600000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21600000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21600000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21600000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21600000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21600000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_GNPU_QCH", 0x21600000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x21600000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_GNPU_QCH", 0x21600000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x21600000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_GNPU_QCH", 0x21600000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21600000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21600000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21600000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_GNPU_QCH", 0x21600000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x21600000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x21600000, 0x314c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21600000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x21600000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21600000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DDC_QCH_GCPM_GNPU", 0x21600000, 0x315c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_DDC_GNPU_QCH", 0x21600000, 0x3160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21600000, 0x0838, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21600000, 0x0830, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21600000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21600000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21600000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21600000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21600000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21600000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21600000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21600000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21600000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21600000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21600000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21600000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21600000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21600000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21600000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21600000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21600000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21600000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21600000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21600000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_GNPU_QCH", 0x21600000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_GNPU_QCH", 0x21600000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_GNPU_QCH", 0x21600000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_PCLK", 0x21600000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_GNPU_QCH", 0x21600000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21600000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21600000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21600000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_GNPU_QCH", 0x21600000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_GNPU_QCH", 0x21600000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_CLK", 0x21600000, 0x714c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21600000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUCORE_QCH_CORE", 0x21600000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21600000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DDC_QCH_GCPM_GNPU", 0x21600000, 0x715c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BUSIF_DDC_GNPU_QCH", 0x21600000, 0x7160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21620000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DFS_REQ, "GNPU0_CONFIGURATION", 0x13860000, 0x1e00, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "GNPU0_STATUS", 0x13860000, 0x1e04, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x216f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x216f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcb0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dcb0000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcb0000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcb0000, 0x0020, (0xffffffff << 0), (0x1120012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcb0000, 0x001c, (0xffffffff << 0), (0x2a004180 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21600000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcb0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcb0000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU0_STATUS", 0x13860000, 0x1e04, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21700000, 0x1804, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21700000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21700000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21700000, 0x0838, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21700000, 0x0830, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21720000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DFS_REQ, "GNPU1_CONFIGURATION", 0x13860000, 0x1e40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU1_OUT", 0x13860000, 0x1e60, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU1_IN", 0x13860000, 0x1e64, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU1_OUT", 0x13860000, 0x1e60, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcc0000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcc0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcc0000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcc0000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dcc0000, 0x0124, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dcc0000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dcc0000, 0x012c, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dcc0000, 0x0130, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dcc0000, 0x0134, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dcc0000, 0x0138, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dcc0000, 0x013c, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dcc0000, 0x0140, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dcc0000, 0x0144, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dcc0000, 0x0148, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dcc0000, 0x014c, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dcc0000, 0x0150, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dcc0000, 0x0154, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dcc0000, 0x0158, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dcc0000, 0x015c, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dcc0000, 0x0160, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dcc0000, 0x0164, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dcc0000, 0x0168, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dcc0000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dcc0000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dcc0000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dcc0000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dcc0000, 0x018c, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dcc0000, 0x0190, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dcc0000, 0x0194, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dcc0000, 0x0198, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dcc0000, 0x019c, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dcc0000, 0x01a0, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dcc0000, 0x01a4, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dcc0000, 0x01a8, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dcc0000, 0x01ac, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dcc0000, 0x01b0, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dcc0000, 0x01b4, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dcc0000, 0x01b8, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dcc0000, 0x01bc, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dcc0000, 0x01c0, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dcc0000, 0x01c4, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dcc0000, 0x01c8, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dcc0000, 0x01cc, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dcc0000, 0x01d0, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dcc0000, 0x01d4, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dcc0000, 0x01d8, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dcc0000, 0x01dc, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dcc0000, 0x01e0, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dcc0000, 0x01e4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dcc0000, 0x01e8, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dcc0000, 0x01ec, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dcc0000, 0x01f0, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dcc0000, 0x01f4, (0xffffffff << 0), (0xb01e << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dcc0000, 0x01f8, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dcc0000, 0x0028, (0xffffffff << 0), (0x1a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcc0000, 0x0020, (0xffffffff << 0), (0x1da0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcc0000, 0x001c, (0xffffffff << 0), (0x24178040 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcc0000, 0x0024, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcc0000, 0x0024, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcc0000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcc0000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcc0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU1_STATUS", 0x13860000, 0x1e44, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21700000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1e44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21700000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21700000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21700000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21700000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21700000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21700000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_GNPU_QCH", 0x21700000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x21700000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_GNPU_QCH", 0x21700000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x21700000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_GNPU_QCH", 0x21700000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21700000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21700000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21700000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_GNPU_QCH", 0x21700000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x21700000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x21700000, 0x314c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21700000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x21700000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21700000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21700000, 0x0838, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21700000, 0x0830, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21700000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21700000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21700000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21700000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_GNPU_QCH", 0x21700000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_GNPU_QCH", 0x21700000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_GNPU_QCH", 0x21700000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_PCLK", 0x21700000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_GNPU_QCH", 0x21700000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21700000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21700000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21700000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_GNPU_QCH", 0x21700000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_GNPU_QCH", 0x21700000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_CLK", 0x21700000, 0x714c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21700000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUCORE_QCH_CORE", 0x21700000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21700000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21720000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_save_evt1[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_GNPU_NOCP", 0x21700000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1e44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER", 0x21700000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER", 0x21700000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21700000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21700000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21700000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21700000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_GNPU_QCH", 0x21700000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_GNPU_QCH", 0x21700000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_GNPU_QCH", 0x21700000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_PCLK", 0x21700000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_GNPU_QCH", 0x21700000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21700000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21700000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21700000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_GNPU_QCH", 0x21700000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_GNPU_QCH", 0x21700000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_GNPU_QCH_CLK", 0x21700000, 0x314c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21700000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUCORE_QCH_CORE", 0x21700000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21700000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DDC_QCH_GCPM_GNPU", 0x21700000, 0x315c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BUSIF_DDC_GNPU_QCH", 0x21700000, 0x3160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_GNPU_NOC", 0x21700000, 0x0838, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_GNPU_NOC", 0x21700000, 0x0830, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_GNPU_QCH", 0x21700000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_GNPU_QCH", 0x21700000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_GNPU_QCH", 0x21700000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_GNPU_QCH", 0x21700000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_GNPU_QCH", 0x21700000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_GNPU_QCH", 0x21700000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_GNPU_QCH", 0x21700000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_GNPU_QCH", 0x21700000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_GNPU_NPUMEM_QCH", 0x21700000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_GNPU_NPUMEM_QCH", 0x21700000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_GNPU_NPUMEM_QCH", 0x21700000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_GNPU_NPUMEM_QCH", 0x21700000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_GNPU_NPUMEM_QCH", 0x21700000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_GNPU_NPUMEM_QCH", 0x21700000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_GNPU_NPUMEM_QCH", 0x21700000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_GNPU_NPUMEM_QCH", 0x21700000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH", 0x21700000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH", 0x21700000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH", 0x21700000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCD_QCH", 0x21700000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_GNPU_QCH", 0x21700000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_GNPU_QCH", 0x21700000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_GNPU_QCH", 0x21700000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_PCLK", 0x21700000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_GNPU_QCH", 0x21700000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_GNPU_NOCP_QCH", 0x21700000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_NOCP_QCH", 0x21700000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_GNPU_QCH", 0x21700000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_GNPU_QCH", 0x21700000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_GNPU_QCH", 0x21700000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_GNPU_QCH_CLK", 0x21700000, 0x714c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA0_QCH", 0x21700000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUCORE_QCH_CORE", 0x21700000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_GNPU_XMAA1_QCH", 0x21700000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DDC_QCH_GCPM_GNPU", 0x21700000, 0x715c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BUSIF_DDC_GNPU_QCH", 0x21700000, 0x7160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21720000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DFS_REQ, "GNPU1_CONFIGURATION", 0x13860000, 0x1e40, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "GNPU1_STATUS", 0x13860000, 0x1e44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq gnpu1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x217f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x217f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcc0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dcc0000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcc0000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcc0000, 0x0020, (0xffffffff << 0), (0x1120012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcc0000, 0x001c, (0xffffffff << 0), (0x2a004180 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21700000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "GNPU1_OUT", 0x13860000, 0x1e60, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcc0000, 0x0000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcc0000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GNPU1_STATUS", 0x13860000, 0x1e44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_HSI0_NOC", 0x18800000, 0x1000, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_HSI0_RTCCLK", 0x18800000, 0x1004, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_HSI0_USB32DRD", 0x18800000, 0x1008, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_HSI0_EUSB", 0x18800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER", 0x18800000, 0x0630, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER", 0x18800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER", 0x18800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER", 0x18800000, 0x0640, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONTROLLER_OPTION0_CMU_CTRL", 0x18800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_RVT", 0x18820000, 0x0330, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x18820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "HSI0_OUT", 0x13860000, 0x1f60, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI0_IN", 0x13860000, 0x1f64, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "HSI0_OUT", 0x13860000, 0x1f60, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d850000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d850000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d850000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_STATUS", 0x13860000, 0x1f44, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_HSI0_EUSB", 0x18800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1f44, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKAUD_HSI0_NOC", 0x18800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER", 0x18800000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_DPOSC_USER", 0x18800000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER", 0x18800000, 0x0630, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI0_USB32DRD_USER", 0x18800000, 0x0640, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_GTC_CLK", 0x18800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_OSC_CLK", 0x18800000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DP_LINK_QCH_PCLK", 0x18800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_EUSBPHY", 0x18800000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_HSI0_QCH", 0x18800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_HSI0_QCH", 0x18800000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_HSI0_QCH", 0x18800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_HSI0_QCH", 0x18800000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_HSI0_QCH", 0x18800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_HSI0_BUS1_QCH", 0x18800000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_HSI0_S0_QCH_S0", 0x18800000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2MPU_HSI0_S0_PMMU0_QCH_S0", 0x18800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_HSI0_QCH", 0x18800000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_ACEL_SI_D_HSI0_QCH", 0x18800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_HSI0_QCH", 0x18800000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_HSI0_QCH", 0x18800000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_HSI0_QCH", 0x18800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_HSI0_QCH", 0x18800000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_CTRL", 0x18800000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_EUSBCTL", 0x18800000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_LINK", 0x18800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_SUBCTRL", 0x18800000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_USB32DRD_QCH_S_TCA", 0x18800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_HSI0_QCH", 0x18800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_USB32DRD_QCH_S_SUSPEND", 0x18800000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_USB32DRD_QCH_S_REF", 0x18800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HSI0_CONTROLLER_OPTION0_CMU_CTRL", 0x18800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DP_LINK_QCH_GTC_CLK", 0x18800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DP_LINK_QCH_OSC_CLK", 0x18800000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DP_LINK_QCH_PCLK", 0x18800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_EUSBPHY", 0x18800000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_HSI0_QCH", 0x18800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_HSI0_QCH", 0x18800000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_HSI0_QCH", 0x18800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_HSI0_QCH", 0x18800000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_HSI0_QCH", 0x18800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_HSI0_BUS1_QCH", 0x18800000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_HSI0_S0_QCH_S0", 0x18800000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2MPU_HSI0_S0_PMMU0_QCH_S0", 0x18800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_HSI0_QCH", 0x18800000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_ACEL_SI_D_HSI0_QCH", 0x18800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_HSI0_QCH", 0x18800000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_HSI0_QCH", 0x18800000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_HSI0_QCH", 0x18800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_HSI0_QCH", 0x18800000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_CTRL", 0x18800000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_EUSBCTL", 0x18800000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_LINK", 0x18800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_SUBCTRL", 0x18800000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_TCA", 0x18800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_HSI0_QCH", 0x18800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_SUSPEND", 0x18800000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_USB32DRD_QCH_S_REF", 0x18800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_RVT", 0x18820000, 0x0330, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x18820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "HSI0_STATUS", 0x13860000, 0x1f44, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x18850000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x18850000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2d850000, 0x0020, (0xffffffff << 0), (0x448112 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_CONTROLLER_OPTION0_CMU_CTRL", 0x18800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI0_CONTROLLER_OPTION0_CMU_CTRL", 0x18800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d850000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d850000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI0_STATUS", 0x13860000, 0x1f44, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER", 0x19000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER", 0x19000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONTROLLER_OPTION0_CMU_CTRL", 0x19000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x19040000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_RVT", 0x19040000, 0x0330, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x19040000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "HSI1_OUT", 0x13860000, 0x1fa0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI1_IN", 0x13860000, 0x1fa4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "HSI1_OUT", 0x13860000, 0x1fa0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc20000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dc20000, 0x0188, (0xffffffff << 0), (0x117 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PCIE_GEN4_2L_PHY_CONFIGURATION", 0x13860000, 0x0610, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc20000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dc20000, 0x000c, (0xff << 0), (0x89 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0x1 << 2), (0x0 << 2), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0x1 << 3), (0x0 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "OUT", 0x2dc20000, 0x0030, (0xffffffff << 0), (0x17 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc20000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc20000, 0x0020, (0xffffffff << 0), (0x448012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_STATUS", 0x13860000, 0x1f84, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_PCIE_USER", 0x19000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER", 0x19000000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_HSI1_QCH", 0x19000000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_HSI1_QCH", 0x19000000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_HSI1_QCH", 0x19000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_HSI1_QCH", 0x19000000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_HSI1_QCH", 0x19000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x19000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x19000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_HSI1_QCH", 0x19000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_HSI1_QCH", 0x19000000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_HSI1_QCH", 0x19000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_HSI1_QCH", 0x19000000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_HSI1_QCH", 0x19000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_HSI1_QCH", 0x19000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_HSI1_QCH", 0x19000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_HSI1_QCH_S0", 0x19000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_S0", 0x19000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_HSI1_QCH", 0x19000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x19000000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x19000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_APB", 0x19000000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_AXI", 0x19000000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_DBI", 0x19000000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_FPHYCON", 0x19000000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_PCS_APB", 0x19000000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_PMA_IF", 0x19000000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_SRAM_APB", 0x19000000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_GEN4_2L_0_QCH_UDBG_APB", 0x19000000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_0_QCH", 0x19000000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_1_QCH", 0x19000000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PCIE_IA__DEBUG_2_QCH", 0x19000000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_HSI1_QCH", 0x19000000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HSI1_CONTROLLER_OPTION0_CMU_CTRL", 0x19000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_HSI1_QCH", 0x19000000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_HSI1_QCH", 0x19000000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_HSI1_QCH", 0x19000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GPIO_HSI1_QCH", 0x19000000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_HSI1_QCH", 0x19000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x19000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x19000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_HSI1_QCH", 0x19000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_HSI1_QCH", 0x19000000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_HSI1_QCH", 0x19000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_HSI1_QCH", 0x19000000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_HSI1_QCH", 0x19000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_HSI1_QCH", 0x19000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_HSI1_QCH", 0x19000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_HSI1_QCH_S0", 0x19000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_HSI1_QCH_S0", 0x19000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_HSI1_QCH", 0x19000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_PCIEGEN40DBISLV_HSI1_QCH", 0x19000000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_PCIEGEN40MSTR_HSI1_QCH", 0x19000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_APB", 0x19000000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_AXI", 0x19000000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_DBI", 0x19000000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_FPHYCON", 0x19000000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_PCS_APB", 0x19000000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_PMA_IF", 0x19000000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_SRAM_APB", 0x19000000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_GEN4_2L_0_QCH_UDBG_APB", 0x19000000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_IA__DEBUG_0_QCH", 0x19000000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_IA__DEBUG_1_QCH", 0x19000000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PCIE_IA__DEBUG_2_QCH", 0x19000000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_HSI1_QCH", 0x19000000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x19040000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_RVT", 0x19040000, 0x0330, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x19040000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "HSI1_STATUS", 0x13860000, 0x1f84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq hsi1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x190d0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x190d0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_CONTROLLER_OPTION0_CMU_CTRL", 0x19000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "HSI1_CONTROLLER_OPTION0_CMU_CTRL", 0x19000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2dc20000, 0x0120, (0xffffffff << 0), (0x117 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "OUT", 0x2dc20000, 0x0030, (0xffffffff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "IN", 0x2dc20000, 0x0034, (0x1 << 12), (0x1 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0xbb8, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc20000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dc20000, 0x000c, (0xff << 0), (0x21 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "TOP_OUT", 0x13860000, 0x3b20, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0x1 << 2), (0x1 << 2), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "PCIE_GEN4_2L_LINK_CTRL", 0x13860000, 0x066c, (0x1 << 3), (0x1 << 3), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PCIE_GEN4_2L_PHY_CONFIGURATION", 0x13860000, 0x0610, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "OUT", 0x2dc20000, 0x0030, (0xffffffff << 0), (0x17 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc20000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HSI1_STATUS", 0x13860000, 0x1f84, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_LME_NOCP", 0x1d000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_LME_NOC_USER", 0x1d000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONTROLLER_OPTION0_CMU_CTRL", 0x1d000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x1d020000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1d020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONFIGURATION", 0x13860000, 0x1fc0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_STATES", 0x13860000, 0x1fc8, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "LME_OUT", 0x13860000, 0x1fe0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_IN", 0x13860000, 0x1fe4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "LME_OUT", 0x13860000, 0x1fe0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2de30000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2de30000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2de30000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_STATUS", 0x13860000, 0x1fc4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_LME_NOCP", 0x1d000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1fc4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_LME_NOC_USER", 0x1d000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_M_QCH", 0x1d000000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_M_QCH_C2_M", 0x1d000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_M_QCH_C2_S", 0x1d000000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_O_QCH", 0x1d000000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_O_QCH_C2_M", 0x1d000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GDC_O_QCH_C2_S", 0x1d000000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_LME_QCH", 0x1d000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_LME_QCH", 0x1d000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D2_LME_QCH", 0x1d000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_LME_MFC_QCH", 0x1d000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_LME_MFC_QCH", 0x1d000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_LME_QCH", 0x1d000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_LME_QCH", 0x1d000000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D2_LME_QCH", 0x1d000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LME_QCH_0", 0x1d000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_LME_QCH", 0x1d000000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_LME_QCH", 0x1d000000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_LME_QCH_S0", 0x1d000000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_LME_QCH_S0", 0x1d000000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_LME_QCH_S0", 0x1d000000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_LME_QCH_S0", 0x1d000000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_LME0_QCH", 0x1d000000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_LME1_QCH", 0x1d000000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_LME2_QCH", 0x1d000000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_LME_QCH", 0x1d000000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_LME_QCH", 0x1d000000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_LME_QCH", 0x1d000000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_LME_QCH", 0x1d000000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_LME_QCH", 0x1d000000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_LME_QCH", 0x1d000000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_LME_QCH", 0x1d000000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_LME_QCH", 0x1d000000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_LME_QCH", 0x1d000000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_LME_QCH", 0x1d000000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "LME_CONTROLLER_OPTION0_CMU_CTRL", 0x1d000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_M_QCH", 0x1d000000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_M_QCH_C2_M", 0x1d000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_M_QCH_C2_S", 0x1d000000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_O_QCH", 0x1d000000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_O_QCH_C2_M", 0x1d000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GDC_O_QCH_C2_S", 0x1d000000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_LME_QCH", 0x1d000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_LME_QCH", 0x1d000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D2_LME_QCH", 0x1d000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_LME_MFC_QCH", 0x1d000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_LME_MFC_QCH", 0x1d000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_LME_QCH", 0x1d000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_LME_QCH", 0x1d000000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D2_LME_QCH", 0x1d000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LME_QCH_0", 0x1d000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_LME_QCH", 0x1d000000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_LME_QCH", 0x1d000000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_LME_QCH_S0", 0x1d000000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_LME_QCH_S0", 0x1d000000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_LME_QCH_S0", 0x1d000000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_LME_QCH_S0", 0x1d000000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_LME0_QCH", 0x1d000000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_LME1_QCH", 0x1d000000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_LME2_QCH", 0x1d000000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_LME_QCH", 0x1d000000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_LME_QCH", 0x1d000000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_LME_QCH", 0x1d000000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_LME_QCH", 0x1d000000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_LME_QCH", 0x1d000000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_LME_QCH", 0x1d000000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_LME_QCH", 0x1d000000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_LME_QCH", 0x1d000000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_LME_QCH", 0x1d000000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_LME_QCH", 0x1d000000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x1d020000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1d020000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "LME_STATUS", 0x13860000, 0x1fc4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq lme_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1d0f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1d0f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONTROLLER_OPTION0_CMU_CTRL", 0x1d000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_CONTROLLER_OPTION0_CMU_CTRL", 0x1d000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2de30000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2de30000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_CONFIGURATION", 0x13860000, 0x1fc0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "LME_STATES", 0x13860000, 0x1fc8, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "LME_STATUS", 0x13860000, 0x1fc4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_M2M_NOCP", 0x1d800000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x1d800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER", 0x1d800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x1d800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x1d800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x1d840000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1d840000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "M2M_OUT", 0x13860000, 0x2020, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_IN", 0x13860000, 0x2024, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "M2M_OUT", 0x13860000, 0x2020, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2da60000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da60000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da60000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_STATUS", 0x13860000, 0x2004, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_M2M_NOCP", 0x1d800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2004, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER", 0x1d800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_JSQZ_USER", 0x1d800000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_M2M_NOC_USER", 0x1d800000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG0_QCH", 0x1d800000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JPEG1_QCH", 0x1d800000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_JPEG0_M2M_QCH", 0x1d800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_JPEG1_M2M_QCH", 0x1d800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FRC_MC_QCH", 0x1d800000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_JSQZ_QCH", 0x1d800000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_FRCMC_M2M_QCH", 0x1d800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_JSQZ_M2M_QCH", 0x1d800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_FG_QCH", 0x1d800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_M2M_QCH", 0x1d800000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_FRCMC_M2M_QCH", 0x1d800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_JPEG0_M2M_QCH", 0x1d800000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_JPEG1_M2M_QCH", 0x1d800000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_JSQZ_M2M_QCH", 0x1d800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_M2M_QCH", 0x1d800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_M2M_QCH", 0x1d800000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_M2M_QCH", 0x1d800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_QCH", 0x1d800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_M2M_QCH_VOTF", 0x1d800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH", 0x1d800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_M2M_QCH", 0x1d800000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_M2M_QCH", 0x1d800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_M2M_QCH_S0", 0x1d800000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_S0", 0x1d800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_M2M_QCH_S0", 0x1d800000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_PMMU0_M2M_QCH_S0", 0x1d800000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_M2M_QCH", 0x1d800000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_M2M_QCH", 0x1d800000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_M2M_QCH", 0x1d800000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_M2M_QCH", 0x1d800000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_M2M_QCH", 0x1d800000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_M2M_QCH", 0x1d800000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_M2M_QCH", 0x1d800000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_FRC_MC_QCH", 0x1d800000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JPEG0_QCH", 0x1d800000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JPEG1_QCH", 0x1d800000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_JSQZ_QCH", 0x1d800000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_M2M_QCH", 0x1d800000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_QE_VOTF_QCH", 0x1d800000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_M2M_QCH", 0x1d800000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_M2M_QCH", 0x1d800000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_M2M_QCH", 0x1d800000, 0x30f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_M2M_QCH", 0x1d800000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x1d800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_JPEG0_QCH", 0x1d800000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_JPEG1_QCH", 0x1d800000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_JPEG0_M2M_QCH", 0x1d800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_JPEG1_M2M_QCH", 0x1d800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_FRC_MC_QCH", 0x1d800000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_JSQZ_QCH", 0x1d800000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_FRCMC_M2M_QCH", 0x1d800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_JSQZ_M2M_QCH", 0x1d800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_FG_QCH", 0x1d800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_M2M_QCH", 0x1d800000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_FRCMC_M2M_QCH", 0x1d800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_JPEG0_M2M_QCH", 0x1d800000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_JPEG1_M2M_QCH", 0x1d800000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_JSQZ_M2M_QCH", 0x1d800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_M2M_QCH", 0x1d800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_M2M_QCH", 0x1d800000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_M2M_QCH", 0x1d800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_M2M_QCH", 0x1d800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_M2M_QCH_VOTF", 0x1d800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_M2M_NOCD_SW_RESET_QCH", 0x1d800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_M2M_QCH", 0x1d800000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_M2M_QCH", 0x1d800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_M2M_QCH_S0", 0x1d800000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_M2M_QCH_S0", 0x1d800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_M2M_QCH_S0", 0x1d800000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_PMMU0_M2M_QCH_S0", 0x1d800000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_M2M_QCH", 0x1d800000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_M2M_QCH", 0x1d800000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_M2M_QCH", 0x1d800000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_M2M_QCH", 0x1d800000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_M2M_QCH", 0x1d800000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_M2M_QCH", 0x1d800000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_M2M_QCH", 0x1d800000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_FRC_MC_QCH", 0x1d800000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_JPEG0_QCH", 0x1d800000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_JPEG1_QCH", 0x1d800000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_JSQZ_QCH", 0x1d800000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_M2M_QCH", 0x1d800000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_QE_VOTF_QCH", 0x1d800000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_M2M_QCH", 0x1d800000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_M2M_QCH", 0x1d800000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_M2M_QCH", 0x1d800000, 0x70f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_M2M_QCH", 0x1d800000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x1d840000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1d840000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "M2M_STATUS", 0x13860000, 0x2004, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq m2m_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1d920000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1d920000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x1d800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "M2M_CONTROLLER_OPTION0_CMU_CTRL", 0x1d800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da60000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da60000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "M2M_STATUS", 0x13860000, 0x2004, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MCSC_NOCP", 0x25800000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER", 0x25800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONTROLLER_OPTION0_CMU_CTRL", 0x25800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x25820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONFIGURATION", 0x13860000, 0x2080, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_STATES", 0x13860000, 0x2088, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MCSC_OUT", 0x13860000, 0x20a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_IN", 0x13860000, 0x20a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MCSC_OUT", 0x13860000, 0x20a0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc30000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc30000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc30000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc30000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2dc30000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dc30000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dc30000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dc30000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dc30000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dc30000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dc30000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dc30000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dc30000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dc30000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dc30000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dc30000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dc30000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dc30000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dc30000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dc30000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dc30000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dc30000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dc30000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dc30000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dc30000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dc30000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2dc30000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2dc30000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dc30000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dc30000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dc30000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dc30000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dc30000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dc30000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dc30000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dc30000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dc30000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dc30000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dc30000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dc30000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc30000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dc30000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dc30000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dc30000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dc30000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dc30000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dc30000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dc30000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dc30000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dc30000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dc30000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dc30000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dc30000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dc30000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dc30000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dc30000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dc30000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2dc30000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dc30000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc30000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc30000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc30000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc30000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc30000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc30000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_STATUS", 0x13860000, 0x2084, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 9), (0x0 << 9), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MCSC_NOCP", 0x25800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2084, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MCSC_NOC_USER", 0x25800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_MCSC_QCH", 0x25800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_MCSC_QCH", 0x25800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D2_MCSC_QCH", 0x25800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_MSNR_MCSC_QCH", 0x25800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_MTNR_MCSC_QCH", 0x25800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_YUVP_MCSC_QCH", 0x25800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_MCSC_MSNR_QCH", 0x25800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_MCSC_QCH", 0x25800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_MCSC_QCH", 0x25800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D2_MCSC_QCH", 0x25800000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH", 0x25800000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MCSC_QCH_C2W", 0x25800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MTNR0_QCH", 0x25800000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MCSC_NOCD_QCH", 0x25800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH", 0x25800000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MCSC_QCH", 0x25800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MCSC_QCH", 0x25800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MCSC_QCH_S0", 0x25800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MCSC_QCH_S0", 0x25800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MCSC_QCH_S0", 0x25800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_MCSC_QCH_S0", 0x25800000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MCSC0_QCH", 0x25800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MCSC1_QCH", 0x25800000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MCSC2_QCH", 0x25800000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MCSC_QCH", 0x25800000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MCSC_QCH", 0x25800000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MCSC_QCH", 0x25800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_MCSC_QCH", 0x25800000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MCSC_QCH", 0x25800000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MCSC_QCH", 0x25800000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MCSC_QCH", 0x25800000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MCSC_NOCP_QCH", 0x25800000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH", 0x25800000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_MCSC_QCH", 0x25800000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MCSC_QCH", 0x25800000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_MCSC_QCH", 0x25800000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MCSC_QCH", 0x25800000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MCSC_CONTROLLER_OPTION0_CMU_CTRL", 0x25800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_MCSC_QCH", 0x25800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_MCSC_QCH", 0x25800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D2_MCSC_QCH", 0x25800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_MSNR_MCSC_QCH", 0x25800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_MTNR_MCSC_QCH", 0x25800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_YUVP_MCSC_QCH", 0x25800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_MCSC_MSNR_QCH", 0x25800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_MCSC_QCH", 0x25800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_MCSC_QCH", 0x25800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D2_MCSC_QCH", 0x25800000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MCSC_QCH", 0x25800000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MCSC_QCH_C2W", 0x25800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MTNR0_QCH", 0x25800000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MCSC_NOCD_QCH", 0x25800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MCSC_NOCD_QCH", 0x25800000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_MCSC_QCH", 0x25800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MCSC_QCH", 0x25800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MCSC_QCH_S0", 0x25800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MCSC_QCH_S0", 0x25800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MCSC_QCH_S0", 0x25800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_MCSC_QCH_S0", 0x25800000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MCSC0_QCH", 0x25800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MCSC1_QCH", 0x25800000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MCSC2_QCH", 0x25800000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MCSC_QCH", 0x25800000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MCSC_QCH", 0x25800000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_MCSC_QCH", 0x25800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_MCSC_QCH", 0x25800000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MCSC_QCH", 0x25800000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MCSC_QCH", 0x25800000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_MCSC_QCH", 0x25800000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MCSC_NOCP_QCH", 0x25800000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MCSC_NOCP_QCH", 0x25800000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_MCSC_QCH", 0x25800000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MCSC_QCH", 0x25800000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_MCSC_QCH", 0x25800000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MCSC_QCH", 0x25800000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x25820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MCSC_STATUS", 0x13860000, 0x2084, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mcsc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x258a0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x258a0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 9), (0x1 << 9), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc30000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dc30000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc30000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc30000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc30000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc30000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONTROLLER_OPTION0_CMU_CTRL", 0x25800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_CONTROLLER_OPTION0_CMU_CTRL", 0x25800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc30000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc30000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_CONFIGURATION", 0x13860000, 0x2080, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_STATES", 0x13860000, 0x2088, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MCSC_STATUS", 0x13860000, 0x2084, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mlsc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MLSC_NOCP", 0x27800000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MLSC_NOC_USER", 0x27800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MLSC_CONTROLLER_OPTION0_CMU_CTRL", 0x27800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x27820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN1", 0x27820000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mlsc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MLSC_CONFIGURATION", 0x13860000, 0x2600, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MLSC_STATES", 0x13860000, 0x2608, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MLSC_OUT", 0x13860000, 0x2620, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MLSC_IN", 0x13860000, 0x2624, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MLSC_OUT", 0x13860000, 0x2620, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc40000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc40000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc40000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MLSC_STATUS", 0x13860000, 0x2604, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mlsc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MLSC_NOCP", 0x27800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2604, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MLSC_NOC_USER", 0x27800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_MLSC_QCH", 0x27800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_MLSC_QCH", 0x27800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_CSIS_MLSC_QCH", 0x27800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_CSIS_MLSC_QCH", 0x27800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_CSIS_MLSC_QCH", 0x27800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_CSIS_MLSC_QCH", 0x27800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_MLSC_QCH", 0x27800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_MLSC_QCH", 0x27800000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MLSC_QCH", 0x27800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MLSC_QCH_VOTF_R0", 0x27800000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MLSC_QCH_VOTF_W0", 0x27800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MLSC_QCH_VOTF_W1", 0x27800000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MLSC_QCH_VOTF_W2", 0x27800000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MLSC_QCH_VOTF_W3", 0x27800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MLSC_QCH", 0x27800000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MLSC_QCH", 0x27800000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MLSC_QCH_S0", 0x27800000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MLSC_QCH_S0", 0x27800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MLSC_QCH_S0", 0x27800000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D0_MLSC_QCH", 0x27800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D10_MLSC_QCH", 0x27800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D11_MLSC_QCH", 0x27800000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D12_MLSC_QCH", 0x27800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D13_MLSC_QCH", 0x27800000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D14_MLSC_QCH", 0x27800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D15_MLSC_QCH", 0x27800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D16_MLSC_QCH", 0x27800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D17_MLSC_QCH", 0x27800000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D18_MLSC_QCH", 0x27800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D19_MLSC_QCH", 0x27800000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D1_MLSC_QCH", 0x27800000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D2_MLSC_QCH", 0x27800000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D3_MLSC_QCH", 0x27800000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D4_MLSC_QCH", 0x27800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D5_MLSC_QCH", 0x27800000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D6_MLSC_QCH", 0x27800000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D7_MLSC_QCH", 0x27800000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D8_MLSC_QCH", 0x27800000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D9_MLSC_QCH", 0x27800000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_G_MLSC_QCH", 0x27800000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MLSC_QCH", 0x27800000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MLSC_QCH", 0x27800000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_MLSC_QCH", 0x27800000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MLSC_QCH", 0x27800000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MLSC_QCH", 0x27800000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_MLSC_QCH", 0x27800000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MLSC_QCH", 0x27800000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_MLSC_QCH", 0x27800000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MLSC_QCH", 0x27800000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MLSC_CONTROLLER_OPTION0_CMU_CTRL", 0x27800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_MLSC_QCH", 0x27800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_MLSC_QCH", 0x27800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_CSIS_MLSC_QCH", 0x27800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_CSIS_MLSC_QCH", 0x27800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_CSIS_MLSC_QCH", 0x27800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_CSIS_MLSC_QCH", 0x27800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_MLSC_QCH", 0x27800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_MLSC_QCH", 0x27800000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MLSC_QCH", 0x27800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MLSC_QCH_VOTF_R0", 0x27800000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MLSC_QCH_VOTF_W0", 0x27800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MLSC_QCH_VOTF_W1", 0x27800000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MLSC_QCH_VOTF_W2", 0x27800000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MLSC_QCH_VOTF_W3", 0x27800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_MLSC_QCH", 0x27800000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MLSC_QCH", 0x27800000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MLSC_QCH_S0", 0x27800000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MLSC_QCH_S0", 0x27800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MLSC_QCH_S0", 0x27800000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D0_MLSC_QCH", 0x27800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D10_MLSC_QCH", 0x27800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D11_MLSC_QCH", 0x27800000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D12_MLSC_QCH", 0x27800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D13_MLSC_QCH", 0x27800000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D14_MLSC_QCH", 0x27800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D15_MLSC_QCH", 0x27800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D16_MLSC_QCH", 0x27800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D17_MLSC_QCH", 0x27800000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D18_MLSC_QCH", 0x27800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D19_MLSC_QCH", 0x27800000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D1_MLSC_QCH", 0x27800000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D2_MLSC_QCH", 0x27800000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D3_MLSC_QCH", 0x27800000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D4_MLSC_QCH", 0x27800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D5_MLSC_QCH", 0x27800000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D6_MLSC_QCH", 0x27800000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D7_MLSC_QCH", 0x27800000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D8_MLSC_QCH", 0x27800000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D9_MLSC_QCH", 0x27800000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_G_MLSC_QCH", 0x27800000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MLSC_QCH", 0x27800000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MLSC_QCH", 0x27800000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_MLSC_QCH", 0x27800000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MLSC_QCH", 0x27800000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MLSC_QCH", 0x27800000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_MLSC_QCH", 0x27800000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MLSC_QCH", 0x27800000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_MLSC_QCH", 0x27800000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MLSC_QCH", 0x27800000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x27820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN1", 0x27820000, 0x010c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mlsc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MLSC_STATUS", 0x13860000, 0x2604, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mlsc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x278f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x278f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MLSC_CONTROLLER_OPTION0_CMU_CTRL", 0x27800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MLSC_CONTROLLER_OPTION0_CMU_CTRL", 0x27800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc40000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc40000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MLSC_CONFIGURATION", 0x13860000, 0x2600, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MLSC_STATES", 0x13860000, 0x2608, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MLSC_STATUS", 0x13860000, 0x2604, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq msnr_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MSNR_NOCP", 0x26000000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MSNR_NOC_USER", 0x26000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MSNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x26040000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq msnr_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MSNR_CONFIGURATION", 0x13860000, 0x2640, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MSNR_STATES", 0x13860000, 0x2648, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MSNR_OUT", 0x13860000, 0x2660, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MSNR_IN", 0x13860000, 0x2664, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MSNR_OUT", 0x13860000, 0x2660, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc50000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc50000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc50000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc50000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2dc50000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dc50000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dc50000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dc50000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dc50000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dc50000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dc50000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dc50000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dc50000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dc50000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dc50000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dc50000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dc50000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dc50000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dc50000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dc50000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dc50000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dc50000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dc50000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dc50000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dc50000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dc50000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2dc50000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2dc50000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dc50000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dc50000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dc50000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dc50000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dc50000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dc50000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dc50000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dc50000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dc50000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dc50000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dc50000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dc50000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc50000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dc50000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dc50000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dc50000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dc50000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dc50000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dc50000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dc50000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dc50000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dc50000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dc50000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dc50000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dc50000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dc50000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dc50000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dc50000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dc50000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2dc50000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dc50000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc50000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc50000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc50000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc50000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc50000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc50000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MSNR_STATUS", 0x13860000, 0x2644, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq msnr_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MSNR_NOCP", 0x26000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2644, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MSNR_NOC_USER", 0x26000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MTNR_MSNR_QCH", 0x26000000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MTNR_MSNR_QCH", 0x26000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_MTNR_MSNR_QCH", 0x26000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_MTNR_MSNR_QCH", 0x26000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_MCSC_MSNR_QCH", 0x26000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_MSNR_MCSC_QCH", 0x26000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_MSNR_YUVP_QCH", 0x26000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD0_MSNR_YUVP_QCH", 0x26000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD1_MSNR_YUVP_QCH", 0x26000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MSNR_QCH", 0x26000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MSNR_NOCD_QCH", 0x26000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH", 0x26000000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MSNR_QCH", 0x26000000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MSNR_QCH", 0x26000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MSNR_QCH", 0x26000000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MSNR_QCH", 0x26000000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_MSNR_QCH", 0x26000000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MSNR_NOCP_QCH", 0x26000000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH", 0x26000000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_MSNR_QCH", 0x26000000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MSNR_QCH", 0x26000000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_MSNR_QCH", 0x26000000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MSNR_QCH", 0x26000000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MSNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_MTNR_MSNR_QCH", 0x26000000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_MTNR_MSNR_QCH", 0x26000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_MTNR_MSNR_QCH", 0x26000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_MTNR_MSNR_QCH", 0x26000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_MCSC_MSNR_QCH", 0x26000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_MSNR_MCSC_QCH", 0x26000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_MSNR_YUVP_QCH", 0x26000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD0_MSNR_YUVP_QCH", 0x26000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD1_MSNR_YUVP_QCH", 0x26000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MSNR_QCH", 0x26000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MSNR_NOCD_QCH", 0x26000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MSNR_NOCD_QCH", 0x26000000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MSNR_QCH", 0x26000000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MSNR_QCH", 0x26000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MSNR_QCH", 0x26000000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_MSNR_QCH", 0x26000000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_MSNR_QCH", 0x26000000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MSNR_NOCP_QCH", 0x26000000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MSNR_NOCP_QCH", 0x26000000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_MSNR_QCH", 0x26000000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MSNR_QCH", 0x26000000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_MSNR_QCH", 0x26000000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MSNR_QCH", 0x26000000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x26040000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq msnr_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MSNR_STATUS", 0x13860000, 0x2644, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq msnr_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x26050000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x26050000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc50000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dc50000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc50000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc50000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc50000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc50000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MSNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MSNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc50000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc50000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MSNR_CONFIGURATION", 0x13860000, 0x2640, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MSNR_STATES", 0x13860000, 0x2648, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MSNR_STATUS", 0x13860000, 0x2644, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mtnr_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MTNR_NOCP", 0x26800000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MTNR_NOC_USER", 0x26800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MTNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x26820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN1", 0x26820000, 0x010c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mtnr_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MTNR_CONFIGURATION", 0x13860000, 0x2680, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MTNR_STATES", 0x13860000, 0x2688, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MTNR_OUT", 0x13860000, 0x26a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MTNR_IN", 0x13860000, 0x26a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MTNR_OUT", 0x13860000, 0x26a0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc60000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc60000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc60000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc60000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2dc60000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dc60000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dc60000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dc60000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dc60000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dc60000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dc60000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dc60000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dc60000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dc60000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dc60000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dc60000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dc60000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dc60000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dc60000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dc60000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dc60000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dc60000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dc60000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dc60000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dc60000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dc60000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2dc60000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2dc60000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dc60000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dc60000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dc60000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dc60000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dc60000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dc60000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dc60000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dc60000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dc60000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dc60000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dc60000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dc60000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc60000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dc60000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dc60000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dc60000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dc60000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dc60000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dc60000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dc60000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dc60000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dc60000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dc60000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dc60000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dc60000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dc60000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dc60000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dc60000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dc60000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2dc60000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dc60000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc60000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc60000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc60000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc60000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc60000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc60000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MTNR_STATUS", 0x13860000, 0x2684, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 1), (0x0 << 1), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mtnr_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MTNR_NOCP", 0x26800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2684, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MTNR_NOC_USER", 0x26800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_MTNR_QCH", 0x26800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_MTNR_QCH", 0x26800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_DLFE_MTNR_QCH", 0x26800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MTNR_DLFE_QCH", 0x26800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MTNR_MSNR_QCH", 0x26800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MTNR_DLFE_QCH", 0x26800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MTNR_MSNR_QCH", 0x26800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_MTNR_MSNR_QCH", 0x26800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_MTNR_MSNR_QCH", 0x26800000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_MTNR_MCSC_QCH", 0x26800000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DLFE_MTNR_QCH", 0x26800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D2_MTNR_QCH", 0x26800000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D3_MTNR_QCH", 0x26800000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_MTNR_QCH", 0x26800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_MTNR_QCH", 0x26800000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D2_MTNR_QCH", 0x26800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D3_MTNR_QCH", 0x26800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MTNR_QCH", 0x26800000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MTNR_NOCD_QCH", 0x26800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH", 0x26800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MTNR_QCH", 0x26800000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MTNR_QCH", 0x26800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MTNR_QCH_S0", 0x26800000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MTNR_QCH_S0", 0x26800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MTNR_QCH_S0", 0x26800000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_MTNR_QCH_S0", 0x26800000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU3_MTNR_QCH_S0", 0x26800000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D0_MTNR_QCH", 0x26800000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D1_MTNR_QCH", 0x26800000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D2_MTNR_QCH", 0x26800000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D3_MTNR_QCH", 0x26800000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D4_MTNR_QCH", 0x26800000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MTNR_QCH", 0x26800000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MTNR_QCH", 0x26800000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MTNR_QCH", 0x26800000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_MTNR_QCH", 0x26800000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MTNR_QCH", 0x26800000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MTNR_QCH", 0x26800000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MTNR_QCH", 0x26800000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D3_MTNR_QCH", 0x26800000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MTNR_NOCP_QCH", 0x26800000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH", 0x26800000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_MTNR_QCH", 0x26800000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MTNR_QCH", 0x26800000, 0x30f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_MTNR_QCH", 0x26800000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MTNR_QCH", 0x26800000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MTNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_MTNR_QCH", 0x26800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_MTNR_QCH", 0x26800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_DLFE_MTNR_QCH", 0x26800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_MTNR_DLFE_QCH", 0x26800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_MTNR_MSNR_QCH", 0x26800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_MTNR_DLFE_QCH", 0x26800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_MTNR_MSNR_QCH", 0x26800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_MTNR_MSNR_QCH", 0x26800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_MTNR_MSNR_QCH", 0x26800000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_MTNR_MCSC_QCH", 0x26800000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DLFE_MTNR_QCH", 0x26800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D2_MTNR_QCH", 0x26800000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D3_MTNR_QCH", 0x26800000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_MTNR_QCH", 0x26800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_MTNR_QCH", 0x26800000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D2_MTNR_QCH", 0x26800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D3_MTNR_QCH", 0x26800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MTNR_QCH", 0x26800000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MTNR_NOCD_QCH", 0x26800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MTNR_NOCD_QCH", 0x26800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_MTNR_QCH", 0x26800000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MTNR_QCH", 0x26800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MTNR_QCH_S0", 0x26800000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MTNR_QCH_S0", 0x26800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MTNR_QCH_S0", 0x26800000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_MTNR_QCH_S0", 0x26800000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU3_MTNR_QCH_S0", 0x26800000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D0_MTNR_QCH", 0x26800000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D1_MTNR_QCH", 0x26800000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D2_MTNR_QCH", 0x26800000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D3_MTNR_QCH", 0x26800000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D4_MTNR_QCH", 0x26800000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MTNR_QCH", 0x26800000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MTNR_QCH", 0x26800000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_MTNR_QCH", 0x26800000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_MTNR_QCH", 0x26800000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MTNR_QCH", 0x26800000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MTNR_QCH", 0x26800000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_MTNR_QCH", 0x26800000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D3_MTNR_QCH", 0x26800000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MTNR_NOCP_QCH", 0x26800000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MTNR_NOCP_QCH", 0x26800000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_MTNR_QCH", 0x26800000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MTNR_QCH", 0x26800000, 0x70f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_MTNR_QCH", 0x26800000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MTNR_QCH", 0x26800000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x26820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN1", 0x26820000, 0x010c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mtnr_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MTNR_STATUS", 0x13860000, 0x2684, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mtnr_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x26830000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x26830000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc60000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dc60000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc60000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc60000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc60000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc60000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MTNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MTNR_CONTROLLER_OPTION0_CMU_CTRL", 0x26800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc60000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc60000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MTNR_CONFIGURATION", 0x13860000, 0x2680, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MTNR_STATES", 0x13860000, 0x2688, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MTNR_STATUS", 0x13860000, 0x2684, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MFC_NOCP", 0x1e000000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFC_MFC_USER", 0x1e000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFC_WFD_USER", 0x1e000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x1e000000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_LH_ATB_SI_IT_MFC_QCH", 0x1e000000, 0x3050, (0x7 << 4), (0x5 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_LH_ATB_MI_IT_MFC_QCH", 0x1e000000, 0x30f0, (0x7 << 4), (0x5 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x1e040000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1e040000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x13860000, 0x20c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATES", 0x13860000, 0x20c8, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MFC_OUT", 0x13860000, 0x20e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_IN", 0x13860000, 0x20e4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MFC_OUT", 0x13860000, 0x20e0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2de20000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2de20000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2de20000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2de20000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2de20000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2de20000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2de20000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2de20000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2de20000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2de20000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2de20000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2de20000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2de20000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2de20000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2de20000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2de20000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2de20000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2de20000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2de20000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2de20000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2de20000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2de20000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2de20000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2de20000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2de20000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2de20000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2de20000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2de20000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2de20000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2de20000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2de20000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2de20000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2de20000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2de20000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2de20000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2de20000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2de20000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2de20000, 0x01ac, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2de20000, 0x01b0, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2de20000, 0x01b4, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2de20000, 0x01b8, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2de20000, 0x01bc, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2de20000, 0x01c0, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2de20000, 0x01c4, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2de20000, 0x01c8, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2de20000, 0x01cc, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2de20000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2de20000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2de20000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2de20000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2de20000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2de20000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2de20000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2de20000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2de20000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2de20000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2de20000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2de20000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2de20000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2de20000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2de20000, 0x001c, (0xffffffff << 0), (0x10580080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2de20000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2de20000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2de20000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2de20000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_STATUS", 0x13860000, 0x20c4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2c030000, 0x1018, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MFC_NOCP", 0x1e000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x20c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_MFC_USER", 0x1e000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFC_WFD_USER", 0x1e000000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_LME_MFC_QCH", 0x1e000000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MFD_MFC_QCH", 0x1e000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_LME_MFC_QCH", 0x1e000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MFD_MFC_QCH", 0x1e000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_MFD_MFC_QCH", 0x1e000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_MFD_MFC_QCH", 0x1e000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MFC_MFD_QCH", 0x1e000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MFC_MFD_QCH", 0x1e000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_MFC_MFD_QCH", 0x1e000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_MFC_MFD_QCH", 0x1e000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_SI_IT_MFC_QCH", 0x1e000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_MFC_QCH", 0x1e000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_MFC_QCH", 0x1e000000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MFC_QCH", 0x1e000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_MFC_QCH", 0x1e000000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_MFC_QCH", 0x1e000000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH", 0x1e000000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFC_QCH_VOTF", 0x1e000000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH", 0x1e000000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH", 0x1e000000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH", 0x1e000000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_MFC_QCH", 0x1e000000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MFC_QCH", 0x1e000000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_MFC_MFD_QCH", 0x1e000000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MFC_QCH_S0", 0x1e000000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0", 0x1e000000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0", 0x1e000000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MFC_QCH", 0x1e000000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_MI_IT_MFC_QCH", 0x1e000000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_MFC_QCH", 0x1e000000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH", 0x1e000000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH", 0x1e000000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH", 0x1e000000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH", 0x1e000000, 0x3108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WFD_QCH", 0x1e000000, 0x3110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MFC_QCH", 0x1e000000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MFC_QCH", 0x1e000000, 0x3118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MFC_QCH", 0x1e000000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_MFC_QCH", 0x1e000000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MFC_QCH", 0x1e000000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MFC_QCH", 0x1e000000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D2_MFC_QCH", 0x1e000000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFC_NOCP_QCH", 0x1e000000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCP_QCH", 0x1e000000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_MFC_QCH", 0x1e000000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MFC_QCH", 0x1e000000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_MFC_QCH", 0x1e000000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFC_QCH", 0x1e000000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x1e000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_LME_MFC_QCH", 0x1e000000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_MFD_MFC_QCH", 0x1e000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_LME_MFC_QCH", 0x1e000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_MFD_MFC_QCH", 0x1e000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_MFD_MFC_QCH", 0x1e000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_MFD_MFC_QCH", 0x1e000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_MFC_MFD_QCH", 0x1e000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_MFC_MFD_QCH", 0x1e000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_MFC_MFD_QCH", 0x1e000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_MFC_MFD_QCH", 0x1e000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ATB_SI_IT_MFC_QCH", 0x1e000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_MFC_QCH", 0x1e000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_MFC_QCH", 0x1e000000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_MFC_QCH", 0x1e000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_MFC_QCH", 0x1e000000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_MFC_QCH", 0x1e000000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFC_QCH", 0x1e000000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFC_QCH_VOTF", 0x1e000000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_MFC_QCH", 0x1e000000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_MI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF0_MFC_SW_RESET_QCH", 0x1e000000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF1_MFC_SW_RESET_QCH", 0x1e000000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF2_MFC_SW_RESET_QCH", 0x1e000000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_AST_SI_OTF3_MFC_SW_RESET_QCH", 0x1e000000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_SI_SW_RESET_QCH", 0x1e000000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_QCH", 0x1e000000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH", 0x1e000000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_MFC_QCH", 0x1e000000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MFC_QCH", 0x1e000000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_MFC_MFD_QCH", 0x1e000000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MFC_QCH_S0", 0x1e000000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MFC_QCH_S0", 0x1e000000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MFC_QCH_S0", 0x1e000000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MFC_QCH", 0x1e000000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ATB_MI_IT_MFC_QCH", 0x1e000000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_MFC_QCH", 0x1e000000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFC_NOCD_WFD_QCH", 0x1e000000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MFC_MI_SW_RESET_QCH", 0x1e000000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_QCH", 0x1e000000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH", 0x1e000000, 0x7108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_WFD_QCH", 0x1e000000, 0x7110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MFC_QCH", 0x1e000000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MFC_QCH", 0x1e000000, 0x7118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_MFC_QCH", 0x1e000000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_MFC_QCH", 0x1e000000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MFC_QCH", 0x1e000000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MFC_QCH", 0x1e000000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D2_MFC_QCH", 0x1e000000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFC_NOCP_QCH", 0x1e000000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFC_NOCP_QCH", 0x1e000000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_MFC_QCH", 0x1e000000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MFC_QCH", 0x1e000000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_MFC_QCH", 0x1e000000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MFC_QCH", 0x1e000000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x1e040000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1e040000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFC_STATUS", 0x13860000, 0x20c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1e100000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1e100000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2c030000, 0x1018, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2de20000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2de20000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2de20000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2de20000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2de20000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2de20000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2de20000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2de20000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2de20000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2de20000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2de20000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2de20000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2de20000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2de20000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2de20000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x1e000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_CONTROLLER_OPTION0_CMU_CTRL", 0x1e000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2de20000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2de20000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_CONFIGURATION", 0x13860000, 0x20c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_STATES", 0x13860000, 0x20c8, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFC_STATUS", 0x13860000, 0x20c4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_MFD_NOCP", 0x1e800000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_MFD_MFD_USER", 0x1e800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONTROLLER_OPTION0_CMU_CTRL", 0x1e800000, 0x0800, (0xff << 24), (0xf0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x1e840000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x1e840000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONFIGURATION", 0x13860000, 0x2100, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_STATES", 0x13860000, 0x2108, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MFD_OUT", 0x13860000, 0x2120, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_IN", 0x13860000, 0x2124, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MFD_OUT", 0x13860000, 0x2120, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2de10000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2de10000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2de10000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2de10000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2de10000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2de10000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2de10000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2de10000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2de10000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2de10000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2de10000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2de10000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2de10000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2de10000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2de10000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2de10000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2de10000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2de10000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2de10000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2de10000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2de10000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2de10000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2de10000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2de10000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2de10000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2de10000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2de10000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2de10000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2de10000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2de10000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2de10000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2de10000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2de10000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2de10000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2de10000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2de10000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2de10000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2de10000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2de10000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2de10000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2de10000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2de10000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2de10000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2de10000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2de10000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2de10000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2de10000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2de10000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2de10000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2de10000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2de10000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2de10000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2de10000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2de10000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2de10000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2de10000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2de10000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2de10000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2de10000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2de10000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2de10000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2de10000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2de10000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2de10000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2de10000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_STATUS", 0x13860000, 0x2104, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2c030000, 0x1018, (0x1 << 7), (0x0 << 7), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_MFD_NOCP", 0x1e800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2104, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_MFD_MFD_USER", 0x1e800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MFC_MFD_QCH", 0x1e800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MFC_MFD_QCH", 0x1e800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_MFC_MFD_QCH", 0x1e800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_MFC_MFD_QCH", 0x1e800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_MFD_MFC_QCH", 0x1e800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_MFD_MFC_QCH", 0x1e800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_MFD_MFC_QCH", 0x1e800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_MFD_MFC_QCH", 0x1e800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D0_MFD_QCH", 0x1e800000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_D1_MFD_QCH", 0x1e800000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_MFD_QCH", 0x1e800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_MFD_QCH", 0x1e800000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFD_QCH", 0x1e800000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MFD_QCH_VOTF", 0x1e800000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH", 0x1e800000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1e800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH", 0x1e800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH", 0x1e800000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH", 0x1e800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH", 0x1e800000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH", 0x1e800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH", 0x1e800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH", 0x1e800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH", 0x1e800000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH", 0x1e800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1e800000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G0_PPMU_MFD_QCH", 0x1e800000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_MFD_QCH", 0x1e800000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_MFC_MFD_QCH", 0x1e800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_MFD_QCH_S0", 0x1e800000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_MFD_QCH_S0", 0x1e800000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_MFD_QCH_S0", 0x1e800000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_MFD_QCH", 0x1e800000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_MFD_QCH", 0x1e800000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_MFD_QCH", 0x1e800000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_MFD_QCH", 0x1e800000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_MFD_QCH", 0x1e800000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_MFD_QCH", 0x1e800000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_MFD_QCH", 0x1e800000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_MFD_NOCP_QCH", 0x1e800000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_MFD_NOCP_QCH", 0x1e800000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_MFD_QCH", 0x1e800000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_MFD_QCH", 0x1e800000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_MFD_QCH", 0x1e800000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_MFD_QCH", 0x1e800000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "MFD_CONTROLLER_OPTION0_CMU_CTRL", 0x1e800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_MFC_MFD_QCH", 0x1e800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_MFC_MFD_QCH", 0x1e800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_MFC_MFD_QCH", 0x1e800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_MFC_MFD_QCH", 0x1e800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_MFD_MFC_QCH", 0x1e800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_MFD_MFC_QCH", 0x1e800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_MFD_MFC_QCH", 0x1e800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_MFD_MFC_QCH", 0x1e800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D0_MFD_QCH", 0x1e800000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_D1_MFD_QCH", 0x1e800000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_MFD_QCH", 0x1e800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_MFD_QCH", 0x1e800000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFD_QCH", 0x1e800000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MFD_QCH_VOTF", 0x1e800000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFD_NOCD_MFD_QCH", 0x1e800000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1e800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF0_MFD_SW_RESET_QCH", 0x1e800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF1_MFD_SW_RESET_QCH", 0x1e800000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF2_MFD_SW_RESET_QCH", 0x1e800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_MI_OTF3_MFD_SW_RESET_QCH", 0x1e800000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF0_MFD_SW_RESET_QCH", 0x1e800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF1_MFD_SW_RESET_QCH", 0x1e800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF2_MFD_SW_RESET_QCH", 0x1e800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_LH_AST_SI_OTF3_MFD_SW_RESET_QCH", 0x1e800000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_QCH", 0x1e800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCD_MFD_SW_RESET_QCH", 0x1e800000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G0_PPMU_MFD_QCH", 0x1e800000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_MFD_QCH", 0x1e800000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_MFC_MFD_QCH", 0x1e800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_MFD_QCH_S0", 0x1e800000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_MFD_QCH_S0", 0x1e800000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_MFD_QCH_S0", 0x1e800000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_MFD_QCH", 0x1e800000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_MFD_QCH", 0x1e800000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_MFD_QCH", 0x1e800000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_MFD_QCH", 0x1e800000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_MFD_QCH", 0x1e800000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_MFD_QCH", 0x1e800000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_MFD_QCH", 0x1e800000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_MFD_NOCP_QCH", 0x1e800000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_MFD_NOCP_QCH", 0x1e800000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_MFD_QCH", 0x1e800000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_MFD_QCH", 0x1e800000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_MFD_QCH", 0x1e800000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_MFD_QCH", 0x1e800000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x1e840000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1e840000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "MFD_STATUS", 0x13860000, 0x2104, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq mfd_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1e900000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1e900000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PCH_CON_MFD_PCH", 0x1e800000, 0x3068, (0x7 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2c030000, 0x1018, (0x1 << 7), (0x1 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2de10000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2de10000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2de10000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2de10000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2de10000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2de10000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONTROLLER_OPTION0_CMU_CTRL", 0x1e800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_CONTROLLER_OPTION0_CMU_CTRL", 0x1e800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2de10000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2de10000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_CONFIGURATION", 0x13860000, 0x2100, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_STATES", 0x13860000, 0x2108, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MFD_STATUS", 0x13860000, 0x2104, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DNC_NOCP", 0x21200000, 0x1800, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x21200000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x21200000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21220000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_BLK", 0x21220000, 0x0424, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x13860000, 0x2440, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATES", 0x13860000, 0x2448, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DNC_CTRL", 0x13860000, 0x2450, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DNC_OUT", 0x13860000, 0x2460, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_IN", 0x13860000, 0x2464, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DNC_OUT", 0x13860000, 0x2460, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dd00000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dd00000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dd00000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DNC_OUT", 0x13860000, 0x2460, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_STATUS", 0x13860000, 0x2444, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DNC_NOCP", 0x21200000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2444, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DNC_NOC_USER", 0x21200000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_DNC_QCH", 0x21200000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21200000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21200000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21200000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21200000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ATB_SI_LD_DNC_CPUCL0_QCH", 0x21200000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_IPDNC_DNC_QCH", 0x21200000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH", 0x21200000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH", 0x21200000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH", 0x21200000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH", 0x21200000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH", 0x21200000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH", 0x21200000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH", 0x21200000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH", 0x21200000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH", 0x21200000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH", 0x21200000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH", 0x21200000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH", 0x21200000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH", 0x21200000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH", 0x21200000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH", 0x21200000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH", 0x21200000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH", 0x21200000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH", 0x21200000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DNC_QCH", 0x21200000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DNC_QCH", 0x21200000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_IPDNC_DNC_QCH", 0x21200000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_DNC_QCH", 0x21200000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DNC_QCH", 0x21200000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH", 0x21200000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_GNPU0_QCH", 0x21200000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_GNPU1_QCH", 0x21200000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_NPUMEM_QCH", 0x21200000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH", 0x21200000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_SNPU0_QCH", 0x21200000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_DNC_SNPU1_QCH", 0x21200000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_DNC_QCH", 0x21200000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DNC_QCH", 0x21200000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x21200000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_DNC_QCH", 0x21200000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21200000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21200000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21200000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21200000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ATB_SI_LD_DNC_CPUCL0_QCH", 0x21200000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_IPDNC_DNC_QCH", 0x21200000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH", 0x21200000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU0_DNC_QCH", 0x21200000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_GNPU1_DNC_QCH", 0x21200000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU0_DNC_QCH", 0x21200000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_SNPU1_DNC_QCH", 0x21200000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH", 0x21200000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU0_DNC_QCH", 0x21200000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_GNPU1_DNC_QCH", 0x21200000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU0_DNC_QCH", 0x21200000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_DRAM_SNPU1_DNC_QCH", 0x21200000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH", 0x21200000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU0_QCH", 0x21200000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_GNPU1_QCH", 0x21200000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH", 0x21200000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU0_QCH", 0x21200000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DNC_SNPU1_QCH", 0x21200000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_MMU_DNC_SDMA_QCH", 0x21200000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LD_CTRL_DNC_NPUMEM_QCH", 0x21200000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DNC_QCH", 0x21200000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DNC_QCH", 0x21200000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_IPDNC_DNC_QCH", 0x21200000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_DNC_QCH", 0x21200000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DNC_QCH", 0x21200000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_DSP_QCH", 0x21200000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU0_QCH", 0x21200000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_GNPU1_QCH", 0x21200000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_NPUMEM_QCH", 0x21200000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_SDMA_QCH", 0x21200000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU0_QCH", 0x21200000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_DNC_SNPU1_QCH", 0x21200000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_DNC_QCH", 0x21200000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DNC_QCH", 0x21200000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21220000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_BLK", 0x21220000, 0x0424, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DNC_STATUS", 0x13860000, 0x2444, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dnc_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x212f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x212f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "QCH_CON_IP_DNC_QCH", 0x21200000, 0x3004, (0x7 << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x21200000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_CONTROLLER_OPTION0_CMU_CTRL", 0x21200000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OUT", 0x2dd00000, 0x0040, (0xff << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DNC_OUT", 0x13860000, 0x2460, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dd00000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dd00000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OPTION", 0x2dd00000, 0x002c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_CONFIGURATION", 0x13860000, 0x2440, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_STATES", 0x13860000, 0x2448, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DNC_STATUS", 0x13860000, 0x2444, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DSP_NOCP", 0x21500000, 0x1800, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DSP_NOC_USER", 0x21500000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONTROLLER_OPTION0_CMU_CTRL", 0x21500000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21520000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_DSP_DRCG_EN", 0x21520000, 0x0420, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DSP_OUT", 0x13860000, 0x24a0, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x13860000, 0x2480, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATES", 0x13860000, 0x2488, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DSP_OUT", 0x13860000, 0x24a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_IN", 0x13860000, 0x24a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DSP_OUT", 0x13860000, 0x24a0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcf0000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcf0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcf0000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcf0000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dcf0000, 0x0160, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dcf0000, 0x0164, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dcf0000, 0x0168, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dcf0000, 0x016c, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dcf0000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dcf0000, 0x018c, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dcf0000, 0x0190, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dcf0000, 0x0194, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dcf0000, 0x0198, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dcf0000, 0x019c, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dcf0000, 0x01a0, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dcf0000, 0x01a4, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dcf0000, 0x01a8, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dcf0000, 0x01ac, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dcf0000, 0x01b0, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dcf0000, 0x01b4, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dcf0000, 0x01b8, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dcf0000, 0x01bc, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dcf0000, 0x01c0, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dcf0000, 0x01c4, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dcf0000, 0x01c8, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dcf0000, 0x01cc, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dcf0000, 0x01d0, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dcf0000, 0x01d4, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dcf0000, 0x01d8, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dcf0000, 0x01dc, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dcf0000, 0x01e0, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dcf0000, 0x01e4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dcf0000, 0x01e8, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dcf0000, 0x01ec, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dcf0000, 0x01f0, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dcf0000, 0x01f4, (0xffffffff << 0), (0xb01e << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dcf0000, 0x01f8, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dcf0000, 0x0028, (0xffffffff << 0), (0x1a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcf0000, 0x0020, (0xffffffff << 0), (0x768012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcf0000, 0x001c, (0xffffffff << 0), (0x24178040 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcf0000, 0x0024, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcf0000, 0x0024, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcf0000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcf0000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcf0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_STATUS", 0x13860000, 0x2484, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DSP_NOCP", 0x21500000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2484, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DSP_NOC_USER", 0x21500000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_DSP_QCH", 0x21500000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21500000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21500000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21500000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21500000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH", 0x21500000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH", 0x21500000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH", 0x21500000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DSP_NOCD_QCH", 0x21500000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCD_QCH", 0x21500000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DSP_QCH", 0x21500000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DSP_QCH", 0x21500000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DSP_QCH", 0x21500000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_DSP_QCH", 0x21500000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DSP_NOCP_QCH", 0x21500000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DSP_NOCP_QCH", 0x21500000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH", 0x21500000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_DSP_QCH", 0x21500000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DSP_QCH", 0x21500000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DSP_CONTROLLER_OPTION0_CMU_CTRL", 0x21500000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK", 0x21500000, 0x4000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK", 0x21500000, 0x4004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_IPCLKPORT_I_CLK", 0x21500000, 0x4008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK", 0x21500000, 0x400c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_IPCLKPORT_I_CLK", 0x21500000, 0x4010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK", 0x21500000, 0x4014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK", 0x21500000, 0x4018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK", 0x21500000, 0x401c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK", 0x21500000, 0x4020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK", 0x21500000, 0x4024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_CMU_DSP_IPCLKPORT_PCLK", 0x21500000, 0x4028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK", 0x21500000, 0x402c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_ECU_DSP_IPCLKPORT_PCLK", 0x21500000, 0x4030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_LH_INT_COMB_DSP_IPCLKPORT_PCLK", 0x21500000, 0x4034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK", 0x21500000, 0x4038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK", 0x21500000, 0x403c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_RET_IPCLKPORT_CLK", 0x21500000, 0x4040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK", 0x21500000, 0x4044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_SPC_DSP_IPCLKPORT_PCLK", 0x21500000, 0x4048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK", 0x21500000, 0x404c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BLK_DSP_UID_BLK_DSP_FRC_OTP_DESERIAL_IPCLKPORT_I_CLK", 0x21500000, 0x4050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MUX_CLKCMU_DSP_NOC_USER", 0x21500000, 0x4600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DSP_CLKOUT0", 0x21500000, 0x4810, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DIV_CLK_DSP_NOCP", 0x21500000, 0x5800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MEMPG_CON_IP_DSP_0", 0x21500000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_DSP_QCH", 0x21500000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21500000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_NPUMEM_DSP_PCH", 0x21500000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21500000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_NPUMEM_DSP_PCH", 0x21500000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21500000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRESP0_DSP_NPUMEM_PCH", 0x21500000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21500000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRESP0_DSP_NPUMEM_PCH", 0x21500000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH", 0x21500000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_DSP_PCH", 0x21500000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH", 0x21500000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_DSP_DNC_PCH", 0x21500000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH", 0x21500000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_DSP_DNC_PCH", 0x21500000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DSP_NOCD_QCH", 0x21500000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCD_QCH", 0x21500000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DSP_QCH", 0x21500000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DSP_QCH", 0x21500000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DSP_QCH", 0x21500000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_DSP_QCH", 0x21500000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DSP_NOCP_QCH", 0x21500000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DSP_NOCP_QCH", 0x21500000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_QCH", 0x21500000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_DSP_PCH", 0x21500000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_DSP_QCH", 0x21500000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DSP_QCH", 0x21500000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21520000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_DSP_DRCG_EN", 0x21520000, 0x0420, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DSP_STATUS", 0x13860000, 0x2484, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dsp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x215c0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x215c0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcf0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dcf0000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcf0000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcf0000, 0x0020, (0xffffffff << 0), (0x448012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dcf0000, 0x01b4, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcf0000, 0x001c, (0xffffffff << 0), (0x2a004180 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONTROLLER_OPTION0_CMU_CTRL", 0x21500000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_CONTROLLER_OPTION0_CMU_CTRL", 0x21500000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcf0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcf0000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_CONFIGURATION", 0x13860000, 0x2480, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_STATES", 0x13860000, 0x2488, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DSP_STATUS", 0x13860000, 0x2484, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_AUD_DMIC", 0x14000000, 0x1800, (0x1f << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_CPU", 0x14000000, 0x1804, (0x7 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_DMIC_IF", 0x14000000, 0x1808, (0x7f << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2", 0x14000000, 0x180c, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_NOC", 0x14000000, 0x1810, (0x7 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF", 0x14000000, 0x1814, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x14000000, 0x1818, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX", 0x14000000, 0x181c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE", 0x14000000, 0x1820, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_VTS_DMIC", 0x14000000, 0x1000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_VTS_NOC", 0x14000000, 0x1004, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER", 0x14000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER", 0x14000000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER", 0x14000000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x14000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x14e70000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x13860000, 0x24c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATES", 0x13860000, 0x24c8, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "VTS_OUT", 0x13860000, 0x24e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "VTS_OUT", 0x13860000, 0x24e0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d825000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d825000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d825000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_STATUS", 0x13860000, 0x24c4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_AUD_DMIC", 0x14000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_CPU", 0x14000000, 0x1804, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_DMIC_IF", 0x14000000, 0x1808, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_DMIC_IF_DIV2", 0x14000000, 0x180c, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_NOC", 0x14000000, 0x1810, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF", 0x14000000, 0x1814, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_CORE", 0x14000000, 0x1818, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX", 0x14000000, 0x181c, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_VTS_SERIAL_LIF_US_PROX_CORE", 0x14000000, 0x1820, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_VTS_DMIC", 0x14000000, 0x1000, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_VTS_NOC", 0x14000000, 0x1004, 0xffffffff, 0, 0x13860000, 0x24c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_NOC_USER", 0x14000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCHUBVTS_VTS_RCO_USER", 0x14000000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_VTS_DMIC_USER", 0x14000000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF0_QCH_DMIC", 0x14000000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF1_QCH_DMIC", 0x14000000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_DMIC_IF2_QCH_DMIC", 0x14000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_PDM_DELAY_REMOVER_QCH", 0x14000000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD0", 0x14000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD1", 0x14000000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DMYQCH_CON_SS_VTS_GLUE_QCH_DMIC_IF_PAD2", 0x14000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BARAC_VTS_QCH", 0x14000000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_VTS_QCH", 0x14000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF0_QCH_PCLK", 0x14000000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF1_QCH_PCLK", 0x14000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DMIC_IF2_QCH_PCLK", 0x14000000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_GPIO_VTS_QCH", 0x14000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_CODE_QCH", 0x14000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_DATA0_QCH", 0x14000000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_DATA1_QCH", 0x14000000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_INTMEM_PCM_QCH", 0x14000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH", 0x14000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH", 0x14000000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_ABOX_VTS_QCH", 0x14000000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_AP_VTS_QCH", 0x14000000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_MAILBOX_UNPU_VTS_QCH", 0x14000000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_ACLK", 0x14000000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_PCLK", 0x14000000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_ACLK", 0x14000000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_PCLK", 0x14000000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_VTS_QCH", 0x14000000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TIMER_VTS_QCH", 0x14000000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_WDT_VTS_QCH", 0x14000000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_BCLK", 0x14000000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_VT_QCH_CCLK", 0x14000000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK", 0x14000000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SERIAL_LIF_US_PROX_VTS_QCH_CCLK", 0x14000000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT", 0x14000000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN", 0x14000000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YAMIN_MCU_VTS_QCH_DBGCLK", 0x14000000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x14000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF0_QCH_DMIC", 0x14000000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF1_QCH_DMIC", 0x14000000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF2_QCH_DMIC", 0x14000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PDM_DELAY_REMOVER_QCH", 0x14000000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD0", 0x14000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD1", 0x14000000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SS_VTS_GLUE_QCH_DMIC_IF_PAD2", 0x14000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BARAC_VTS_QCH", 0x14000000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_VTS_QCH", 0x14000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF0_QCH_PCLK", 0x14000000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF1_QCH_PCLK", 0x14000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DMIC_IF2_QCH_PCLK", 0x14000000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_GPIO_VTS_QCH", 0x14000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_CODE_QCH", 0x14000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_DATA0_QCH", 0x14000000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_DATA1_QCH", 0x14000000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_INTMEM_PCM_QCH", 0x14000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_VC2VTS_CHUBVTS_QCH", 0x14000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_VTS2VC_CHUBVTS_QCH", 0x14000000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_ABOX_VTS_QCH", 0x14000000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_AP_VTS_QCH", 0x14000000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_MAILBOX_UNPU_VTS_QCH", 0x14000000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_ACLK", 0x14000000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_PCLK", 0x14000000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_ACLK", 0x14000000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_PCLK", 0x14000000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_VTS_QCH", 0x14000000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_TIMER_VTS_QCH", 0x14000000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_WDT_VTS_QCH", 0x14000000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_BCLK", 0x14000000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_VT_QCH_CCLK", 0x14000000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_RX_BCLK", 0x14000000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SERIAL_LIF_US_PROX_VTS_QCH_CCLK", 0x14000000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ASYNCINTERRUPT_VTS_QCH_ASYNCINTERRUPT_VT", 0x14000000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YAMIN_MCU_VTS_QCH_CLKIN", 0x14000000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YAMIN_MCU_VTS_QCH_DBGCLK", 0x14000000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x14e70000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "VTS_STATUS", 0x13860000, 0x24c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vts_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "OUT", 0x2d825000, 0x0030, (0xffffffff << 0), (0xc << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "IN", 0x2d825000, 0x0034, (0x1 << 12), (0x1 << 12), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0xbb8, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OUT", 0x2d825000, 0x0040, (0xff << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "VTS_OUT", 0x13860000, 0x24e0, (0xffffffff << 0), (0xb << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "QCH_CON_YAMIN_MCU_VTS_QCH_CLKIN", 0x14000000, 0x30a8, (0x7f << 0), (0x74 << 0), 0x2d825000, 0x002c, (0x1 << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x14000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_CONTROLLER_OPTION0_CMU_CTRL", 0x14000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d825000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d825000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OPTION", 0x2d825000, 0x002c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_CONFIGURATION", 0x13860000, 0x24c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VTS_STATES", 0x13860000, 0x24c8, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "VTS_STATUS", 0x13860000, 0x24c4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_YUVP_NOCP", 0x28800000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x28800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x28800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x28820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x13860000, 0x2500, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATES", 0x13860000, 0x2508, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "YUVP_OUT", 0x13860000, 0x2520, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_IN", 0x13860000, 0x2524, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "YUVP_OUT", 0x13860000, 0x2520, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc80000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc80000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc80000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc80000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2dc80000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dc80000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dc80000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dc80000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dc80000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dc80000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dc80000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dc80000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dc80000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dc80000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dc80000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dc80000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dc80000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dc80000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dc80000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dc80000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dc80000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dc80000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dc80000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dc80000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dc80000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dc80000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2dc80000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2dc80000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dc80000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dc80000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dc80000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dc80000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dc80000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dc80000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dc80000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dc80000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dc80000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dc80000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dc80000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dc80000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc80000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dc80000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dc80000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dc80000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dc80000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dc80000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dc80000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dc80000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dc80000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dc80000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dc80000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dc80000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dc80000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dc80000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dc80000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dc80000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dc80000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2dc80000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dc80000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc80000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc80000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc80000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc80000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc80000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc80000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_STATUS", 0x13860000, 0x2504, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 10), (0x0 << 10), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_YUVP_NOCP", 0x28800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2504, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_YUVP_NOC_USER", 0x28800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_YUVP_QCH", 0x28800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_YUVP_QCH", 0x28800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF_MSNR_YUVP_QCH", 0x28800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_YUVP_MCSC_QCH", 0x28800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD0_MSNR_YUVP_QCH", 0x28800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD1_MSNR_YUVP_QCH", 0x28800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_YUVP_QCH", 0x28800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_YUVP_QCH", 0x28800000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_YUVP_NOCD_QCH", 0x28800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH", 0x28800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_YUVP_QCH", 0x28800000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_YUVP_QCH", 0x28800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_YUVP_QCH_S0", 0x28800000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_YUVP_QCH_S0", 0x28800000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_YUVP_QCH_S0", 0x28800000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_YUVP0_QCH", 0x28800000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_YUVP1_QCH", 0x28800000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVP_QCH", 0x28800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_YUVP_QCH_VOTF0", 0x28800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_YUVP_QCH", 0x28800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_YUVP_QCH", 0x28800000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_YUVP_QCH", 0x28800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_YUVP_QCH", 0x28800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_YUVP_QCH", 0x28800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_YUVP_QCH", 0x28800000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_YUVP_NOCP_QCH", 0x28800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH", 0x28800000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_YUVP_QCH", 0x28800000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_YUVP_QCH", 0x28800000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_YUVP_QCH", 0x28800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_YUVP_QCH", 0x28800000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x28800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_YUVP_QCH", 0x28800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_YUVP_QCH", 0x28800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF_MSNR_YUVP_QCH", 0x28800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_YUVP_MCSC_QCH", 0x28800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD0_MSNR_YUVP_QCH", 0x28800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD1_MSNR_YUVP_QCH", 0x28800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_YUVP_QCH", 0x28800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_YUVP_QCH", 0x28800000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_YUVP_NOCD_QCH", 0x28800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_YUVP_NOCD_QCH", 0x28800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_YUVP_QCH", 0x28800000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_YUVP_QCH", 0x28800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_YUVP_QCH_S0", 0x28800000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_YUVP_QCH_S0", 0x28800000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_YUVP_QCH_S0", 0x28800000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_YUVP0_QCH", 0x28800000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_YUVP1_QCH", 0x28800000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YUVP_QCH", 0x28800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_YUVP_QCH_VOTF0", 0x28800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_YUVP_QCH", 0x28800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_YUVP_QCH", 0x28800000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_YUVP_QCH", 0x28800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_YUVP_QCH", 0x28800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_YUVP_QCH", 0x28800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_YUVP_QCH", 0x28800000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_YUVP_NOCP_QCH", 0x28800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_YUVP_NOCP_QCH", 0x28800000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_YUVP_QCH", 0x28800000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_YUVP_QCH", 0x28800000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_YUVP_QCH", 0x28800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_YUVP_QCH", 0x28800000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x28820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "YUVP_STATUS", 0x13860000, 0x2504, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq yuvp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x288c0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x288c0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 10), (0x1 << 10), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc80000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dc80000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc80000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc80000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc80000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc80000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x28800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_CONTROLLER_OPTION0_CMU_CTRL", 0x28800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc80000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc80000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_CONFIGURATION", 0x13860000, 0x2500, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_STATES", 0x13860000, 0x2508, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "YUVP_STATUS", 0x13860000, 0x2504, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_SDMA_NOCP", 0x21300000, 0x1800, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER", 0x21300000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x21300000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x21320000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21320000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_OTHERS_DRCG_EN", 0x21320000, 0x0410, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_DRCG_EN0", 0x21320000, 0x0418, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_DRCG_EN1", 0x21320000, 0x041c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_DRCG_EN2", 0x21320000, 0x0420, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_DRCG_EN3", 0x21320000, 0x0424, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_DRCG_EN4", 0x21320000, 0x0428, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_SDMA_DRCG_EN5", 0x21320000, 0x042c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SDMA_OUT", 0x13860000, 0x2560, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x13860000, 0x2540, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATES", 0x13860000, 0x2548, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SDMA_OUT", 0x13860000, 0x2560, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_IN", 0x13860000, 0x2564, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SDMA_OUT", 0x13860000, 0x2560, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dca0000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dca0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dca0000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dca0000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2dca0000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dca0000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dca0000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dca0000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dca0000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dca0000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dca0000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dca0000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dca0000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dca0000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dca0000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dca0000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dca0000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dca0000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dca0000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dca0000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dca0000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dca0000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dca0000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dca0000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dca0000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dca0000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2dca0000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2dca0000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dca0000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dca0000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dca0000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dca0000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dca0000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dca0000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dca0000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dca0000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dca0000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dca0000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dca0000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dca0000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dca0000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dca0000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dca0000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dca0000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dca0000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dca0000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dca0000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dca0000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dca0000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dca0000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dca0000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dca0000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dca0000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dca0000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dca0000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dca0000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dca0000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2dca0000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dca0000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dca0000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dca0000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dca0000, 0x0024, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dca0000, 0x0024, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dca0000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dca0000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dca0000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dca0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_STATUS", 0x13860000, 0x2544, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_SDMA_NOCP", 0x21300000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2544, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER", 0x21300000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SDMA_QCH", 0x21300000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21300000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21300000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21300000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21300000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21300000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21300000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21300000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21300000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21300000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21300000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21300000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21300000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21300000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21300000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21300000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21300000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21300000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21300000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21300000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21300000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21300000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21300000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21300000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21300000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21300000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21300000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21300000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21300000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21300000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21300000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21300000, 0x30f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21300000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH", 0x21300000, 0x3108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH", 0x21300000, 0x3110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH", 0x21300000, 0x3118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH", 0x21300000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH", 0x21300000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH", 0x21300000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_SDMA_QCH", 0x21300000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_SDMA_QCH", 0x21300000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D2_SDMA_QCH", 0x21300000, 0x3140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D3_SDMA_QCH", 0x21300000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_IPDNC_QCH", 0x21300000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SDMA_NOCD_QCH", 0x21300000, 0x314c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH", 0x21300000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SIU_G_PPMU_SDMA_QCH", 0x21300000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_SDMA_QCH", 0x21300000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_SDMA_QCH_S0", 0x21300000, 0x3164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_SDMA_QCH_S0", 0x21300000, 0x316c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU2_SDMA_QCH_S0", 0x21300000, 0x3174, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU3_SDMA_QCH_S0", 0x21300000, 0x317c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_SDMA_QCH_S0", 0x21300000, 0x3188, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_PMMU0_SDMA_QCH_S0", 0x21300000, 0x3190, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S1_SDMA_QCH_S0", 0x21300000, 0x319c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D0_SDMA_QCH", 0x21300000, 0x31a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D1_SDMA_QCH", 0x21300000, 0x31a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D2_SDMA_QCH", 0x21300000, 0x31ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D3_SDMA_QCH", 0x21300000, 0x31b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D_IPDNC_QCH", 0x21300000, 0x31b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_SDMA_QCH", 0x21300000, 0x31b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_SDMA_QCH", 0x21300000, 0x31bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_SDMA_QCH", 0x21300000, 0x31c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_SDMA_QCH", 0x21300000, 0x31c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_IPDNC_QCH", 0x21300000, 0x31c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA0_QCH", 0x21300000, 0x31cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA1_QCH", 0x21300000, 0x31d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA2_QCH", 0x21300000, 0x31d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_SDMA3_QCH", 0x21300000, 0x31d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SDMA_NOCP_QCH", 0x21300000, 0x31dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH", 0x21300000, 0x31e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_SDMA_QCH", 0x21300000, 0x31e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH", 0x21300000, 0x31e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_SDMA_QCH", 0x21300000, 0x31f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SDMA_QCH", 0x21300000, 0x31f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_TREX_D_SDMA_QCH", 0x21300000, 0x31f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x21300000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SDMA_QCH", 0x21300000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21300000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21300000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21300000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21300000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21300000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21300000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21300000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21300000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21300000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21300000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21300000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21300000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21300000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21300000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21300000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21300000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21300000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21300000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21300000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21300000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21300000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21300000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21300000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21300000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21300000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21300000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21300000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21300000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21300000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21300000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21300000, 0x70f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21300000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH", 0x21300000, 0x7108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_MMU_DNC_SDMA_QCH", 0x21300000, 0x7110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D0_SDMA_NOCL2A_QCH", 0x21300000, 0x7118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D1_SDMA_NOCL2A_QCH", 0x21300000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D2_SDMA_NOCL2A_QCH", 0x21300000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_TAXI_SI_D3_SDMA_NOCL2A_QCH", 0x21300000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_SDMA_QCH", 0x21300000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_SDMA_QCH", 0x21300000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D2_SDMA_QCH", 0x21300000, 0x7140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D3_SDMA_QCH", 0x21300000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_IPDNC_QCH", 0x21300000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SDMA_NOCD_QCH", 0x21300000, 0x714c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCD_QCH", 0x21300000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SIU_G_PPMU_SDMA_QCH", 0x21300000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_SDMA_QCH", 0x21300000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_SDMA_QCH_S0", 0x21300000, 0x7164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_SDMA_QCH_S0", 0x21300000, 0x716c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU2_SDMA_QCH_S0", 0x21300000, 0x7174, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU3_SDMA_QCH_S0", 0x21300000, 0x717c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_SDMA_QCH_S0", 0x21300000, 0x7188, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_PMMU0_SDMA_QCH_S0", 0x21300000, 0x7190, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S1_SDMA_QCH_S0", 0x21300000, 0x719c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D0_SDMA_QCH", 0x21300000, 0x71a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D1_SDMA_QCH", 0x21300000, 0x71a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D2_SDMA_QCH", 0x21300000, 0x71ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D3_SDMA_QCH", 0x21300000, 0x71b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D_IPDNC_QCH", 0x21300000, 0x71b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_SDMA_QCH", 0x21300000, 0x71b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_SDMA_QCH", 0x21300000, 0x71bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_SDMA_QCH", 0x21300000, 0x71c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_SDMA_QCH", 0x21300000, 0x71c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_IPDNC_QCH", 0x21300000, 0x71c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA0_QCH", 0x21300000, 0x71cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA1_QCH", 0x21300000, 0x71d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA2_QCH", 0x21300000, 0x71d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_SDMA3_QCH", 0x21300000, 0x71d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SDMA_NOCP_QCH", 0x21300000, 0x71dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SDMA_NOCP_QCH", 0x21300000, 0x71e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_SDMA_QCH", 0x21300000, 0x71e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_SDMA_QCH", 0x21300000, 0x71e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_SDMA_QCH", 0x21300000, 0x71f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_SDMA_QCH", 0x21300000, 0x71f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_TREX_D_SDMA_QCH", 0x21300000, 0x71f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x21320000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21320000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_OTHERS_DRCG_EN", 0x21320000, 0x0410, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_DRCG_EN0", 0x21320000, 0x0418, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_DRCG_EN1", 0x21320000, 0x041c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_DRCG_EN2", 0x21320000, 0x0420, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_DRCG_EN3", 0x21320000, 0x0424, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_DRCG_EN4", 0x21320000, 0x0428, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_SDMA_DRCG_EN5", 0x21320000, 0x042c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SDMA_STATUS", 0x13860000, 0x2544, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq sdma_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x213c0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x213c0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dca0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dca0000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dca0000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dca0000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dca0000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dca0000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x21300000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_CONTROLLER_OPTION0_CMU_CTRL", 0x21300000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dca0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dca0000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_CONFIGURATION", 0x13860000, 0x2540, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_STATES", 0x13860000, 0x2548, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SDMA_STATUS", 0x13860000, 0x2544, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UFD_I2C", 0x15800000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UFD_NOC_LH", 0x15800000, 0x1808, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UFD_NOC", 0x15800000, 0x1804, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_MUX_CLK_UFD_I2C", 0x15800000, 0x1000, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER", 0x15800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONTROLLER_OPTION0_CMU_CTRL", 0x15800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x15950000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "UFD_OUT", 0x13860000, 0x25e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UFD_IN", 0x13860000, 0x25e4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "UFD_OUT", 0x13860000, 0x25e0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d860000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d860000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d860000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_STATUS", 0x13860000, 0x25c4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UFD_I2C", 0x15800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x25c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UFD_NOC", 0x15800000, 0x1804, 0xffffffff, 0, 0x13860000, 0x25c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UFD_NOC_LH", 0x15800000, 0x1808, 0xffffffff, 0, 0x13860000, 0x25c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_UFD_NOC_USER", 0x15800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_MUX_CLK_UFD_I2C", 0x15800000, 0x1000, 0xffffffff, 0, 0x13860000, 0x25c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD0_QCH_PCLK", 0x15800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD0_QCH_SCLK", 0x15800000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD1_QCH_PCLK", 0x15800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I3C_UFD1_QCH_SCLK", 0x15800000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_UFD_QCH", 0x15800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_UFD_QCH", 0x15800000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_UFD0_QCH", 0x15800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_I2C_UFD1_QCH", 0x15800000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_UFD_QCH", 0x15800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_UFD_QCH", 0x15800000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PDMA_UFD_QCH", 0x15800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_UFD_QCH", 0x15800000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH", 0x15800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH", 0x15800000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_UFD_QCH", 0x15800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_MI_OTF_CSIS_UFD_QCH", 0x15800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_UFD_QCH", 0x15800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_CMGP_UFD_QCH", 0x15800000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_LP_UFD_CSIS_QCH", 0x15800000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_UFD_QCH", 0x15800000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SRAM_MIU_UFD_QCH", 0x15800000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_UFD_QCH_S0", 0x15800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_UFD_QCH_S0", 0x15800000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UFD_QCH", 0x15800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UFD_SECURE_QCH", 0x15800000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D_UFD_QCH", 0x15800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_UFD_QCH", 0x15800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_SI_D_UFD_QCH", 0x15800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "UFD_CONTROLLER_OPTION0_CMU_CTRL", 0x15800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD0_QCH_PCLK", 0x15800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD0_QCH_SCLK", 0x15800000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD1_QCH_PCLK", 0x15800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I3C_UFD1_QCH_SCLK", 0x15800000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_UFD_QCH", 0x15800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_UFD_QCH", 0x15800000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I2C_UFD0_QCH", 0x15800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_I2C_UFD1_QCH", 0x15800000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_UFD_QCH", 0x15800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_UFD_QCH", 0x15800000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PDMA_UFD_QCH", 0x15800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_UFD_QCH", 0x15800000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_SLH_AST_MI_OTF_CSIS_UFD_SW_RESET_QCH", 0x15800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_UFD_NOC_UFD_SW_RESET_QCH", 0x15800000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_UFD_QCH", 0x15800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_MI_OTF_CSIS_UFD_QCH", 0x15800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_UFD_QCH", 0x15800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_CMGP_UFD_QCH", 0x15800000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_LP_UFD_CSIS_QCH", 0x15800000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_UFD_QCH", 0x15800000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SRAM_MIU_UFD_QCH", 0x15800000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_UFD_QCH_S0", 0x15800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_UFD_QCH_S0", 0x15800000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_UFD_QCH", 0x15800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_UFD_SECURE_QCH", 0x15800000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D_UFD_QCH", 0x15800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_UFD_QCH", 0x15800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_SI_D_UFD_QCH", 0x15800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x15950000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "UFD_STATUS", 0x13860000, 0x25c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq ufd_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x15980000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x15980000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_CONTROLLER_OPTION0_CMU_CTRL", 0x15800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UFD_CONTROLLER_OPTION0_CMU_CTRL", 0x15800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d860000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d860000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UFD_STATUS", 0x13860000, 0x25c4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_RGBP_NOCP", 0x25000000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x25000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x25000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x25020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x13860000, 0x2340, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATES", 0x13860000, 0x2348, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "RGBP_OUT", 0x13860000, 0x2360, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_IN", 0x13860000, 0x2364, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "RGBP_OUT", 0x13860000, 0x2360, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc70000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc70000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc70000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_STATUS", 0x13860000, 0x2344, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_RGBP_NOCP", 0x25000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2344, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_RGBP_NOC_USER", 0x25000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D0_RGBP_QCH", 0x25000000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D1_RGBP_QCH", 0x25000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_BYRP_RGBP_QCH", 0x25000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_BYRP_RGBP_QCH", 0x25000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF2_BYRP_RGBP_QCH", 0x25000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF3_BYRP_RGBP_QCH", 0x25000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF0_RGBP_CSIS_QCH", 0x25000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF1_RGBP_CSIS_QCH", 0x25000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF2_RGBP_CSIS_QCH", 0x25000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF3_RGBP_CSIS_QCH", 0x25000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D0_RGBP_QCH", 0x25000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D1_RGBP_QCH", 0x25000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_L_SIU_RGBP_QCH", 0x25000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH", 0x25000000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RGBP_QCH_VOTF0", 0x25000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_RGBP_QCH", 0x25000000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_RGBP_QCH_S0", 0x25000000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU1_RGBP_QCH_S0", 0x25000000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_RGBP_QCH_S0", 0x25000000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D10_RGBP_QCH", 0x25000000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D11_RGBP_QCH", 0x25000000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D12_RGBP_QCH", 0x25000000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_D13_RGBP_QCH", 0x25000000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_RGBP_QCH", 0x25000000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_RGBP_QCH", 0x25000000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_RGBP_QCH", 0x25000000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_RGBP_QCH", 0x25000000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D0_RGBP_QCH", 0x25000000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D1_RGBP_QCH", 0x25000000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_RGBP_QCH", 0x25000000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_RGBP_QCH", 0x25000000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_RGBP_QCH", 0x25000000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_RGBP_QCH", 0x25000000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x25000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D0_RGBP_QCH", 0x25000000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D1_RGBP_QCH", 0x25000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_BYRP_RGBP_QCH", 0x25000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_BYRP_RGBP_QCH", 0x25000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF2_BYRP_RGBP_QCH", 0x25000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF3_BYRP_RGBP_QCH", 0x25000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF0_RGBP_CSIS_QCH", 0x25000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF1_RGBP_CSIS_QCH", 0x25000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF2_RGBP_CSIS_QCH", 0x25000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF3_RGBP_CSIS_QCH", 0x25000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D0_RGBP_QCH", 0x25000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D1_RGBP_QCH", 0x25000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_L_SIU_RGBP_QCH", 0x25000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RGBP_QCH", 0x25000000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RGBP_QCH_VOTF0", 0x25000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_RGBP_QCH", 0x25000000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_RGBP_QCH_S0", 0x25000000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU1_RGBP_QCH_S0", 0x25000000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_RGBP_QCH_S0", 0x25000000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D10_RGBP_QCH", 0x25000000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D11_RGBP_QCH", 0x25000000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D12_RGBP_QCH", 0x25000000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_D13_RGBP_QCH", 0x25000000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_RGBP_QCH", 0x25000000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_RGBP_QCH", 0x25000000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_RGBP_QCH", 0x25000000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_RGBP_QCH", 0x25000000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D0_RGBP_QCH", 0x25000000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D1_RGBP_QCH", 0x25000000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_RGBP_QCH", 0x25000000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_RGBP_QCH", 0x25000000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_RGBP_QCH", 0x25000000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_RGBP_QCH", 0x25000000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x25020000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "RGBP_STATUS", 0x13860000, 0x2344, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq rgbp_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x25030000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x25030000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x25000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_CONTROLLER_OPTION0_CMU_CTRL", 0x25000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc70000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc70000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_CONFIGURATION", 0x13860000, 0x2340, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_STATES", 0x13860000, 0x2348, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "RGBP_STATUS", 0x13860000, 0x2344, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_ICPU_NOCD2", 0x24800000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_ICPU_NOCP", 0x24800000, 0x1804, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_ICPU_PCLKDBG", 0x24800000, 0x1808, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER", 0x24800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER", 0x24800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x24800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x24840000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x13860000, 0x2380, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATES", 0x13860000, 0x2388, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "ICPU_OUT", 0x13860000, 0x23a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_IN", 0x13860000, 0x23a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "ICPU_OUT", 0x13860000, 0x23a0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2da80000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da80000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da80000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_STATUS", 0x13860000, 0x2384, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ICPU_NOCD2", 0x24800000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2384, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ICPU_NOCP", 0x24800000, 0x1804, 0xffffffff, 0, 0x13860000, 0x2384, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_ICPU_PCLKDBG", 0x24800000, 0x1808, 0xffffffff, 0, 0x13860000, 0x2384, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC0_USER", 0x24800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_ICPU_NOC1_USER", 0x24800000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_CPU0", 0x24800000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_CPU1", 0x24800000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_CPU_SI", 0x24800000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_L2", 0x24800000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_NEON0", 0x24800000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_NEON1", 0x24800000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CORE0_QCH", 0x24800000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CORE1_QCH", 0x24800000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CPUP1_QCH", 0x24800000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CPUPO_QCH", 0x24800000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH", 0x24800000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_PERI", 0x24800000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICPU_QCH_PERI_MI", 0x24800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_IP_ICPU_QCH", 0x24800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_ICPU_QCH", 0x24800000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ICTRL_QCH", 0x24800000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_ICPU_QCH", 0x24800000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_ICPU_QCH", 0x24800000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_ICPU_QCH", 0x24800000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_ICPU_QCH", 0x24800000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_ICPU_QCH_S0", 0x24800000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_ICPU_QCH_S0", 0x24800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_ICPU_QCH", 0x24800000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_ICPU_QCH", 0x24800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_ICPU_QCH", 0x24800000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_IP_ICPU_QCH", 0x24800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_ICPU_QCH", 0x24800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_ICPU_QCH", 0x24800000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_ICPU_QCH", 0x24800000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_ICPU_QCH", 0x24800000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_ICPU_QCH", 0x24800000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_ICPU_QCH", 0x24800000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x24800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_CPU0", 0x24800000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_CPU1", 0x24800000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_CPU_SI", 0x24800000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_L2", 0x24800000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_NEON0", 0x24800000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_NEON1", 0x24800000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CORE0_QCH", 0x24800000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CORE1_QCH", 0x24800000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CPUP1_QCH", 0x24800000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CPUPO_QCH", 0x24800000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_ICPU_CPU_DBG_QCH", 0x24800000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_PERI", 0x24800000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_PERI_MI", 0x24800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_IP_ICPU_QCH", 0x24800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_ICPU_QCH", 0x24800000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICTRL_QCH", 0x24800000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_ICPU_QCH", 0x24800000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_ICPU_QCH", 0x24800000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_ICPU_QCH", 0x24800000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_ICPU_QCH", 0x24800000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_ICPU_QCH_S0", 0x24800000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_ICPU_QCH_S0", 0x24800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_ICPU_QCH", 0x24800000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_ICPU_QCH", 0x24800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_ICPU_QCH", 0x24800000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_IP_ICPU_QCH", 0x24800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_ICPU_QCH", 0x24800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_ICPU_QCH", 0x24800000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_ICPU_QCH", 0x24800000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_ICPU_QCH", 0x24800000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_ICPU_QCH", 0x24800000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_ICPU_QCH", 0x24800000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ICPU_QCH_DAP", 0x24800000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x24840000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "ICPU_STATUS", 0x13860000, 0x2384, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq icpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x24850000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x24850000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OUT", 0x2da80000, 0x0040, (0xff << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "FORCED_POWER_OFF", 0x24970000, 0x0050, (0x1 << 0), (0x1 << 0), 0x2da80000, 0x002c, (0x1 << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "QCH_CON_ICPU_QCH_CPU0", 0x24800000, 0x3004, (0x7f << 0), (0x74 << 0), 0x2da80000, 0x002c, (0x1 << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "QCH_CON_ICPU_QCH_CPU1", 0x24800000, 0x3008, (0x7f << 0), (0x74 << 0), 0x2da80000, 0x002c, (0x1 << 1), (0x0 << 1)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "QCH_CON_ICPU_QCH_L2", 0x24800000, 0x3010, (0x7f << 0), (0x74 << 0), 0x2da80000, 0x002c, (0x1 << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "QCH_CON_ICPU_QCH_NEON0", 0x24800000, 0x3014, (0x7f << 0), (0x74 << 0), 0x2da80000, 0x002c, (0x1 << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "QCH_CON_ICPU_QCH_NEON1", 0x24800000, 0x3018, (0x7f << 0), (0x74 << 0), 0x2da80000, 0x002c, (0x1 << 1), (0x0 << 1)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x24800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_CONTROLLER_OPTION0_CMU_CTRL", 0x24800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da80000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da80000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OPTION", 0x2da80000, 0x002c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_CONFIGURATION", 0x13860000, 0x2380, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_STATES", 0x13860000, 0x2388, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ICPU_STATUS", 0x13860000, 0x2384, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DLFE_NOCP", 0x24000000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER", 0x24000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONTROLLER_OPTION0_CMU_CTRL", 0x24000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x24020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONFIGURATION", 0x13860000, 0x2740, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLFE_STATES", 0x13860000, 0x2748, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DLFE_OUT", 0x13860000, 0x2760, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLFE_IN", 0x13860000, 0x2764, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DLFE_OUT", 0x13860000, 0x2760, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc90000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc90000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc90000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc90000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2dc90000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2dc90000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2dc90000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2dc90000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2dc90000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2dc90000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2dc90000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2dc90000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2dc90000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2dc90000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2dc90000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2dc90000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2dc90000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2dc90000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2dc90000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2dc90000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dc90000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dc90000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dc90000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dc90000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2dc90000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2dc90000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2dc90000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2dc90000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dc90000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dc90000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dc90000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dc90000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dc90000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dc90000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dc90000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dc90000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dc90000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dc90000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dc90000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dc90000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc90000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dc90000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dc90000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dc90000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dc90000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dc90000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dc90000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dc90000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dc90000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dc90000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dc90000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dc90000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dc90000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dc90000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dc90000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dc90000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dc90000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2dc90000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dc90000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc90000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc90000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc90000, 0x0050, (0xf << 26), (0x2 << 26), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc90000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dc90000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dc90000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_STATUS", 0x13860000, 0x2744, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 2), (0x0 << 2), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DLFE_NOCP", 0x24000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2744, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DLFE_NOC_USER", 0x24000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DLFE_QCH", 0x24000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF0_MTNR_DLFE_QCH", 0x24000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_OTF1_MTNR_DLFE_QCH", 0x24000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_OTF_DLFE_MTNR_QCH", 0x24000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DLFE_MTNR_QCH", 0x24000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DLFE_NOCD_QCH", 0x24000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH", 0x24000000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_DLFE_QCH", 0x24000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DLFE_QCH", 0x24000000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DLFE_QCH", 0x24000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_DLFE_QCH", 0x24000000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_DLFE_QCH", 0x24000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_DLFE_NOCP_QCH", 0x24000000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH", 0x24000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_DLFE_QCH", 0x24000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DLFE_QCH", 0x24000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_DLFE_QCH", 0x24000000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DLFE_QCH", 0x24000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DLFE_CONTROLLER_OPTION0_CMU_CTRL", 0x24000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DLFE_QCH", 0x24000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF0_MTNR_DLFE_QCH", 0x24000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_OTF1_MTNR_DLFE_QCH", 0x24000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_OTF_DLFE_MTNR_QCH", 0x24000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DLFE_MTNR_QCH", 0x24000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DLFE_NOCD_QCH", 0x24000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DLFE_NOCD_QCH", 0x24000000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_DLFE_QCH", 0x24000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DLFE_QCH", 0x24000000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DLFE_QCH", 0x24000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_DLFE_QCH", 0x24000000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_DLFE_QCH", 0x24000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_DLFE_NOCP_QCH", 0x24000000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_DLFE_NOCP_QCH", 0x24000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_DLFE_QCH", 0x24000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DLFE_QCH", 0x24000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_DLFE_QCH", 0x24000000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DLFE_QCH", 0x24000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x24020000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DLFE_STATUS", 0x13860000, 0x2744, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dlfe_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x24050000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x24050000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "ERR_RSP_EN", 0x2b820000, 0x100c, (0x1 << 2), (0x1 << 2), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc90000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dc90000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dc90000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dc90000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dc90000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dc90000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONTROLLER_OPTION0_CMU_CTRL", 0x24000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLFE_CONTROLLER_OPTION0_CMU_CTRL", 0x24000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dc90000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dc90000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_CONFIGURATION", 0x13860000, 0x2740, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLFE_STATES", 0x13860000, 0x2748, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DLFE_STATUS", 0x13860000, 0x2744, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21800000, 0x1808, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_CU_USER", 0x21800000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21800000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_XMAA_USER", 0x21800000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21800000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21800000, 0x0840, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21800000, 0x0834, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LH", 0x21820000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21820000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HTU_SNPU0", 0x218D0000, 0x0200, (0xffffffff << 0), (0x2A << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU0_CONFIGURATION", 0x13860000, 0x26c0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU0_STATES", 0x13860000, 0x26c8, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU0_OUT", 0x13860000, 0x26e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU0_IN", 0x13860000, 0x26e4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU0_OUT", 0x13860000, 0x26e0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcd0000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcd0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcd0000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcd0000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dcd0000, 0x0160, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dcd0000, 0x0164, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dcd0000, 0x0168, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dcd0000, 0x016c, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dcd0000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dcd0000, 0x018c, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dcd0000, 0x0190, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dcd0000, 0x0194, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dcd0000, 0x0198, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dcd0000, 0x019c, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dcd0000, 0x01a0, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dcd0000, 0x01a4, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dcd0000, 0x01a8, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dcd0000, 0x01ac, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dcd0000, 0x01b0, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dcd0000, 0x01b4, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dcd0000, 0x01b8, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dcd0000, 0x01bc, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dcd0000, 0x01c0, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dcd0000, 0x01c4, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dcd0000, 0x01c8, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dcd0000, 0x01cc, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dcd0000, 0x01d0, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dcd0000, 0x01d4, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dcd0000, 0x01d8, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dcd0000, 0x01dc, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dcd0000, 0x01e0, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dcd0000, 0x01e4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dcd0000, 0x01e8, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dcd0000, 0x01ec, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dcd0000, 0x01f0, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dcd0000, 0x01f4, (0xffffffff << 0), (0xb01e << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dcd0000, 0x01f8, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dcd0000, 0x0028, (0xffffffff << 0), (0x1a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcd0000, 0x0020, (0xffffffff << 0), (0x768012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcd0000, 0x001c, (0xffffffff << 0), (0x24178040 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcd0000, 0x0024, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dcd0000, 0x0024, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcd0000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dcd0000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dcd0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU0_STATUS", 0x13860000, 0x26c4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21800000, 0x1808, 0xffffffff, 0, 0x13860000, 0x26c4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_CU_USER", 0x21800000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21800000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_XMAA_USER", 0x21800000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH", 0x21800000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_CU_QCH", 0x21800000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21800000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21800000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH", 0x21800000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH", 0x21800000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21800000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21800000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH", 0x21800000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH", 0x21800000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21800000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21800000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21800000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21800000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21800000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_SNPU_QCH", 0x21800000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_SNPU_QCH", 0x21800000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_SNPU_QCH", 0x21800000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_SNPU_QCH_PCLK", 0x21800000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_SNPU_QCH", 0x21800000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21800000, 0x3140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21800000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21800000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_SNPU_QCH", 0x21800000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SNPU_QCH", 0x21800000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21800000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_SNPU_QCH_CLK", 0x21800000, 0x315c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH", 0x21800000, 0x3160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH_CORE", 0x21800000, 0x3164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH", 0x21800000, 0x3168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21800000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21800000, 0x0840, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21800000, 0x0834, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH", 0x21800000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_CU_QCH", 0x21800000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21800000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21800000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21800000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21800000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21800000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21800000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21800000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21800000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH", 0x21800000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH", 0x21800000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21800000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21800000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21800000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21800000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21800000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21800000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21800000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21800000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH", 0x21800000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH", 0x21800000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21800000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21800000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21800000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21800000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21800000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_SNPU_QCH", 0x21800000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_SNPU_QCH", 0x21800000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_SNPU_QCH", 0x21800000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_SNPU_QCH_PCLK", 0x21800000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_SNPU_QCH", 0x21800000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21800000, 0x7140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21800000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21800000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_SNPU_QCH", 0x21800000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_SNPU_QCH", 0x21800000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21800000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_SNPU_QCH_CLK", 0x21800000, 0x715c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH", 0x21800000, 0x7160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH_CORE", 0x21800000, 0x7164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH", 0x21800000, 0x7168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN_LH", 0x21820000, 0x0400, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21820000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HTU_SNPU0", 0x218D0000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SNPU0_STATUS", 0x13860000, 0x26c4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu0_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x218f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x218f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcd0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dcd0000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dcd0000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dcd0000, 0x0020, (0xffffffff << 0), (0x448012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dcd0000, 0x01b4, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dcd0000, 0x001c, (0xffffffff << 0), (0x2a004180 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21800000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dcd0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dcd0000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU0_CONFIGURATION", 0x13860000, 0x26c0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU0_STATES", 0x13860000, 0x26c8, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU0_STATUS", 0x13860000, 0x26c4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21900000, 0x1808, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_CU_USER", 0x21900000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21900000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_SNPU_XMAA_USER", 0x21900000, 0x0620, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21900000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21900000, 0x0840, (0xffffffff << 0), (0xf041c3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21900000, 0x0834, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN_LH", 0x21820000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21920000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "HTU_SNPU1", 0x219D0000, 0x0200, (0xffffffff << 0), (0x2A << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU1_CONFIGURATION", 0x13860000, 0x2700, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU1_STATES", 0x13860000, 0x2708, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU1_OUT", 0x13860000, 0x2720, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU1_IN", 0x13860000, 0x2724, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU1_OUT", 0x13860000, 0x2720, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dce0000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dce0000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dce0000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dce0000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2dce0000, 0x0160, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2dce0000, 0x0164, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2dce0000, 0x0168, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2dce0000, 0x016c, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2dce0000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2dce0000, 0x018c, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2dce0000, 0x0190, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2dce0000, 0x0194, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2dce0000, 0x0198, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2dce0000, 0x019c, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2dce0000, 0x01a0, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2dce0000, 0x01a4, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2dce0000, 0x01a8, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2dce0000, 0x01ac, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2dce0000, 0x01b0, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dce0000, 0x01b4, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2dce0000, 0x01b8, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2dce0000, 0x01bc, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2dce0000, 0x01c0, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2dce0000, 0x01c4, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2dce0000, 0x01c8, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2dce0000, 0x01cc, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2dce0000, 0x01d0, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2dce0000, 0x01d4, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2dce0000, 0x01d8, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2dce0000, 0x01dc, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2dce0000, 0x01e0, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2dce0000, 0x01e4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2dce0000, 0x01e8, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2dce0000, 0x01ec, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2dce0000, 0x01f0, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2dce0000, 0x01f4, (0xffffffff << 0), (0xb01e << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2dce0000, 0x01f8, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2dce0000, 0x0028, (0xffffffff << 0), (0x1a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dce0000, 0x0020, (0xffffffff << 0), (0x768012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dce0000, 0x001c, (0xffffffff << 0), (0x24178040 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dce0000, 0x0024, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2dce0000, 0x0024, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dce0000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2dce0000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2dce0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU1_STATUS", 0x13860000, 0x2704, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_SNPU_NOCP", 0x21900000, 0x1808, 0xffffffff, 0, 0x13860000, 0x2704, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_CU_USER", 0x21900000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_NOC_USER", 0x21900000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_SNPU_XMAA_USER", 0x21900000, 0x0620, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH", 0x21900000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_CU_QCH", 0x21900000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21900000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21900000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21900000, 0x301c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21900000, 0x3024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21900000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21900000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21900000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21900000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21900000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21900000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21900000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21900000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21900000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21900000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH", 0x21900000, 0x307c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH", 0x21900000, 0x3084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21900000, 0x308c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21900000, 0x3094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21900000, 0x309c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21900000, 0x30a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21900000, 0x30ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21900000, 0x30b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21900000, 0x30bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21900000, 0x30c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21900000, 0x30cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21900000, 0x30d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21900000, 0x30dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21900000, 0x30e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21900000, 0x30ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21900000, 0x30f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH", 0x21900000, 0x30fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH", 0x21900000, 0x3104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21900000, 0x310c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21900000, 0x3114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21900000, 0x311c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21900000, 0x3124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21900000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_SNPU_QCH", 0x21900000, 0x312c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_SNPU_QCH", 0x21900000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_SNPU_QCH", 0x21900000, 0x3134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_SNPU_QCH_PCLK", 0x21900000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_SNPU_QCH", 0x21900000, 0x313c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21900000, 0x3140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21900000, 0x3144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21900000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_SNPU_QCH", 0x21900000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_SNPU_QCH", 0x21900000, 0x3154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21900000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_HTU_SNPU_QCH_CLK", 0x21900000, 0x315c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH", 0x21900000, 0x3160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_SNPU_QCH_CORE", 0x21900000, 0x3164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH", 0x21900000, 0x3168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21900000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_CON_DIV_CLK_SNPU_NOC", 0x21900000, 0x0840, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLKDIVSTEP_DIV_CLK_SNPU_NOC", 0x21900000, 0x0834, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH", 0x21900000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_CU_QCH", 0x21900000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_SNPU_QCH", 0x21900000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP1_NPUMEM_SNPU_QCH", 0x21900000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP2_NPUMEM_SNPU_QCH", 0x21900000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP3_NPUMEM_SNPU_QCH", 0x21900000, 0x7024, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP4_NPUMEM_SNPU_QCH", 0x21900000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP5_NPUMEM_SNPU_QCH", 0x21900000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP6_NPUMEM_SNPU_QCH", 0x21900000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP7_NPUMEM_SNPU_QCH", 0x21900000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_SNPU_QCH", 0x21900000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP1_NPUMEM_SNPU_QCH", 0x21900000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP2_NPUMEM_SNPU_QCH", 0x21900000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP3_NPUMEM_SNPU_QCH", 0x21900000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP4_NPUMEM_SNPU_QCH", 0x21900000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP5_NPUMEM_SNPU_QCH", 0x21900000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP6_NPUMEM_SNPU_QCH", 0x21900000, 0x707c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP7_NPUMEM_SNPU_QCH", 0x21900000, 0x7084, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_SNPU_NPUMEM_QCH", 0x21900000, 0x708c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ1_SNPU_NPUMEM_QCH", 0x21900000, 0x7094, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ2_SNPU_NPUMEM_QCH", 0x21900000, 0x709c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ3_SNPU_NPUMEM_QCH", 0x21900000, 0x70a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ4_SNPU_NPUMEM_QCH", 0x21900000, 0x70ac, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ5_SNPU_NPUMEM_QCH", 0x21900000, 0x70b4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ6_SNPU_NPUMEM_QCH", 0x21900000, 0x70bc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ7_SNPU_NPUMEM_QCH", 0x21900000, 0x70c4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_SNPU_NPUMEM_QCH", 0x21900000, 0x70cc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ1_SNPU_NPUMEM_QCH", 0x21900000, 0x70d4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ2_SNPU_NPUMEM_QCH", 0x21900000, 0x70dc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ3_SNPU_NPUMEM_QCH", 0x21900000, 0x70e4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ4_SNPU_NPUMEM_QCH", 0x21900000, 0x70ec, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ5_SNPU_NPUMEM_QCH", 0x21900000, 0x70f4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ6_SNPU_NPUMEM_QCH", 0x21900000, 0x70fc, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ7_SNPU_NPUMEM_QCH", 0x21900000, 0x7104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_LD_CTRL_DNC_SNPU_QCH", 0x21900000, 0x710c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_CTRL_SNPU_DNC_QCH", 0x21900000, 0x7114, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_DRAM_SNPU_DNC_QCH", 0x21900000, 0x711c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCD_QCH", 0x21900000, 0x7124, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCD_QCH", 0x21900000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_SNPU_QCH", 0x21900000, 0x712c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_SNPU_QCH", 0x21900000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_SNPU_QCH", 0x21900000, 0x7134, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_SNPU_QCH_PCLK", 0x21900000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_SNPU_QCH", 0x21900000, 0x713c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_NOCP_QCH", 0x21900000, 0x7140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_NOCP_QCH", 0x21900000, 0x7144, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_SNPU_QCH", 0x21900000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_SNPU_QCH", 0x21900000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_SNPU_QCH", 0x21900000, 0x7154, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_SNPU_OSCCLK_QCH", 0x21900000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_HTU_SNPU_QCH_CLK", 0x21900000, 0x715c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_XMAA0_QCH", 0x21900000, 0x7160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_SNPU_QCH_CORE", 0x21900000, 0x7164, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_SNPU_XMAA1_QCH", 0x21900000, 0x7168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21920000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "HTU_SNPU1", 0x219D0000, 0x0200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "SNPU1_STATUS", 0x13860000, 0x2704, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq snpu1_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x219f0000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x219f0000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dce0000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2dce0000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2dce0000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2dce0000, 0x0020, (0xffffffff << 0), (0x448012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2dce0000, 0x01b4, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2dce0000, 0x001c, (0xffffffff << 0), (0x2a004180 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21900000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x21900000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2dce0000, 0x0000, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2dce0000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU1_CONFIGURATION", 0x13860000, 0x2700, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU1_STATES", 0x13860000, 0x2708, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "SNPU1_STATUS", 0x13860000, 0x2704, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_NPUMEM_NOCP", 0x21a00000, 0x1800, (0x7 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_NPUMEM_NOC_USER", 0x21a00000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER", 0x21a00000, 0x0610, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONTROLLER_OPTION0_CMU_CTRL", 0x21a00000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x21a20000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONFIGURATION", 0x13860000, 0x1ec0, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NPUMEM_STATES", 0x13860000, 0x1ec8, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "NPUMEM_OUT", 0x13860000, 0x1ee0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NPUMEM_IN", 0x13860000, 0x1ee4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "NPUMEM_OUT", 0x13860000, 0x1ee0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d890000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d890000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d890000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2d890000, 0x011c, (0xffffffff << 0), (0x410c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_8", 0x2d890000, 0x0120, (0xffffffff << 0), (0x410d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_9", 0x2d890000, 0x0124, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_10", 0x2d890000, 0x0128, (0xffffffff << 0), (0x111 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_11", 0x2d890000, 0x012c, (0xffffffff << 0), (0x109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_12", 0x2d890000, 0x0130, (0xffffffff << 0), (0x9002 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_13", 0x2d890000, 0x0134, (0xffffffff << 0), (0x110 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_14", 0x2d890000, 0x0138, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_15", 0x2d890000, 0x013c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_16", 0x2d890000, 0x0140, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_17", 0x2d890000, 0x0144, (0xffffffff << 0), (0x2000 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_18", 0x2d890000, 0x0148, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_19", 0x2d890000, 0x014c, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_20", 0x2d890000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_21", 0x2d890000, 0x0154, (0xffffffff << 0), (0xd << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_22", 0x2d890000, 0x0158, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_23", 0x2d890000, 0x015c, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_24", 0x2d890000, 0x0160, (0xffffffff << 0), (0x16 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_25", 0x2d890000, 0x0164, (0xffffffff << 0), (0x4008 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_26", 0x2d890000, 0x0168, (0xffffffff << 0), (0x4009 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_27", 0x2d890000, 0x016c, (0xffffffff << 0), (0x810a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_28", 0x2d890000, 0x0170, (0xffffffff << 0), (0x810b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_29", 0x2d890000, 0x0174, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_0", 0x2d890000, 0x0180, (0xffffffff << 0), (0x800a << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_1", 0x2d890000, 0x0184, (0xffffffff << 0), (0x800b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_2", 0x2d890000, 0x0188, (0xffffffff << 0), (0x4108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_3", 0x2d890000, 0x018c, (0xffffffff << 0), (0x4109 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_4", 0x2d890000, 0x0190, (0xffffffff << 0), (0x107 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_5", 0x2d890000, 0x0194, (0xffffffff << 0), (0x116 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_6", 0x2d890000, 0x0198, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_7", 0x2d890000, 0x019c, (0xffffffff << 0), (0x105 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_8", 0x2d890000, 0x01a0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_9", 0x2d890000, 0x01a4, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_10", 0x2d890000, 0x01a8, (0xffffffff << 0), (0x11 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_11", 0x2d890000, 0x01ac, (0xffffffff << 0), (0x108 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_12", 0x2d890000, 0x01b0, (0xffffffff << 0), (0x9012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_13", 0x2d890000, 0x01b4, (0xffffffff << 0), (0x9 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2d890000, 0x01b8, (0xffffffff << 0), (0x400c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_15", 0x2d890000, 0x01bc, (0xffffffff << 0), (0x400d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_16", 0x2d890000, 0x01c0, (0xffffffff << 0), (0x9014 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_17", 0x2d890000, 0x01c4, (0xffffffff << 0), (0x10d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_18", 0x2d890000, 0x01c8, (0xffffffff << 0), (0x8115 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_19", 0x2d890000, 0x01cc, (0xffffffff << 0), (0x8015 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_20", 0x2d890000, 0x01d0, (0xffffffff << 0), (0x106 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_21", 0x2d890000, 0x01d4, (0xffffffff << 0), (0x100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_22", 0x2d890000, 0x01d8, (0xffffffff << 0), (0x104 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_23", 0x2d890000, 0x01dc, (0xffffffff << 0), (0x9013 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_24", 0x2d890000, 0x01e0, (0xffffffff << 0), (0x9011 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_25", 0x2d890000, 0x01e4, (0xffffffff << 0), (0x114 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_26", 0x2d890000, 0x01e8, (0xffffffff << 0), (0x800c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_27", 0x2d890000, 0x01ec, (0xffffffff << 0), (0x9004 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_28", 0x2d890000, 0x01f0, (0xffffffff << 0), (0x9010 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_29", 0x2d890000, 0x01f4, (0xffffffff << 0), (0x901d << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_30", 0x2d890000, 0x01f8, (0xffffffff << 0), (0x2100 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_31", 0x2d890000, 0x01fc, (0xffffffff << 0), (0xf11f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DENY_AND_UP", 0x2d890000, 0x0028, (0xffffffff << 0), (0x1c << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2d890000, 0x0020, (0xffffffff << 0), (0xed0012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2d890000, 0x001c, (0xffffffff << 0), (0x105e0080 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2d890000, 0x0024, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "APG_DELAY", 0x2d890000, 0x0024, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2d890000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2d890000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d890000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_STATUS", 0x13860000, 0x1ec4, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_NPUMEM_NOCP", 0x21a00000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1ec4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_NPUMEM_NOC_USER", 0x21a00000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_NPUMEM_NOC_USER", 0x21a00000, 0x0610, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUMEM_QCH", 0x21a00000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_NPUMEM_QCH_2", 0x21a00000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21a00000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21a00000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x21a00000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21a00000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21a00000, 0x3080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH", 0x21a00000, 0x30a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21a00000, 0x30a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH", 0x21a00000, 0x30b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH", 0x21a00000, 0x30b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH", 0x21a00000, 0x30c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH", 0x21a00000, 0x30c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21a00000, 0x30d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH", 0x21a00000, 0x30d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH", 0x21a00000, 0x30e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH", 0x21a00000, 0x30e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH", 0x21a00000, 0x30f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21a00000, 0x30f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21a00000, 0x3120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21a00000, 0x3148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21a00000, 0x3160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21a00000, 0x3168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3170, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3178, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21a00000, 0x3180, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3188, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3190, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x21a00000, 0x3198, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH", 0x21a00000, 0x31a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH", 0x21a00000, 0x31a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21a00000, 0x31b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH", 0x21a00000, 0x31b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH", 0x21a00000, 0x31c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH", 0x21a00000, 0x31c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH", 0x21a00000, 0x31d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21a00000, 0x31d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH", 0x21a00000, 0x31e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH", 0x21a00000, 0x31e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH", 0x21a00000, 0x31f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH", 0x21a00000, 0x31f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21a00000, 0x3200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3208, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3210, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3218, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3220, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21a00000, 0x3228, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3230, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3238, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3240, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3248, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21a00000, 0x3250, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3258, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3260, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3268, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3270, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21a00000, 0x3278, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH", 0x21a00000, 0x3280, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH", 0x21a00000, 0x3288, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH", 0x21a00000, 0x3290, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH", 0x21a00000, 0x3298, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21a00000, 0x32a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH", 0x21a00000, 0x32a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH", 0x21a00000, 0x32b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21a00000, 0x32b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21a00000, 0x32c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21a00000, 0x32c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH", 0x21a00000, 0x32d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH", 0x21a00000, 0x32d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21a00000, 0x32e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH", 0x21a00000, 0x32e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH", 0x21a00000, 0x32f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x21a00000, 0x32f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3300, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3308, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21a00000, 0x3310, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3318, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3320, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3328, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3330, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21a00000, 0x3338, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3340, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3348, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3350, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3358, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21a00000, 0x3360, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3368, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3370, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3378, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3380, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21a00000, 0x3388, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3390, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3398, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH", 0x21a00000, 0x33a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH", 0x21a00000, 0x33a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21a00000, 0x33b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH", 0x21a00000, 0x33b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH", 0x21a00000, 0x33c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH", 0x21a00000, 0x33c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH", 0x21a00000, 0x33d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21a00000, 0x33d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH", 0x21a00000, 0x33e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH", 0x21a00000, 0x33e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH", 0x21a00000, 0x33f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH", 0x21a00000, 0x33f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21a00000, 0x3400, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3408, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3410, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21a00000, 0x3418, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21a00000, 0x3420, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3428, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3430, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21a00000, 0x3438, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3440, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3448, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x21a00000, 0x3450, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3458, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3460, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21a00000, 0x3468, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3470, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3478, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3480, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3488, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21a00000, 0x3490, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3498, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH", 0x21a00000, 0x34a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH", 0x21a00000, 0x34a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH", 0x21a00000, 0x34b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21a00000, 0x34b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH", 0x21a00000, 0x34c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH", 0x21a00000, 0x34c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH", 0x21a00000, 0x34d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH", 0x21a00000, 0x34d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21a00000, 0x34e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH", 0x21a00000, 0x34e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH", 0x21a00000, 0x34f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH", 0x21a00000, 0x34f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3500, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21a00000, 0x3508, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3510, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3518, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3520, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3528, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21a00000, 0x3530, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3538, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3540, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH", 0x21a00000, 0x3548, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH", 0x21a00000, 0x3550, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21a00000, 0x3558, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH", 0x21a00000, 0x3560, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH", 0x21a00000, 0x3568, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCD_QCH", 0x21a00000, 0x3570, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH", 0x21a00000, 0x3574, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH", 0x21a00000, 0x3578, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_NPUMEM_QCH", 0x21a00000, 0x3580, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_NPUMEM_QCH", 0x21a00000, 0x3584, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_ECU_NPUMEM_QCH", 0x21a00000, 0x3588, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_NPUMEM_0_QCH", 0x21a00000, 0x358c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_NPUMEM_1_QCH", 0x21a00000, 0x3590, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_CLK_NPUMEM_NOCP_QCH", 0x21a00000, 0x3594, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH", 0x21a00000, 0x3598, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_DNC_NPUMEM_QCH", 0x21a00000, 0x359c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_NPUMEM_QCH", 0x21a00000, 0x35a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_NPUMEM_QCH", 0x21a00000, 0x35a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "NPUMEM_CONTROLLER_OPTION0_CMU_CTRL", 0x21a00000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUMEM_QCH", 0x21a00000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_NPUMEM_QCH_2", 0x21a00000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_DNC_NPUMEM_QCH", 0x21a00000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SDMA_NPUMEM_QCH", 0x21a00000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x21a00000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SDMA_NPUMEM_QCH", 0x21a00000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7060, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ1_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7070, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SDMA_NPUMEM_QCH", 0x21a00000, 0x7080, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7088, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ2_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7090, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7098, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_GNPU1_NPUMEM_QCH", 0x21a00000, 0x70a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SDMA_NPUMEM_QCH", 0x21a00000, 0x70a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU0_NPUMEM_QCH", 0x21a00000, 0x70b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ3_SNPU1_NPUMEM_QCH", 0x21a00000, 0x70b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU0_NPUMEM_QCH", 0x21a00000, 0x70c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_GNPU1_NPUMEM_QCH", 0x21a00000, 0x70c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SDMA_NPUMEM_QCH", 0x21a00000, 0x70d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU0_NPUMEM_QCH", 0x21a00000, 0x70d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ4_SNPU1_NPUMEM_QCH", 0x21a00000, 0x70e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU0_NPUMEM_QCH", 0x21a00000, 0x70e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_GNPU1_NPUMEM_QCH", 0x21a00000, 0x70f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SDMA_NPUMEM_QCH", 0x21a00000, 0x70f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7100, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ5_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7108, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7110, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7118, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SDMA_NPUMEM_QCH", 0x21a00000, 0x7120, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7128, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ6_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7130, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7138, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7140, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SDMA_NPUMEM_QCH", 0x21a00000, 0x7148, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7150, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDREQ7_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7158, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRESP0_DSP_NPUMEM_QCH", 0x21a00000, 0x7160, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_DNC_NPUMEM_QCH", 0x21a00000, 0x7168, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7170, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7178, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SDMA_NPUMEM_QCH", 0x21a00000, 0x7180, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7188, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7190, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x21a00000, 0x7198, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU0_NPUMEM_QCH", 0x21a00000, 0x71a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_GNPU1_NPUMEM_QCH", 0x21a00000, 0x71a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SDMA_NPUMEM_QCH", 0x21a00000, 0x71b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU0_NPUMEM_QCH", 0x21a00000, 0x71b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ1_SNPU1_NPUMEM_QCH", 0x21a00000, 0x71c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU0_NPUMEM_QCH", 0x21a00000, 0x71c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_GNPU1_NPUMEM_QCH", 0x21a00000, 0x71d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SDMA_NPUMEM_QCH", 0x21a00000, 0x71d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU0_NPUMEM_QCH", 0x21a00000, 0x71e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ2_SNPU1_NPUMEM_QCH", 0x21a00000, 0x71e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU0_NPUMEM_QCH", 0x21a00000, 0x71f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_GNPU1_NPUMEM_QCH", 0x21a00000, 0x71f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SDMA_NPUMEM_QCH", 0x21a00000, 0x7200, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7208, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ3_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7210, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7218, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7220, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SDMA_NPUMEM_QCH", 0x21a00000, 0x7228, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7230, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ4_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7238, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7240, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7248, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SDMA_NPUMEM_QCH", 0x21a00000, 0x7250, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7258, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ5_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7260, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7268, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7270, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SDMA_NPUMEM_QCH", 0x21a00000, 0x7278, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SNPU0_NPUMEM_QCH", 0x21a00000, 0x7280, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ6_SNPU1_NPUMEM_QCH", 0x21a00000, 0x7288, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU0_NPUMEM_QCH", 0x21a00000, 0x7290, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_GNPU1_NPUMEM_QCH", 0x21a00000, 0x7298, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SDMA_NPUMEM_QCH", 0x21a00000, 0x72a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SNPU0_NPUMEM_QCH", 0x21a00000, 0x72a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRREQ7_SNPU1_NPUMEM_QCH", 0x21a00000, 0x72b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRESP0_DSP_NPUMEM_QCH", 0x21a00000, 0x72b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_NPUMEM_DSP_QCH", 0x21a00000, 0x72c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_DNC_QCH", 0x21a00000, 0x72c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU0_QCH", 0x21a00000, 0x72d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_GNPU1_QCH", 0x21a00000, 0x72d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SDMA_QCH", 0x21a00000, 0x72e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU0_QCH", 0x21a00000, 0x72e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_SNPU1_QCH", 0x21a00000, 0x72f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x21a00000, 0x72f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7300, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7308, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SDMA_QCH", 0x21a00000, 0x7310, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7318, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP1_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7320, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7328, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7330, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SDMA_QCH", 0x21a00000, 0x7338, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7340, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP2_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7348, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7350, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7358, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SDMA_QCH", 0x21a00000, 0x7360, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7368, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP3_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7370, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7378, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7380, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SDMA_QCH", 0x21a00000, 0x7388, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7390, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP4_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7398, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU0_QCH", 0x21a00000, 0x73a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_GNPU1_QCH", 0x21a00000, 0x73a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SDMA_QCH", 0x21a00000, 0x73b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU0_QCH", 0x21a00000, 0x73b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP5_NPUMEM_SNPU1_QCH", 0x21a00000, 0x73c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU0_QCH", 0x21a00000, 0x73c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_GNPU1_QCH", 0x21a00000, 0x73d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SDMA_QCH", 0x21a00000, 0x73d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU0_QCH", 0x21a00000, 0x73e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP6_NPUMEM_SNPU1_QCH", 0x21a00000, 0x73e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU0_QCH", 0x21a00000, 0x73f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_GNPU1_QCH", 0x21a00000, 0x73f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SDMA_QCH", 0x21a00000, 0x7400, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7408, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDRSP7_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7410, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_NPUMEM_DSP_QCH", 0x21a00000, 0x7418, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_DNC_QCH", 0x21a00000, 0x7420, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7428, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7430, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SDMA_QCH", 0x21a00000, 0x7438, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7440, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7448, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x21a00000, 0x7450, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7458, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7460, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SDMA_QCH", 0x21a00000, 0x7468, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7470, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP1_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7478, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7480, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7488, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SDMA_QCH", 0x21a00000, 0x7490, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7498, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP2_NPUMEM_SNPU1_QCH", 0x21a00000, 0x74a0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU0_QCH", 0x21a00000, 0x74a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_GNPU1_QCH", 0x21a00000, 0x74b0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SDMA_QCH", 0x21a00000, 0x74b8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU0_QCH", 0x21a00000, 0x74c0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP3_NPUMEM_SNPU1_QCH", 0x21a00000, 0x74c8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU0_QCH", 0x21a00000, 0x74d0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_GNPU1_QCH", 0x21a00000, 0x74d8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SDMA_QCH", 0x21a00000, 0x74e0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU0_QCH", 0x21a00000, 0x74e8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP4_NPUMEM_SNPU1_QCH", 0x21a00000, 0x74f0, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU0_QCH", 0x21a00000, 0x74f8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7500, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SDMA_QCH", 0x21a00000, 0x7508, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7510, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP5_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7518, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7520, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7528, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SDMA_QCH", 0x21a00000, 0x7530, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7538, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP6_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7540, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU0_QCH", 0x21a00000, 0x7548, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_GNPU1_QCH", 0x21a00000, 0x7550, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SDMA_QCH", 0x21a00000, 0x7558, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU0_QCH", 0x21a00000, 0x7560, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRRSP7_NPUMEM_SNPU1_QCH", 0x21a00000, 0x7568, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCD_QCH", 0x21a00000, 0x7570, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCD_QCH", 0x21a00000, 0x7574, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LD_CTRL_DNC_NPUMEM_QCH", 0x21a00000, 0x7578, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_NPUMEM_QCH", 0x21a00000, 0x7580, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_NPUMEM_QCH", 0x21a00000, 0x7584, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_ECU_NPUMEM_QCH", 0x21a00000, 0x7588, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_NPUMEM_0_QCH", 0x21a00000, 0x758c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_NPUMEM_1_QCH", 0x21a00000, 0x7590, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_CLK_NPUMEM_NOCP_QCH", 0x21a00000, 0x7594, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_RSTNSYNC_SR_CLK_NPUMEM_NOCP_QCH", 0x21a00000, 0x7598, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_DNC_NPUMEM_QCH", 0x21a00000, 0x759c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_NPUMEM_QCH", 0x21a00000, 0x75a4, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_NPUMEM_QCH", 0x21a00000, 0x75a8, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x21a20000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "NPUMEM_STATUS", 0x13860000, 0x1ec4, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq npumem_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x21a50000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x21a50000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x21a60000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x21a60000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2d890000, 0x0014, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATES", 0x2d890000, 0x000c, (0xff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_DOWN_7", 0x2d890000, 0x011c, (0xffffffff << 0), (0x401f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_DOWN_SEQ", 0x2d890000, 0x0020, (0xffffffff << 0), (0x890012 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "STATE_UP_14", 0x2d890000, 0x01b8, (0xffffffff << 0), (0x411f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MASK_UP_SEQ", 0x2d890000, 0x001c, (0xffffffff << 0), (0x28010300 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONTROLLER_OPTION0_CMU_CTRL", 0x21a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NPUMEM_CONTROLLER_OPTION0_CMU_CTRL", 0x21a00000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d890000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d890000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_CONFIGURATION", 0x13860000, 0x1ec0, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NPUMEM_STATES", 0x13860000, 0x1ec8, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "NPUMEM_STATUS", 0x13860000, 0x1ec4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UNPU_NOCP", 0x16000000, 0x1804, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_UNPU_NOCD_LH", 0x16000000, 0x1800, (0xf << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER", 0x16000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x16000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_IP_UNPU_DRCG_EN", 0x16020000, 0x0400, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "BUS_COMPONENT_DRCG_EN", 0x16020000, 0x0104, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "UNPU_OUT", 0x13860000, 0x1ea0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UNPU_IN", 0x13860000, 0x1ea4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "UNPU_OUT", 0x13860000, 0x1ea0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2d870000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d870000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d870000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2d870000, 0x0050, (0xf << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "MEM_OUT", 0x2d870000, 0x0050, (0xf << 16), (0xf << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_STATUS", 0x13860000, 0x1e84, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UNPU_NOCD_LH", 0x16000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x1e84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_UNPU_NOCP", 0x16000000, 0x1804, 0xffffffff, 0, 0x13860000, 0x1e84, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKALIVE_UNPU_NOC_USER", 0x16000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_BARAC_UNPUALIVE_QCH", 0x16000000, 0x3000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH", 0x16000000, 0x300c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH_CLKIN", 0x16000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH_DBGCLK", 0x16000000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_IP_UNPU_QCH_SNPU", 0x16000000, 0x3018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x16000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x16000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x16000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x16000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH", 0x16000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_UNPU_QCH", 0x16000000, 0x3048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_LD_UNPU_ALIVE_QCH", 0x16000000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_UNPU_QCH", 0x16000000, 0x3054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_UNPU_QCH", 0x16000000, 0x3058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH", 0x16000000, 0x305c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_UNPU_QCH", 0x16000000, 0x3064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_UNPU_QCH", 0x16000000, 0x3068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_LP_ALIVE_UNPU_QCH", 0x16000000, 0x306c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_UNPU_QCH", 0x16000000, 0x3074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_UNPU_QCH", 0x16000000, 0x3078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "UNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x16000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_BARAC_UNPUALIVE_QCH", 0x16000000, 0x7000, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH", 0x16000000, 0x700c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH_CLKIN", 0x16000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH_DBGCLK", 0x16000000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH_SNPU", 0x16000000, 0x7018, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_IP_UNPU_QCH_DAP", 0x16000000, 0x701c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMRDRSP0_NPUMEM_UNPU_QCH", 0x16000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_MI_LD_SRAMWRRSP0_NPUMEM_UNPU_QCH", 0x16000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMRDREQ0_UNPU_NPUMEM_QCH", 0x16000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AST_SI_LD_SRAMWRREQ0_UNPU_NPUMEM_QCH", 0x16000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_MI_ID_IPUNPU1_UNPU_QCH", 0x16000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_UNPU_QCH", 0x16000000, 0x7048, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_LD_UNPU_ALIVE_QCH", 0x16000000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_UNPU_QCH", 0x16000000, 0x7054, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_UNPU_QCH", 0x16000000, 0x7058, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_AXI_SI_ID_IPUNPU1_UNPU_QCH", 0x16000000, 0x705c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_UNPU_QCH", 0x16000000, 0x7064, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_UNPU_QCH", 0x16000000, 0x7068, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_LP_ALIVE_UNPU_QCH", 0x16000000, 0x706c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_UNPU_QCH", 0x16000000, 0x7074, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_UNPU_QCH", 0x16000000, 0x7078, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_IP_UNPU_DRCG_EN", 0x16020000, 0x0400, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x16020000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "UNPU_STATUS", 0x13860000, 0x1e84, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq unpu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x16050000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x16050000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OUT", 0x2d870000, 0x0040, (0xff << 4), (0x0 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_WRITE, "QCH_CON_IP_UNPU_QCH_CLKIN", 0x16000000, 0x3010, (0x7f << 0), (0x74 << 0), 0x2d870000, 0x002c, (0x1 << 0), (0x0 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x16000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "UNPU_CONTROLLER_OPTION0_CMU_CTRL", 0x16000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2d870000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2d870000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CPU_OPTION", 0x2d870000, 0x002c, (0xf << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "UNPU_STATUS", 0x13860000, 0x1e84, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dof_cmu_init[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "CLK_CON_DIV_CLK_DOF_NOCP", 0x1f000000, 0x1800, (0x7 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PLL_CON0_MUX_CLKCMU_DOF_NOC_USER", 0x1f000000, 0x0600, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DOF_CONTROLLER_OPTION0_CMU_CTRL", 0x1f000000, 0x0800, (0xff << 24), (0xf1 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "GAP_ADME_LVT", 0x1f020000, 0x0314, (0x7 << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dof_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DOF_CONFIGURATION", 0x13860000, 0x2780, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DOF_STATES", 0x13860000, 0x2788, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DOF_OUT", 0x13860000, 0x27a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DOF_IN", 0x13860000, 0x27a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DOF_OUT", 0x13860000, 0x27a0, (0xffffffff << 0), (0x1f << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "CTRL", 0x2da40000, 0x0014, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da40000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da40000, 0x0008, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DOF_STATUS", 0x13860000, 0x2784, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dof_save[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "CLK_CON_DIV_CLK_DOF_NOCP", 0x1f000000, 0x1800, 0xffffffff, 0, 0x13860000, 0x2784, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "PLL_CON0_MUX_CLKCMU_DOF_NOC_USER", 0x1f000000, 0x0600, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_DOF_QCH_0", 0x1f000000, 0x3004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_ACEL_SI_D_DOF_QCH", 0x1f000000, 0x3008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LLCAID_D_DOF_QCH", 0x1f000000, 0x3010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AST_SI_G_PPMU_DOF_QCH", 0x1f000000, 0x3014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_DOF_QCH_S0", 0x1f000000, 0x3020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSMMU_S0_PMMU0_DOF_QCH_S0", 0x1f000000, 0x3028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_VGEN_LITE_D_DOF_QCH", 0x1f000000, 0x302c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_CMU_DOF_QCH", 0x1f000000, 0x3030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_D_TZPC_DOF_QCH", 0x1f000000, 0x3034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_LH_INT_COMB_DOF_QCH", 0x1f000000, 0x3038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_PPMU_D_DOF_QCH", 0x1f000000, 0x303c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_S2PC_DOF_QCH", 0x1f000000, 0x3040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SLH_AXI_MI_P_DOF_QCH", 0x1f000000, 0x3044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SPC_DOF_QCH", 0x1f000000, 0x304c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "QCH_CON_SYSREG_DOF_QCH", 0x1f000000, 0x3050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "DOF_CONTROLLER_OPTION0_CMU_CTRL", 0x1f000000, 0x0800, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_DOF_QCH_0", 0x1f000000, 0x7004, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_ACEL_SI_D_DOF_QCH", 0x1f000000, 0x7008, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LLCAID_D_DOF_QCH", 0x1f000000, 0x7010, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AST_SI_G_PPMU_DOF_QCH", 0x1f000000, 0x7014, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_DOF_QCH_S0", 0x1f000000, 0x7020, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSMMU_S0_PMMU0_DOF_QCH_S0", 0x1f000000, 0x7028, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_VGEN_LITE_D_DOF_QCH", 0x1f000000, 0x702c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_CMU_DOF_QCH", 0x1f000000, 0x7030, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_D_TZPC_DOF_QCH", 0x1f000000, 0x7034, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_LH_INT_COMB_DOF_QCH", 0x1f000000, 0x7038, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_PPMU_D_DOF_QCH", 0x1f000000, 0x703c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_S2PC_DOF_QCH", 0x1f000000, 0x7040, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SLH_AXI_MI_P_DOF_QCH", 0x1f000000, 0x7044, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SPC_DOF_QCH", 0x1f000000, 0x704c, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DBG_NFO_SYSREG_DOF_QCH", 0x1f000000, 0x7050, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "GAP_ADME_LVT", 0x1f020000, 0x0314, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SAVE_RESTORE, "BUS_COMPONENT_DRCG_EN", 0x1f020000, 0x0104, (0xffffffff << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dof_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "DOF_STATUS", 0x13860000, 0x2784, (0x1 << 0), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq dof_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC0_IPEND", 0x1f030000, 0x0290, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CHECK_AND_GO, "INTC1_IPEND", 0x1f030000, 0x02c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DOF_CONTROLLER_OPTION0_CMU_CTRL", 0x1f000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DOF_CONTROLLER_OPTION0_CMU_CTRL", 0x1f000000, 0x0800, (0x1 << 24), (0x0 << 24), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC_SUB, "STATE_CONFIGURATION", 0x2da40000, 0x0000, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "STATUS", 0x2da40000, 0x0008, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DOF_CONFIGURATION", 0x13860000, 0x2780, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DOF_STATES", 0x13860000, 0x2788, (0xffffffff << 0), (0x80 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "DOF_STATUS", 0x13860000, 0x2784, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_cam_cmu_init[] = {
};

struct pmucal_seq vdd_cam_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR", 0x13860000, 0x3d84, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x5b, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_0", 0x13860000, 0x0758, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_1", 0x13860000, 0x075c, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_2", 0x13860000, 0x0760, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_3", 0x13860000, 0x0764, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_4", 0x13860000, 0x0a28, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x14, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_0", 0x13860000, 0x0758, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_0", 0x13860000, 0x0758, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_1", 0x13860000, 0x075c, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_1", 0x13860000, 0x075c, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_2", 0x13860000, 0x0760, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_2", 0x13860000, 0x0760, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_3", 0x13860000, 0x0764, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_3", 0x13860000, 0x0764, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_4", 0x13860000, 0x0a28, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_4", 0x13860000, 0x0a28, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x5, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_0", 0x13860000, 0x0758, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_1", 0x13860000, 0x075c, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_2", 0x13860000, 0x0760, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_3", 0x13860000, 0x0764, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PGS_CAM_4", 0x13860000, 0x0a28, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "BYRP_OUT", 0x13860000, 0x18e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DLFE_OUT", 0x13860000, 0x2760, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MCSC_OUT", 0x13860000, 0x20a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MFC_OUT", 0x13860000, 0x20e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MFD_OUT", 0x13860000, 0x2120, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MLSC_OUT", 0x13860000, 0x2620, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MSNR_OUT", 0x13860000, 0x2660, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "MTNR_OUT", 0x13860000, 0x26a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "RGBP_OUT", 0x13860000, 0x2360, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "YUVP_OUT", 0x13860000, 0x2520, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "BYRP_IN", 0x13860000, 0x18e4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DLFE_IN", 0x13860000, 0x2764, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MCSC_IN", 0x13860000, 0x20a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFC_IN", 0x13860000, 0x20e4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MFD_IN", 0x13860000, 0x2124, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MLSC_IN", 0x13860000, 0x2624, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MSNR_IN", 0x13860000, 0x2664, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "MTNR_IN", 0x13860000, 0x26a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "RGBP_IN", 0x13860000, 0x2364, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "YUVP_IN", 0x13860000, 0x2524, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "BUCK_STATE", 0x13860000, 0x033c, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_cam_save[] = {
};

struct pmucal_seq vdd_cam_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "BUCK_STATE", 0x13860000, 0x033c, (0x1 << 6), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_cam_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "BUCK_STATE", 0x13860000, 0x033c, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc10000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x18e4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc90000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2764, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc30000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x20a4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2de20000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x20e4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2de10000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2124, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc40000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2624, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc50000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2664, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc60000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x26a4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc70000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2364, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dc80000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2524, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "BYRP_IN", 0x13860000, 0x18e4, (0x1 << 0), (0x0 << 0), 0x2dc10000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "BYRP_OUT", 0x13860000, 0x18e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "DLFE_IN", 0x13860000, 0x2764, (0x1 << 0), (0x0 << 0), 0x2dc90000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DLFE_OUT", 0x13860000, 0x2760, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "MCSC_IN", 0x13860000, 0x20a4, (0x1 << 0), (0x0 << 0), 0x2dc30000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "MCSC_OUT", 0x13860000, 0x20a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "MFC_IN", 0x13860000, 0x20e4, (0x1 << 0), (0x0 << 0), 0x2de20000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "MFC_OUT", 0x13860000, 0x20e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "MFD_IN", 0x13860000, 0x2124, (0x1 << 0), (0x0 << 0), 0x2de10000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "MFD_OUT", 0x13860000, 0x2120, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "MLSC_IN", 0x13860000, 0x2624, (0x1 << 0), (0x0 << 0), 0x2dc40000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "MLSC_OUT", 0x13860000, 0x2620, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "MSNR_IN", 0x13860000, 0x2664, (0x1 << 0), (0x0 << 0), 0x2dc50000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "MSNR_OUT", 0x13860000, 0x2660, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "MTNR_IN", 0x13860000, 0x26a4, (0x1 << 0), (0x0 << 0), 0x2dc60000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "MTNR_OUT", 0x13860000, 0x26a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "RGBP_IN", 0x13860000, 0x2364, (0x1 << 0), (0x0 << 0), 0x2dc70000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "RGBP_OUT", 0x13860000, 0x2360, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "YUVP_IN", 0x13860000, 0x2524, (0x1 << 0), (0x0 << 0), 0x2dc80000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "YUVP_OUT", 0x13860000, 0x2520, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_0", 0x13860000, 0x0758, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_1", 0x13860000, 0x075c, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_2", 0x13860000, 0x0760, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_3", 0x13860000, 0x0764, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_4", 0x13860000, 0x0a28, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_0", 0x13860000, 0x0758, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_1", 0x13860000, 0x075c, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_2", 0x13860000, 0x0760, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_3", 0x13860000, 0x0764, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PGS_CAM_4", 0x13860000, 0x0a28, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR", 0x13860000, 0x3d84, (0x1 << 31), (0x0 << 31), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_npu_cmu_init[] = {
};

struct pmucal_seq vdd_npu_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DNC_CTRL", 0x13860000, 0x2450, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR", 0x13860000, 0x3d84, (0x1 << 14), (0x1 << 14), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x5b, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_NPU_0", 0x13860000, 0x0744, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 20, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_NPU_0", 0x13860000, 0x0744, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DNC_OUT", 0x13860000, 0x2460, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU0_OUT", 0x13860000, 0x1e20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "GNPU1_OUT", 0x13860000, 0x1e60, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU0_OUT", 0x13860000, 0x26e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SNPU1_OUT", 0x13860000, 0x2720, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "SDMA_OUT", 0x13860000, 0x2560, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "NPUMEM_OUT", 0x13860000, 0x1ee0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DSP_OUT", 0x13860000, 0x24a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DNC_IN", 0x13860000, 0x2464, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU0_IN", 0x13860000, 0x1e24, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "GNPU1_IN", 0x13860000, 0x1e64, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU0_IN", 0x13860000, 0x26e4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SNPU1_IN", 0x13860000, 0x2724, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "SDMA_IN", 0x13860000, 0x2564, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "NPUMEM_IN", 0x13860000, 0x1ee4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DSP_IN", 0x13860000, 0x24a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "BUCK_STATE", 0x13860000, 0x033c, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_npu_save[] = {
};

struct pmucal_seq vdd_npu_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "BUCK_STATE", 0x13860000, 0x033c, (0x1 << 5), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_npu_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "BUCK_STATE", 0x13860000, 0x033c, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dd00000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2464, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcb0000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x1e24, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcc0000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x1e64, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcd0000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x26e4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dce0000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2724, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dcf0000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x24a4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PCH_CON_SLH_AXI_SI_PMU_ALIVE_NPUMEM_PCH", 0x13800000, 0x30c0, (0xffffffff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMLINK_OUT", 0x13860000, 0x3e00, (0x1f << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x1 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x0 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2dca0000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x2564, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "DNC_IN", 0x13860000, 0x2464, (0x1 << 0), (0x0 << 0), 0x2dd00000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DNC_OUT", 0x13860000, 0x2460, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "GNPU0_IN", 0x13860000, 0x1e24, (0x1 << 0), (0x0 << 0), 0x2dcb0000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "GNPU0_OUT", 0x13860000, 0x1e20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "GNPU1_IN", 0x13860000, 0x1e64, (0x1 << 0), (0x0 << 0), 0x2dcc0000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "GNPU1_OUT", 0x13860000, 0x1e60, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "SNPU0_IN", 0x13860000, 0x26e4, (0x1 << 0), (0x0 << 0), 0x2dcd0000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SNPU0_OUT", 0x13860000, 0x26e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "SNPU1_IN", 0x13860000, 0x2724, (0x1 << 0), (0x0 << 0), 0x2dce0000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SNPU1_OUT", 0x13860000, 0x2720, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "SDMA_IN", 0x13860000, 0x2564, (0x1 << 0), (0x0 << 0), 0x2dca0000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "SDMA_OUT", 0x13860000, 0x2560, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "NPUMEM_OUT", 0x13860000, 0x1ee0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "DSP_IN", 0x13860000, 0x24a4, (0x1 << 0), (0x0 << 0), 0x2dcf0000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DSP_OUT", 0x13860000, 0x24a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMLINK_OUT", 0x13860000, 0x3e00, (0x1f << 0), (0x15 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x1 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x0 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x2 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_NPU_0", 0x13860000, 0x0744, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_NPU_0", 0x13860000, 0x0744, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0xf << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR", 0x13860000, 0x3d84, (0x1 << 14), (0x0 << 14), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DNC_CTRL", 0x13860000, 0x2450, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_mm_cmu_init[] = {
};

struct pmucal_seq vdd_mm_on[] = {
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x19 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR2", 0x13860000, 0x3d88, (0x1 << 16), (0x1 << 16), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x5b, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_MM_0", 0x13860000, 0x0750, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_MM_1", 0x13860000, 0x0754, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x5, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_MM_0", 0x13860000, 0x0750, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_MM_0", 0x13860000, 0x0750, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x5, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_MM_0", 0x13860000, 0x0750, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_MM_1", 0x13860000, 0x0754, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_MM_1", 0x13860000, 0x0754, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_DELAY, "delay", 0, 0, 0, 0x5, 0, 0, 0, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "PPC_MM_1", 0x13860000, 0x0754, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUF0_OUT", 0x13860000, 0x1ce0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUF1_OUT", 0x13860000, 0x1d20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "DPUB_OUT", 0x13860000, 0x1ca0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "ICPU_OUT", 0x13860000, 0x23a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "AUD_IN", 0x13860000, 0x18a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF0_IN", 0x13860000, 0x1ce4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUF1_IN", 0x13860000, 0x1d24, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "DPUB_IN", 0x13860000, 0x1ca4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ICPU_IN", 0x13860000, 0x23a4, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "BUCK_STATE", 0x13860000, 0x033c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_mm_save[] = {
};

struct pmucal_seq vdd_mm_status[] = {
	PMUCAL_SEQ_DESC(PMUCAL_READ, "BUCK_STATE", 0x13860000, 0x033c, (0x1 << 7), 0, 0, 0, 0xffffffff, 0),
};

struct pmucal_seq vdd_mm_off[] = {
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "BUCK_STATE", 0x13860000, 0x033c, (0xffffffff << 0), (0x7 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PCH_CON_SLH_AXI_SI_PMU_ALIVE_AUD_PCH", 0x13800000, 0x3098, (0xffffffff << 0), (0x62 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMLINK_OUT", 0x13860000, 0x3e00, (0x1f << 0), (0xb << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x1 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x0 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2da20000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x1ce4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2da10000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x1d24, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2da30000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x1ca4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_COND_CLR_BIT_ATOMIC_SUB, "CTRL", 0x2da80000, 0x0014, (0xffffffff << 0), (0x17 << 0), 0x13860000, 0x23a4, (0x1 << 0), (0x1 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x6 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "AUD_OUT", 0x13860000, 0x18a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WRITE, "PMLINK_OUT", 0x13860000, 0x3e00, (0x1f << 0), (0x1b << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x1 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "ALIVE_OUT", 0x13860000, 0x1820, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "ALIVE_IN", 0x13860000, 0x1824, (0x1 << 7), (0x0 << 7), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "DPUF0_IN", 0x13860000, 0x1ce4, (0x1 << 0), (0x0 << 0), 0x2da20000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DPUF0_OUT", 0x13860000, 0x1ce0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "DPUF1_IN", 0x13860000, 0x1d24, (0x1 << 0), (0x0 << 0), 0x2da10000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DPUF1_OUT", 0x13860000, 0x1d20, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "DPUB_IN", 0x13860000, 0x1ca4, (0x1 << 0), (0x0 << 0), 0x2da30000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "DPUB_OUT", 0x13860000, 0x1ca0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT_RETRY, "ICPU_IN", 0x13860000, 0x23a4, (0x1 << 0), (0x0 << 0), 0x2da80000, 0x0014, (0xffffffff << 0), (0x17 << 0)),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "ICPU_OUT", 0x13860000, 0x23a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x5 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "OUTISO_EN_OFF", 0x13860000, 0x3e28, (0xffffffff << 0), (0x4 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_MM_0", 0x13860000, 0x0750, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_MM_1", 0x13860000, 0x0754, (0xffffffff << 0), (0x14 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_MM_0", 0x13860000, 0x0750, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_SET_BIT_ATOMIC, "PPC_MM_1", 0x13860000, 0x0754, (0xffffffff << 0), (0x13 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_CLR_BIT_ATOMIC, "V_PWREN", 0x13860000, 0x3d78, (0xffffffff << 0), (0x19 << 0), 0, 0, 0xffffffff, 0),
	PMUCAL_SEQ_DESC(PMUCAL_WAIT, "VGPIO_0_TX_MONITOR2", 0x13860000, 0x3d88, (0x1 << 16), (0x0 << 16), 0, 0, 0xffffffff, 0),
};


enum pmucal_local_pdnum {
	PD_AUD,
	PD_BYRP,
	PD_CSIS,
	PD_AOCCSIS,
	PD_DPUB,
	PD_DPUF0,
	PD_DPUF1,
	PD_G3D,
	PD_G3DCORE,
	PD_GNPU0,
	PD_GNPU1,
	PD_HSI0,
	PD_HSI1,
	PD_LME,
	PD_M2M,
	PD_MCSC,
	PD_MLSC,
	PD_MSNR,
	PD_MTNR,
	PD_MFC,
	PD_MFD,
	PD_DNC,
	PD_DSP,
	PD_VTS,
	PD_YUVP,
	PD_SDMA,
	PD_UFD,
	PD_RGBP,
	PD_ICPU,
	PD_DLFE,
	PD_SNPU0,
	PD_SNPU1,
	PD_NPUMEM,
	PD_UNPU,
	PD_DOF,
	PD_VDD_CAM,
	PD_VDD_NPU,
	PD_VDD_MM,
	PD_G3DIFPO,
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[] = {
	PMUCAL_PD_DESC(PD_AUD, "blkpwr_aud", aud_cmu_init, aud_on, aud_save, aud_off, aud_status),
	PMUCAL_PD_DESC(PD_BYRP, "blkpwr_byrp", byrp_cmu_init, byrp_on, byrp_save, byrp_off, byrp_status),
	PMUCAL_PD_DESC(PD_CSIS, "blkpwr_csis", csis_cmu_init, csis_on, csis_save, csis_off, csis_status),
	PMUCAL_PD_DESC(PD_AOCCSIS, "blkpwr_aoccsis", aoccsis_cmu_init, aoccsis_on, aoccsis_save, aoccsis_off, aoccsis_status),
	PMUCAL_PD_DESC(PD_DPUB, "blkpwr_dpub", dpub_cmu_init, dpub_on, dpub_save, dpub_off, dpub_status),
	PMUCAL_PD_DESC(PD_DPUF0, "blkpwr_dpuf0", dpuf0_cmu_init, dpuf0_on, dpuf0_save, dpuf0_off, dpuf0_status),
	PMUCAL_PD_DESC(PD_DPUF1, "blkpwr_dpuf1", dpuf1_cmu_init, dpuf1_on, dpuf1_save, dpuf1_off, dpuf1_status),
	PMUCAL_PD_DESC(PD_G3D, "blkpwr_g3d", g3d_cmu_init, g3d_on, g3d_save, g3d_off, g3d_status),
	PMUCAL_PD_DESC(PD_G3DCORE, "blkpwr_g3dcore", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_off, g3dcore_status),
	PMUCAL_PD_DESC(PD_GNPU0, "blkpwr_gnpu0", gnpu0_cmu_init, gnpu0_on, gnpu0_save, gnpu0_off, gnpu0_status),
	PMUCAL_PD_DESC(PD_GNPU1, "blkpwr_gnpu1", gnpu1_cmu_init, gnpu1_on, gnpu1_save, gnpu1_off, gnpu1_status),
	PMUCAL_PD_DESC(PD_HSI0, "blkpwr_hsi0", hsi0_cmu_init, hsi0_on, hsi0_save, hsi0_off, hsi0_status),
	PMUCAL_PD_DESC(PD_HSI1, "blkpwr_hsi1", hsi1_cmu_init, hsi1_on, hsi1_save, hsi1_off, hsi1_status),
	PMUCAL_PD_DESC(PD_LME, "blkpwr_lme", lme_cmu_init, lme_on, lme_save, lme_off, lme_status),
	PMUCAL_PD_DESC(PD_M2M, "blkpwr_m2m", m2m_cmu_init, m2m_on, m2m_save, m2m_off, m2m_status),
	PMUCAL_PD_DESC(PD_MCSC, "blkpwr_mcsc", mcsc_cmu_init, mcsc_on, mcsc_save, mcsc_off, mcsc_status),
	PMUCAL_PD_DESC(PD_MLSC, "blkpwr_mlsc", mlsc_cmu_init, mlsc_on, mlsc_save, mlsc_off, mlsc_status),
	PMUCAL_PD_DESC(PD_MSNR, "blkpwr_msnr", msnr_cmu_init, msnr_on, msnr_save, msnr_off, msnr_status),
	PMUCAL_PD_DESC(PD_MTNR, "blkpwr_mtnr", mtnr_cmu_init, mtnr_on, mtnr_save, mtnr_off, mtnr_status),
	PMUCAL_PD_DESC(PD_MFC, "blkpwr_mfc", mfc_cmu_init, mfc_on, mfc_save, mfc_off, mfc_status),
	PMUCAL_PD_DESC(PD_MFD, "blkpwr_mfd", mfd_cmu_init, mfd_on, mfd_save, mfd_off, mfd_status),
	PMUCAL_PD_DESC(PD_DNC, "blkpwr_dnc", dnc_cmu_init, dnc_on, dnc_save, dnc_off, dnc_status),
	PMUCAL_PD_DESC(PD_DSP, "blkpwr_dsp", dsp_cmu_init, dsp_on, dsp_save, dsp_off, dsp_status),
	PMUCAL_PD_DESC(PD_VTS, "blkpwr_vts", vts_cmu_init, vts_on, vts_save, vts_off, vts_status),
	PMUCAL_PD_DESC(PD_YUVP, "blkpwr_yuvp", yuvp_cmu_init, yuvp_on, yuvp_save, yuvp_off, yuvp_status),
	PMUCAL_PD_DESC(PD_SDMA, "blkpwr_sdma", sdma_cmu_init, sdma_on, sdma_save, sdma_off, sdma_status),
	PMUCAL_PD_DESC(PD_UFD, "blkpwr_ufd", ufd_cmu_init, ufd_on, ufd_save, ufd_off, ufd_status),
	PMUCAL_PD_DESC(PD_RGBP, "blkpwr_rgbp", rgbp_cmu_init, rgbp_on, rgbp_save, rgbp_off, rgbp_status),
	PMUCAL_PD_DESC(PD_ICPU, "blkpwr_icpu", icpu_cmu_init, icpu_on, icpu_save, icpu_off, icpu_status),
	PMUCAL_PD_DESC(PD_DLFE, "blkpwr_dlfe", dlfe_cmu_init, dlfe_on, dlfe_save, dlfe_off, dlfe_status),
	PMUCAL_PD_DESC(PD_SNPU0, "blkpwr_snpu0", snpu0_cmu_init, snpu0_on, snpu0_save, snpu0_off, snpu0_status),
	PMUCAL_PD_DESC(PD_SNPU1, "blkpwr_snpu1", snpu1_cmu_init, snpu1_on, snpu1_save, snpu1_off, snpu1_status),
	PMUCAL_PD_DESC(PD_NPUMEM, "blkpwr_npumem", npumem_cmu_init, npumem_on, npumem_save, npumem_off, npumem_status),
	PMUCAL_PD_DESC(PD_UNPU, "blkpwr_unpu", unpu_cmu_init, unpu_on, unpu_save, unpu_off, unpu_status),
	PMUCAL_PD_DESC(PD_DOF, "blkpwr_dof", dof_cmu_init, dof_on, dof_save, dof_off, dof_status),
	PMUCAL_PD_DESC(PD_VDD_CAM, "blkpwr_vdd_cam", vdd_cam_cmu_init, vdd_cam_on, vdd_cam_save, vdd_cam_off, vdd_cam_status),
	PMUCAL_PD_DESC(PD_VDD_NPU, "blkpwr_vdd_npu", vdd_npu_cmu_init, vdd_npu_on, vdd_npu_save, vdd_npu_off, vdd_npu_status),
	PMUCAL_PD_DESC(PD_VDD_MM, "blkpwr_vdd_mm", vdd_mm_cmu_init, vdd_mm_on, vdd_mm_save, vdd_mm_off, vdd_mm_status),
	PMUCAL_PD_DESC(PD_G3DIFPO, "blkpwr_g3difpo", g3dcore_cmu_init, g3dcore_on, g3dcore_save, g3dcore_ifpo_off, g3dcore_status),
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#else


enum pmucal_local_pdnum {
	PD_MAX,
};

struct pmucal_pd pmucal_pd_list[] = {
};
unsigned int pmucal_pd_list_size = ARRAY_SIZE(pmucal_pd_list);
#endif
