// Seed: 2299795170
module module_0 ();
  union packed {
    logic id_1 = -1;
    logic id_2;
    logic id_3;
    logic id_4[-1 : -1  <  -1];
  } id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_14 = 32'd55,
    parameter id_5  = 32'd60,
    parameter id_7  = 32'd42,
    parameter id_8  = 32'd79
) (
    input supply0 id_0[1 'b0 : id_8],
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 _id_5,
    output tri id_6,
    input supply0 _id_7,
    input tri0 _id_8,
    output wor id_9,
    output logic id_10
);
  initial $unsigned(25);
  ;
  module_0 modCall_1 ();
  assign id_2 = 1;
  assign id_2 = -1;
  bit id_12;
  ;
  parameter id_13 = 1;
  always_ff begin : LABEL_0
    id_12 <= -id_4;
    id_10 <= id_7;
  end
  wire [id_7 : id_5] _id_14, id_15, id_16[-1 : id_14], id_17;
endmodule
