Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ykhodke/ChampSim/dpc3_traces/server_018.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3616653 heartbeat IPC: 2.76499 cumulative IPC: 2.76499 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7238452 heartbeat IPC: 2.76106 cumulative IPC: 2.76302 (Simulation time: 0 hr 7 min 7 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10713728 heartbeat IPC: 2.87747 cumulative IPC: 2.80015 (Simulation time: 0 hr 10 min 15 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14226225 heartbeat IPC: 2.84698 cumulative IPC: 2.81171 (Simulation time: 0 hr 13 min 38 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17844073 heartbeat IPC: 2.76408 cumulative IPC: 2.80205 (Simulation time: 0 hr 17 min 24 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17844073 (Simulation time: 0 hr 17 min 24 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35225897 heartbeat IPC: 0.575313 cumulative IPC: 0.575313 (Simulation time: 0 hr 21 min 52 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 52688611 heartbeat IPC: 0.572649 cumulative IPC: 0.573978 (Simulation time: 0 hr 25 min 53 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 70080793 heartbeat IPC: 0.574971 cumulative IPC: 0.574309 (Simulation time: 0 hr 29 min 34 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 87494940 heartbeat IPC: 0.574246 cumulative IPC: 0.574293 (Simulation time: 0 hr 31 min 26 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 104941298 heartbeat IPC: 0.573186 cumulative IPC: 0.574071 (Simulation time: 0 hr 32 min 9 sec) 
Finished CPU 0 instructions: 50000002 cycles: 87097227 cumulative IPC: 0.574071 (Simulation time: 0 hr 32 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.574071 instructions: 50000002 cycles: 87097227
L1D TOTAL     ACCESS:   18616113  HIT:   16398373  MISS:    2217740
L1D LOAD      ACCESS:    7043259  HIT:    6320702  MISS:     722557
L1D RFO       ACCESS:    5802745  HIT:    4850386  MISS:     952359
L1D PREFETCH  ACCESS:    5770109  HIT:    5227285  MISS:     542824
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7085003  ISSUED:    6882587  USEFUL:     203052  USELESS:     339862
L1D AVERAGE MISS LATENCY: 177.608 cycles
L1I TOTAL     ACCESS:   18668996  HIT:   15128011  MISS:    3540985
L1I LOAD      ACCESS:   10138232  HIT:   10093469  MISS:      44763
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8530764  HIT:    5034542  MISS:    3496222
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9125822  ISSUED:    9073714  USEFUL:    2750503  USELESS:     745611
L1I AVERAGE MISS LATENCY: 17.7447 cycles
L2C TOTAL     ACCESS:    8442501  HIT:    6578404  MISS:    1864097
L2C LOAD      ACCESS:     539996  HIT:     275326  MISS:     264670
L2C RFO       ACCESS:     951738  HIT:      19081  MISS:     932657
L2C PREFETCH  ACCESS:    5780713  HIT:    5117733  MISS:     662980
L2C WRITEBACK ACCESS:    1170054  HIT:    1166264  MISS:       3790
L2C PREFETCH  REQUESTED:    5182180  ISSUED:    5176304  USEFUL:      21620  USELESS:     642538
L2C AVERAGE MISS LATENCY: 215.981 cycles
LLC TOTAL     ACCESS:    4277512  HIT:    2823707  MISS:    1453805
LLC LOAD      ACCESS:     264622  HIT:     164468  MISS:     100154
LLC RFO       ACCESS:     932642  HIT:     136584  MISS:     796058
LLC PREFETCH  ACCESS:    1976604  HIT:    1421176  MISS:     555428
LLC WRITEBACK ACCESS:    1103644  HIT:    1101479  MISS:       2165
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      29602  USELESS:     525680
LLC AVERAGE MISS LATENCY: 285.461 cycles
Major fault: 0 Minor fault: 22445
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     409798  ROW_BUFFER_MISS:    1041567
 DBUS_CONGESTED:    1459794
 WQ ROW_BUFFER_HIT:     253545  ROW_BUFFER_MISS:     644399  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7114% MPKI: 0.47678 Average ROB Occupancy at Mispredict: 213.108

Branch types
NOT_BRANCH: 41740997 83.482%
BRANCH_DIRECT_JUMP: 458652 0.917304%
BRANCH_INDIRECT: 48282 0.096564%
BRANCH_CONDITIONAL: 5930880 11.8618%
BRANCH_DIRECT_CALL: 744230 1.48846%
BRANCH_INDIRECT_CALL: 166336 0.332672%
BRANCH_RETURN: 910589 1.82118%
BRANCH_OTHER: 0 0%

