$date
	Sat Oct 22 22:43:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#304621
b1011 !
1"
#304622
b1011 &
b1011 %
1$
#304623
0"
#304626
b100010 &
b100010 %
#304630
b10001 &
b10001 %
#304634
b110100 &
b110100 %
#304638
b11010 &
b11010 %
#304642
b1101 &
b1101 %
#304646
b101000 &
b101000 %
#304650
b10100 &
b10100 %
#304654
b1010 &
b1010 %
#304658
b101 &
b101 %
#304662
b10000 &
b10000 %
#304666
b1000 &
b1000 %
#304670
b100 &
b100 %
#304674
b10 &
b10 %
#304678
b1 &
1#
b1 %
#304682
b0 &
b0 %
0#
0$
#1263138
b10100 &
b10100 %
1$
b10100 !
1"
#1263139
0"
#1263142
b1010 &
b1010 %
#1263146
b101 &
b101 %
#1263150
b10000 &
b10000 %
#1263154
b1000 &
b1000 %
#1263158
b100 &
b100 %
#1263162
b10 &
b10 %
#1263166
b1 &
1#
b1 %
#1263170
b0 &
b0 %
0#
0$
#2324191
b101 !
1"
#2324194
b101 &
b101 %
1$
#2324195
0"
#2324198
b10000 &
b10000 %
#2324202
b1000 &
b1000 %
#2324206
b100 &
b100 %
#2324210
b10 &
b10 %
#2324214
b1 &
1#
b1 %
#2324218
b0 &
b0 %
0#
0$
#4500012
