ps_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/ps_design/ip/ps_design_processing_system7_0_0/sim/ps_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../XC7Z020_201_ES_GPIO_MIO.srcs/sources_1/bd/ps_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_201_ES_GPIO_MIO.srcs/sources_1/bd/ps_design/ipshared/2527/hdl"
ps_design.v,verilog,xil_defaultlib,../../../bd/ps_design/hdl/ps_design.v,incdir="$ref_dir/../../../../XC7Z020_201_ES_GPIO_MIO.srcs/sources_1/bd/ps_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_201_ES_GPIO_MIO.srcs/sources_1/bd/ps_design/ipshared/2527/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
