Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:58:12 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.541        0.000                      0                 3232        0.098        0.000                      0                 3232        4.500        0.000                       0                  1497  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.541        0.000                      0                 3232        0.098        0.000                      0                 3232        4.500        0.000                       0                  1497  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.580ns (20.584%)  route 2.238ns (79.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=20, routed)          1.683     3.112    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.236 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.555     3.791    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.580ns (19.188%)  route 2.443ns (80.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X24Y44         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.613     3.042    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X21Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.166 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_20/O
                         net (fo=2, routed)           0.830     3.996    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_3[20]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -5.342     5.547    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.580ns (20.703%)  route 2.222ns (79.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X41Y36         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=20, routed)          1.683     3.112    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.236 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.539     3.775    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.642ns (22.426%)  route 2.221ns (77.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X38Y36         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.702     3.193    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.124     3.317 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_35/O
                         net (fo=1, routed)           0.519     3.836    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_3[5]
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.474     5.415    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.642ns (23.318%)  route 2.111ns (76.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X22Y42         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=20, routed)          1.382     2.873    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X21Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.997 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.729     3.726    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.580ns (19.861%)  route 2.340ns (80.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X24Y44         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.456     2.885    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X22Y40         LUT3 (Prop_lut3_I1_O)        0.124     3.009 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_25/O
                         net (fo=2, routed)           0.884     3.893    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_3[15]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -5.342     5.547    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.642ns (23.047%)  route 2.144ns (76.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X38Y36         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.457     2.948    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X35Y31         LUT3 (Prop_lut3_I1_O)        0.124     3.072 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_38/O
                         net (fo=1, routed)           0.687     3.759    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_3[2]
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -5.474     5.415    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.580ns (20.955%)  route 2.188ns (79.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X24Y44         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.810     3.239    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X20Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.363 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_35/O
                         net (fo=1, routed)           0.378     3.741    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_3[5]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.474     5.415    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.580ns (21.027%)  route 2.178ns (78.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X24Y44         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.802     3.231    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X20Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.355 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_34/O
                         net (fo=1, routed)           0.377     3.731    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_3[6]
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X1Y14          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.474     5.415    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.642ns (23.337%)  route 2.109ns (76.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.973     0.973    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X38Y36         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.581     3.072    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X35Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.196 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_29/O
                         net (fo=1, routed)           0.528     3.724    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_3[11]
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.924    10.924    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y12          DSP48E1                                      r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -5.474     5.415    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  1.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mul1_reg_267_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X27Y48         FDRE                                         r  bd_0_i/hls_inst/U0/mul1_reg_267_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mul1_reg_267_reg[25]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[31]_1[25]
    SLICE_X26Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1[25]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1[25]
    SLICE_X26Y48         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/ap_clk
    SLICE_X26Y48         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X26Y48         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w12_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub1078_reg_112_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y49         FDRE                                         r  bd_0_i/hls_inst/U0/w12_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w12_reg[29]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/w12[29]
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/sub1078_reg_112[29]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/sub1078_reg_112[29]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/U0/sub1078_reg_112_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y49         FDRE                                         r  bd_0_i/hls_inst/U0/sub1078_reg_112_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub1078_reg_112_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w11_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub107_reg_122_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y46         FDRE                                         r  bd_0_i/hls_inst/U0/w11_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w11_reg[25]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/U0/w11[25]
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.650 r  bd_0_i/hls_inst/U0/sub107_reg_122[25]_i_1/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/U0/p_1_in__0[25]
    SLICE_X46Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub107_reg_122_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X46Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub107_reg_122_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub107_reg_122_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sub1078_reg_112_pp0_iter2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X31Y36         FDRE                                         r  bd_0_i/hls_inst/U0/sub1078_reg_112_pp0_iter2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sub1078_reg_112_pp0_iter2_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[31]_1[2]
    SLICE_X30Y36         LUT5 (Prop_lut5_I4_O)        0.045     0.652 r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.652    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1[2]_i_1__0_n_0
    SLICE_X30Y36         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/ap_clk
    SLICE_X30Y36         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/din1_buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sub107_reg_122_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/w11_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y39         FDRE                                         r  bd_0_i/hls_inst/U0/sub107_reg_122_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sub107_reg_122_reg[13]/Q
                         net (fo=3, routed)           0.064     0.615    bd_0_i/hls_inst/U0/sub107_reg_122[13]
    SLICE_X42Y39         FDRE                                         r  bd_0_i/hls_inst/U0/w11_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y39         FDRE                                         r  bd_0_i/hls_inst/U0/w11_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/U0/w11_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/sub107_reg_122_pp0_iter2_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub1078_reg_112_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y40         FDRE                                         r  bd_0_i/hls_inst/U0/sub107_reg_122_pp0_iter2_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/sub107_reg_122_pp0_iter2_reg_reg[14]/Q
                         net (fo=2, routed)           0.065     0.616    bd_0_i/hls_inst/U0/sub107_reg_122_pp0_iter2_reg[14]
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.661 r  bd_0_i/hls_inst/U0/sub1078_reg_112[14]_i_1/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/U0/sub1078_reg_112[14]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  bd_0_i/hls_inst/U0/sub1078_reg_112_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X42Y40         FDRE                                         r  bd_0_i/hls_inst/U0/sub1078_reg_112_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub1078_reg_112_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w01_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub24_reg_79_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X39Y46         FDRE                                         r  bd_0_i/hls_inst/U0/w01_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w01_reg[30]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/U0/w01[30]
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.676 r  bd_0_i/hls_inst/U0/sub24_reg_79[30]_i_1/O
                         net (fo=1, routed)           0.000     0.676    bd_0_i/hls_inst/U0/sub24_reg_79[30]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_79_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_79_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/sub24_reg_79_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w02_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub245_reg_101_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y48         FDRE                                         r  bd_0_i/hls_inst/U0/w02_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w02_reg[23]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/w02[23]
    SLICE_X46Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/sub245_reg_101[23]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/sub245_reg_101[23]_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_101_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X46Y48         FDRE                                         r  bd_0_i/hls_inst/U0/sub245_reg_101_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/sub245_reg_101_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/w01_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub24_reg_79_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X39Y46         FDRE                                         r  bd_0_i/hls_inst/U0/w01_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/w01_reg[25]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/w01[25]
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/sub24_reg_79[25]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/sub24_reg_79[25]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_79_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y46         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_79_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/sub24_reg_79_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/B_V_data_1_payload_A_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/ap_clk
    SLICE_X25Y38         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/B_V_data_1_payload_A_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/B_V_data_1_payload_A_reg[20]/Q
                         net (fo=1, routed)           0.058     0.610    bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/B_V_data_1_payload_A[20]
    SLICE_X24Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.655 r  bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/din0_buf1[20]_i_1__1/O
                         net (fo=1, routed)           0.000     0.655    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/D[20]
    SLICE_X24Y38         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1500, unset)         0.432     0.432    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/ap_clk
    SLICE_X24Y38         FDRE                                         r  bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[20]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X1Y14   bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U1/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y15   bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U3/axi_butterworth_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y12   bd_0_i/hls_inst/U0/faddfsub_32ns_32ns_32_5_full_dsp_1_U2/axi_butterworth_ap_faddfsub_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y37  bd_0_i/hls_inst/U0/add1_reg_314_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y37  bd_0_i/hls_inst/U0/add1_reg_314_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y43  bd_0_i/hls_inst/U0/add1_reg_314_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y43  bd_0_i/hls_inst/U0/add1_reg_314_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y37  bd_0_i/hls_inst/U0/add1_reg_314_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y37  bd_0_i/hls_inst/U0/add1_reg_314_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y39  bd_0_i/hls_inst/U0/add1_reg_314_reg[13]/C



