<dec f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.h' l='46' type='void llvm::RISCVInstrInfo::loadRegFromStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::Register DstReg, int FrameIndex, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1023' c='_ZNK4llvm15TargetInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_1912192703'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='169' ll='201' type='void llvm::RISCVInstrInfo::loadRegFromStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::Register DstReg, int FI, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
