entity fdj_b_l_scanpath is
   port (
      ck      : in      bit;
      vdd     : in      bit;
      vss     : in      bit;
      word_in : in      bit_vector(7 downto 0);
      reset   : in      bit;
      error_f : out     bit;
      data    : out     bit_vector(7 downto 0);
      address : out     bit_vector(7 downto 0);
      scanin  : in      bit;
      test    : in      bit;
      scanout : out     bit
 );
end fdj_b_l_scanpath;

architecture structural of fdj_b_l_scanpath is
Component inv_x4
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x8
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2ao222_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x4
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff2_x4
   port (
      ck  : in      bit;
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal fsm_a_a_cs          : bit_vector( 4 downto 0);
signal fsm_b_b_cs          : bit_vector( 4 downto 0);
signal fsm_c_c_cs          : bit_vector( 4 downto 0);
signal fsm_d_d_cs          : bit_vector( 4 downto 0);
signal fsm_e_e_cs          : bit_vector( 4 downto 0);
signal fsm_f_f_cs          : bit_vector( 4 downto 0);
signal fsm_g_g_cs          : bit_vector( 4 downto 0);
signal fsm_h_h_cs          : bit_vector( 4 downto 0);
signal mbk_buf_not_word_in : bit_vector( 0 downto 0);
signal not_fsm_a_a_cs      : bit_vector( 4 downto 0);
signal not_fsm_b_b_cs      : bit_vector( 4 downto 0);
signal not_fsm_c_c_cs      : bit_vector( 4 downto 0);
signal not_fsm_d_d_cs      : bit_vector( 4 downto 0);
signal not_fsm_e_e_cs      : bit_vector( 4 downto 0);
signal not_fsm_f_f_cs      : bit_vector( 4 downto 0);
signal not_fsm_g_g_cs      : bit_vector( 4 downto 0);
signal not_fsm_h_h_cs      : bit_vector( 4 downto 0);
signal not_word_in         : bit_vector( 7 downto 0);
signal on12_x1_sig         : bit;
signal on12_x1_4_sig       : bit;
signal on12_x1_3_sig       : bit;
signal on12_x1_2_sig       : bit;
signal oa2ao222_x2_sig     : bit;
signal oa2ao222_x2_4_sig   : bit;
signal oa2ao222_x2_3_sig   : bit;
signal oa2ao222_x2_2_sig   : bit;
signal oa2a2a23_x2_sig     : bit;
signal oa2a2a23_x2_2_sig   : bit;
signal oa2a22_x2_sig       : bit;
signal oa2a22_x2_2_sig     : bit;
signal oa22_x2_sig         : bit;
signal oa22_x2_9_sig       : bit;
signal oa22_x2_8_sig       : bit;
signal oa22_x2_7_sig       : bit;
signal oa22_x2_6_sig       : bit;
signal oa22_x2_5_sig       : bit;
signal oa22_x2_4_sig       : bit;
signal oa22_x2_3_sig       : bit;
signal oa22_x2_2_sig       : bit;
signal oa22_x2_11_sig      : bit;
signal oa22_x2_10_sig      : bit;
signal o4_x2_sig           : bit;
signal o4_x2_2_sig         : bit;
signal o3_x2_sig           : bit;
signal o3_x2_9_sig         : bit;
signal o3_x2_8_sig         : bit;
signal o3_x2_7_sig         : bit;
signal o3_x2_6_sig         : bit;
signal o3_x2_5_sig         : bit;
signal o3_x2_4_sig         : bit;
signal o3_x2_3_sig         : bit;
signal o3_x2_2_sig         : bit;
signal o3_x2_12_sig        : bit;
signal o3_x2_11_sig        : bit;
signal o3_x2_10_sig        : bit;
signal o2_x2_sig           : bit;
signal o2_x2_9_sig         : bit;
signal o2_x2_8_sig         : bit;
signal o2_x2_7_sig         : bit;
signal o2_x2_6_sig         : bit;
signal o2_x2_5_sig         : bit;
signal o2_x2_4_sig         : bit;
signal o2_x2_3_sig         : bit;
signal o2_x2_2_sig         : bit;
signal o2_x2_14_sig        : bit;
signal o2_x2_13_sig        : bit;
signal o2_x2_12_sig        : bit;
signal o2_x2_11_sig        : bit;
signal o2_x2_10_sig        : bit;
signal not_reset           : bit;
signal not_aux98           : bit;
signal not_aux97           : bit;
signal not_aux96           : bit;
signal not_aux95           : bit;
signal not_aux94           : bit;
signal not_aux93           : bit;
signal not_aux92           : bit;
signal not_aux91           : bit;
signal not_aux90           : bit;
signal not_aux9            : bit;
signal not_aux88           : bit;
signal not_aux87           : bit;
signal not_aux86           : bit;
signal not_aux85           : bit;
signal not_aux84           : bit;
signal not_aux83           : bit;
signal not_aux82           : bit;
signal not_aux80           : bit;
signal not_aux8            : bit;
signal not_aux77           : bit;
signal not_aux76           : bit;
signal not_aux74           : bit;
signal not_aux73           : bit;
signal not_aux72           : bit;
signal not_aux71           : bit;
signal not_aux70           : bit;
signal not_aux67           : bit;
signal not_aux66           : bit;
signal not_aux65           : bit;
signal not_aux64           : bit;
signal not_aux62           : bit;
signal not_aux60           : bit;
signal not_aux6            : bit;
signal not_aux58           : bit;
signal not_aux57           : bit;
signal not_aux56           : bit;
signal not_aux53           : bit;
signal not_aux52           : bit;
signal not_aux51           : bit;
signal not_aux5            : bit;
signal not_aux49           : bit;
signal not_aux48           : bit;
signal not_aux46           : bit;
signal not_aux45           : bit;
signal not_aux43           : bit;
signal not_aux42           : bit;
signal not_aux41           : bit;
signal not_aux4            : bit;
signal not_aux37           : bit;
signal not_aux36           : bit;
signal not_aux35           : bit;
signal not_aux34           : bit;
signal not_aux30           : bit;
signal not_aux3            : bit;
signal not_aux29           : bit;
signal not_aux27           : bit;
signal not_aux22           : bit;
signal not_aux21           : bit;
signal not_aux2            : bit;
signal not_aux19           : bit;
signal not_aux18           : bit;
signal not_aux15           : bit;
signal not_aux14           : bit;
signal not_aux13           : bit;
signal not_aux10           : bit;
signal not_aux1            : bit;
signal noa2ao222_x1_sig    : bit;
signal noa22_x1_sig        : bit;
signal noa22_x1_8_sig      : bit;
signal noa22_x1_7_sig      : bit;
signal noa22_x1_6_sig      : bit;
signal noa22_x1_5_sig      : bit;
signal noa22_x1_4_sig      : bit;
signal noa22_x1_3_sig      : bit;
signal noa22_x1_2_sig      : bit;
signal no4_x1_sig          : bit;
signal no4_x1_9_sig        : bit;
signal no4_x1_8_sig        : bit;
signal no4_x1_7_sig        : bit;
signal no4_x1_6_sig        : bit;
signal no4_x1_5_sig        : bit;
signal no4_x1_4_sig        : bit;
signal no4_x1_3_sig        : bit;
signal no4_x1_2_sig        : bit;
signal no4_x1_11_sig       : bit;
signal no4_x1_10_sig       : bit;
signal no3_x1_sig          : bit;
signal no3_x1_9_sig        : bit;
signal no3_x1_8_sig        : bit;
signal no3_x1_7_sig        : bit;
signal no3_x1_6_sig        : bit;
signal no3_x1_5_sig        : bit;
signal no3_x1_4_sig        : bit;
signal no3_x1_3_sig        : bit;
signal no3_x1_2_sig        : bit;
signal no3_x1_25_sig       : bit;
signal no3_x1_24_sig       : bit;
signal no3_x1_23_sig       : bit;
signal no3_x1_22_sig       : bit;
signal no3_x1_21_sig       : bit;
signal no3_x1_20_sig       : bit;
signal no3_x1_19_sig       : bit;
signal no3_x1_18_sig       : bit;
signal no3_x1_17_sig       : bit;
signal no3_x1_16_sig       : bit;
signal no3_x1_15_sig       : bit;
signal no3_x1_14_sig       : bit;
signal no3_x1_13_sig       : bit;
signal no3_x1_12_sig       : bit;
signal no3_x1_11_sig       : bit;
signal no3_x1_10_sig       : bit;
signal no2_x1_sig          : bit;
signal no2_x1_9_sig        : bit;
signal no2_x1_8_sig        : bit;
signal no2_x1_7_sig        : bit;
signal no2_x1_6_sig        : bit;
signal no2_x1_5_sig        : bit;
signal no2_x1_4_sig        : bit;
signal no2_x1_42_sig       : bit;
signal no2_x1_41_sig       : bit;
signal no2_x1_40_sig       : bit;
signal no2_x1_3_sig        : bit;
signal no2_x1_39_sig       : bit;
signal no2_x1_38_sig       : bit;
signal no2_x1_37_sig       : bit;
signal no2_x1_36_sig       : bit;
signal no2_x1_35_sig       : bit;
signal no2_x1_34_sig       : bit;
signal no2_x1_33_sig       : bit;
signal no2_x1_32_sig       : bit;
signal no2_x1_31_sig       : bit;
signal no2_x1_30_sig       : bit;
signal no2_x1_2_sig        : bit;
signal no2_x1_29_sig       : bit;
signal no2_x1_28_sig       : bit;
signal no2_x1_27_sig       : bit;
signal no2_x1_26_sig       : bit;
signal no2_x1_25_sig       : bit;
signal no2_x1_24_sig       : bit;
signal no2_x1_23_sig       : bit;
signal no2_x1_22_sig       : bit;
signal no2_x1_21_sig       : bit;
signal no2_x1_20_sig       : bit;
signal no2_x1_19_sig       : bit;
signal no2_x1_18_sig       : bit;
signal no2_x1_17_sig       : bit;
signal no2_x1_16_sig       : bit;
signal no2_x1_15_sig       : bit;
signal no2_x1_14_sig       : bit;
signal no2_x1_13_sig       : bit;
signal no2_x1_12_sig       : bit;
signal no2_x1_11_sig       : bit;
signal no2_x1_10_sig       : bit;
signal nao2o22_x1_sig      : bit;
signal nao2o22_x1_9_sig    : bit;
signal nao2o22_x1_8_sig    : bit;
signal nao2o22_x1_7_sig    : bit;
signal nao2o22_x1_6_sig    : bit;
signal nao2o22_x1_5_sig    : bit;
signal nao2o22_x1_4_sig    : bit;
signal nao2o22_x1_3_sig    : bit;
signal nao2o22_x1_2_sig    : bit;
signal nao22_x1_sig        : bit;
signal nao22_x1_8_sig      : bit;
signal nao22_x1_7_sig      : bit;
signal nao22_x1_6_sig      : bit;
signal nao22_x1_5_sig      : bit;
signal nao22_x1_4_sig      : bit;
signal nao22_x1_3_sig      : bit;
signal nao22_x1_2_sig      : bit;
signal na4_x1_sig          : bit;
signal na4_x1_9_sig        : bit;
signal na4_x1_8_sig        : bit;
signal na4_x1_7_sig        : bit;
signal na4_x1_6_sig        : bit;
signal na4_x1_5_sig        : bit;
signal na4_x1_4_sig        : bit;
signal na4_x1_3_sig        : bit;
signal na4_x1_2_sig        : bit;
signal na4_x1_19_sig       : bit;
signal na4_x1_18_sig       : bit;
signal na4_x1_17_sig       : bit;
signal na4_x1_16_sig       : bit;
signal na4_x1_15_sig       : bit;
signal na4_x1_14_sig       : bit;
signal na4_x1_13_sig       : bit;
signal na4_x1_12_sig       : bit;
signal na4_x1_11_sig       : bit;
signal na4_x1_10_sig       : bit;
signal na3_x1_sig          : bit;
signal na3_x1_9_sig        : bit;
signal na3_x1_8_sig        : bit;
signal na3_x1_7_sig        : bit;
signal na3_x1_6_sig        : bit;
signal na3_x1_5_sig        : bit;
signal na3_x1_4_sig        : bit;
signal na3_x1_3_sig        : bit;
signal na3_x1_2_sig        : bit;
signal na3_x1_22_sig       : bit;
signal na3_x1_21_sig       : bit;
signal na3_x1_20_sig       : bit;
signal na3_x1_19_sig       : bit;
signal na3_x1_18_sig       : bit;
signal na3_x1_17_sig       : bit;
signal na3_x1_16_sig       : bit;
signal na3_x1_15_sig       : bit;
signal na3_x1_14_sig       : bit;
signal na3_x1_13_sig       : bit;
signal na3_x1_12_sig       : bit;
signal na3_x1_11_sig       : bit;
signal na3_x1_10_sig       : bit;
signal na2_x1_sig          : bit;
signal na2_x1_9_sig        : bit;
signal na2_x1_8_sig        : bit;
signal na2_x1_7_sig        : bit;
signal na2_x1_6_sig        : bit;
signal na2_x1_5_sig        : bit;
signal na2_x1_4_sig        : bit;
signal na2_x1_3_sig        : bit;
signal na2_x1_38_sig       : bit;
signal na2_x1_37_sig       : bit;
signal na2_x1_36_sig       : bit;
signal na2_x1_35_sig       : bit;
signal na2_x1_34_sig       : bit;
signal na2_x1_33_sig       : bit;
signal na2_x1_32_sig       : bit;
signal na2_x1_31_sig       : bit;
signal na2_x1_30_sig       : bit;
signal na2_x1_2_sig        : bit;
signal na2_x1_29_sig       : bit;
signal na2_x1_28_sig       : bit;
signal na2_x1_27_sig       : bit;
signal na2_x1_26_sig       : bit;
signal na2_x1_25_sig       : bit;
signal na2_x1_24_sig       : bit;
signal na2_x1_23_sig       : bit;
signal na2_x1_22_sig       : bit;
signal na2_x1_21_sig       : bit;
signal na2_x1_20_sig       : bit;
signal na2_x1_19_sig       : bit;
signal na2_x1_18_sig       : bit;
signal na2_x1_17_sig       : bit;
signal na2_x1_16_sig       : bit;
signal na2_x1_15_sig       : bit;
signal na2_x1_14_sig       : bit;
signal na2_x1_13_sig       : bit;
signal na2_x1_12_sig       : bit;
signal na2_x1_11_sig       : bit;
signal na2_x1_10_sig       : bit;
signal mbk_buf_not_aux21   : bit;
signal mbk_buf_not_aux19   : bit;
signal mbk_buf_not_aux18   : bit;
signal mbk_buf_aux22       : bit;
signal mbk_buf_aux19       : bit;
signal inv_x2_sig          : bit;
signal inv_x2_9_sig        : bit;
signal inv_x2_8_sig        : bit;
signal inv_x2_7_sig        : bit;
signal inv_x2_6_sig        : bit;
signal inv_x2_5_sig        : bit;
signal inv_x2_4_sig        : bit;
signal inv_x2_3_sig        : bit;
signal inv_x2_2_sig        : bit;
signal inv_x2_11_sig       : bit;
signal inv_x2_10_sig       : bit;
signal aux89               : bit;
signal aux86               : bit;
signal aux85               : bit;
signal aux81               : bit;
signal aux79               : bit;
signal aux78               : bit;
signal aux76               : bit;
signal aux75               : bit;
signal aux68               : bit;
signal aux63               : bit;
signal aux61               : bit;
signal aux55               : bit;
signal aux54               : bit;
signal aux50               : bit;
signal aux34               : bit;
signal aux31               : bit;
signal aux23               : bit;
signal aux22               : bit;
signal aux19               : bit;
signal aux13               : bit;
signal aux10               : bit;
signal ao22_x2_sig         : bit;
signal ao22_x2_6_sig       : bit;
signal ao22_x2_5_sig       : bit;
signal ao22_x2_4_sig       : bit;
signal ao22_x2_3_sig       : bit;
signal ao22_x2_2_sig       : bit;
signal an12_x1_sig         : bit;
signal an12_x1_2_sig       : bit;
signal a4_x2_sig           : bit;
signal a4_x2_6_sig         : bit;
signal a4_x2_5_sig         : bit;
signal a4_x2_4_sig         : bit;
signal a4_x2_3_sig         : bit;
signal a4_x2_2_sig         : bit;
signal a3_x2_sig           : bit;
signal a3_x2_9_sig         : bit;
signal a3_x2_8_sig         : bit;
signal a3_x2_7_sig         : bit;
signal a3_x2_6_sig         : bit;
signal a3_x2_5_sig         : bit;
signal a3_x2_4_sig         : bit;
signal a3_x2_3_sig         : bit;
signal a3_x2_2_sig         : bit;
signal a3_x2_14_sig        : bit;
signal a3_x2_13_sig        : bit;
signal a3_x2_12_sig        : bit;
signal a3_x2_11_sig        : bit;
signal a3_x2_10_sig        : bit;
signal a2_x2_sig           : bit;
signal a2_x2_9_sig         : bit;
signal a2_x2_8_sig         : bit;
signal a2_x2_7_sig         : bit;
signal a2_x2_6_sig         : bit;
signal a2_x2_5_sig         : bit;
signal a2_x2_4_sig         : bit;
signal a2_x2_3_sig         : bit;
signal a2_x2_2_sig         : bit;
signal a2_x2_16_sig        : bit;
signal a2_x2_15_sig        : bit;
signal a2_x2_14_sig        : bit;
signal a2_x2_13_sig        : bit;
signal a2_x2_12_sig        : bit;
signal a2_x2_11_sig        : bit;
signal a2_x2_10_sig        : bit;

begin

not_aux4_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(3),
      nq  => not_aux4,
      vdd => vdd,
      vss => vss
   );

not_aux73_ins : a2_x2
   port map (
      i0  => not_fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(2),
      q   => not_aux73,
      vdd => vdd,
      vss => vss
   );

not_aux1_ins : o3_x2
   port map (
      i0  => fsm_a_a_cs(1),
      i1  => fsm_a_a_cs(2),
      i2  => fsm_a_a_cs(3),
      q   => not_aux1,
      vdd => vdd,
      vss => vss
   );

not_aux72_ins : o2_x2
   port map (
      i0  => not_aux71,
      i1  => not_fsm_h_h_cs(1),
      q   => not_aux72,
      vdd => vdd,
      vss => vss
   );

not_aux97_ins : na2_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => fsm_h_h_cs(0),
      nq  => not_aux97,
      vdd => vdd,
      vss => vss
   );

not_aux71_ins : o2_x2
   port map (
      i0  => reset,
      i1  => fsm_h_h_cs(2),
      q   => not_aux71,
      vdd => vdd,
      vss => vss
   );

not_aux70_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => not_fsm_h_h_cs(4),
      q   => not_aux70,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_4_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(4),
      nq  => not_fsm_h_h_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux96_ins : o2_x2
   port map (
      i0  => not_aux95,
      i1  => not_fsm_h_h_cs(0),
      q   => not_aux96,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_0_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(0),
      nq  => not_fsm_h_h_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_3_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(3),
      nq  => not_fsm_h_h_cs(3),
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : o2_x2
   port map (
      i0  => not_word_in(7),
      i1  => not_fsm_h_h_cs(1),
      q   => not_aux95,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_1_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(1),
      nq  => not_fsm_h_h_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux94_ins : o3_x2
   port map (
      i0  => reset,
      i1  => fsm_g_g_cs(2),
      i2  => not_fsm_g_g_cs(1),
      q   => not_aux94,
      vdd => vdd,
      vss => vss
   );

not_aux66_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux65,
      q   => not_aux66,
      vdd => vdd,
      vss => vss
   );

not_aux65_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => not_fsm_g_g_cs(0),
      q   => not_aux65,
      vdd => vdd,
      vss => vss
   );

not_aux67_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_fsm_g_g_cs(4),
      q   => not_aux67,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_1_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(1),
      nq  => not_fsm_g_g_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_4_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(4),
      nq  => not_fsm_g_g_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_2_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(2),
      nq  => not_fsm_g_g_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux64_ins : a2_x2
   port map (
      i0  => not_fsm_g_g_cs(0),
      i1  => not_fsm_g_g_cs(3),
      q   => not_aux64,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_3_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(3),
      nq  => not_fsm_g_g_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_0_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(0),
      nq  => not_fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux93_ins : o2_x2
   port map (
      i0  => not_aux62,
      i1  => fsm_f_f_cs(2),
      q   => not_aux93,
      vdd => vdd,
      vss => vss
   );

not_aux6_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => not_fsm_f_f_cs(3),
      q   => not_aux6,
      vdd => vdd,
      vss => vss
   );

not_aux62_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_fsm_f_f_cs(1),
      q   => not_aux62,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_2_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(2),
      nq  => not_fsm_f_f_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux3_ins : a2_x2
   port map (
      i0  => not_fsm_f_f_cs(1),
      i1  => not_fsm_f_f_cs(3),
      q   => not_aux3,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_1_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(1),
      nq  => not_fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux60_ins : o3_x2
   port map (
      i0  => not_word_in(5),
      i1  => fsm_f_f_cs(3),
      i2  => not_fsm_f_f_cs(4),
      q   => not_aux60,
      vdd => vdd,
      vss => vss
   );

not_aux92_ins : o2_x2
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => fsm_f_f_cs(4),
      q   => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_0_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(0),
      nq  => not_fsm_f_f_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_4_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(4),
      nq  => not_fsm_f_f_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_3_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(3),
      nq  => not_fsm_f_f_cs(3),
      vdd => vdd,
      vss => vss
   );

not_aux58_ins : o2_x2
   port map (
      i0  => not_aux57,
      i1  => not_fsm_e_e_cs(1),
      q   => not_aux58,
      vdd => vdd,
      vss => vss
   );

not_aux91_ins : a2_x2
   port map (
      i0  => not_fsm_e_e_cs(0),
      i1  => not_fsm_e_e_cs(3),
      q   => not_aux91,
      vdd => vdd,
      vss => vss
   );

not_aux57_ins : o2_x2
   port map (
      i0  => reset,
      i1  => fsm_e_e_cs(2),
      q   => not_aux57,
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => fsm_e_e_cs(3),
      q   => not_aux90,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : a2_x2
   port map (
      i0  => not_fsm_e_e_cs(1),
      i1  => not_fsm_e_e_cs(2),
      q   => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_4_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(4),
      nq  => not_fsm_e_e_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux56_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => not_fsm_e_e_cs(1),
      q   => not_aux56,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_2_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(2),
      nq  => not_fsm_e_e_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_3_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(3),
      nq  => not_fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

not_aux88_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => fsm_e_e_cs(1),
      nq  => not_aux88,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_1_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(1),
      nq  => not_fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_0_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(0),
      nq  => not_fsm_e_e_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux87_ins : a2_x2
   port map (
      i0  => not_fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(0),
      q   => not_aux87,
      vdd => vdd,
      vss => vss
   );

not_aux53_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_fsm_d_d_cs(0),
      q   => not_aux53,
      vdd => vdd,
      vss => vss
   );

not_aux86_ins : inv_x2
   port map (
      i   => aux86,
      nq  => not_aux86,
      vdd => vdd,
      vss => vss
   );

not_aux85_ins : inv_x2
   port map (
      i   => aux85,
      nq  => not_aux85,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_4_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(4),
      nq  => not_fsm_d_d_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux98_ins : na2_x1
   port map (
      i0  => word_in(6),
      i1  => word_in(1),
      nq  => not_aux98,
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : a2_x2
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => not_fsm_d_d_cs(2),
      q   => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_3_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(3),
      nq  => not_fsm_d_d_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_0_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(0),
      nq  => not_fsm_d_d_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_2_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(2),
      nq  => not_fsm_d_d_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_1_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(1),
      nq  => not_fsm_d_d_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux52_ins : o2_x2
   port map (
      i0  => not_word_in(5),
      i1  => not_aux49,
      q   => not_aux52,
      vdd => vdd,
      vss => vss
   );

not_aux48_ins : o3_x2
   port map (
      i0  => reset,
      i1  => fsm_c_c_cs(2),
      i2  => not_fsm_c_c_cs(1),
      q   => not_aux48,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : o2_x2
   port map (
      i0  => word_in(4),
      i1  => not_word_in(7),
      q   => not_aux49,
      vdd => vdd,
      vss => vss
   );

not_aux84_ins : o3_x2
   port map (
      i0  => not_fsm_c_c_cs(0),
      i1  => fsm_c_c_cs(2),
      i2  => not_fsm_c_c_cs(1),
      q   => not_aux84,
      vdd => vdd,
      vss => vss
   );

not_aux43_ins : na2_x1
   port map (
      i0  => not_reset,
      i1  => fsm_c_c_cs(4),
      nq  => not_aux43,
      vdd => vdd,
      vss => vss
   );

not_aux45_ins : o3_x2
   port map (
      i0  => not_word_in(5),
      i1  => word_in(7),
      i2  => not_word_in(4),
      q   => not_aux45,
      vdd => vdd,
      vss => vss
   );

not_aux46_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_word_in(1),
      q   => not_aux46,
      vdd => vdd,
      vss => vss
   );

not_aux83_ins : a2_x2
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(1),
      q   => not_aux83,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_3_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(3),
      nq  => not_fsm_c_c_cs(3),
      vdd => vdd,
      vss => vss
   );

not_aux42_ins : o2_x2
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => not_fsm_c_c_cs(1),
      q   => not_aux42,
      vdd => vdd,
      vss => vss
   );

not_aux82_ins : na2_x1
   port map (
      i0  => word_in(5),
      i1  => word_in(7),
      nq  => not_aux82,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_0_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(0),
      nq  => not_fsm_c_c_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_4_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(4),
      nq  => not_fsm_c_c_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_2_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(2),
      nq  => not_fsm_c_c_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_1_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(1),
      nq  => not_fsm_c_c_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux5_ins : a2_x2
   port map (
      i0  => fsm_b_b_cs(4),
      i1  => not_fsm_b_b_cs(3),
      q   => not_aux5,
      vdd => vdd,
      vss => vss
   );

not_aux80_ins : a3_x2
   port map (
      i0  => not_fsm_b_b_cs(0),
      i1  => not_fsm_b_b_cs(3),
      i2  => not_fsm_b_b_cs(4),
      q   => not_aux80,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => not_fsm_b_b_cs(4),
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => word_in(1),
      i1  => fsm_b_b_cs(4),
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux41_ins : o3_x2
   port map (
      i0  => not_aux37,
      i1  => no2_x1_2_sig,
      i2  => no2_x1_sig,
      q   => not_aux41,
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : o2_x2
   port map (
      i0  => reset,
      i1  => fsm_b_b_cs(3),
      q   => not_aux37,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_1_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(1),
      nq  => not_fsm_b_b_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux36_ins : a2_x2
   port map (
      i0  => not_fsm_b_b_cs(3),
      i1  => not_fsm_b_b_cs(4),
      q   => not_aux36,
      vdd => vdd,
      vss => vss
   );

not_aux35_ins : o2_x2
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(3),
      q   => not_aux35,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_3_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(3),
      nq  => not_fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_2_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(2),
      nq  => not_fsm_b_b_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_0_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(0),
      nq  => not_fsm_b_b_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_4_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(4),
      nq  => not_fsm_b_b_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : a2_x2
   port map (
      i0  => not_aux76,
      i1  => not_fsm_a_a_cs(3),
      q   => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_aux34_ins : inv_x2
   port map (
      i   => aux34,
      nq  => not_aux34,
      vdd => vdd,
      vss => vss
   );

not_aux29_ins : o3_x2
   port map (
      i0  => word_in(7),
      i1  => not_aux27,
      i2  => not_word_in(4),
      q   => not_aux29,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => mbk_buf_not_word_in(0),
      i1  => word_in(2),
      i2  => word_in(6),
      i3  => word_in(1),
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux27_ins : on12_x1
   port map (
      i0  => a4_x2_sig,
      i1  => not_word_in(3),
      q   => not_aux27,
      vdd => vdd,
      vss => vss
   );

not_aux30_ins : a2_x2
   port map (
      i0  => not_aux14,
      i1  => not_fsm_a_a_cs(4),
      q   => not_aux30,
      vdd => vdd,
      vss => vss
   );

not_aux76_ins : inv_x2
   port map (
      i   => aux76,
      nq  => not_aux76,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_0_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(0),
      nq  => not_fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux74_ins : o2_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => not_fsm_a_a_cs(1),
      q   => not_aux74,
      vdd => vdd,
      vss => vss
   );

not_aux13_ins : inv_x2
   port map (
      i   => aux13,
      nq  => not_aux13,
      vdd => vdd,
      vss => vss
   );

not_aux10_ins : inv_x2
   port map (
      i   => aux10,
      nq  => not_aux10,
      vdd => vdd,
      vss => vss
   );

not_aux9_ins : o2_x2
   port map (
      i0  => word_in(0),
      i1  => not_aux8,
      q   => not_aux9,
      vdd => vdd,
      vss => vss
   );

not_aux8_ins : o3_x2
   port map (
      i0  => word_in(1),
      i1  => word_in(6),
      i2  => word_in(3),
      q   => not_aux8,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_4_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(4),
      nq  => not_fsm_a_a_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : a2_x2
   port map (
      i0  => not_aux14,
      i1  => fsm_a_a_cs(3),
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

not_aux14_ins : o2_x2
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => not_fsm_a_a_cs(1),
      q   => not_aux14,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_1_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(1),
      nq  => not_fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_3_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(3),
      nq  => not_fsm_a_a_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_2_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(2),
      nq  => not_fsm_a_a_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux22_ins : inv_x4
   port map (
      i   => aux22,
      nq  => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_aux21_ins : o3_x2
   port map (
      i0  => word_in(4),
      i1  => not_word_in(7),
      i2  => not_aux19,
      q   => not_aux21,
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : inv_x2
   port map (
      i   => aux19,
      nq  => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_aux18_ins : o4_x2
   port map (
      i0  => word_in(3),
      i1  => not_word_in(0),
      i2  => not_word_in(6),
      i3  => not_word_in(1),
      q   => not_aux18,
      vdd => vdd,
      vss => vss
   );

not_word_in_7_ins : inv_x2
   port map (
      i   => word_in(7),
      nq  => not_word_in(7),
      vdd => vdd,
      vss => vss
   );

not_word_in_6_ins : inv_x8
   port map (
      i   => word_in(6),
      nq  => not_word_in(6),
      vdd => vdd,
      vss => vss
   );

not_word_in_5_ins : inv_x2
   port map (
      i   => word_in(5),
      nq  => not_word_in(5),
      vdd => vdd,
      vss => vss
   );

not_word_in_4_ins : inv_x2
   port map (
      i   => word_in(4),
      nq  => not_word_in(4),
      vdd => vdd,
      vss => vss
   );

not_word_in_3_ins : inv_x2
   port map (
      i   => word_in(3),
      nq  => not_word_in(3),
      vdd => vdd,
      vss => vss
   );

not_word_in_2_ins : inv_x2
   port map (
      i   => word_in(2),
      nq  => not_word_in(2),
      vdd => vdd,
      vss => vss
   );

not_word_in_1_ins : inv_x8
   port map (
      i   => word_in(1),
      nq  => not_word_in(1),
      vdd => vdd,
      vss => vss
   );

not_word_in_0_ins : inv_x2
   port map (
      i   => word_in(0),
      nq  => not_word_in(0),
      vdd => vdd,
      vss => vss
   );

not_reset_ins : inv_x2
   port map (
      i   => reset,
      nq  => not_reset,
      vdd => vdd,
      vss => vss
   );

aux89_ins : no2_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => not_fsm_e_e_cs(4),
      nq  => aux89,
      vdd => vdd,
      vss => vss
   );

aux86_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => fsm_d_d_cs(3),
      nq  => aux86,
      vdd => vdd,
      vss => vss
   );

aux85_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(4),
      nq  => aux85,
      vdd => vdd,
      vss => vss
   );

aux81_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => not_fsm_b_b_cs(1),
      nq  => aux81,
      vdd => vdd,
      vss => vss
   );

aux79_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_word_in(5),
      nq  => aux79,
      vdd => vdd,
      vss => vss
   );

aux78_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(4),
      i1  => not_fsm_b_b_cs(0),
      nq  => aux78,
      vdd => vdd,
      vss => vss
   );

aux76_ins : na2_x1
   port map (
      i0  => not_fsm_a_a_cs(0),
      i1  => not_fsm_a_a_cs(4),
      nq  => aux76,
      vdd => vdd,
      vss => vss
   );

aux75_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => fsm_e_e_cs(4),
      q   => aux75,
      vdd => vdd,
      vss => vss
   );

aux68_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(3),
      nq  => aux68,
      vdd => vdd,
      vss => vss
   );

aux63_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_f_f_cs(3),
      nq  => aux63,
      vdd => vdd,
      vss => vss
   );

aux61_ins : o2_x2
   port map (
      i0  => not_aux92,
      i1  => fsm_f_f_cs(3),
      q   => aux61,
      vdd => vdd,
      vss => vss
   );

aux55_ins : an12_x1
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => aux54,
      q   => aux55,
      vdd => vdd,
      vss => vss
   );

aux54_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_fsm_d_d_cs(1),
      nq  => aux54,
      vdd => vdd,
      vss => vss
   );

aux50_ins : no2_x1
   port map (
      i0  => word_in(5),
      i1  => not_aux49,
      nq  => aux50,
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => aux31,
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

aux34_ins : no4_x1
   port map (
      i0  => word_in(4),
      i1  => word_in(5),
      i2  => inv_x2_sig,
      i3  => not_word_in(7),
      nq  => aux34,
      vdd => vdd,
      vss => vss
   );

aux31_ins : no2_x1
   port map (
      i0  => word_in(2),
      i1  => not_aux8,
      nq  => aux31,
      vdd => vdd,
      vss => vss
   );

aux23_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux15,
      nq  => aux23,
      vdd => vdd,
      vss => vss
   );

aux22_ins : no2_x1
   port map (
      i0  => not_word_in(5),
      i1  => not_aux21,
      nq  => aux22,
      vdd => vdd,
      vss => vss
   );

aux19_ins : no2_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_aux18,
      nq  => aux19,
      vdd => vdd,
      vss => vss
   );

aux13_ins : no4_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(5),
      i2  => not_aux10,
      i3  => word_in(4),
      nq  => aux13,
      vdd => vdd,
      vss => vss
   );

aux10_ins : no2_x1
   port map (
      i0  => word_in(2),
      i1  => not_aux9,
      nq  => aux10,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => word_in(0),
      i1  => fsm_a_a_cs(3),
      i2  => not_fsm_a_a_cs(2),
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => mbk_buf_aux22,
      i1  => fsm_a_a_cs(2),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => a2_x2_sig,
      i1  => a3_x2_sig,
      i2  => fsm_a_a_cs(1),
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_aux76,
      i1  => fsm_a_a_cs(2),
      i2  => not_fsm_a_a_cs(3),
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => not_aux13,
      i1  => not_aux74,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => fsm_a_a_cs(2),
      i2  => o2_x2_sig,
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => no3_x1_sig,
      i1  => a3_x2_2_sig,
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => not_aux22,
      i1  => not_fsm_a_a_cs(3),
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => mbk_buf_not_word_in(0),
      i1  => not_aux15,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => o2_x2_2_sig,
      i1  => not_fsm_a_a_cs(4),
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => no2_x1_5_sig,
      i1  => no2_x1_4_sig,
      i2  => reset,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => not_fsm_a_a_cs(0),
      i1  => not_fsm_a_a_cs(1),
      i2  => mbk_buf_not_word_in(0),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => not_fsm_a_a_cs(3),
      i1  => not_fsm_a_a_cs(4),
      i2  => not_fsm_a_a_cs(2),
      i3  => no3_x1_3_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => na4_x1_2_sig,
      i1  => no3_x1_2_sig,
      i2  => no2_x1_3_sig,
      i3  => nao22_x1_sig,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => not_aux30,
      i2  => aux23,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => not_word_in(5),
      i1  => not_aux29,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(1),
      i1  => fsm_a_a_cs(2),
      i2  => no2_x1_6_sig,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => mbk_buf_not_word_in(0),
      i2  => no3_x1_4_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => noa22_x1_sig,
      i1  => fsm_a_a_cs(4),
      i2  => ao22_x2_2_sig,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => not_aux77,
      i1  => not_aux34,
      i2  => reset,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => noa22_x1_2_sig,
      i1  => fsm_a_a_cs(1),
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => not_fsm_a_a_cs(4),
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => no2_x1_7_sig,
      i2  => na2_x1_sig,
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => aux23,
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => inv_x2_2_sig,
      i1  => not_aux30,
      i2  => not_aux77,
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(3),
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => fsm_a_a_cs(1),
      i1  => not_reset,
      i2  => fsm_a_a_cs(4),
      i3  => na2_x1_3_sig,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => not_fsm_a_a_cs(4),
      i1  => not_reset,
      i2  => fsm_a_a_cs(2),
      i3  => not_fsm_a_a_cs(3),
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => na4_x1_4_sig,
      i1  => na4_x1_3_sig,
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => aux78,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => not_aux35,
      i1  => inv_x2_3_sig,
      i2  => not_aux36,
      i3  => not_word_in(1),
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => not_aux36,
      i1  => aux13,
      i2  => nao2o22_x1_sig,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => aux78,
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => word_in(2),
      i1  => word_in(0),
      i2  => word_in(5),
      i3  => word_in(6),
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => word_in(4),
      i1  => word_in(3),
      i2  => not_word_in(7),
      i3  => na4_x1_5_sig,
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => o4_x2_sig,
      i1  => inv_x2_4_sig,
      i2  => fsm_b_b_cs(2),
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => nao22_x1_2_sig,
      i2  => oa22_x2_sig,
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => not_aux35,
      i1  => not_fsm_b_b_cs(4),
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_aux36,
      i1  => fsm_b_b_cs(2),
      i2  => not_fsm_b_b_cs(0),
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => not_aux22,
      i1  => not_fsm_b_b_cs(3),
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => no2_x1_9_sig,
      i1  => reset,
      i2  => a3_x2_3_sig,
      i3  => no2_x1_8_sig,
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => no4_x1_sig,
      i1  => na3_x1_sig,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_b_b_cs(2),
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => not_reset,
      i1  => fsm_b_b_cs(0),
      i2  => not_fsm_b_b_cs(2),
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => fsm_b_b_cs(1),
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => fsm_b_b_cs(4),
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_word_in(6),
      i2  => word_in(0),
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => word_in(3),
      i1  => word_in(4),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => aux79,
      i1  => a2_x2_2_sig,
      i2  => no3_x1_7_sig,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => na3_x1_3_sig,
      i1  => not_fsm_b_b_cs(2),
      i2  => na2_x1_5_sig,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => na3_x1_2_sig,
      i1  => no2_x1_11_sig,
      i2  => a3_x2_4_sig,
      i3  => no2_x1_10_sig,
      i4  => fsm_b_b_cs(1),
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_aux34,
      i1  => not_aux80,
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => aux81,
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => inv_x2_5_sig,
      i1  => reset,
      i2  => not_aux5,
      i3  => a2_x2_3_sig,
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux80,
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => aux81,
      i1  => not_aux5,
      i2  => no2_x1_12_sig,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => reset,
      i1  => fsm_b_b_cs(2),
      i2  => not_fsm_b_b_cs(4),
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_aux37,
      i1  => fsm_b_b_cs(4),
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

noa2ao222_x1_ins : noa2ao222_x1
   port map (
      i0  => o2_x2_3_sig,
      i1  => not_fsm_b_b_cs(1),
      i2  => not_fsm_b_b_cs(2),
      i3  => not_aux37,
      i4  => o3_x2_sig,
      nq  => noa2ao222_x1_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => not_aux82,
      i1  => word_in(4),
      i2  => mbk_buf_not_aux18,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_aux42,
      i1  => o3_x2_2_sig,
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => not_word_in(2),
      i1  => a2_x2_4_sig,
      i2  => not_fsm_c_c_cs(3),
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => fsm_c_c_cs(0),
      i1  => fsm_c_c_cs(4),
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => word_in(2),
      i1  => fsm_c_c_cs(1),
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => na2_x1_6_sig,
      i1  => no2_x1_13_sig,
      i2  => fsm_c_c_cs(2),
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => not_fsm_c_c_cs(1),
      i1  => not_fsm_c_c_cs(2),
      i2  => not_aux22,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => no3_x1_10_sig,
      i1  => reset,
      i2  => no3_x1_9_sig,
      i3  => no3_x1_8_sig,
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(0),
      i1  => not_fsm_c_c_cs(4),
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_word_in(2),
      i1  => fsm_c_c_cs(4),
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => na2_x1_8_sig,
      i2  => na2_x1_7_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => not_word_in(7),
      i1  => word_in(5),
      i2  => not_aux9,
      i3  => word_in(4),
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => word_in(2),
      i1  => not_fsm_c_c_cs(0),
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => na2_x1_9_sig,
      i1  => no4_x1_3_sig,
      i2  => fsm_c_c_cs(1),
      i3  => not_fsm_c_c_cs(4),
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => not_aux83,
      i1  => word_in(2),
      i2  => a4_x2_2_sig,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => oa22_x2_4_sig,
      i1  => not_fsm_c_c_cs(2),
      i2  => a3_x2_5_sig,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => oa22_x2_3_sig,
      i1  => not_fsm_c_c_cs(3),
      i2  => o4_x2_2_sig,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_c_c_cs(0),
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_word_in(2),
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => o2_x2_4_sig,
      i1  => not_fsm_c_c_cs(2),
      i2  => fsm_c_c_cs(4),
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux84,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => not_aux46,
      i1  => not_aux45,
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => word_in(6),
      i1  => word_in(2),
      i2  => word_in(3),
      i3  => mbk_buf_not_word_in(0),
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => na4_x1_6_sig,
      i1  => o2_x2_5_sig,
      i2  => fsm_c_c_cs(4),
      i3  => fsm_c_c_cs(1),
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => no4_x1_5_sig,
      i1  => no2_x1_15_sig,
      i2  => no3_x1_11_sig,
      i3  => no2_x1_14_sig,
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => fsm_c_c_cs(3),
      i1  => not_aux42,
      i2  => no4_x1_4_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => aux50,
      i1  => fsm_c_c_cs(0),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => aux31,
      i1  => fsm_c_c_cs(0),
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => no2_x1_17_sig,
      i1  => fsm_c_c_cs(4),
      i2  => no2_x1_16_sig,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => o3_x2_3_sig,
      i1  => not_fsm_c_c_cs(3),
      i2  => not_aux48,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => not_aux84,
      i1  => not_fsm_c_c_cs(4),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => reset,
      i1  => fsm_c_c_cs(3),
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => o2_x2_6_sig,
      i1  => a2_x2_5_sig,
      i2  => not_fsm_c_c_cs(3),
      i3  => not_aux48,
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_aux43,
      i1  => not_fsm_c_c_cs(2),
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(3),
      i1  => fsm_c_c_cs(2),
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux83,
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => no2_x1_18_sig,
      i1  => na2_x1_11_sig,
      i2  => na2_x1_10_sig,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => not_word_in(2),
      i1  => mbk_buf_not_word_in(0),
      i2  => not_word_in(5),
      i3  => not_word_in(6),
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => not_word_in(1),
      i1  => word_in(7),
      i2  => not_word_in(4),
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => na3_x1_4_sig,
      i1  => na4_x1_7_sig,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => word_in(3),
      i1  => not_fsm_d_d_cs(0),
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => na2_x1_12_sig,
      i1  => fsm_d_d_cs(1),
      i2  => not_fsm_d_d_cs(2),
      i3  => no2_x1_19_sig,
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => not_fsm_d_d_cs(0),
      i2  => a4_x2_3_sig,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => not_aux52,
      i1  => fsm_d_d_cs(1),
      i2  => fsm_d_d_cs(2),
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => fsm_d_d_cs(1),
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_d_d_cs(3),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => no2_x1_20_sig,
      i1  => na2_x1_13_sig,
      i2  => na3_x1_6_sig,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_aux22,
      i1  => not_aux51,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => word_in(3),
      i1  => not_aux51,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => na2_x1_14_sig,
      i2  => o2_x2_7_sig,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_word_in(5),
      i2  => mbk_buf_not_word_in(0),
      i3  => word_in(4),
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => not_aux98,
      i1  => not_word_in(7),
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => no2_x1_21_sig,
      i1  => no4_x1_6_sig,
      i2  => fsm_d_d_cs(2),
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => not_word_in(3),
      i1  => na3_x1_8_sig,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_ins : oa2a2a23_x2
   port map (
      i0  => na2_x1_15_sig,
      i1  => aux85,
      i2  => na3_x1_7_sig,
      i3  => na3_x1_5_sig,
      i4  => oa22_x2_5_sig,
      i5  => aux86,
      q   => oa2a2a23_x2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => reset,
      i1  => not_aux86,
      i2  => not_word_in(3),
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_word_in(5),
      i2  => not_word_in(4),
      i3  => word_in(0),
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux98,
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => no2_x1_22_sig,
      i1  => no4_x1_7_sig,
      i2  => not_fsm_d_d_cs(1),
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => na3_x1_10_sig,
      i1  => not_fsm_d_d_cs(2),
      i2  => o3_x2_4_sig,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => not_aux53,
      i1  => fsm_d_d_cs(2),
      i2  => not_fsm_d_d_cs(1),
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => not_aux53,
      i1  => not_aux85,
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => o2_x2_8_sig,
      i1  => o3_x2_5_sig,
      i2  => oa22_x2_6_sig,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_aux34,
      i1  => not_aux87,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => na2_x1_16_sig,
      i1  => not_aux85,
      i2  => aux55,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => aux55,
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_3_ins : nao2o22_x1
   port map (
      i0  => inv_x2_6_sig,
      i1  => not_aux87,
      i2  => not_aux85,
      i3  => reset,
      nq  => nao2o22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => fsm_d_d_cs(3),
      i1  => fsm_d_d_cs(2),
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => na2_x1_17_sig,
      i2  => aux54,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux86,
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => no2_x1_23_sig,
      i2  => a3_x2_8_sig,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => not_aux90,
      i1  => not_aux2,
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => not_word_in(5),
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_aux10,
      i1  => na2_x1_18_sig,
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => no2_x1_25_sig,
      i1  => fsm_e_e_cs(0),
      i2  => not_fsm_e_e_cs(2),
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_aux13,
      i1  => not_fsm_e_e_cs(2),
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => na2_x1_19_sig,
      i1  => not_fsm_e_e_cs(0),
      i2  => a3_x2_9_sig,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => not_word_in(5),
      i1  => mbk_buf_not_aux19,
      i2  => not_word_in(7),
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => o3_x2_6_sig,
      i1  => not_fsm_e_e_cs(2),
      i2  => not_word_in(4),
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_aux88,
      i1  => not_reset,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => not_fsm_e_e_cs(3),
      i1  => na2_x1_20_sig,
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => not_aux56,
      i1  => not_word_in(4),
      i2  => not_reset,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => mbk_buf_aux22,
      i1  => not_aux56,
      i2  => nao22_x1_4_sig,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_2_ins : oa2a2a23_x2
   port map (
      i0  => oa22_x2_9_sig,
      i1  => on12_x1_sig,
      i2  => aux89,
      i3  => nao22_x1_3_sig,
      i4  => oa22_x2_8_sig,
      i5  => no2_x1_24_sig,
      q   => oa2a2a23_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => not_aux57,
      i1  => not_aux88,
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => aux79,
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => not_aux27,
      i1  => inv_x2_7_sig,
      i2  => not_fsm_e_e_cs(2),
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_word_in(4),
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => no2_x1_27_sig,
      i1  => not_aux56,
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => a2_x2_6_sig,
      i1  => not_fsm_e_e_cs(3),
      i2  => nao22_x1_5_sig,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => reset,
      i1  => aux75,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => not_aux56,
      i1  => fsm_e_e_cs(3),
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_21_sig,
      i1  => an12_x1_sig,
      i2  => a3_x2_10_sig,
      i3  => no2_x1_26_sig,
      i4  => not_fsm_e_e_cs(4),
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => not_aux34,
      i1  => not_aux91,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => a2_x2_7_sig,
      i1  => aux89,
      i2  => not_aux58,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => aux89,
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_4_ins : nao2o22_x1
   port map (
      i0  => reset,
      i1  => inv_x2_8_sig,
      i2  => not_aux91,
      i3  => not_aux58,
      nq  => nao2o22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => fsm_e_e_cs(2),
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => na2_x1_22_sig,
      i1  => not_reset,
      i2  => fsm_e_e_cs(1),
      i3  => fsm_e_e_cs(4),
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux90,
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => no2_x1_28_sig,
      i2  => a4_x2_4_sig,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => mbk_buf_not_aux21,
      i1  => not_word_in(5),
      i2  => not_aux3,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => o3_x2_7_sig,
      i1  => not_reset,
      i2  => not_aux60,
      i3  => aux61,
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => not_word_in(5),
      i1  => word_in(7),
      i2  => not_word_in(4),
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => not_fsm_f_f_cs(1),
      i1  => not_aux10,
      i2  => fsm_f_f_cs(3),
      i3  => na3_x1_11_sig,
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_fsm_f_f_cs(4),
      i1  => no4_x1_8_sig,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => mbk_buf_not_aux21,
      i1  => not_fsm_f_f_cs(1),
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => word_in(5),
      i1  => fsm_f_f_cs(3),
      i2  => na2_x1_24_sig,
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_aux60,
      i1  => not_reset,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_10_ins : na4_x1
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => word_in(5),
      i2  => fsm_f_f_cs(1),
      i3  => not_fsm_f_f_cs(4),
      nq  => na4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => na4_x1_10_sig,
      i1  => a2_x2_8_sig,
      i2  => na3_x1_12_sig,
      i3  => na2_x1_23_sig,
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => not_fsm_f_f_cs(2),
      i1  => na4_x1_9_sig,
      i2  => na4_x1_8_sig,
      i3  => fsm_f_f_cs(2),
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => not_word_in(5),
      i1  => aux63,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => not_fsm_f_f_cs(4),
      i2  => an12_x1_2_sig,
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => not_word_in(5),
      i1  => not_aux29,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => fsm_f_f_cs(1),
      i1  => o2_x2_9_sig,
      i2  => not_fsm_f_f_cs(4),
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => not_fsm_f_f_cs(0),
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => aux63,
      i1  => na2_x1_25_sig,
      i2  => nao22_x1_6_sig,
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => not_aux62,
      i1  => fsm_f_f_cs(2),
      i2  => not_fsm_f_f_cs(0),
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => o3_x2_8_sig,
      i1  => na3_x1_15_sig,
      i2  => na3_x1_14_sig,
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => aux34,
      i1  => not_aux92,
      i2  => fsm_f_f_cs(3),
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => not_aux93,
      i1  => not_aux6,
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => o2_x2_10_sig,
      i1  => no3_x1_13_sig,
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => not_aux93,
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_2_ins : oa2a22_x2
   port map (
      i0  => inv_x2_9_sig,
      i1  => aux61,
      i2  => fsm_f_f_cs(4),
      i3  => aux63,
      q   => oa2a22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => not_aux62,
      i1  => fsm_f_f_cs(2),
      i2  => not_fsm_f_f_cs(4),
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => not_fsm_f_f_cs(1),
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => aux63,
      i1  => fsm_f_f_cs(2),
      i2  => na2_x1_27_sig,
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => na3_x1_16_sig,
      i1  => o3_x2_9_sig,
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_11_ins : na4_x1
   port map (
      i0  => not_word_in(3),
      i1  => not_word_in(1),
      i2  => word_in(7),
      i3  => not_word_in(4),
      nq  => na4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_12_ins : na4_x1
   port map (
      i0  => not_word_in(2),
      i1  => mbk_buf_not_word_in(0),
      i2  => not_word_in(5),
      i3  => not_word_in(6),
      nq  => na4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => na4_x1_12_sig,
      i2  => fsm_g_g_cs(3),
      i3  => na4_x1_11_sig,
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_fsm_g_g_cs(2),
      i1  => no4_x1_9_sig,
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => word_in(0),
      i1  => word_in(6),
      i2  => word_in(2),
      i3  => word_in(1),
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => word_in(3),
      i1  => not_aux82,
      i2  => word_in(4),
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_13_ins : na4_x1
   port map (
      i0  => no3_x1_14_sig,
      i1  => a4_x2_5_sig,
      i2  => fsm_g_g_cs(2),
      i3  => not_fsm_g_g_cs(3),
      nq  => na4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => not_word_in(6),
      i1  => not_aux64,
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => no2_x1_30_sig,
      i1  => fsm_g_g_cs(2),
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => on12_x1_2_sig,
      i1  => na4_x1_13_sig,
      i2  => na2_x1_29_sig,
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => na3_x1_18_sig,
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => not_fsm_g_g_cs(0),
      i1  => fsm_g_g_cs(2),
      i2  => not_fsm_g_g_cs(4),
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => word_in(6),
      i1  => fsm_g_g_cs(4),
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => a2_x2_9_sig,
      i1  => a3_x2_11_sig,
      i2  => not_fsm_g_g_cs(3),
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux19,
      i1  => not_aux52,
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => no2_x1_31_sig,
      i2  => reset,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => noa22_x1_5_sig,
      i1  => nao22_x1_7_sig,
      i2  => na2_x1_28_sig,
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => aux68,
      i1  => not_aux66,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => not_fsm_g_g_cs(1),
      i1  => on12_x1_3_sig,
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => fsm_g_g_cs(2),
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => not_word_in(6),
      i1  => not_aux67,
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => na2_x1_30_sig,
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => on12_x1_4_sig,
      i1  => o2_x2_11_sig,
      i2  => no2_x1_32_sig,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => not_aux66,
      i1  => fsm_g_g_cs(3),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => not_aux67,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => word_in(6),
      i1  => fsm_g_g_cs(2),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => not_aux46,
      i1  => not_aux45,
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_14_ins : na4_x1
   port map (
      i0  => word_in(6),
      i1  => word_in(2),
      i2  => word_in(3),
      i3  => mbk_buf_not_word_in(0),
      nq  => na4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => na4_x1_14_sig,
      i1  => o2_x2_12_sig,
      i2  => fsm_g_g_cs(3),
      i3  => not_aux65,
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_3_ins : oa2ao222_x2
   port map (
      i0  => no4_x1_10_sig,
      i1  => not_fsm_g_g_cs(2),
      i2  => a2_x2_10_sig,
      i3  => inv_x2_10_sig,
      i4  => no2_x1_33_sig,
      q   => oa2ao222_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => oa2ao222_x2_3_sig,
      i1  => not_fsm_g_g_cs(1),
      i2  => a3_x2_12_sig,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => aux50,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => inv_x2_11_sig,
      i1  => not_aux64,
      i2  => not_aux94,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => word_in(6),
      i1  => word_in(2),
      i2  => word_in(3),
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => no3_x1_16_sig,
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => not_word_in(1),
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => no2_x1_35_sig,
      i1  => no2_x1_34_sig,
      i2  => fsm_g_g_cs(4),
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => no3_x1_15_sig,
      i1  => fsm_g_g_cs(3),
      i2  => noa22_x1_6_sig,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_5_ins : nao2o22_x1
   port map (
      i0  => not_aux67,
      i1  => fsm_g_g_cs(3),
      i2  => not_aux94,
      i3  => not_aux64,
      nq  => nao2o22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(4),
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => not_reset,
      i1  => aux68,
      i2  => o2_x2_13_sig,
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => reset,
      i1  => not_fsm_g_g_cs(2),
      i2  => fsm_g_g_cs(4),
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => no3_x1_17_sig,
      i1  => fsm_g_g_cs(1),
      i2  => a3_x2_13_sig,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => not_aux22,
      i1  => not_reset,
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => not_aux95,
      i1  => fsm_h_h_cs(2),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => not_aux96,
      i1  => fsm_h_h_cs(2),
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => word_in(7),
      i1  => fsm_h_h_cs(4),
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => reset,
      i1  => a2_x2_11_sig,
      i2  => no2_x1_37_sig,
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => word_in(5),
      i1  => not_word_in(7),
      i2  => word_in(4),
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_16_ins : na4_x1
   port map (
      i0  => no3_x1_19_sig,
      i1  => aux10,
      i2  => fsm_h_h_cs(1),
      i3  => not_fsm_h_h_cs(0),
      nq  => na4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_aux70,
      i1  => not_fsm_h_h_cs(0),
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => not_word_in(5),
      i1  => not_word_in(7),
      i2  => word_in(4),
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_17_ins : na4_x1
   port map (
      i0  => no3_x1_20_sig,
      i1  => mbk_buf_aux19,
      i2  => fsm_h_h_cs(1),
      i3  => fsm_h_h_cs(0),
      nq  => na4_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_15_ins : na4_x1
   port map (
      i0  => na4_x1_17_sig,
      i1  => na2_x1_32_sig,
      i2  => na4_x1_16_sig,
      i3  => no3_x1_18_sig,
      nq  => na4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_4_ins : oa2ao222_x2
   port map (
      i0  => na4_x1_15_sig,
      i1  => not_fsm_h_h_cs(3),
      i2  => no2_x1_36_sig,
      i3  => na2_x1_31_sig,
      i4  => fsm_h_h_cs(3),
      q   => oa2ao222_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_word_in(7),
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => no2_x1_38_sig,
      i1  => fsm_h_h_cs(2),
      i2  => not_fsm_h_h_cs(4),
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => fsm_h_h_cs(0),
      i2  => fsm_h_h_cs(4),
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux96,
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_18_ins : na4_x1
   port map (
      i0  => word_in(2),
      i1  => word_in(5),
      i2  => word_in(6),
      i3  => mbk_buf_not_word_in(0),
      nq  => na4_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_19_ins : na4_x1
   port map (
      i0  => word_in(3),
      i1  => word_in(1),
      i2  => word_in(4),
      i3  => not_word_in(7),
      nq  => na4_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => na4_x1_19_sig,
      i1  => na4_x1_18_sig,
      i2  => fsm_h_h_cs(1),
      i3  => not_aux71,
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => not_fsm_h_h_cs(4),
      i1  => no4_x1_11_sig,
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => na2_x1_33_sig,
      i1  => o2_x2_14_sig,
      i2  => na3_x1_20_sig,
      i3  => na3_x1_19_sig,
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_6_ins : nao2o22_x1
   port map (
      i0  => fsm_h_h_cs(3),
      i1  => a4_x2_6_sig,
      i2  => not_aux97,
      i3  => not_aux71,
      nq  => nao2o22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => aux50,
      i1  => fsm_h_h_cs(0),
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => aux31,
      i1  => fsm_h_h_cs(0),
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => no2_x1_40_sig,
      i1  => fsm_h_h_cs(4),
      i2  => no2_x1_39_sig,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => o3_x2_10_sig,
      i1  => not_fsm_h_h_cs(3),
      i2  => not_aux72,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => not_aux97,
      i1  => not_fsm_h_h_cs(4),
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => reset,
      i1  => not_aux70,
      i2  => fsm_h_h_cs(3),
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_7_ins : nao2o22_x1
   port map (
      i0  => o3_x2_11_sig,
      i1  => a2_x2_12_sig,
      i2  => not_fsm_h_h_cs(3),
      i3  => not_aux72,
      nq  => nao2o22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => fsm_h_h_cs(4),
      i2  => not_reset,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => not_fsm_h_h_cs(4),
      i1  => not_aux71,
      i2  => fsm_h_h_cs(3),
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => not_fsm_h_h_cs(4),
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_21_ins : no3_x1
   port map (
      i0  => no2_x1_41_sig,
      i1  => ao22_x2_6_sig,
      i2  => nao22_x1_8_sig,
      nq  => no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

address_0_ins : a2_x2
   port map (
      i0  => not_aux1,
      i1  => fsm_a_a_cs(4),
      q   => address(0),
      vdd => vdd,
      vss => vss
   );

no3_x1_22_ins : no3_x1
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => fsm_b_b_cs(2),
      i2  => fsm_b_b_cs(1),
      nq  => no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

address_1_ins : no2_x1
   port map (
      i0  => not_fsm_b_b_cs(4),
      i1  => no3_x1_22_sig,
      nq  => address(1),
      vdd => vdd,
      vss => vss
   );

no3_x1_23_ins : no3_x1
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => fsm_c_c_cs(2),
      i2  => fsm_c_c_cs(3),
      nq  => no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

address_2_ins : no2_x1
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => no3_x1_23_sig,
      nq  => address(2),
      vdd => vdd,
      vss => vss
   );

address_3_ins : noa22_x1
   port map (
      i0  => not_fsm_d_d_cs(1),
      i1  => not_aux73,
      i2  => not_fsm_d_d_cs(4),
      nq  => address(3),
      vdd => vdd,
      vss => vss
   );

address_4_ins : noa22_x1
   port map (
      i0  => not_fsm_e_e_cs(3),
      i1  => not_aux2,
      i2  => not_fsm_e_e_cs(4),
      nq  => address(4),
      vdd => vdd,
      vss => vss
   );

address_5_ins : noa22_x1
   port map (
      i0  => not_fsm_f_f_cs(2),
      i1  => not_aux3,
      i2  => not_fsm_f_f_cs(4),
      nq  => address(5),
      vdd => vdd,
      vss => vss
   );

address_6_ins : noa22_x1
   port map (
      i0  => not_fsm_g_g_cs(1),
      i1  => not_aux4,
      i2  => not_fsm_g_g_cs(4),
      nq  => address(6),
      vdd => vdd,
      vss => vss
   );

no3_x1_24_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => fsm_h_h_cs(3),
      i2  => fsm_h_h_cs(2),
      nq  => no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

address_7_ins : no2_x1
   port map (
      i0  => not_fsm_h_h_cs(4),
      i1  => no3_x1_24_sig,
      nq  => address(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(4),
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => not_aux74,
      i1  => not_fsm_a_a_cs(3),
      i2  => na2_x1_34_sig,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

data_0_ins : a2_x2
   port map (
      i0  => na3_x1_21_sig,
      i1  => fsm_a_a_cs(0),
      q   => data(0),
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => not_aux5,
      i1  => not_fsm_b_b_cs(2),
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => not_fsm_b_b_cs(3),
      i1  => not_fsm_b_b_cs(1),
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => fsm_b_b_cs(4),
      i1  => fsm_b_b_cs(2),
      i2  => na2_x1_35_sig,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

data_1_ins : no3_x1
   port map (
      i0  => not_fsm_b_b_cs(0),
      i1  => noa22_x1_8_sig,
      i2  => a2_x2_13_sig,
      nq  => data(1),
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_8_ins : nao2o22_x1
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => fsm_c_c_cs(2),
      i2  => fsm_c_c_cs(4),
      i3  => fsm_c_c_cs(1),
      nq  => nao2o22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

data_2_ins : noa22_x1
   port map (
      i0  => nao2o22_x1_8_sig,
      i1  => not_fsm_c_c_cs(3),
      i2  => not_fsm_c_c_cs(0),
      nq  => data(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => not_fsm_d_d_cs(3),
      i1  => not_fsm_d_d_cs(1),
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => not_fsm_d_d_cs(4),
      i1  => fsm_d_d_cs(0),
      i2  => na2_x1_36_sig,
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_12_ins : o3_x2
   port map (
      i0  => not_fsm_d_d_cs(4),
      i1  => not_aux73,
      i2  => not_fsm_d_d_cs(0),
      q   => o3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

data_3_ins : na2_x1
   port map (
      i0  => o3_x2_12_sig,
      i1  => na3_x1_22_sig,
      nq  => data(3),
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => not_fsm_e_e_cs(1),
      i1  => not_fsm_e_e_cs(3),
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => not_fsm_e_e_cs(4),
      i2  => na2_x1_37_sig,
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_fsm_e_e_cs(3),
      i1  => not_fsm_e_e_cs(2),
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

data_4_ins : oa22_x2
   port map (
      i0  => na2_x1_38_sig,
      i1  => aux75,
      i2  => a3_x2_14_sig,
      q   => data(4),
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => not_aux3,
      i1  => not_fsm_f_f_cs(4),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => not_aux6,
      i1  => not_fsm_f_f_cs(2),
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

data_5_ins : no3_x1
   port map (
      i0  => a2_x2_15_sig,
      i1  => a2_x2_14_sig,
      i2  => not_fsm_f_f_cs(0),
      nq  => data(5),
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => not_aux4,
      i1  => fsm_g_g_cs(4),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => not_fsm_g_g_cs(0),
      i1  => not_fsm_g_g_cs(4),
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_25_ins : no3_x1
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => no2_x1_42_sig,
      i2  => fsm_g_g_cs(3),
      nq  => no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

data_6_ins : no3_x1
   port map (
      i0  => not_fsm_g_g_cs(0),
      i1  => no3_x1_25_sig,
      i2  => a2_x2_16_sig,
      nq  => data(6),
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_9_ins : nao2o22_x1
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => not_fsm_h_h_cs(4),
      i2  => fsm_h_h_cs(4),
      i3  => fsm_h_h_cs(1),
      nq  => nao2o22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

data_7_ins : noa22_x1
   port map (
      i0  => nao2o22_x1_9_sig,
      i1  => not_fsm_h_h_cs(3),
      i2  => not_fsm_h_h_cs(0),
      nq  => data(7),
      vdd => vdd,
      vss => vss
   );

error_f_ins : no2_x1
   port map (
      i0  => not_aux1,
      i1  => aux76,
      nq  => error_f,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_word_in_0 : buf_x2
   port map (
      i   => not_word_in(0),
      q   => mbk_buf_not_word_in(0),
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux21 : buf_x2
   port map (
      i   => not_aux21,
      q   => mbk_buf_not_aux21,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux19 : buf_x2
   port map (
      i   => not_aux19,
      q   => mbk_buf_not_aux19,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux22 : buf_x4
   port map (
      i   => aux22,
      q   => mbk_buf_aux22,
      vdd => vdd,
      vss => vss
   );

mbk_buf_aux19 : buf_x2
   port map (
      i   => aux19,
      q   => mbk_buf_aux19,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux18 : buf_x2
   port map (
      i   => not_aux18,
      q   => mbk_buf_not_aux18,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_1_ins_scan_0 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => ao22_x2_sig,
      i1  => scanin,
      q   => fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_2_ins_scan_1 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => no3_x1_5_sig,
      i1  => fsm_a_a_cs(1),
      q   => fsm_a_a_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_3_ins_scan_2 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => no3_x1_6_sig,
      i1  => fsm_a_a_cs(2),
      q   => fsm_a_a_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_4_ins_scan_3 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => na2_x1_2_sig,
      i1  => fsm_a_a_cs(3),
      q   => fsm_a_a_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_1_ins_scan_4 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa2ao222_x2_sig,
      i1  => fsm_a_a_cs(4),
      q   => fsm_b_b_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_2_ins_scan_5 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => no4_x1_2_sig,
      i1  => fsm_b_b_cs(1),
      q   => fsm_b_b_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_3_ins_scan_6 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => ao22_x2_3_sig,
      i1  => fsm_b_b_cs(2),
      q   => fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_4_ins_scan_7 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => noa2ao222_x1_sig,
      i1  => fsm_b_b_cs(3),
      q   => fsm_b_b_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_1_ins_scan_8 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => noa22_x1_3_sig,
      i1  => fsm_b_b_cs(4),
      q   => fsm_c_c_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_2_ins_scan_9 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => noa22_x1_4_sig,
      i1  => fsm_c_c_cs(1),
      q   => fsm_c_c_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_3_ins_scan_10 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => nao2o22_x1_2_sig,
      i1  => fsm_c_c_cs(2),
      q   => fsm_c_c_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_4_ins_scan_11 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => a3_x2_6_sig,
      i1  => fsm_c_c_cs(3),
      q   => fsm_c_c_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_1_ins_scan_12 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => na3_x1_9_sig,
      i1  => fsm_c_c_cs(4),
      q   => fsm_d_d_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_2_ins_scan_13 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => a3_x2_7_sig,
      i1  => fsm_d_d_cs(1),
      q   => fsm_d_d_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_3_ins_scan_14 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => nao2o22_x1_3_sig,
      i1  => fsm_d_d_cs(2),
      q   => fsm_d_d_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_4_ins_scan_15 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa22_x2_7_sig,
      i1  => fsm_d_d_cs(3),
      q   => fsm_d_d_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_1_ins_scan_16 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa2ao222_x2_2_sig,
      i1  => fsm_d_d_cs(4),
      q   => fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_2_ins_scan_17 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => no3_x1_12_sig,
      i1  => fsm_e_e_cs(1),
      q   => fsm_e_e_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_3_ins_scan_18 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => nao2o22_x1_4_sig,
      i1  => fsm_e_e_cs(2),
      q   => fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_4_ins_scan_19 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa22_x2_10_sig,
      i1  => fsm_e_e_cs(3),
      q   => fsm_e_e_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_1_ins_scan_20 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => na3_x1_13_sig,
      i1  => fsm_e_e_cs(4),
      q   => fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_2_ins_scan_21 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => no2_x1_29_sig,
      i1  => fsm_f_f_cs(1),
      q   => fsm_f_f_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_3_ins_scan_22 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa2a22_x2_2_sig,
      i1  => fsm_f_f_cs(2),
      q   => fsm_f_f_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_4_ins_scan_23 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => na2_x1_26_sig,
      i1  => fsm_f_f_cs(3),
      q   => fsm_f_f_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_1_ins_scan_24 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa22_x2_11_sig,
      i1  => fsm_f_f_cs(4),
      q   => fsm_g_g_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_2_ins_scan_25 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => ao22_x2_4_sig,
      i1  => fsm_g_g_cs(1),
      q   => fsm_g_g_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_3_ins_scan_26 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => nao2o22_x1_5_sig,
      i1  => fsm_g_g_cs(2),
      q   => fsm_g_g_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_4_ins_scan_27 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => ao22_x2_5_sig,
      i1  => fsm_g_g_cs(3),
      q   => fsm_g_g_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_1_ins_scan_28 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => nao2o22_x1_6_sig,
      i1  => fsm_g_g_cs(4),
      q   => fsm_h_h_cs(1),
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_2_ins_scan_29 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => noa22_x1_7_sig,
      i1  => fsm_h_h_cs(1),
      q   => fsm_h_h_cs(2),
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_3_ins_scan_30 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => nao2o22_x1_7_sig,
      i1  => fsm_h_h_cs(2),
      q   => fsm_h_h_cs(3),
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_4_ins_scan_31 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => no3_x1_21_sig,
      i1  => fsm_h_h_cs(3),
      q   => fsm_h_h_cs(4),
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_0_ins_scan_32 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => na4_x1_sig,
      i1  => fsm_h_h_cs(4),
      q   => fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_0_ins_scan_33 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => na2_x1_4_sig,
      i1  => fsm_a_a_cs(0),
      q   => fsm_b_b_cs(0),
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_0_ins_scan_34 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa22_x2_2_sig,
      i1  => fsm_b_b_cs(0),
      q   => fsm_c_c_cs(0),
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_0_ins_scan_35 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa2a2a23_x2_sig,
      i1  => fsm_c_c_cs(0),
      q   => fsm_d_d_cs(0),
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_0_ins_scan_36 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa2a2a23_x2_2_sig,
      i1  => fsm_d_d_cs(0),
      q   => fsm_e_e_cs(0),
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_0_ins_scan_37 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa2a22_x2_sig,
      i1  => fsm_e_e_cs(0),
      q   => fsm_f_f_cs(0),
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_0_ins_scan_38 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => na3_x1_17_sig,
      i1  => fsm_f_f_cs(0),
      q   => fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_0_ins_scan_39 : sff2_x4
   port map (
      ck  => ck,
      cmd => test,
      i0  => oa2ao222_x2_4_sig,
      i1  => fsm_g_g_cs(0),
      q   => fsm_h_h_cs(0),
      vdd => vdd,
      vss => vss
   );

buf_scan_40 : buf_x2
   port map (
      i   => fsm_h_h_cs(0),
      q   => scanout,
      vdd => vdd,
      vss => vss
   );


end structural;
