V 50
K 171958726000 builtin
Y 0
D 0 0 1100 850
Z 10
i 14
T 550 765 20 0 5 REV 5.2-Alias builtin
I 4 builtin:PULLUP 1 170 40 0 1 '
X 1 0
I 5 builtin:OUT 1 260 220 0 1 '
X 1 0
T 280 180 14 0 5 SCHEMATIC INPUT, OUTPUT,
T 280 150 14 0 5 AND BIDIRECTIONAL PINS
T 590 330 14 0 5 TPHL=0
T 590 350 14 0 5 TPLH=0
I 1 builtin:GND 1 900 220 0 1 '
X 1 0
I 2 builtin:PWR 1 650 220 0 1 '
X 2 0
I 3 builtin:PULLDOWN 1 335 20 0 1 '
X 2 0
I 7 builtin:NOT 1 310 485 0 1 '
X 1 0
X 2 0
I 8 builtin:BUF 1 120 490 0 1 '
X 1 0
X 2 0
I 9 builtin:P 1 90 600 0 1 '
X 1 0
X 6 0
X 5 0
I 10 builtin:E 1 280 600 0 1 '
X 6 0
X 5 0
X 8 0
I 11 builtin:D 1 455 595 0 1 '
X 8 0
X 6 0
X 5 0
I 12 builtin:DELAY 1 670 440 0 1 '
X 2 0
X 1 0
T 165 345 14 0 5 STR01=DD
T 165 370 14 0 5 TPHL=0
T 830 685 14 0 5 DEFAULT ATTRIBUTES FOR TRANSISTORS
T 165 395 14 0 5 TPLH=0
T 750 405 14 0 5 DEFAULT ATTRIBUTES FOR DELAY BLOCK
T 810 350 14 0 5 0 <= TPLH <= 2 BILLION
T 810 330 14 0 5 0 <= TPHL <= 2 BILLION
I 6 builtin:IN 1 140 220 0 1 '
X 1 0
I 13 builtin:BI 1 390 220 0 1 '
X 1 0
T 835 630 14 0 5 CHGSTG=ON
b 760 600 910 660
T 165 320 14 0 5 INPUTLOAD=0
T 350 395 14 0 5 CHGSTG=OFF
T 350 370 14 0 5 TPLHF=0.0
T 350 345 14 0 5 TPHLF=0.0
T 350 320 14 0 5 FLOATVAL=X
b 70 290 450 430
b 520 50 800 200
T 660 130 14 0 5 ALL ATTACHED NETS
T 660 170 14 0 5 POWER PIN
T 660 90 14 0 5 TIED HIGH
T 940 90 14 0 5 TIED LOW
T 940 170 14 0 5 GROUND PIN
b 800 50 1090 200
T 950 130 14 0 5 ALL ATTACHED NETS
T 550 805 20 0 5 VIEWSIM BUILTIN PARTS
T 890 20 14 0 5 ( BUILTIN.1 )
T 5 5 14 0 3 Copyright (c) 1985-1991 Viewlogic Systems, Inc.
E
