{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580916394996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580916394997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 05 10:26:34 2020 " "Processing started: Wed Feb 05 10:26:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580916394997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580916394997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tut2 -c tut2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tut2 -c tut2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580916394997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580916395776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580916395777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tut2.v 6 6 " "Found 6 design units, including 6 entities, in source file tut2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580916409261 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg_decoder " "Found entity 2: seven_seg_decoder" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580916409261 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_to_bcd_converter " "Found entity 3: hex_to_bcd_converter" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580916409261 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_bcd " "Found entity 4: hex_bcd" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580916409261 ""} { "Info" "ISGN_ENTITY_NAME" "5 counter " "Found entity 5: counter" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580916409261 ""} { "Info" "ISGN_ENTITY_NAME" "6 tut2 " "Found entity 6: tut2" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580916409261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580916409261 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tut2.v(148) " "Verilog HDL Instantiation warning at tut2.v(148): instance has no name" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 148 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1580916409262 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tut2.v(149) " "Verilog HDL Instantiation warning at tut2.v(149): instance has no name" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1580916409263 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "tut2.v(150) " "Verilog HDL Instantiation warning at tut2.v(150): instance has no name" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1580916409263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tut2 " "Elaborating entity \"tut2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580916409317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:comb_3 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:comb_3\"" {  } { { "tut2.v" "comb_3" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580916409343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_4 " "Elaborating entity \"counter\" for hierarchy \"counter:comb_4\"" {  } { { "tut2.v" "comb_4" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580916409362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_bcd_converter hex_to_bcd_converter:comb_5 " "Elaborating entity \"hex_to_bcd_converter\" for hierarchy \"hex_to_bcd_converter:comb_5\"" {  } { { "tut2.v" "comb_5" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580916409381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex_number1 tut2.v(62) " "Verilog HDL or VHDL warning at tut2.v(62): object \"hex_number1\" assigned a value but never read" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580916409382 "|tut2|hex_to_bcd_converter:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tut2.v(88) " "Verilog HDL assignment warning at tut2.v(88): truncated value with size 32 to match size of target (4)" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580916409390 "|tut2|hex_to_bcd_converter:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder0\"" {  } { { "tut2.v" "decoder0" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580916409459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580916412930 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter:comb_4\|state High " "Register counter:comb_4\|state will power up to High" {  } { { "tut2.v" "" { Text "C:/Users/Laura/McMaster 3/MECHTRON 3TB4/3TB4/tut2/tut2.v" 112 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1580916413367 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1580916413367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580916415965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580916415965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580916416075 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580916416075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "235 " "Implemented 235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580916416075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580916416075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580916416130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 10:26:56 2020 " "Processing ended: Wed Feb 05 10:26:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580916416130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580916416130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580916416130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580916416130 ""}
