

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Nov 14 11:44:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.976 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 3 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %input_1"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_0"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_1"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_2"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_3"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_4"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_5"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_6"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %layer3_out_7"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer3_out_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_1_read = read i48 @_ssdm_op_Read.ap_vld.i48P0A, i48 %input_1" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 22 'read' 'input_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i48 %input_1_read" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 23 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%layer2_out = add i6 %trunc_ln18, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 24 'add' 'layer2_out' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp1 = partselect i6 @_ssdm_op_PartSelect.i6.i48.i32.i32, i48 %input_1_read, i32 6, i32 11" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 25 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%layer2_out_1 = add i6 %tmp1, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 26 'add' 'layer2_out_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i48.i32.i32, i48 %input_1_read, i32 12, i32 17" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%layer2_out_2 = add i6 %tmp_s, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 28 'add' 'layer2_out_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i48.i32.i32, i48 %input_1_read, i32 18, i32 23" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 29 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%layer2_out_3 = add i6 %tmp_1, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 30 'add' 'layer2_out_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i48.i32.i32, i48 %input_1_read, i32 24, i32 29" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%layer2_out_4 = add i6 %tmp_2, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 32 'add' 'layer2_out_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i48.i32.i32, i48 %input_1_read, i32 30, i32 35" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 33 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%layer2_out_5 = add i6 %tmp_3, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 34 'add' 'layer2_out_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i48.i32.i32, i48 %input_1_read, i32 36, i32 41" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 35 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%layer2_out_6 = add i6 %tmp_4, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 36 'add' 'layer2_out_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i48.i32.i32, i48 %input_1_read, i32 42, i32 47" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 37 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%layer2_out_7 = add i6 %tmp_5, i6 5" [firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32]   --->   Operation 38 'add' 'layer2_out_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.19ns)   --->   "%call_ret = call i48 @relu<ap_int<6>, ap_int<6>, ReLU_config3>, i6 %layer2_out_7, i6 %layer2_out_6, i6 %layer2_out_5, i6 %layer2_out_4, i6 %layer2_out_3, i6 %layer2_out_2, i6 %layer2_out_1, i6 %layer2_out" [firmware/myproject.cpp:34]   --->   Operation 39 'call' 'call_ret' <Predicate = true> <Delay = 1.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer3_out_0_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 40 'extractvalue' 'layer3_out_0_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_0, i6 %layer3_out_0_ret" [firmware/myproject.cpp:34]   --->   Operation 41 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer3_out_1_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 42 'extractvalue' 'layer3_out_1_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_1, i6 %layer3_out_1_ret" [firmware/myproject.cpp:34]   --->   Operation 43 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer3_out_2_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 44 'extractvalue' 'layer3_out_2_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_2, i6 %layer3_out_2_ret" [firmware/myproject.cpp:34]   --->   Operation 45 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer3_out_3_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 46 'extractvalue' 'layer3_out_3_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_3, i6 %layer3_out_3_ret" [firmware/myproject.cpp:34]   --->   Operation 47 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer3_out_4_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 48 'extractvalue' 'layer3_out_4_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_4, i6 %layer3_out_4_ret" [firmware/myproject.cpp:34]   --->   Operation 49 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer3_out_5_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 50 'extractvalue' 'layer3_out_5_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_5, i6 %layer3_out_5_ret" [firmware/myproject.cpp:34]   --->   Operation 51 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer3_out_6_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 52 'extractvalue' 'layer3_out_6_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_6, i6 %layer3_out_6_ret" [firmware/myproject.cpp:34]   --->   Operation 53 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer3_out_7_ret = extractvalue i48 %call_ret" [firmware/myproject.cpp:34]   --->   Operation 54 'extractvalue' 'layer3_out_7_ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_vld.i6P0A, i6 %layer3_out_7, i6 %layer3_out_7_ret" [firmware/myproject.cpp:34]   --->   Operation 55 'write' 'write_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [firmware/myproject.cpp:36]   --->   Operation 56 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.976ns
The critical path consists of the following:
	wire read operation ('input_1_read', firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32) on port 'input_1' (firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32) [30]  (0.000 ns)
	'add' operation 6 bit ('layer2_out', firmware/nnet_utils/nnet_reverse.h:18->firmware/myproject.cpp:32) [36]  (0.781 ns)
	'call' operation 48 bit ('call_ret', firmware/myproject.cpp:34) to 'relu<ap_int<6>, ap_int<6>, ReLU_config3>' [47]  (1.195 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
