/*
 * arch/arm/mach-tccxxxx/tca_gmac.c
 * 	
 * Author : Telechips <linux@telechips.com>
 * Created : June 22, 2010
 * Description : This is the driver for the Telechips MAC 10/100/1000 on-chip Ethernet controllers.  
 *               Telechips Ethernet IPs are built around a Synopsys IP Core.
 *
 * Copyright (C) 2010 Telechips
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 *
 * The full GNU General Public License is included in this distribution in
 * the file called "COPYING".
 */ 

#include "tca_gmac.h"

//#if !defined(CONFIG_ARM64_TCC_BUILD)
#include <asm/system_info.h>
//#endif

#include <linux/of_address.h>

static void __iomem *gmac_base = NULL;
static void __iomem *hsio_base = NULL;

int tca_gmac_init(struct device_node *np, struct gmac_dt_info_t *dt_info)
{
	int ret = 0;
	char *phy_str;

	if (of_property_read_u32(np, "index", &dt_info->index)) {
		printk("gmac index not exist\n");
		return -EINVAL;
	}
	else {
		printk("gmac index : %d\n", dt_info->index);
	}

	gmac_base = of_iomap(np,0); 
	hsio_base = of_iomap(np,1);

	dt_info->gmac_clk = of_clk_get_by_name(np, "gmac-pclk");
	BUG_ON(dt_info->gmac_clk == NULL);

	dt_info->hsio_clk = of_clk_get_by_name(np, "hsio-clk");
	BUG_ON(dt_info->hsio_clk == NULL);

	dt_info->ptp_clk  = of_clk_get_by_name(np, "ptp-pclk");
	BUG_ON(dt_info->ptp_clk == NULL);
	
	dt_info->gmac_hclk = of_clk_get_by_name(np, "gmac-hclk");
	BUG_ON(dt_info->gmac_hclk == NULL);

	ret = of_get_named_gpio(np, "phyrst-gpio", 0);
	dt_info->phy_rst = (ret < 0) ? 0 : ret;
	ret = of_get_named_gpio(np, "phyon-gpio", 0);
	dt_info->phy_on = (ret < 0) ? 0 : ret;

	if (dt_info->phy_rst)
		gpio_request(dt_info->phy_rst, "PHY_RST");

	if (dt_info->phy_on)
		gpio_request(dt_info->phy_on, "PHY_ON");

	phy_str = (char*)of_get_property(np, "phy-interface",NULL);
	dt_info->phy_inf = !strcmp(phy_str, "mii") ? PHY_INTERFACE_MODE_MII :
		!strcmp(phy_str, "gmii") ? PHY_INTERFACE_MODE_GMII :
		!strcmp(phy_str, "rmii") ? PHY_INTERFACE_MODE_RMII :
		!strcmp(phy_str, "rgmii") ? PHY_INTERFACE_MODE_RGMII :
		PHY_INTERFACE_MODE_NA;

	if (dt_info->phy_inf == PHY_INTERFACE_MODE_NA) {
		printk("unknown phy interface : %d\n", dt_info->phy_inf);
		return -EINVAL;
	}

		of_property_read_u32(np, "txclk-o-dly", &dt_info->txclk_o_dly);
		of_property_read_u32(np, "txclk-o-inv", &dt_info->txclk_o_inv);
		of_property_read_u32(np, "rxclk-i-dly", &dt_info->rxclk_i_dly);
		of_property_read_u32(np, "rxclk-i-inv", &dt_info->rxclk_i_inv);
		of_property_read_u32(np, "txclk-i-dly", &dt_info->txclk_i_dly);
		of_property_read_u32(np, "txclk-i-inv", &dt_info->txclk_i_inv);

		of_property_read_u32(np, "txen-dly", &dt_info->txen_dly);
		of_property_read_u32(np, "txer-dly", &dt_info->txer_dly);
		of_property_read_u32(np, "txd0-dly", &dt_info->txd0_dly);
		of_property_read_u32(np, "txd1-dly", &dt_info->txd1_dly);
		of_property_read_u32(np, "txd2-dly", &dt_info->txd2_dly);
		of_property_read_u32(np, "txd3-dly", &dt_info->txd3_dly);
		of_property_read_u32(np, "txd4-dly", &dt_info->txd4_dly);
		of_property_read_u32(np, "txd5-dly", &dt_info->txd5_dly);
		of_property_read_u32(np, "txd6-dly", &dt_info->txd6_dly);
		of_property_read_u32(np, "txd7-dly", &dt_info->txd7_dly);

		of_property_read_u32(np, "rxdv-dly", &dt_info->rxdv_dly);
		of_property_read_u32(np, "rxer-dly", &dt_info->rxer_dly);
		of_property_read_u32(np, "rxd0-dly", &dt_info->rxd0_dly);
		of_property_read_u32(np, "rxd1-dly", &dt_info->rxd1_dly);
		of_property_read_u32(np, "rxd2-dly", &dt_info->rxd2_dly);
		of_property_read_u32(np, "rxd3-dly", &dt_info->rxd3_dly);
		of_property_read_u32(np, "rxd4-dly", &dt_info->rxd4_dly);
		of_property_read_u32(np, "rxd5-dly", &dt_info->rxd5_dly);
		of_property_read_u32(np, "rxd6-dly", &dt_info->rxd6_dly);
		of_property_read_u32(np, "rxd7-dly", &dt_info->rxd7_dly);
		of_property_read_u32(np, "crs-dly", &dt_info->crs_dly);
		of_property_read_u32(np, "col-dly", &dt_info->col_dly);

#if defined(CONFIG_ARCH_TCC898X)

	if(system_rev >= 0x0002){
		ret = of_property_read_u32(np, "txclk-o-dly2", &dt_info->txclk_o_dly);
		if(ret)
			of_property_read_u32(np, "txclk-o-dly", &dt_info->txclk_o_dly);

		printk("System_rev = 0x%04x, txclk_o_dly = %d\n", system_rev, dt_info->txclk_o_dly);
	}
#endif

#if defined(CONFIG_ARCH_TCC899X)
	printk("TCC899X GMAC] get system_rev : %d !!\n", system_rev);
#if defined(CONFIG_TCC8990_MPW2_SOCKET)
	printk("TCC899X GMAC] Set tunning value for tcc8990_mpw2_socket_board!!\n");
	of_property_read_u32(np, "txclk-o-dly_mpw2_sk", &dt_info->txclk_o_dly);
	of_property_read_u32(np, "txclk-o-inv_mpw2_sk", &dt_info->txclk_o_inv);
	of_property_read_u32(np, "rxclk-i-dly_mpw2_sk", &dt_info->rxclk_i_dly);
	of_property_read_u32(np, "rxclk-i-inv_mpw2_sk", &dt_info->rxclk_i_inv);
#else
	if(system_rev == 0x1)
	{
		printk("TCC899X GMAC] Set tunning value for tcc899x_mpw2!!\n");
		of_property_read_u32(np, "txclk-o-dly_mpw2", &dt_info->txclk_o_dly);
		of_property_read_u32(np, "txclk-o-inv_mpw2", &dt_info->txclk_o_inv);
		of_property_read_u32(np, "rxclk-i-dly_mpw2", &dt_info->rxclk_i_dly);
		of_property_read_u32(np, "rxclk-i-inv_mpw2", &dt_info->rxclk_i_inv);
	}
#endif
#endif
	printk("txc_dly : %d , txc_inv : %d\n", dt_info->txclk_o_dly, dt_info->txclk_o_inv);
	printk("rxc_dly : %d , rxc_inv : %d\n", dt_info->rxclk_i_dly, dt_info->rxclk_i_inv);

	return 0;
}

void tca_gmac_clk_enable(struct gmac_dt_info_t *dt_info)
{
//	if (dt_info->hsio_clk) {
//		clk_prepare_enable(dt_info->hsio_clk);
//	}

	if (dt_info->gmac_hclk) {
		clk_prepare_enable(dt_info->gmac_hclk);
	}

	if (dt_info->gmac_clk) {
		clk_prepare_enable(dt_info->gmac_clk);
		switch(dt_info->phy_inf) {
			case PHY_INTERFACE_MODE_MII:
			case PHY_INTERFACE_MODE_RMII:
				clk_set_rate(dt_info->gmac_clk, 50*1000*1000);
				break;
			case PHY_INTERFACE_MODE_GMII:
			case PHY_INTERFACE_MODE_RGMII:
				clk_set_rate(dt_info->gmac_clk, 125*1000*1000);
				break;
			default:
				clk_set_rate(dt_info->gmac_clk, 125*1000*1000);
				break;
		}
		printk("gmac_clk : %lu\n", clk_get_rate(dt_info->gmac_clk));
	}
	else {
		printk("dt_info->gmac_clk is not exist\n");
	}

	if (dt_info->ptp_clk) {
		clk_prepare_enable(dt_info->ptp_clk);
		clk_set_rate(dt_info->ptp_clk, 50*1000*1000);
	}
}

void tca_gmac_clk_disable(struct gmac_dt_info_t *dt_info)
{
	printk("\n[%s] \n", __func__);
	if (dt_info->ptp_clk) {
		clk_set_rate(dt_info->ptp_clk, 6*1000*1000);
		clk_disable_unprepare(dt_info->ptp_clk);
	} 
	if (dt_info->gmac_clk) {
		clk_set_rate(dt_info->gmac_clk, 6*1000*1000);
		clk_disable_unprepare(dt_info->gmac_clk);
	}

	if (dt_info->gmac_hclk) {
	printk("\n[%s] \n", __func__);
		clk_disable_unprepare(dt_info->gmac_hclk);
	}

//	if (dt_info->hsio_clk) {
//		clk_disable_unprepare(dt_info->hsio_clk);
//	}
}

unsigned int tca_gmac_get_hsio_clk(struct gmac_dt_info_t *dt_info)
{
	if(dt_info->hsio_clk) {
		printk("hsio_clk : %lu\n", clk_get_rate(dt_info->hsio_clk));
		return clk_get_rate(dt_info->hsio_clk);
	}
	printk("dt_info->hsio_clk is not exist\n");
	return 0;
}

phy_interface_t tca_gmac_get_phy_interface(struct gmac_dt_info_t *dt_info)
{
	return dt_info->phy_inf;
}

void tca_gmac_phy_pwr_on(struct gmac_dt_info_t *dt_info)
{
	if (dt_info->phy_on) {
		gpio_direction_output(dt_info->phy_on, 1);
		msleep(10);
	}
}

void tca_gmac_phy_pwr_off(struct gmac_dt_info_t *dt_info)
{
	if (dt_info->phy_rst) {
		gpio_direction_output(dt_info->phy_rst, 0);
		msleep(10);
	}
	
	if (dt_info->phy_on) {
		gpio_direction_output(dt_info->phy_on, 0);
		msleep(10);
	}
}

void tca_gmac_phy_reset(struct gmac_dt_info_t *dt_info)
{
	if (dt_info->phy_rst) {
		gpio_direction_output(dt_info->phy_rst, 0);
		msleep(10);
		gpio_direction_output(dt_info->phy_rst, 1);
		msleep(150);
	}
}

void tca_gmac_tunning_timing(struct gmac_dt_info_t *dt_info, void __iomem *ioaddr)
{

	{
		writel( ((dt_info->txclk_i_dly&0x1f)<<0) |
				((dt_info->txclk_i_inv&0x01)<<7) |
				((dt_info->txclk_o_dly&0x1f)<<8) |
				((dt_info->txclk_o_inv&0x01)<<15)|
				((dt_info->txen_dly&0x1f)<<16)   |
				((dt_info->txer_dly&0x1f)<<24), ioaddr+GMACDLY0_OFFSET);
		writel(	((dt_info->txd0_dly & 0x1f)<<0) |
				((dt_info->txd1_dly & 0x1f)<<8) |
				((dt_info->txd2_dly & 0x1f)<<16)|
				((dt_info->txd3_dly & 0x1f)<<24), ioaddr+GMACDLY1_OFFSET);
		writel(	((dt_info->txd4_dly & 0x1f)<<0) |
				((dt_info->txd5_dly & 0x1f)<<8) |
				((dt_info->txd6_dly & 0x1f)<<16)|
				((dt_info->txd7_dly & 0x1f)<<24), ioaddr+GMACDLY2_OFFSET);
		writel(	((dt_info->rxclk_i_dly & 0x1f)<<0)|
				((dt_info->rxclk_i_inv & 0x01)<<7)|
				((dt_info->rxdv_dly & 0x1f)<<16)  |
				((dt_info->rxer_dly & 0x1f)<<24), ioaddr+GMACDLY3_OFFSET);
		writel(	((dt_info->rxd0_dly & 0x1f)<<0) |
				((dt_info->rxd1_dly & 0x1f)<<8) |
				((dt_info->rxd2_dly & 0x1f)<<16)|
				((dt_info->rxd3_dly & 0x1f)<<24), ioaddr+GMACDLY4_OFFSET);
		writel(	((dt_info->rxd4_dly & 0x1f)<<0) |
				((dt_info->rxd5_dly & 0x1f)<<8) |
				((dt_info->rxd6_dly & 0x1f)<<16)|
				((dt_info->rxd7_dly & 0x1f)<<24), ioaddr+GMACDLY5_OFFSET);
		writel(	((dt_info->col_dly & 0x1f)<<0)|
				((dt_info->crs_dly & 0x1f)<<8), ioaddr+GMACDLY6_OFFSET);
	}
}

void tca_gmac_portinit(struct gmac_dt_info_t *dt_info, void __iomem *ioaddr)
{
#if 1
	void __iomem *pcfg1 = (hsio_base + GMAC1_CFG1_OFFSET) ;

//	tca_gmac_tunning_timing(dt_info, ioaddr);

	gpio_direction_output(dt_info->phy_rst, 0);

	if (dt_info->phy_on)
		gpio_direction_output(dt_info->phy_on, 0);

	writel(readl(pcfg1)&~CFG1_CE, pcfg1); //clock disable
	
	switch(dt_info->phy_inf) {
		case PHY_INTERFACE_MODE_MII:
			writel((readl(pcfg1)&~CFG1_PHY_INFSEL_MASK)|(6<<CFG1_PHY_INFSEL_SHIFT), pcfg1);
			break;
		case PHY_INTERFACE_MODE_RMII:
			writel((readl(pcfg1)&~CFG1_PHY_INFSEL_MASK)|(4<<CFG1_PHY_INFSEL_SHIFT), pcfg1);
			break;
		case PHY_INTERFACE_MODE_GMII:
			writel((readl(pcfg1)&~CFG1_PHY_INFSEL_MASK)|(0<<CFG1_PHY_INFSEL_SHIFT), pcfg1);
			break;
		case PHY_INTERFACE_MODE_RGMII:
			writel((readl(pcfg1)&~CFG1_PHY_INFSEL_MASK)|(1<<CFG1_PHY_INFSEL_SHIFT), pcfg1);
			break;
		default:
			break;
	}

	writel(readl(pcfg1)|CFG1_CE, pcfg1); //clock enable
#else
	volatile PHSIOBUSCFG pHSIOCFG= (volatile PHSIOBUSCFG)tcc_p2v(HwHSIOBUSCFG_BASE);

	tca_gmac_tunning_timing(dt_info, ioaddr);

	gpio_direction_output(dt_info->phy_rst, 0);

	if (dt_info->phy_on)
		gpio_direction_output(dt_info->phy_on, 0);

	if (dt_info->index == 0) {
		pHSIOCFG->GMAC0_CFG1.bREG.CE = 0; //Clock Disable

		switch(dt_info->phy_inf) {
			case PHY_INTERFACE_MODE_MII:
				pHSIOCFG->GMAC0_CFG1.bREG.PHY_INFSEL = 6;
				break;
			case PHY_INTERFACE_MODE_RMII:
				pHSIOCFG->GMAC0_CFG1.bREG.PHY_INFSEL = 4;
				break;
			case PHY_INTERFACE_MODE_GMII:
				pHSIOCFG->GMAC0_CFG1.bREG.PHY_INFSEL = 0;
				break;
			case PHY_INTERFACE_MODE_RGMII:
				pHSIOCFG->GMAC0_CFG1.bREG.PHY_INFSEL = 1;
				break;
			default:
				break;
		}
		pHSIOCFG->GMAC0_CFG1.bREG.CE = 1; //Clock Enable
	} else if (dt_info->index == 1) {
		pHSIOCFG->GMAC1_CFG1.bREG.CE = 0; //Clock Disable

		switch(dt_info->phy_inf) {
			case PHY_INTERFACE_MODE_MII:
				pHSIOCFG->GMAC1_CFG1.bREG.PHY_INFSEL = 6;
				break;
			case PHY_INTERFACE_MODE_RMII:
				pHSIOCFG->GMAC1_CFG1.bREG.PHY_INFSEL = 4;
				break;
			case PHY_INTERFACE_MODE_GMII:
				pHSIOCFG->GMAC1_CFG1.bREG.PHY_INFSEL = 0;
				break;
			case PHY_INTERFACE_MODE_RGMII:
				pHSIOCFG->GMAC1_CFG1.bREG.PHY_INFSEL = 1;
				break;
			default:
				break;
		}
		pHSIOCFG->GMAC1_CFG1.bREG.CE = 1; //Clock Enable
	} else {
		printk("invalid gmac index\n");
	}
#endif
}

// ECID Code
// -------- 31 ------------- 15 ----------- 0 --------
// [0]	   |****************|****************|	  : '*' is valid
// [1]	   |0000000000000000|****************|	  : 
//
#define MODE	Hw31
#define CS		Hw30
#define FSET	Hw29
#define PRCHG	Hw27
#define PROG	Hw26
#define SCK 	Hw25
#define SDI 	Hw24
#define SIGDEV	Hw23
#define A2		Hw19
#define A1		Hw18
#define A0		Hw17
#define SEC 	Hw16
#define USER	(~Hw16)

void IO_UTIL_ReadECID (unsigned ecid[])
{
	//void __iomem *pgpio = (void __iomem*)io_p2v(TCC_PA_GPIO);
	void __iomem *pgpio = ioremap(TCC_PA_GPIO, 0x00100000);
	unsigned i;

	ecid[0] = ecid[1] = ecid[2] = ecid[3] = 0;

	writel(MODE,        pgpio+ECID0_OFFSET);
	writel(MODE|CS|SEC, pgpio+ECID0_OFFSET);

	for (i=0;i<8;i++) {
		writel(MODE|CS|(i<<17)|SEC,                   pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|SIGDEV|SEC,            pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|SIGDEV|PRCHG|SEC,      pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|SIGDEV|PRCHG|FSET|SEC, pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|PRCHG|FSET|SEC,        pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|FSET|SEC,              pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|SEC,                   pgpio+ECID0_OFFSET);
	}

	ecid[0] = readl(pgpio+ECID2_OFFSET);	// Low	32 Bit
	ecid[1] = readl(pgpio+ECID3_OFFSET);	// High 16 Bit

	writel(0x00000000, pgpio+ECID0_OFFSET);	// ECID Closed

	writel(MODE,    pgpio+ECID0_OFFSET);
	writel(MODE|CS, pgpio+ECID0_OFFSET);

	for (i=0;i<8;i++) {
		writel(MODE|CS|(i<<17),                   pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|SIGDEV,            pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|SIGDEV|PRCHG,      pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|SIGDEV|PRCHG|FSET, pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|PRCHG|FSET,        pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17)|FSET,              pgpio+ECID0_OFFSET);
		writel(MODE|CS|(i<<17),                   pgpio+ECID0_OFFSET);
	}

	ecid[2] = readl(pgpio+ECID2_OFFSET);	// Low	32 Bit
	ecid[3] = readl(pgpio+ECID3_OFFSET);	// High 16 Bit

	writel(0x00000000, pgpio+ECID0_OFFSET);	// ECID Closed

	/*
	printk("ECID DATA[0] : 0x%x\n",ecid[0]);
	printk("ECID DATA[1] : 0x%x\n",ecid[1]);

	
	printk("ECID DATA[2] : 0x%x\n",ecid[2]);
	printk("ECID DATA[3] : 0x%x\n",ecid[3]);
*/
}

int tca_get_mac_addr_from_ecid(char *mac_addr)
{
	unsigned ecid[4] = {0,0,0,0};

	IO_UTIL_ReadECID(ecid);

	if(ecid[2] !=0 || ecid[3] !=0){
		if( (ecid[2] >> 23) & 0x01 )
		{
			//new 88-46-2A-XX-XX-XX
			mac_addr[0]=0x88;
			mac_addr[1]=0x46;
			mac_addr[2]=0x2A;
		}
		else{
			//old oui
			//F4-50-EB-XX-XX-XX
			mac_addr[0]=0xF4;
			mac_addr[1]=0x50;
			mac_addr[2]=0xEB;
		}
		mac_addr[3]= (ecid[3] >>8) & 0xFF;
		mac_addr[4]= (ecid[3] & 0xFF);
		mac_addr[5]= (ecid[2] >> 24) & 0xFF ;
		return 0;
	} 

	return -EINVAL;
}

