# compile vhdl design source files
vhdl xil_defaultlib  \
"test_wrapper_func_synth.vhd" \
"../../../../../project_1.srcs/sources_1/bd/test/hdl/test_wrapper.vhd" \

# Do not sort compile order
nosort
