<meta http-equiv="content-type" content="text/html; charset=ISO-8859-1">
<html>
<head>
<title>ASP-DAC 2020 Technical Program</title>
<style>
<!--
.tbl1 { border-collapse: collapse; background-color: #ffffcf; }
.tbl2, .tbl3 { border-collapse: collapse; }
.tbl1 th, .tbl1 td, .tbl2 th, .tbl2 td { border: 1px solid gray; padding: 2px; min-width: 2em; }
.tbl3 th, .tbl3 td { border: 0; padding: 1px; min-width: 2em; }
@media all and (-ms-high-contrast:none){ /* on or after IE10 */
 .tbl1 th, .tbl1 td, .tbl2 th, .tbl2 td { padding: 4px; line-height: 120%; }
 .tbl3 th, .tbl3 td { padding: 4px; line-height: 120%; }
 table { margin: 2px; }
}
input.button_submit {
 font-size: 20pt;
 color: white;
 font-weight: bold;
 background-color: #4E9AE6;
 box-shadow: 5px 5px 5px #999;
}
input.button_submit:hover {
 background-color: #185fa7
}
input.button_check {
 font-size: 20pt;
 color: white;
 font-weight: bold;
 background-color: #CC99FF;
 box-shadow: 5px 5px 5px #999;
}
input.button_check:hover {
 background-color: #a54bff
}
td.button_submit_small {
 font-size: 12pt;
 color: white;
 font-weight: bold;
 background-color: #4E9AE6;
 box-shadow: 5px 5px 5px #999;
 border-collapse: separate; /* IE, Edge */                                      
}
td.button_submit_small:hover {
 background-color: #185fa7
}
td.button_check_small {
 font-size: 12pt;
 color: white;
 font-weight: bold;
 background-color: #CC99FF;
 box-shadow: 5px 5px 5px #999;
 border-collapse: separate; /* IE, Edge */                                      
}
td.button_check_small:hover {
 background-color: #a54bff
}
@supports (-ms-ime-align:auto) { /* Edge */
}
@-moz-document url-prefix(){ /* Firefox */
}
body { margin: 20px; padding: 0; }
pre{
 white-space: -moz-pre-wrap;
 white-space: -pre-wrap;
 white-space: -o-pre-wrap;
 white-space: pre-wrap;
}
-->
</style>
</head>
<body>
<a href="../index.html" target="_top">(Go to Top Page)</a>
<center>
<h1>The 25th Asia and South Pacific Design Automation Conference <br>Technical Program</h1>
</center>
<font color="red">Remark:</font> The presenter of each paper is marked with "<b><font color="Maroon" size=+1>*</font></b>".
<hr>
<b><font color="#800000">Technical Program:&nbsp;&nbsp;&nbsp;SIMPLE version&nbsp;&nbsp;&nbsp;<a href="program_abst.html">DETAILED version with abstract</a></font></b>
<hr>
<b><font color="#800000">Author Index:&nbsp;&nbsp;&nbsp;<a href="author_index.html">HERE</a></font></b>
<hr>
<center><h2><font color="red">Session Schedule</font></h2></center>
<a name="day1"></a>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Tuesday, January 14, 2020</table>
<br>
<table class="tbl2" border="1" cellspacing="0" cellpadding="5" bgcolor="#ffffe9">
<tr>
<th width="25.0%" bgcolor="#fff6b1">Room 310</th><th width="25.0%" bgcolor="#fff6b1">Room 308</th><th width="25.0%" bgcolor="#fff6b1">Room 307A</th><th width="25.0%" bgcolor="#fff6b1">Room 307B</th></tr>
<tr>
<td colspan=4 valign=top><center><a href="#1K">1K&nbsp; (Room 311)<br>
Opening and Keynote Session I</a><br>9:00 - 10:30</center></td>
</tr>
<tr>
<td><center><a href="#1A">1A&nbsp; University Design Contest</a><br>10:45 - 12:00</center></td>
<td><center><a href="#1B">1B&nbsp; Machine Learning in Physical Design</a><br>10:45 - 12:00</center></td>
<td><center><a href="#1C">1C&nbsp; Toward Optimal Timing and PDN Design</a><br>10:45 - 12:00</center></td>
<td><center><a href="#1D">1D&nbsp; Side Channel Attacks and Countermeasures</a><br>10:45 - 12:00</center></td>
</tr>
<tr>
<td colspan=4 valign=top><center><a href="#2K">2K&nbsp; (Room 311)<br>
Keynote Session II</a><br>12:00 - 12:40</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Lunch Break</b><br>
12:40 - 14:00
</center>
</td>
</tr>
<tr>
<td><center><a href="#2A">2A&nbsp; (SS-1): Designing Reliable and Robust Circuits and Systems in the Nanometer Era</a><br>14:00 - 15:40</center></td>
<td><center><a href="#2B">2B&nbsp; System Architecture Innovation</a><br>14:00 - 15:40</center></td>
<td><center><a href="#2C">2C&nbsp; Optical Networks-on-Chips and Quantum Circuit Design</a><br>14:00 - 15:40</center></td>
<td><center><a href="#2D">2D&nbsp; Reliability from Design to Manufacturing</a><br>14:00 - 15:40</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Coffee Break</b><br>
15:40 - 16:00
</center>
</td>
</tr>
<tr>
<td><center><a href="#3A">3A&nbsp; Reliability and Security for Deep Neural Networks</a><br>16:00 - 17:15</center></td>
<td><center><a href="#3B">3B&nbsp; Memory Architecture for Emerging Technologies</a><br>16:00 - 17:15</center></td>
<td><center><a href="#3C">3C&nbsp; Techniques for Analog Circuits and NoC</a><br>16:00 - 17:15</center></td>
<td><center><a href="#3D">3D&nbsp; Advanced test, verification and fault tolerance techniques</a><br>16:00 - 17:15</center></td>
</tr>
</table>
<br>
<hr>
<br>
<a name="day2"></a>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Wednesday, January 15, 2020</table>
<br>
<table class="tbl2" border="1" cellspacing="0" cellpadding="5" bgcolor="#ffffe9">
<tr>
<th width="25.0%" bgcolor="#fff6b1">Room 310</th><th width="25.0%" bgcolor="#fff6b1">Room 308</th><th width="25.0%" bgcolor="#fff6b1">Room 307A</th><th width="25.0%" bgcolor="#fff6b1">Room 307B</th></tr>
<tr>
<td colspan=4 valign=top><center><a href="#3K">3K&nbsp; (Room 311)<br>
Keynote Session III</a><br>9:00 - 10:00</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Coffee Break</b><br>
10:00 - 10:15
</center>
</td>
</tr>
<tr>
<td><center><a href="#4A">4A&nbsp; (DF-1): Trends in EDA</a><br>10:15 - 11:30</center></td>
<td><center><a href="#4B">4B&nbsp; Machine-Learning and Low-Power Design</a><br>10:15 - 11:30</center></td>
<td><center><a href="#4C">4C&nbsp; Cryptographic Hardware Implementation and Secure Approximate Computing</a><br>10:15 - 11:30</center></td>
<td><center><a href="#4D">4D&nbsp; Emerging Embedded Systems Architecture</a><br>10:15 - 11:30</center></td>
</tr>
<tr>
<td colspan=4 valign=top><center><a href="#4K">4K&nbsp; (Room 311)<br>
Keynote Session IV</a><br>11:30 - 12:10</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Lunch Break</b><br>
12:20 - 13:50
</center>
</td>
</tr>
<tr>
<td><center><a href="#5A">5A&nbsp; Architecture and Algorithm for Deep Neural Networks</a><br>13:50 - 15:30</center></td>
<td><center><a href="#5B">5B&nbsp; Advanced Memory Systems</a><br>13:50 - 15:30</center></td>
<td><center><a href="#5C">5C&nbsp; Advances in Physical Design</a><br>13:50 - 15:30</center></td>
<td><center><a href="#5D">5D&nbsp; System Simulation and Exploration</a><br>13:50 - 15:30</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Coffee Break</b><br>
15:30 - 15:45
</center>
</td>
</tr>
<tr>
<td><center><a href="#6A">6A&nbsp; (SS-2): Computation-in-Memory based on emerging non-volatile memories: Technology, design, and test and reliability</a><br>15:45 - 17:00</center></td>
<td><center><a href="#6B">6B&nbsp; (SS-3): Emerging Memory Enabled Computing in The Post-Moore’s Era</a><br>15:45 - 17:25</center></td>
<td><center><a href="#6C">6C&nbsp; (SS-4): AI Enhanced Simulation and Optimization in Back-End EDA Flow</a><br>15:45 - 17:00</center></td>
<td><center><a href="#6D">6D&nbsp; (DF-2): Emerging Design</a><br>15:45 - 17:00</center></td>
</tr>
<tr>
<td colspan=4 valign=top><center><a href="#5K">5K&nbsp; (Room 311)<br>
Keynote Session V</a><br>17:30 - 18:10</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Banquet (Room 311)</b><br>
18:30 - 20:00
</center>
</td>
</tr>
</table>
<br>
<hr>
<br>
<a name="day3"></a>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Thursday, January 16, 2020</table>
<br>
<table class="tbl2" border="1" cellspacing="0" cellpadding="5" bgcolor="#ffffe9">
<tr>
<th width="25.0%" bgcolor="#fff6b1">Room 310</th><th width="25.0%" bgcolor="#fff6b1">Room 308</th><th width="25.0%" bgcolor="#fff6b1">Room 307A</th><th width="25.0%" bgcolor="#fff6b1">Room 307B</th></tr>
<tr>
<td colspan=4 valign=top><center><a href="#6K">6K&nbsp; (Room 311)<br>
Keynote Session VI</a><br>9:00 - 10:00</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Coffee Break</b><br>
10:00 - 10:15
</center>
</td>
</tr>
<tr>
<td><center><a href="#7A">7A&nbsp; Neuromorphic Computing</a><br>10:15 - 11:30</center></td>
<td><center><a href="#7B">7B&nbsp; Machine Learning for Embedded Systems</a><br>10:15 - 11:30</center></td>
<td><center><a href="#7C">7C&nbsp; Malicious Activities Generation and Detection</a><br>10:15 - 11:30</center></td>
<td><center><a href="#7D">7D&nbsp; Embedded Software for Energy Optimization and Non-Volatile Memory</a><br>10:15 - 11:30</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Lunch Break</b><br>
11:30 - 13:50
</center>
</td>
</tr>
<tr>
<td><center><a href="#8A">8A&nbsp; Search and Optimization for Deep Neural Networks</a><br>13:50 - 15:30</center></td>
<td><center><a href="#8B">8B&nbsp; FPGAs for Big Data Systems, Nonvolatile Computing, and Microfluidics</a><br>13:50 - 15:30</center></td>
<td><center><a href="#8C">8C&nbsp; Advances in Logic/High-Level Synthesis</a><br>13:50 - 15:30</center></td>
<td><center><a href="#8D">8D&nbsp; Scalable and Reconfigurable Approximate Arithmetic Units</a><br>13:50 - 15:30</center></td>
</tr>
<tr>
<td colspan=4>
<center><b>Coffee Break</b><br>
15:30 - 15:45
</center>
</td>
</tr>
<tr>
<td><center><a href="#9A">9A&nbsp; (SS-5): Resilience in Integrated Systems</a><br>15:45 - 17:00</center></td>
<td><center><a href="#9B">9B&nbsp; (SS-6): Emerging Technologies across the Abstraction Layers</a><br>15:45 - 17:00</center></td>
<td><center><a href="#9C">9C&nbsp; (SS-7): CMOS Annealing Hardware: Pursuing Efficiency for Solving Combinatorial Optimization Problems</a><br>15:45 - 17:00</center></td>
<td><center><a href="#9D">9D&nbsp; (DF-3): AI Accelerators</a><br>15:45 - 17:00</center></td>
</tr>
</table>
<br>
<hr>
<br>

DF: Designers' Forum, SS: Special Session
<hr>
<h2><center><font color="red">List of papers</font></center></h2>
<font color="red">Remark:</font> The presenter of each paper is marked with "<b><font color="Maroon" size=+1>*</font></b>".
<hr>
<br>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Tuesday, January 14, 2020</table>
<br>
<div style="position: absolute; right: 20px"><a name="1K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1K</b>&nbsp; <font size=+1><b>Opening and Keynote Session I</b></font><br>
Time: 9:00 - 10:30 Tuesday, January 14, 2020<br>
Location: Room 311<br>
<p></p>
<a name="1K-1"></a>
1K-1
<font size=-1>(Time: 9:30 - 10:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Skin Electronics for Continuous Health Monitoring</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Takao Someya (Univ. of Tokyo, Japan)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1A</b>&nbsp; <font size=+1><b>University Design Contest</b></font><br>
Time: 10:45 - 12:00 Tuesday, January 14, 2020<br>
Location: Room 310<br>
Chair: Dajiang Liu (Chongqing Univ.)
<p></p>
<a name="1A-1"></a>
<font color="Maroon"><b>Best Design Award</b></font><br>
1A-1
<font size=-1>(Time: 10:45 - 10:48)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Design of a Single-Stage Wireless Charger with 92.3%-Peak-Efficiency  for Portable Devices Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Lin Cheng (Univ. of Science and Tech. of China, China), Xinyuan Ge, Wai Chiu Ng, Wing-Hung Ki, Jiawei Zheng, Tsz Fai Kwok, Chi-Ying Tsui (Hong Kong Univ. of Science and Tech., China), Ming Liu (Institute of Microelectronics, Chinese Academy of Sciences,, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 1 - 2</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p1_1A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1A-2"></a>
1A-2
<font size=-1>(Time: 10:48 - 10:51)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Capacitance-to-Digital Converter with Differential Bondwire Accelerometer,  On-chip Air Pressure and Humidity Sensor in 0.18 um CMOS</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Sujin Park (KAIST, Republic of Korea), Geon-Hwi Lee (KAIST/SK Hynix, Republic of Korea), <b><font color="Maroon" size=+1>*</font></b>Seungmin Oh, SeongHwan Cho (KAIST, Republic of Korea)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 3 - 4</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p3_1A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1A-3"></a>
1A-3
<font size=-1>(Time: 10:51 - 10:54)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A 28GHz CMOS Differential Bi-Directional Amplifier for 5G NR</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zheng Li, Jian Pang, Ryo Kubozoe, Xueting Luo, Rui Wu, Yun Wang, Dongwon You, Ashbir Aviat Fadila, Joshua Alvin, Bangan Liu, Zheng Sun, Hongye Huang, Atsushi Shirane, Kenichi Okada (Tokyo Inst. of Tech., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 5 - 6</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p5_1A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1A-4"></a>
1A-4
<font size=-1>(Time: 10:54 - 10:57)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Quantity Evaluation and Reconfiguration Mechanism for Signal- and Power-Interconnections in 3D-Stacking System</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Ching-Hwa Cheng (Feng Chia Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 7 - 8</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p7_1A-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1A-5"></a>
1A-5
<font size=-1>(Time: 10:57 - 11:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">An Inductively Coupled Wireless Bus for Chiplet-Based Systems</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Junichiro Kadomoto, Satoshi Mitsuno, Hidetsugu Irie, Shuichi Sakai (Univ. of Tokyo, Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 9 - 10</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-5"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p9_1A-5.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1A-6"></a>
1A-6
<font size=-1>(Time: 11:00 - 11:03)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">FPGA-based Heterogeneous Solver for Three-Dimensional Routing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Kento Hasegawa, <b><font color="Maroon" size=+1>*</font></b>Ryota Ishikawa, Makoto Nishizawa, Kazushi Kawamura, Masashi Tawada, Nozomu Togawa (Waseda Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 11 - 12</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1A-6"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p11_1A-6.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1B</b>&nbsp; <font size=+1><b>Machine Learning in Physical Design</b></font><br>
Time: 10:45 - 12:00 Tuesday, January 14, 2020<br>
Location: Room 308<br>
Chair: Iris Hui-Ru Jiang (National Taiwan Univ.)
<p></p>
<a name="1B-1"></a>
1B-1
<font size=-1>(Time: 10:45 - 11:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">PowerNet: Transferable Dynamic IR Drop Estimation via Maximum Convolutional Neural Network</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zhiyao Xie (Duke Univ., USA), Haoxing Ren, Brucek Khailany, Ye Sheng, Santosh Santosh (Nvidia, USA), Jiang Hu (TAMU, USA), Yiran Chen (Duke Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 13 - 18</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p13_1B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1B-2"></a>
1B-2
<font size=-1>(Time: 11:10 - 11:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zhiyao Xie (Duke Univ., USA), Guan-Qi Fang, Yu-Hung Huang (National Taiwan Univ. of Science and Tech., Taiwan), Haoxing Ren, Yanqing Zhang, Brucek Khailany (Nvidia, USA), Shao-Yun Fang (National Taiwan Univ. of Science and Tech., Taiwan), Jiang Hu (TAMU, USA), Yiran Chen (Duke Univ., USA), Erick Carvajal Barboza (TAMU, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 19 - 25</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p19_1B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1B-3"></a>
1B-3
<font size=-1>(Time: 11:35 - 12:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">High-Definition Routing Congestion Prediction for Large-Scale FPGAs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Mohamed Baker Alawieh, Wuxi Li, <b><font color="Maroon" size=+1>*</font></b>Yibo Lin (Univ. of Texas, Austin, USA), Love Singhal, Mahesh A. Iyer (Intel, USA), David Z. Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 26 - 31</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p26_1B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1C</b>&nbsp; <font size=+1><b>Toward Optimal Timing and PDN Design</b></font><br>
Time: 10:45 - 12:00 Tuesday, January 14, 2020<br>
Location: Room 307A<br>
Chairs: Yu-Guang Chen (National Central Univ., Taiwan), Jianglei Yang (Beihang Univ.)
<p></p>
<a name="1C-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
1C-1
<font size=-1>(Time: 10:45 - 11:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Integrated Airgap Insertion and Layer Reassignment for Circuit Timing Optimization</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Younggwang Jung, Daijoon Hyun, Youngsoo Shin (KAIST, Republic of Korea)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 32 - 37</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p32_1C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1C-2"></a>
1C-2
<font size=-1>(Time: 11:10 - 11:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">An Adaptive Electromigration Assessment Algorithm for Full-chip Power/Ground Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shaobin Ma, Xiaoyi Wang (Beijing Univ. of Tech., China), Sheldon X.-D. Tan, Liang Chen (Univ. of California, Riverside, USA), Jian He (Beijing Univ. of Tech., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 38 - 43</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p38_1C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1C-3"></a>
1C-3
<font size=-1>(Time: 11:35 - 12:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Template-based PDN Synthesis in Floorplan and Placement Using Classifier and CNN Techniques</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Vidya A. Chhabria (Univ. of Minnesota, USA), Andrew B. Kahng, Minsoo Kim, Uday Mallappa (Univ. of California, San Diego, USA), Sachin S. Sapatnekar (Univ. of Minnesota, USA), Bangqi Xu (Univ. of California, San Diego, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 44 - 49</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p44_1C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="1D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 1D</b>&nbsp; <font size=+1><b>Side Channel Attacks and Countermeasures</b></font><br>
Time: 10:45 - 12:00 Tuesday, January 14, 2020<br>
Location: Room 307B<br>
Chairs: Hiromitsu Awano (Osaka Univ., Japan), Song Bian (Kyoto Univ., Japan)
<p></p>
<a name="1D-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
1D-1
<font size=-1>(Time: 10:45 - 11:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Analyzing The Security of  The Cache Side Channel Defences With Attack Graphs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Limin Wang, Ziyuan Zhu, Zhanpeng Wang, Dan Meng (Chinese Academy of Sciences, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 50 - 55</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p50_1D-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1D-2"></a>
1D-2
<font size=-1>(Time: 11:10 - 11:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">iGPU Leak: An Information Leakage Vulnerability on Intel Integrated GPU</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Wenjian He, Wei Zhang (Hong Kong Univ. of Science and Tech., Hong Kong), Sharad Sinha (Indian Inst. of Tech. Goa, India), Sanjeev Das (Univ. of North Carolina, Chapel Hill, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 56 - 61</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p56_1D-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="1D-3"></a>
1D-3
<font size=-1>(Time: 11:35 - 12:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Design for EM Side-Channel Security through Quantitative Assessment of RTL Implementations</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jiaji He (Tsinghua Univ., China), Haocheng Ma (Tianjin Univ., China), Xiaolong Guo (Kansas State Univ., USA), Yiqiang Zhao (Tianjin Univ., China), Yier Jin (Univ. of Florida, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 62 - 67</td></tr>
<tr><td colspan="2"><a href="program_abst.html#1D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p62_1D-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2K</b>&nbsp; <font size=+1><b>Keynote Session II</b></font><br>
Time: 12:00 - 12:40 Tuesday, January 14, 2020<br>
Location: Room 311<br>
<p></p>
<a name="2K-1"></a>
2K-1
<font size=-1>(Time: 12:00 - 12:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Edge-to-Cloud Innovations for Inclusive AI</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Xiaoning Qi (Alibaba)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2A</b>&nbsp; <font size=+1><b>(SS-1): Designing Reliable and Robust Circuits and Systems in the Nanometer Era</b></font><br>
Time: 14:00 - 15:40 Tuesday, January 14, 2020<br>
Location: Room 310<br>
Chair: Sheldon Tan (Univ. of California Riverside, USA)
<p></p>
<a name="2A-1"></a>
2A-1
<font size=-1>(Time: 14:00 - 14:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Impact of Self-Heating On Performance, Power and Reliability in FinFET Technology</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Victor M. van Santen, Paul R. Genssler, Om Prakash, Simon Thomann, Jörg Henkel, <b><font color="Maroon" size=+1>*</font></b>Hussam Amrouch (Karlsruhe Inst. of Tech., Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 68 - 73</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p68_2A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2A-2"></a>
2A-2
<font size=-1>(Time: 14:25 - 14:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Reliable Power Grid Network Design Framework Considering EM Immortalities for Multi-Segment Wires</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Han Zhou, Shuyuan Yu, Zeyu Sun, <b><font color="Maroon" size=+1>*</font></b>Sheldon X.-D. Tan (Univ. of California, Riverside, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 74 - 79</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p74_2A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2A-3"></a>
2A-3
<font size=-1>(Time: 14:50 - 15:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Investigating the Inherent Soft Error Resilience of Embedded Applications by Full-System Simulation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Uzair Sharif, Daniel Müller-Gritschneder, <b><font color="Maroon" size=+1>*</font></b>Ulf Schlichtmann (Tech. Univ. of Munich, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 80 - 84</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p80_2A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2B</b>&nbsp; <font size=+1><b>System Architecture Innovation</b></font><br>
Time: 14:00 - 15:40 Tuesday, January 14, 2020<br>
Location: Room 308<br>
Chair: Eric Liang (Peking Universtiy)
<p></p>
<a name="2B-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
2B-1
<font size=-1>(Time: 14:00 - 14:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Co-Exploring Neural Architecture and Network-on-Chip Design for Real-Time Artificial Intelligence</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Lei Yang (Univ. of Pittsburgh, USA), Weiwen Jiang (Univ. of Notre Dame, USA), Weichen Liu (Nanyang Technological Univ., Singapore), Edwin H. M. Sha (East China Normal Univ., China), Yiyu Shi (Univ. of Notre Dame, USA), Jingtong Hu (Univ. of Pittsburgh, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 85 - 90</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p85_2B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2B-2"></a>
2B-2
<font size=-1>(Time: 14:25 - 14:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Thanos: High-Performance CPU-GPU Based Balanced Graph Partitioning Using Cross-Decomposition</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Dae Hee Kim, Rakesh Nagi, <b><font color="Maroon" size=+1>*</font></b>Deming Chen (Univ. of Illinois, Urbana-Champaign, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 91 - 96</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p91_2B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2B-3"></a>
2B-3
<font size=-1>(Time: 14:50 - 15:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Reutilization of Trace Buffers for Performance Enhancement of NoC based MPSoCs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sidhartha Sankar Rout, Badri M, Sujay Deb (Indraprastha Institute of Information Technology, Delhi, India)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 97 - 102</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p97_2B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2B-4"></a>
2B-4
<font size=-1>(Time: 15:15 - 15:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Formal Semantics of Predictable Pipelines: a Comparative Study</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Mathieu Jan, <b><font color="Maroon" size=+1>*</font></b>Mihail Asavoae (CEA LIST, France), Martin Schoeberl (Tech. Univ. of Denmark, Denmark), Edward A. Lee (Univ. of California, Berkeley, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 103 - 108</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p103_2B-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2C</b>&nbsp; <font size=+1><b>Optical Networks-on-Chips and Quantum Circuit Design</b></font><br>
Time: 14:00 - 15:40 Tuesday, January 14, 2020<br>
Location: Room 307A<br>
Chairs: Rudy Raymond H.P. (IBM Research, Japan), Shigeru Yamashita (Ritsumeikan Univ.)
<p></p>
<a name="2C-1"></a>
2C-1
<font size=-1>(Time: 14:00 - 14:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Maximizing the Communication Parallelism for Wavelength-Routed Optical Networks-on-Chips</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Mengchu Li, Tsun-Ming Tseng (Tech. Univ. of Munich, Germany), Mahdi Tala (Univ. of Ferrara, Italy), Ulf Schlichtmann (Tech. Univ. of Munich, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 109 - 114</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p109_2C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2C-2"></a>
2C-2
<font size=-1>(Time: 14:25 - 14:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Concurrency in DD-based Quantum Circuit Simulation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Stefan Hillmich, Alwin Zulehner, Robert Wille (Johannes Kepler Univ. Linz Institute for Integrated Circuits, Austria)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 115 - 120</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p115_2C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2C-3"></a>
2C-3
<font size=-1>(Time: 14:50 - 15:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Approximation of Quantum States Using Decision Diagrams</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Alwin Zulehner, Stefan Hillmich (Johannes Kepler Univ. Linz Institute for Integrated Circuits, Austria), Igor L. Markov (Univ. of Michigan, USA), <b><font color="Maroon" size=+1>*</font></b>Robert Wille (Johannes Kepler Univ. Linz Institute for Integrated Circuits, Austria)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 121 - 126</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p121_2C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2C-4"></a>
2C-4
<font size=-1>(Time: 15:15 - 15:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Improved DD-based Equivalence Checking of Quantum Circuits</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Lukas Burgholzer, Robert Wille (Johannes Kepler Univ. Linz, Austria)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 127 - 132</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2C-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p127_2C-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="2D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 2D</b>&nbsp; <font size=+1><b>Reliability from Design to Manufacturing</b></font><br>
Time: 14:00 - 15:40 Tuesday, January 14, 2020<br>
Location: Room 307B<br>
Chair: Changhao Yan (Fudan Univ., China)
<p></p>
<a name="2D-1"></a>
<font color="Maroon"><b>Best Paper Award</b></font><br>
2D-1
<font size=-1>(Time: 14:00 - 14:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Equivalent Capacitance Guided Dummy Fill Insertion for Timing and Manufacturability</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sheng-Jung Yu, Chen-Chien Kao, Chia-Han Huang, Iris Hui-Ru Jiang (National Taiwan Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 133 - 138</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p133_2D-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2D-2"></a>
2D-2
<font size=-1>(Time: 14:25 - 14:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Synthesis of Hardware Performance Monitoring and Prediction Flow Adapting to Near-Threshold Computing and Advanced Process Nodes</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jeongwoo Heo (Seoul National Univ., Republic of Korea), Kwangok Jeong (Samsung Electronics, Republic of Korea), Taewhan Kim, Kyumyung Choi (Seoul National Univ., Republic of Korea)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 139 - 144</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p139_2D-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2D-3"></a>
2D-3
<font size=-1>(Time: 14:50 - 15:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Enhancing Generalization of Wafer Defect Detection by Data Discrepancy-aware Preprocessing and Contrast-varied Augmentation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Chaofei Yang, Hai Li, <b><font color="Maroon" size=+1>*</font></b>Yiran Chen (Duke Univ., USA), Jiang Hu (Texas A&amp;M Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 145 - 150</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p145_2D-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="2D-4"></a>
2D-4
<font size=-1>(Time: 15:15 - 15:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Exploring Graphical Models with Bayesian Learning and MCMC for Failure Diagnosis</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hongfei Wang, Wenjie Cai, Jianwen Li, Kun He (Huazhong Univ. of Science and Tech., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 151 - 156</td></tr>
<tr><td colspan="2"><a href="program_abst.html#2D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p151_2D-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3A</b>&nbsp; <font size=+1><b>Reliability and Security for Deep Neural Networks</b></font><br>
Time: 16:00 - 17:15 Tuesday, January 14, 2020<br>
Location: Room 310<br>
Chair: Andrew Putnam (Microsoft, USA)
<p></p>
<a name="3A-1"></a>
3A-1
<font size=-1>(Time: 16:00 - 16:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Mitigating Adversarial Attacks for Deep Neural Networks by Input Deformation and Augmentation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Pengfei Qiu (Tsinghua Univ., China), Qian Wang (Univ. of Maryland, College Park, USA), Dongsheng Wang, Yongqiang Lyu (Tsinghua Univ., China), Zhaojun Lu, Gang Qu (Univ. of Maryland, College Park, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 157 - 162</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p157_3A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3A-2"></a>
3A-2
<font size=-1>(Time: 16:25 - 16:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">When Single Event Upset Meets Deep Neural Networks: Observations, Explorations, and Remedies</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Zheyu Yan (Zhejiang Univ., China), Yiyu Shi (Univ. of Notre Dame, USA), Wang Liao, Masanori Hashimoto (Osaka Univ., Japan), Xichuan Zhou (Chongqing Univ., China), <b><font color="Maroon" size=+1>*</font></b>Cheng Zhuo (Zhejiang Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 163 - 168</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p163_3A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3A-3"></a>
3A-3
<font size=-1>(Time: 16:50 - 17:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Concurrent Monitoring of Operational Health in Neural Networks Through Balanced Output Partitions</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Elbruz Ozen, <b><font color="Maroon" size=+1>*</font></b>Alex Orailoglu (Univ. of California, San Diego, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 169 - 174</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p169_3A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3B</b>&nbsp; <font size=+1><b>Memory Architecture for Emerging Technologies</b></font><br>
Time: 16:00 - 17:15 Tuesday, January 14, 2020<br>
Location: Room 308<br>
Chairs: Dongsuk Jeon (Seoul National Univ.), Xianzhang Chen (Chongqing Univ.)
<p></p>
<a name="3B-1"></a>
3B-1
<font size=-1>(Time: 16:00 - 16:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">PARC: A Processing-in-CAM Architecture for Genomic Long Read Pairwise Alignment using ReRAM</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Fan Chen, Linghao Song, Hai &quot;Helen&quot; Li, Yiran Chen (Duke Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 175 - 180</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p175_3B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3B-2"></a>
3B-2
<font size=-1>(Time: 16:25 - 16:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">RRAM-VAC: A Variability-Aware Controller for RRAM-based Memory Architectures</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shikhar Tuli, Marco Rios, Alexandre Levisse, David Atienza (Swiss Federal Inst. of Tech. (EPFL), Switzerland)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 181 - 186</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p181_3B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3B-3"></a>
3B-3
<font size=-1>(Time: 16:50 - 17:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Defects Mitigation in Resistive Crossbars for Analog Vector/Matrix Multiplication</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Fan Zhang, Miao Hu (Binghamton Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 187 - 192</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p187_3B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3C</b>&nbsp; <font size=+1><b>Techniques for Analog Circuits and NoC</b></font><br>
Time: 16:00 - 17:15 Tuesday, January 14, 2020<br>
Location: Room 307A<br>
Chairs: Markus Olbrich (Leibniz Univ. Hannover, Germany), Fan Yang (Fudan Univ., China)
<p></p>
<a name="3C-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
3C-1
<font size=-1>(Time: 16:00 - 16:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">S<sup>3</sup>DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Mingjie Liu, Wuxi Li, Keren Zhu, Biying Xu, <b><font color="Maroon" size=+1>*</font></b>Yibo Lin, Linxiao Shen, Xiyuan Tang, Nan Sun, David Z. Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 193 - 198</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p193_3C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3C-2"></a>
3C-2
<font size=-1>(Time: 16:25 - 16:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Establishing Reachset Conformance for the Formal Analysis of Analog Circuits</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Niklas Kochdumper (Tech. Univ. of Munich, Germany), Ahmad Tarraf (Goethe Univ. Frankfurt, Germany), Malgorzata Rechmal, Markus Olbrich (Leibniz Univ. Hannover, Germany), Lars Hedrich (Goethe Univ. Frankfurt, Germany), Matthias Althoff (Tech. Univ. of Munich, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 199 - 204</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p199_3C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3C-3"></a>
3C-3
<font size=-1>(Time: 16:50 - 17:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Contention Minimized Bypassing in SMART NoC</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Peng Chen (Nanyang Technological Univ./Chongqing Univ., Singapore), Weichen Liu (Nanyang Technological Univ., Singapore), Mengquan Li (Nanyang Technological Univ./Chongqing Univ., Singapore), Lei Yang (Univ. of Pittsburgh, USA), Nan Guan (Hong Kong Polytechnic Univ., Hong Kong)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 205 - 210</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p205_3C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="3D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3D</b>&nbsp; <font size=+1><b>Advanced test, verification and fault tolerance techniques</b></font><br>
Time: 16:00 - 17:15 Tuesday, January 14, 2020<br>
Location: Room 307B<br>
Chairs: Ying Zhang (Tongji Univ., China), Michihiro Shintani (NAIST, Japan)
<p></p>
<a name="3D-1"></a>
3D-1
<font size=-1>(Time: 16:00 - 16:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">FTT-NAS: Discovering Fault-Tolerant Neural Architecture</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Wenshuo Li, Xuefei Ning, Guangjun Ge (Tsinghua Univ., China), Xiaoming Chen (State Key Laboratory of Computer Architecture, Institute of Computing Technology, China), Yu Wang, Huazhong Yang (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 211 - 216</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p211_3D-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3D-2"></a>
3D-2
<font size=-1>(Time: 16:25 - 16:50)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">The Notion of Cross Coverage in AMS Design Verification</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Sayandeep Sanyal, Aritra Hazra, <b><font color="Maroon" size=+1>*</font></b>Pallab Dasgupta (Indian Inst. of Tech. Kharagpur, India), Scott Morrison (Texas Instruments, USA), Sudhakar Surendran, Lakshmanan Balasubramanian (Texas Instruments (India) Pvt., India)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 217 - 222</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p217_3D-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="3D-3"></a>
3D-3
<font size=-1>(Time: 16:50 - 17:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Automated Test Generation for Activation of Assertions in RTL Models</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yangdi Lyu, Prabhat Mishra (Univ. of Florida, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 223 - 228</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p223_3D-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<br>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Wednesday, January 15, 2020</table>
<br>
<div style="position: absolute; right: 20px"><a name="3K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 3K</b>&nbsp; <font size=+1><b>Keynote Session III</b></font><br>
Time: 9:00 - 10:00 Wednesday, January 15, 2020<br>
Location: Room 311<br>
<p></p>
<a name="3K-1"></a>
3K-1
<font size=-1>(Time: 9:00 - 10:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Design Automation for Customizable Computing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Jason Cong (Univ. of California, Los Angles, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#3K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4A</b>&nbsp; <font size=+1><b>(DF-1): Trends in EDA</b></font><br>
Time: 10:15 - 11:30 Wednesday, January 15, 2020<br>
Location: Room 310<br>
Chair: Bei Yu (Chinese Univ. of Hong Kong)
<p></p>
<a name="4A-1"></a>
4A-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">The Golden Age of EDA — Clock Design, Machine Learning and A-I Collaboration</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Zhuo Li (Cadence design systems, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="4A-2"></a>
4A-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">New Trend on High-Level Synthesis and Customized Compiler for Edge Intelligence</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Deming Chen (UIUC, USA)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="4A-3"></a>
4A-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Data-driven Instant Model Synthesis Enhanced by Learning Algorithms For DTCO Enablement In the FinFET Era</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Yanfeng Li (Platform Design Automation, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4B</b>&nbsp; <font size=+1><b>Machine-Learning and Low-Power Design</b></font><br>
Time: 10:15 - 11:30 Wednesday, January 15, 2020<br>
Location: Room 308<br>
Chairs: Cheng Zhuo (Zhejiang Univ., China), Hai Wang (UESTC, China)
<p></p>
<a name="4B-1"></a>
4B-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Machine Learning Based Online Full-Chip Heatmap Estimation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Sheriff Sadiqbatcha, Yue Zhao, Jinwei Zhang (Univ. of California, Riverside, USA), Hussam Amrouch, Joerg Henkel (Karlsruhe Inst. of Tech., Germany), <b><font color="Maroon" size=+1>*</font></b>Sheldon X.-D. Tan (Univ. of California, Riverside, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 229 - 234</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p229_4B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="4B-2"></a>
4B-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Reconfigurable Approximate Multiplier for Quantized CNN Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Chuliang Guo, Li Zhang, Xian Zhou (Zhejiang Univ., China), Weikang Qian (Shanghai Jiao Tong Univ., China), Cheng Zhuo (Zhejiang Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 235 - 240</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p235_4B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="4B-3"></a>
4B-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">EFFORT: Enhancing Energy Efficiency and Error Resilience of a Near-Threshold Tensor Processing Unit</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Noel Daniel Gundi, Tahmoures Shabanian, Prabal Basu, Pramesh Pandey, Sanghamitra Roy, Koushik Chakraborty, Zhen Zhang (Utah State Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 241 - 246</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p241_4B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4C</b>&nbsp; <font size=+1><b>Cryptographic Hardware Implementation and Secure Approximate Computing</b></font><br>
Time: 10:15 - 11:30 Wednesday, January 15, 2020<br>
Location: Room 307A<br>
Chair: Weiqiang Liu (Nanjing Univ. of Aeronautics and Astronautics, China)
<p></p>
<a name="4C-1"></a>
4C-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Towards Efficient Kyber on FPGAs: A Processor for Vector of Polynomials</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zhaohui Chen (Univ. of Chinese Academy of Sciences, China), Yuan Ma, Tianyu Chen, Jingqiang Lin (Chinese Academy of Sciences, China), Jiwu Jing (Univ. of Chinese Academy of Sciences, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 247 - 252</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p247_4C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="4C-2"></a>
4C-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Efficient Subquadratic Space Complexity Digit-Serial Multipliers over GF(2<sup>m</sup>) based on Bivariate Polynomial Basis Representation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Chiou-Yng Lee (Lunghwa Univ. of Science and Tech., Taiwan), <b><font color="Maroon" size=+1>*</font></b>Jiafeng Xie (Villanova Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 253 - 258</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p253_4C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="4C-3"></a>
4C-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Security Threats and Countermeasures for Approximate Arithmetic Computing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Pruthvy Yellu, Mezanur Rahman Monjur, Timothy Kammerer, Dongpeng Xu, Qiaoyan Yu (Univ. of New Hampshire, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 259 - 264</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p259_4C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4D</b>&nbsp; <font size=+1><b>Emerging Embedded Systems Architecture</b></font><br>
Time: 10:15 - 11:30 Wednesday, January 15, 2020<br>
Location: Room 307B<br>
<p></p>
<a name="4D-1"></a>
4D-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Broadcast Mechanism Based on Hybrid Wireless/Wired NoC for Efficient Barrier Synchronization in Parallel Computing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Hemanta Kumar Mondal (National Inst. of Tech. Durgapur, India), <b><font color="Maroon" size=+1>*</font></b>Navonil Chatterjee, Rodrigo Cataldo, Jean-Philippe Diguet (Univ. de Bretagne Sud, France)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 265 - 270</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p265_4D-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="4D-2"></a>
4D-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Generic FPGA Accelerator for Minimum Storage Regenerating Codes</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Mian Qin (Texas A&amp;M Univ., USA), Joo Hwan Lee, Rekha Pitchumani, Yang Seok Ki (Samsung Semiconductor, USA), Narasimha Reddy, <b><font color="Maroon" size=+1>*</font></b>Paul V. Gratz (Texas A&amp;M Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 271 - 276</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p271_4D-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="4D-3"></a>
4D-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Parallel-Log-Single-Compaction-Tree: Flash-Friendly Two-Level Key-Value Management in KVSSDs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yen-Ting Chen (National Tsing Hua Univ., Taiwan), Ming-Chang Yang (Chinese Univ. of Hong Kong, Hong Kong), Yuan-Hao Chang (Academia Sinica, Taiwan), Wei-Kuan Shih (National Tsing Hua Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 277 - 282</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p277_4D-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="4K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 4K</b>&nbsp; <font size=+1><b>Keynote Session IV</b></font><br>
Time: 11:30 - 12:10 Wednesday, January 15, 2020<br>
Location: Room 311<br>
<p></p>
<a name="4K-1"></a>
4K-1
<font size=-1>(Time: 11:30 - 12:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Huge Development of RISC-V Arising from IOT Spurt</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Yingwu Zhang (GigaDevice, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#4K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5A</b>&nbsp; <font size=+1><b>Architecture and Algorithm for Deep Neural Networks</b></font><br>
Time: 13:50 - 15:30 Wednesday, January 15, 2020<br>
Location: Room 310<br>
Chair: Deming Chen (UIUC)
<p></p>
<a name="5A-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
5A-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Towards Design Methodology of Efficient Fast Algorithms for Accelerating Generative Adversarial Networks on FPGAs</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Jung-Woo Chang, <b><font color="Maroon" size=+1>*</font></b>Saehyun Ahn, Keon-Woo Kang, Suk-Ju Kang (Sogang Univ., Republic of Korea)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 283 - 288</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p283_5A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5A-2"></a>
5A-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Designing Efficient Shortcut Architecture for Improving the Accuracy of Fully Quantized Neural Networks Accelerator</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Baoting Li, Longjun Liu, Yanming Jin, Peng Gao, Hongbin Sun, Nanning Zheng (Xi'an Jiaotong Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 289 - 294</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p289_5A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5A-3"></a>
5A-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">CRANIA: Unlocking Data and Value Reuse in Iterative Neural Network Architectures</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Maedeh Hemmat, <b><font color="Maroon" size=+1>*</font></b>Tejas Shah, Yuhua Chen, Joshua San Miguel (Univ. of Wisconsin Madison, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 295 - 300</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p295_5A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5A-4"></a>
5A-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Tiny but Accurate: A Pruned, Quantized and Optimized Memristor Crossbar Framework for Ultra Efficient DNN Implementation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Xiaolong Ma, Geng Yuan, <b><font color="Maroon" size=+1>*</font></b>Sheng Lin (Northeastern Univ., USA), Caiwen Ding (Univ. of Connecticut, USA), Fuxun Yu (George Mason Univ., USA), Tao Liu (Florida International Univ., USA), Wujie Wen (Lehigh Univ., USA), Xiang Chen (George Mason Univ., USA), Yanzhi Wang (Northeastern Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 301 - 306</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5A-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p301_5A-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5B</b>&nbsp; <font size=+1><b>Advanced Memory Systems</b></font><br>
Time: 13:50 - 15:30 Wednesday, January 15, 2020<br>
Location: Room 308<br>
Chairs: Ing-Chao Lin (National Cheng Kung Univ.), Guangyu Sun (Peking Univ.)
<p></p>
<a name="5B-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
5B-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Towards Read-Intensive Key-Value Stores with Tidal Structure Based on LSM-Tree</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yi Wang, Shangyu Wu, Rui Mao (Shenzhen Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 307 - 312</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p307_5B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5B-2"></a>
5B-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Flexible Processing-in-Memory Accelerator for Dynamic Channel-Adaptive Deep Neural Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Li Yang (Arizona State Univ., USA), Shaahin Angizi (Univ. of Central Florida, USA), <b><font color="Maroon" size=+1>*</font></b>Deliang Fan (Arizona State Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 313 - 318</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p313_5B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5B-3"></a>
5B-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Workload-aware Data-eviction Self-adjusting System of Multi-SCM Storage to Resolve Trade-off between SCM Data-retention Error and Storage System Performance</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Reika Kinoshita, Chihiro Matsui, Atsuya Suzuki, Shouhei Fukuyama, Ken Takeuchi (Chuo Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 319 - 324</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p319_5B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5B-4"></a>
5B-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">An Energy-Efficient Quantized and Regularized Training Framework For Processing-In-Memory Accelerators</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hanbo Sun, Zhenhua Zhu, Yi Cai (Tsinghua Univ., China), Xiaoming Chen (Chinese Academy of Sciences, China), Yu Wang, Huazhong Yang (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 325 - 330</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p325_5B-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5C</b>&nbsp; <font size=+1><b>Advances in Physical Design</b></font><br>
Time: 13:50 - 15:30 Wednesday, January 15, 2020<br>
Location: Room 307A<br>
Chairs: Jiang Hu (TAMU), Jianli Chen (Fuzhou Univ.)
<p></p>
<a name="5C-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
5C-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Unified Redistribution Layer Routing for 2.5D IC Packages</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Chun-Han Chiang, <b><font color="Maroon" size=+1>*</font></b>Fu-Yu Chuang, Yao-Wen Chang (National Taiwan Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 331 - 337</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p331_5C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5C-2"></a>
5C-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">AIR: A Fast but Lazy Timing-Driven FPGA Router</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Kevin E. Murray, Shen Zhong, Vaughn Betz (Univ. of Toronto, Canada)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 338 - 344</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p338_5C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5C-3"></a>
5C-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">SP&amp;R: Simultaneous Placement and Routing Framework for Standard Cell Synthesis in Sub-7nm</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Dongwon Park, <b><font color="Maroon" size=+1>*</font></b>Daeyeal Lee (Univ. of California, San Diego, USA), Ilgweon Kang (Cadence, USA), Sicun Gao, Bill Lin, Chung-Kuan Cheng (Univ. of California, San Diego, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 345 - 350</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p345_5C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5C-4"></a>
5C-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Chiplet-Package Co-Design For 2.5D Systems Using Standard ASIC CAD Tools</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>MD Arafat Kabir, <b><font color="Maroon" size=+1>*</font></b>Yarui Peng (Univ. of Arkansas, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 351 - 356</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5C-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p351_5C-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5D</b>&nbsp; <font size=+1><b>System Simulation and Exploration</b></font><br>
Time: 13:50 - 15:30 Wednesday, January 15, 2020<br>
Location: Room 307B<br>
Chairs: Weichen Liu (Nanyang Technological Univ., Singapore), Eric Liang (Peking Univ., China)
<p></p>
<a name="5D-1"></a>
5D-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Event Delivery using Prediction for Faster Parallel SystemC Simulation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zhongqi Cheng, Emad Arasteh, Rainer Dömer (Univ. of California, Irvine, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 357 - 362</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p357_5D-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5D-2"></a>
5D-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Standard-compliant Parallel SystemC simulation of Loosely-Timed Transaction Level Models</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Gabriel Busnot, Tanguy Sassolas, Nicolas Ventroux (CEA, LIST, Computing and Design Environment Laboratory, France), Matthieu Moy (Univ Lyon, EnsL, UCBL, CNRS, Inria, LIP, France)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 363 - 368</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p363_5D-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5D-3"></a>
5D-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">JIT-Based Context-Sensitive Timing Simulation for Efficient Platform Exploration</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Alessandro Cornaglia, Md Shakib Hasan, Alexander Viehl (FZI Research Center for Information Technology, Germany), Oliver Bringmann, Wolfgang Rosenstiel (Univ. of Tübingen, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 369 - 374</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p369_5D-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="5D-4"></a>
5D-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Towards Automatic Hardware Synthesis from Formal Specification to Implementation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Fritjof Bornebusch, Christoph Lüth (German Research Center for Artificial Intelligence (DFKI), Germany), Robert Wille (Johannes Kepler Univ. Linz, Austria), Rolf Drechsler (Univ. of Bremen, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 375 - 380</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p375_5D-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6A</b>&nbsp; <font size=+1><b>(SS-2): Computation-in-Memory based on emerging non-volatile memories: Technology, design, and test and reliability</b></font><br>
Time: 15:45 - 17:00 Wednesday, January 15, 2020<br>
Location: Room 310<br>
Chair: Mehdi Tahoori (Faculty of Informatik, Karlsruhe Inst. of Tech. (KIT), Germany)
<p></p>
<a name="6A-1"></a>
6A-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Emerging Non-Volatile Memories for Computation-in-Memory</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Bin Gao (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 381 - 384</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p381_6A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="6A-2"></a>
6A-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">The Power of Computation-in-Memory Based on Memristive Devices</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jintao Yu, Muath Abu Lebdeh, Hoang Anh Du Nguyen, Mottaqiallah Taouil, Said Hamdioui (Delft Univ. of Tech., Netherlands)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 385 - 392</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p385_6A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="6A-3"></a>
6A-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Tolerating Retention Failures in Neuromorphic Fabric based on Emerging Resistive Memories</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Christopher Münch (Karlsruhe Inst. of Tech., Germany), Rajendra Bishnoi (Delft Univ. of Tech., Netherlands), <b><font color="Maroon" size=+1>*</font></b>Mehdi B. Tahoori (Karlsruhe Inst. of Tech., Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 393 - 400</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p393_6A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6B</b>&nbsp; <font size=+1><b>(SS-3): Emerging Memory Enabled Computing in The Post-Moore’s Era</b></font><br>
Time: 15:45 - 17:25 Wednesday, January 15, 2020<br>
Location: Room 308<br>
Chair: Xueqing Li (Tsinghua Univ., China)
<p></p>
<a name="6B-1"></a>
6B-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Ferroelectrics: From Memory to Computing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Kai Ni (Rochester Inst. of Tech., USA), Sourav Dutta, Suman Datta (Univ. of Notre Dame, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 401 - 406</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p401_6B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="6B-2"></a>
6B-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Adaptive Circuit Approaches to Low-Power Multi-Level/Cell FeFET Memory</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Juejian Wu, Yixin Xu, Bowen Xue, Yu Wang, Yongpan Liu, Huazhong Yang, <b><font color="Maroon" size=+1>*</font></b>Xueqing Li (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 407 - 413</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p407_6B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="6B-3"></a>
6B-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Emerging Memories as Enablers for In-Memory Layout Transformation Acceleration and Virtualization</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Minli Liao, <b><font color="Maroon" size=+1>*</font></b>John (Jack) Sampson (Pennsylvania State Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 414 - 421</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p414_6B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="6B-4"></a>
6B-4
<font size=-1>(Time: 17:00 - 17:25)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Benchmark Non-volatile and Volatile Memory Based Hybrid Precision Synapses for In-situ Deep Neural Network Training</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Yandong Luo, <b><font color="Maroon" size=+1>*</font></b>Shimeng Yu (Georgia Tech, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 422 - 427</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p422_6B-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6C</b>&nbsp; <font size=+1><b>(SS-4): AI Enhanced Simulation and Optimization in Back-End EDA Flow</b></font><br>
Time: 15:45 - 17:00 Wednesday, January 15, 2020<br>
Location: Room 307A<br>
Chair: Wenjian Yu (Tsinghua Univ., China)
<p></p>
<a name="6C-1"></a>
6C-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Capacitance Extraction and Power Grid Analysis Using Statistical and AI Methods</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Wenjian Yu, Ming Yang, Yao Feng, Ganqu Cui (Tsinghua Univ., China), Ben Gu (Cadence, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 428 - 433</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p428_6C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="6C-2"></a>
6C-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">VLSI Mask Optimization: From Shallow To Deep Learning</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Haoyu Yang (Chinese Univ. of Hong Kong, Hong Kong), Wei Zhong (Dalian Univ. of Tech., China), Yuzhe Ma, Hao Geng, Ran Chen, Wanli Chen, Bei Yu (Chinese Univ. of Hong Kong, Hong Kong)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 434 - 439</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p434_6C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="6C-3"></a>
6C-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Bayesian Methods for the Yield Optimization of Analog and SRAM Circuits</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Shuhan Zhang, <b><font color="Maroon" size=+1>*</font></b>Fan Yang (Fudan Univ., China), Dian Zhou (Univ. of Texas, Dallas, USA), Xuan Zeng (Fudan Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 440 - 445</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p440_6C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="6D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6D</b>&nbsp; <font size=+1><b>(DF-2): Emerging Design</b></font><br>
Time: 15:45 - 17:00 Wednesday, January 15, 2020<br>
Location: Room 307B<br>
Chair: Pingqiang Zhou (ShanghaiTech Univ.)
<p></p>
<a name="6D-1"></a>
6D-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Recent Advances in Hardware Security and Testing Tools</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Junfeng Fan (Open Security Research, Inc, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="6D-2"></a>
6D-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Design of Energy-Efficient Dynamic Reconfigurable Cryptographic Chip</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Jinjiang Yang (Tsinghua Univ., China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="6D-3"></a>
6D-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Cognitive SSD Controller: A Case for Agile Domain-Specific SoC Design</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Ying Wang (Chinese Academy of Sciences, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="5K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 5K</b>&nbsp; <font size=+1><b>Keynote Session V</b></font><br>
Time: 17:30 - 18:10 Wednesday, January 15, 2020<br>
Location: Room 311<br>
<p></p>
<a name="5K-1"></a>
5K-1
<font size=-1>(Time: 17:30 - 18:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Emulation View of Synopsys Verification Continuum Platform</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Michael Wang (Synopsys)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#5K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<br>
<table border="2" cellspacing="0" cellpadding="5" bgcolor=#dddddd><tr><td>Thursday, January 16, 2020</table>
<br>
<div style="position: absolute; right: 20px"><a name="6K"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 6K</b>&nbsp; <font size=+1><b>Keynote Session VI</b></font><br>
Time: 9:00 - 10:00 Thursday, January 16, 2020<br>
Location: Room 311<br>
<p></p>
<a name="6K-1"></a>
6K-1
<font size=-1>(Time: 9:00 - 10:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Keynote Address)</font> <font color="navy">Explore the Next Tides of EDA</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Lifeng Wu (Empyrean Software)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#6K-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7A</b>&nbsp; <font size=+1><b>Neuromorphic Computing</b></font><br>
Time: 10:15 - 11:30 Thursday, January 16, 2020<br>
Location: Room 310<br>
Chair: Shinya Takamaeda-Yamazaki (Univ. of Tokyo)
<p></p>
<a name="7A-1"></a>
7A-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Programmable Neuromorphic Circuit based on Printed Electrolyte-Gated Transistors</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Dennis D. Weller, Michael Hefenbrock, Mehdi B. Tahoori (Karlsruhe Inst. of Tech., Germany), Jasmin Aghassi-Hagmann (Offenburg Univ. of Applied Sciences, Germany), Michael Beigl (Karlsruhe Inst. of Tech., Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 446 - 451</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p446_7A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7A-2"></a>
7A-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">HashHeat: An O(C) Complexity Hashing-based Filter for Dynamic Vision Sensor</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Shasha Guo, <b><font color="Maroon" size=+1>*</font></b>Ziyang Kang, Lei Wang, Shiming Li, Weixia Xu (National Univ. of Defense Tech., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 452 - 457</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p452_7A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7A-3"></a>
7A-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">A Tuning-Free Hardware Reservoir Based on MOSFET Crossbar Array for Practical Echo State Network Implementation</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yuki Kume, Song Bian, Takashi Sato (Kyoto Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 458 - 463</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p458_7A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7B</b>&nbsp; <font size=+1><b>Machine Learning for Embedded Systems</b></font><br>
Time: 10:15 - 11:30 Thursday, January 16, 2020<br>
Location: Room 308<br>
Chairs: Yongfu Li (Shanghai Jiao Tong Univ.), Huiyuan Song (Beijing Univ. of Tech.)
<p></p>
<a name="7B-1"></a>
7B-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">MindReading: An Ultra-Low-Power Photonic Accelerator for EEG-based Human Intention Recognition</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Qian Lou (Indiana Univ. Bloomington, USA), Wenyang Liu, Weichen Liu (Nanyang Technological Univ., Singapore), Feng Guo, Lei Jiang (Indiana Univ. Bloomington, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 464 - 469</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p464_7B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7B-2"></a>
7B-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">LanCe: A Comprehensive and Lightweight CNN Defense Methodology against Physical Adversarial Attacks on Embedded Multimedia Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zirui Xu, Fuxun Yu, Xiang Chen (George Mason Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 470 - 475</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p470_7B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7B-3"></a>
<font color="Maroon"><b>Best Paper Award</b></font><br>
7B-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Towards Area-Efficient Optical Neural Networks: An FFT-based Architecture</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jiaqi Gu, Zheng Zhao, Chenghao Feng, Mingjie Liu, Ray T. Chen, David Z. Pan (Univ. of Texas, Austin, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 476 - 481</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p476_7B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7C</b>&nbsp; <font size=+1><b>Malicious Activities Generation and Detection</b></font><br>
Time: 10:15 - 11:30 Thursday, January 16, 2020<br>
Location: Room 307A<br>
Chairs: Xueyan Wang (Beihang Univ., China), Qiaoyan Yu (Univ. of New Hampshire, USA)
<p></p>
<a name="7C-1"></a>
7C-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Automated Trigger Activation by Repeated Maximal Clique Sampling</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yangdi Lyu, Prabhat Mishra (Univ. of Florida, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 482 - 487</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p482_7C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7C-2"></a>
7C-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Audio Adversarial Examples Generation with Recurrent Neural Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Kuei-Huan Chang, <b><font color="Maroon" size=+1>*</font></b>Po-Hao Huang (National Tsing Hua Univ., Taiwan), Honggang Yu, Yier Jin (Univ. of Florida, USA), Ting-Chi Wang (National Tsing Hua Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 488 - 493</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p488_7C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7C-3"></a>
7C-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Database and Benchmark for Early-stage Malicious Activity Detection in 3D Printing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Xiaolong Ma (Northeastern Univ., USA), Zhe Li (Syracuse Univ., USA), Hongjia Li (Northeastern Univ., USA), Qiyuan An (Virginia Polytechnic Inst. and State Univ., USA), Qinru Qiu (Syracuse Univ., USA), Wenyao Xu (State Univ. of New York, Buffalo, USA), Yanzhi Wang (Northeastern Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 494 - 499</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p494_7C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="7D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 7D</b>&nbsp; <font size=+1><b>Embedded Software for Energy Optimization and Non-Volatile Memory</b></font><br>
Time: 10:15 - 11:30 Thursday, January 16, 2020<br>
Location: Room 307B<br>
Chairs: Hussam Amrouch (Karlsruhe Inst. of Tech.), Sarah Bing Li (Capital Normal Univ.)
<p></p>
<a name="7D-1"></a>
7D-1
<font size=-1>(Time: 10:15 - 10:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">EA-HRT: An Energy-Aware scheduler for Heterogeneous Real-Time systems</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Sanjay Moulik, Rishabh Chaudhary, Zinea Das (IIIT Guwahati, India), Arnab Sarkar (IIT Guwahati, India)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 500 - 505</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p500_7D-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7D-2"></a>
7D-2
<font size=-1>(Time: 10:40 - 11:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Insights and Optimizations on IR-drop Induced Sneak-Path for RRAM Crossbar-based Convolutions</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yujie Zhu, Xue Zhao, Keni Qiu (Capital Normal Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 506 - 511</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p506_7D-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="7D-3"></a>
7D-3
<font size=-1>(Time: 11:05 - 11:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Boosting the Profitability of NVRAM-based Storage Devices via the Concept of Dual-Chunking Data Deduplication</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shuo-Han Chen (Academia Sinica, Taiwan), Yu-Pei Liang (National Tsing Hua Univ., Taiwan), Yuan-Hao Chang (Academia Sinica, Taiwan), Hsin-Wen Wei (Tamkang Univ., Taiwan), Wei-Kuan Shih (National Tsing Hua Univ., Taiwan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 512 - 517</td></tr>
<tr><td colspan="2"><a href="program_abst.html#7D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p512_7D-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8A</b>&nbsp; <font size=+1><b>Search and Optimization for Deep Neural Networks</b></font><br>
Time: 13:50 - 15:30 Thursday, January 16, 2020<br>
Location: Room 310<br>
Chair: Li Jiang (Shanghai Jiao Tong Univ.)
<p></p>
<a name="8A-1"></a>
8A-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Black Box Search Space Profiling for Accelerator-Aware Neural Architecture Search</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shulin Zeng, Hanbo Sun (Tsinghua Univ., China), Yu Xing (Tsinghua Univ., Xilinx, China), Xuefei Ning (Tsinghua Univ., China), Yi Shan (Xilinx, China), Xiaoming Chen (Chinese Academy of Sciences, China), Yu Wang, Huazhong Yang (Tsinghua Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 518 - 523</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p518_8A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8A-2"></a>
8A-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Search-free Accelerator for Sparse Convolutional Neural Networks</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Bosheng Liu, Xiaoming Chen, Yinhe Han, Ying Wang, Jiajun Li, Haobo Xu, Xiaowei Li (Chinese Academy of Sciences, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 524 - 529</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p524_8A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8A-3"></a>
8A-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">NESTA: Hamming Weight Compression-Based Neural Proc. Engine</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Ali Mirzaeian, Houman Homayoun (George Mason Univ., USA), <b><font color="Maroon" size=+1>*</font></b>Avesta Sasan (Institute for Research in Fundamental Sciences, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 530 - 537</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p530_8A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8A-4"></a>
8A-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Representable Matrices: Enabling High Accuracy Analog Computation for Inference of DNNs using Memristors</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Baogang Zhang, Necati Uysal (Univ. of Central Florida, USA), Deliang Fan (Arizona State Univ., USA), <b><font color="Maroon" size=+1>*</font></b>Rickard Ewetz (Univ. of Central Florida, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 538 - 543</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8A-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p538_8A-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8B</b>&nbsp; <font size=+1><b>FPGAs for Big Data Systems, Nonvolatile Computing, and Microfluidics</b></font><br>
Time: 13:50 - 15:30 Thursday, January 16, 2020<br>
Location: Room 308<br>
Chairs: Tsun-Ming Tseng (Tech. Univ. of Munich, Germany), Xueqing Li (Tsinghua Univ., China)
<p></p>
<a name="8B-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
8B-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Reliability-Oriented IEEE Std. 1687 Network Design and Block-Aware High-Level Synthesis for MEDA Biochips</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Zhanwei Zhong, Tung-Che Liang, <b><font color="Maroon" size=+1>*</font></b>Krishnendu Chakrabarty (Duke Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 544 - 549</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p544_8B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8B-2"></a>
8B-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Optimization of Fluid Loading on Programmable Microfluidic Devices for Bio-protocol Execution</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Satoru Maruyama (Ritsumeikan Univ., Japan), Debraj Kundu (Indian Inst. of Tech. Roorkee, India), <b><font color="Maroon" size=+1>*</font></b>Shigeru Yamashita (Ritsumeikan Univ., Japan), Sudip Roy (Indian Inst. of Tech. Roorkee, India)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 550 - 555</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p550_8B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8B-3"></a>
8B-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">An FPGA based Network Interface Card with Query Filter for Storage Nodes of Big Data Systems</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Ying Li, <b><font color="Maroon" size=+1>*</font></b>Jinyu Zhan, Wei Jiang, Junting Wu (Univ. of Electronic Science and Tech. of China, China), Jianping Zhu (Tencent Technology Shenzhen, China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 556 - 561</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p556_8B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8B-4"></a>
8B-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Nonvolatile and Energy-Efficient FeFET-Based Multiplier for Energy-Harvesting Devices</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Mengyuan Li (Univ. of Notre Dame, USA), Xunzhao Yin (Zhejiang Univ., China), Xiaobo Sharon Hu (Univ. of Notre Dame, USA), Cheng Zhuo (Zhejiang Univ., China)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 562 - 567</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8B-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p562_8B-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8C</b>&nbsp; <font size=+1><b>Advances in Logic/High-Level Synthesis</b></font><br>
Time: 13:50 - 15:30 Thursday, January 16, 2020<br>
Location: Room 307A<br>
Chair: Bing Li (Tech. Univ. München)
<p></p>
<a name="8C-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
8C-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Modulo Scheduling with Rational Initiation Intervals in Custom Hardware Design</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Patrick Sittel (Univ. of Kassel, Germany), John Wickerson (Imperial College London, UK), Martin Kumm (Univ. of Applied Sciences Fulda, Germany), Peter Zipf (Univ. of Kassel, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 568 - 573</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p568_8C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8C-2"></a>
8C-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">HL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesis</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zhe Lin, Jieru Zhao (Hong Kong Univ. of Science and Tech., Hong Kong), Sharad Sinha (Indian Inst. of Tech. Goa, India), Wei Zhang (Hong Kong Univ. of Science and Tech., Hong Kong)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 574 - 580</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p574_8C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8C-3"></a>
8C-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">DRiLLS: Deep Reinforcement Learning for Logic Synthesis</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Abdelrahman Hosny, Soheil Hashemi (Brown Univ., USA), Mohamed Shalan (American Univ. in Cairo, Egypt), Sherief Reda (Brown Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 581 - 586</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p581_8C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8C-4"></a>
8C-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Lightening Asynchronous Pipeline Controller Through Resynthesis and Optimization</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Jeongwoo Heo, Taewhan Kim (Seoul National Univ., Republic of Korea)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 587 - 592</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8C-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p587_8C-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="8D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 8D</b>&nbsp; <font size=+1><b>Scalable and Reconfigurable Approximate Arithmetic Units</b></font><br>
Time: 13:50 - 15:30 Thursday, January 16, 2020<br>
Location: Room 307B<br>
Chairs: Jie Han (Univ. of Alberta, Canada), Weikang Qian (Shanghai Jiao Tong Univ.)
<p></p>
<a name="8D-1"></a>
<font color="Maroon"><b>Best Paper Candidate</b></font><br>
8D-1
<font size=-1>(Time: 13:50 - 14:15)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">WEID: Worst-case Error Improvement in Approximate Dividers</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hassaan Saadat (Univ. of New South Wales, Sydney, Australia), Haris Javaid (Xilinx, Singapore), Aleksandar Ignjatovic, Sri Parameswaran (Univ. of New South Wales, Sydney, Australia)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 593 - 598</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p593_8D-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8D-2"></a>
8D-2
<font size=-1>(Time: 14:15 - 14:40)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Small-Area and Low-Power FPGA-Based Multipliers using Approximate Elementary Modules</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Yi Guo, Heming Sun, Shinji Kimura (Waseda Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 599 - 604</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p599_8D-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8D-3"></a>
8D-3
<font size=-1>(Time: 14:40 - 15:05)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Zahra Ebrahimi, Salim Ullah, Akash Kumar (Tech. Univ. Dresden, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 605 - 610</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p605_8D-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="8D-4"></a>
8D-4
<font size=-1>(Time: 15:05 - 15:30)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="navy">Scaled Population Arithmetic for Efficient Stochastic Computing</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>He Zhou, Sunil P. Khatri, Jiang Hu (Texas A&amp;M Univ., USA), Frank Liu (IBM Research, USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 611 - 616</td></tr>
<tr><td colspan="2"><a href="program_abst.html#8D-4"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p611_8D-4.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9A"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9A</b>&nbsp; <font size=+1><b>(SS-5): Resilience in Integrated Systems</b></font><br>
Time: 15:45 - 17:00 Thursday, January 16, 2020<br>
Location: Room 310<br>
Chair: Masanori Hashimoto (Osaka Univ., Japan)
<p></p>
<a name="9A-1"></a>
9A-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Soft Error and Its Countermeasures in Terrestrial Environment</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Masanori Hashimoto (Osaka Univ., Japan), Wang Liao (Kochi Univ. of Tech., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 617 - 622</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9A-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p617_9A-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="9A-2"></a>
9A-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Timing Resilience for Efficient and Secure Circuits</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Grace Li Zhang, Michaela Brunner, <b><font color="Maroon" size=+1>*</font></b>Bing Li, Georg Sigl, Ulf Schlichtmann (Tech. Univ. of Munich, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 623 - 628</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9A-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p623_9A-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="9A-3"></a>
9A-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Run-Time Enforcement of Non-Functional Application Requirements in Heterogeneous Many-Core Systems</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Jürgen Teich, Behnaz Pourmohseni, <b><font color="Maroon" size=+1>*</font></b>Oliver Keszocze, Jan Spieck, Stefan Wildermann (Friedrich-Alexander-Univ. Erlangen-Nürnberg (FAU), Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 629 - 636</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9A-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p629_9A-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9B"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9B</b>&nbsp; <font size=+1><b>(SS-6): Emerging Technologies across the Abstraction Layers</b></font><br>
Time: 15:45 - 17:00 Thursday, January 16, 2020<br>
Location: Room 308<br>
Chair: Hussam Amrouch (Karlsruhe Inst. of Tech. (KIT), Germany)
<p></p>
<a name="9B-1"></a>
9B-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">NCFET to Rescue Technology Scaling: Opportunities and Challenges</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Hussam Amrouch, Victor M. van Santen (Karlsruhe Inst. of Tech., Germany), Girish Pahwa (Indian Inst. of Tech. Kanpur, India), Yogesh Chauhan (Indian Inst. of Tech. Kanpur, Germany), Jörg Henkel (Karlsruhe Inst. of Tech. (KIT), Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 637 - 644</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9B-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p637_9B-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="9B-2"></a>
9B-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Parallelism in Deep Learning Accelerators</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Linghao Song, Fan Chen, Yiran Chen, Hai (Helen) Li (Duke Univ., USA)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 645 - 650</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9B-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p645_9B-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="9B-3"></a>
9B-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Software-Based Memory Analysis Environments for In-Memory Wear-Leveling</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Christian Hakert, Kuan-Hsun Chen, Mikail Yayla, Georg von der Brüggen, Sebastian Blömeke, Jian-Jia Chen (TU Dortmund, Germany)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 651 - 658</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9B-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p651_9B-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9C"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9C</b>&nbsp; <font size=+1><b>(SS-7): CMOS Annealing Hardware: Pursuing Efficiency for Solving Combinatorial Optimization Problems</b></font><br>
Time: 15:45 - 17:00 Thursday, January 16, 2020<br>
Location: Room 307A<br>
Chair: Shu Tanaka (Waseda Univ., Japan)
<p></p>
<a name="9C-1"></a>
9C-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Theory of Ising Machines and a Common Software Platform for Ising Machines</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Shu Tanaka (Waseda Univ., Japan), Yoshiki Matsuda (Fixstars, Japan), Nozomu Togawa (Waseda Univ., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 659 - 666</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9C-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p659_9C-1.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="9C-2"></a>
9C-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">Digital Annealer for High-Speed Solving of Combinatorial Optimization Problems and Its Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Satoshi Matsubara, Motomu Takatsu, Toshiyuki Miyazawa, Takayuki Shibasaki, Yasuhiro Watanabe, Kazuya Takemoto, Hirotaka Tamura (Fujitsu Labs., Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 667 - 672</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9C-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p667_9C-2.pdf">PDF file</a></td></tr>
</table>
<p></p>
<a name="9C-3"></a>
9C-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Invited Paper)</font> <font color="navy">CMOS Annealing Machine: A Domain-Specific Architecture for Combinatorial Optimization Problem</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td><b><font color="Maroon" size=+1>*</font></b>Chihiro Yoshimura, Masato Hayashi, Takashi Takemoto, Masanao Yamaoka (Hitachi, Japan)</td></tr>
<tr><td><font size=-2 color=green>Page</font></td><td>pp. 673 - 678</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9C-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
<tr><td colspan="2"><a href="../pdf/p673_9C-3.pdf">PDF file</a></td></tr>
</table>
<p></p>
<hr>
<div style="position: absolute; right: 20px"><a name="9D"></a><a href="#" style="text-decoration:none;" title="Jump to Session Table">[To Session Table]</a></div><br>
<b>Session 9D</b>&nbsp; <font size=+1><b>(DF-3): AI Accelerators</b></font><br>
Time: 15:45 - 17:00 Thursday, January 16, 2020<br>
Location: Room 307B<br>
Chair: Xiaoming Chen (Chinese Academy of Sciences)
<p></p>
<a name="9D-1"></a>
9D-1
<font size=-1>(Time: 15:45 - 16:10)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">AI Chips, What's Next: Architecture, Tools, and Methodology</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Shan Tang (AI chip expert, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9D-1"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="9D-2"></a>
9D-2
<font size=-1>(Time: 16:10 - 16:35)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Computing-in-Memory SoC Chip for Neural Network Inference</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Shaodi Wang (Witin Tech, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9D-2"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<a name="9D-3"></a>
9D-3
<font size=-1>(Time: 16:35 - 17:00)</font>
<table class="tbl1" border="1">
<tr><td><font size=-2 color=green>Title</font></td><td><font color="maroon">(Designers' Forum)</font> <font color="navy">Enabling Data Center-Wide Accelerator Resource Pools for AI Applications</font></td></tr>
<tr><td><font size=-2 color=green>Author</font></td><td>Kun Wang (VirtAI Tech, China)</td></tr>
<tr><td colspan="2"><a href="program_abst.html#9D-3"><font size=-1>Detailed information (abstract, keywords, etc)</a>
</table>
<p></p>
<hr>


</body>
</html>
