{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 15:22:00 2017 " "Info: Processing started: Sun Apr 16 15:22:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off atividade1 -c atividade1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "UC:uni_c\|ALUSrcA " "Warning: Node \"UC:uni_c\|ALUSrcA\" is a latch" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UC:uni_c\|ALUSrcB\[0\] " "Warning: Node \"UC:uni_c\|ALUSrcB\[0\]\" is a latch" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UC:uni_c\|state.RTYPE_CONT " "Info: Detected ripple clock \"UC:uni_c\|state.RTYPE_CONT\" as buffer" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:uni_c\|state.RTYPE_CONT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UC:uni_c\|state.DECODE " "Info: Detected ripple clock \"UC:uni_c\|state.DECODE\" as buffer" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:uni_c\|state.DECODE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UC:uni_c\|ALUOp~0 " "Info: Detected gated clock \"UC:uni_c\|ALUOp~0\" as buffer" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } } { "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/nmf2/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC:uni_c\|ALUOp~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register UC:uni_c\|ALUSrcA register Registrador:PC\|Saida\[2\] 198.89 MHz 5.028 ns Internal " "Info: Clock \"clk\" has Internal fmax of 198.89 MHz between source register \"UC:uni_c\|ALUSrcA\" and destination register \"Registrador:PC\|Saida\[2\]\" (period= 5.028 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.020 ns + Longest register register " "Info: + Longest register to register delay is 1.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uni_c\|ALUSrcA 1 REG LCCOMB_X2_Y41_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 0.540 ns Ula32:ULA\|Mux29~0 2 COMB LCCOMB_X2_Y41_N18 31 " "Info: 2: + IC(0.269 ns) + CELL(0.271 ns) = 0.540 ns; Loc. = LCCOMB_X2_Y41_N18; Fanout = 31; COMB Node = 'Ula32:ULA\|Mux29~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { UC:uni_c|ALUSrcA Ula32:ULA|Mux29~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 0.936 ns Registrador:PC\|Saida\[2\]~feeder 3 COMB LCCOMB_X2_Y41_N10 1 " "Info: 3: + IC(0.247 ns) + CELL(0.149 ns) = 0.936 ns; Loc. = LCCOMB_X2_Y41_N10; Fanout = 1; COMB Node = 'Registrador:PC\|Saida\[2\]~feeder'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:ULA|Mux29~0 Registrador:PC|Saida[2]~feeder } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.020 ns Registrador:PC\|Saida\[2\] 4 REG LCFF_X2_Y41_N11 55 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.020 ns; Loc. = LCFF_X2_Y41_N11; Fanout = 55; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Registrador:PC|Saida[2]~feeder Registrador:PC|Saida[2] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 49.41 % ) " "Info: Total cell delay = 0.504 ns ( 49.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.516 ns ( 50.59 % ) " "Info: Total interconnect delay = 0.516 ns ( 50.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { UC:uni_c|ALUSrcA Ula32:ULA|Mux29~0 Registrador:PC|Saida[2]~feeder Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "1.020 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|Mux29~0 {} Registrador:PC|Saida[2]~feeder {} Registrador:PC|Saida[2] {} } { 0.000ns 0.269ns 0.247ns 0.000ns } { 0.000ns 0.271ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.044 ns - Smallest " "Info: - Smallest clock skew is -4.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 159 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 159; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.537 ns) 2.828 ns Registrador:PC\|Saida\[2\] 3 REG LCFF_X2_Y41_N11 55 " "Info: 3: + IC(1.188 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X2_Y41_N11; Fanout = 55; REG Node = 'Registrador:PC\|Saida\[2\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.96 % ) " "Info: Total cell delay = 1.526 ns ( 53.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns ( 46.04 % ) " "Info: Total interconnect delay = 1.302 ns ( 46.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.188ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.872 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.787 ns) 3.132 ns UC:uni_c\|state.DECODE 2 REG LCFF_X2_Y41_N17 3 " "Info: 2: + IC(1.356 ns) + CELL(0.787 ns) = 3.132 ns; Loc. = LCFF_X2_Y41_N17; Fanout = 3; REG Node = 'UC:uni_c\|state.DECODE'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { clk UC:uni_c|state.DECODE } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.242 ns) 3.688 ns UC:uni_c\|ALUOp~0 3 COMB LCCOMB_X2_Y41_N26 1 " "Info: 3: + IC(0.314 ns) + CELL(0.242 ns) = 3.688 ns; Loc. = LCCOMB_X2_Y41_N26; Fanout = 1; COMB Node = 'UC:uni_c\|ALUOp~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 5.196 ns UC:uni_c\|ALUOp~0clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.196 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'UC:uni_c\|ALUOp~0clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.150 ns) 6.872 ns UC:uni_c\|ALUSrcA 5 REG LCCOMB_X2_Y41_N8 1 " "Info: 5: + IC(1.526 ns) + CELL(0.150 ns) = 6.872 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 31.55 % ) " "Info: Total cell delay = 2.168 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.704 ns ( 68.45 % ) " "Info: Total interconnect delay = 4.704 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.872 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.526ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.188ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.872 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.526ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/nmf2/cpu-mips/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { UC:uni_c|ALUSrcA Ula32:ULA|Mux29~0 Registrador:PC|Saida[2]~feeder Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "1.020 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|Mux29~0 {} Registrador:PC|Saida[2]~feeder {} Registrador:PC|Saida[2] {} } { 0.000ns 0.269ns 0.247ns 0.000ns } { 0.000ns 0.271ns 0.149ns 0.084ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl Registrador:PC|Saida[2] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[2] {} } { 0.000ns 0.000ns 0.114ns 1.188ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.872 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.526ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "UC:uni_c\|state.RTYPE UC:uni_c\|ALUSrcB\[0\] clk 3.072 ns " "Info: Found hold time violation between source  pin or register \"UC:uni_c\|state.RTYPE\" and destination pin or register \"UC:uni_c\|ALUSrcB\[0\]\" for clock \"clk\" (Hold time is 3.072 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.043 ns + Largest " "Info: + Largest clock skew is 4.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.871 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.787 ns) 3.132 ns UC:uni_c\|state.DECODE 2 REG LCFF_X2_Y41_N17 3 " "Info: 2: + IC(1.356 ns) + CELL(0.787 ns) = 3.132 ns; Loc. = LCFF_X2_Y41_N17; Fanout = 3; REG Node = 'UC:uni_c\|state.DECODE'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { clk UC:uni_c|state.DECODE } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.242 ns) 3.688 ns UC:uni_c\|ALUOp~0 3 COMB LCCOMB_X2_Y41_N26 1 " "Info: 3: + IC(0.314 ns) + CELL(0.242 ns) = 3.688 ns; Loc. = LCCOMB_X2_Y41_N26; Fanout = 1; COMB Node = 'UC:uni_c\|ALUOp~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 5.196 ns UC:uni_c\|ALUOp~0clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.196 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'UC:uni_c\|ALUOp~0clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.150 ns) 6.871 ns UC:uni_c\|ALUSrcB\[0\] 5 REG LCCOMB_X2_Y41_N28 1 " "Info: 5: + IC(1.525 ns) + CELL(0.150 ns) = 6.871 ns; Loc. = LCCOMB_X2_Y41_N28; Fanout = 1; REG Node = 'UC:uni_c\|ALUSrcB\[0\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 31.55 % ) " "Info: Total cell delay = 2.168 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.703 ns ( 68.45 % ) " "Info: Total interconnect delay = 4.703 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 159 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 159; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.537 ns) 2.828 ns UC:uni_c\|state.RTYPE 3 REG LCFF_X2_Y41_N5 3 " "Info: 3: + IC(1.188 ns) + CELL(0.537 ns) = 2.828 ns; Loc. = LCFF_X2_Y41_N5; Fanout = 3; REG Node = 'UC:uni_c\|state.RTYPE'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.96 % ) " "Info: Total cell delay = 1.526 ns ( 53.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.302 ns ( 46.04 % ) " "Info: Total interconnect delay = 1.302 ns ( 46.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} UC:uni_c|state.RTYPE {} } { 0.000ns 0.000ns 0.114ns 1.188ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} UC:uni_c|state.RTYPE {} } { 0.000ns 0.000ns 0.114ns 1.188ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.721 ns - Shortest register register " "Info: - Shortest register to register delay is 0.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uni_c\|state.RTYPE 1 REG LCFF_X2_Y41_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y41_N5; Fanout = 3; REG Node = 'UC:uni_c\|state.RTYPE'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|state.RTYPE } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.393 ns) 0.721 ns UC:uni_c\|ALUSrcB\[0\] 2 REG LCCOMB_X2_Y41_N28 1 " "Info: 2: + IC(0.328 ns) + CELL(0.393 ns) = 0.721 ns; Loc. = LCCOMB_X2_Y41_N28; Fanout = 1; REG Node = 'UC:uni_c\|ALUSrcB\[0\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { UC:uni_c|state.RTYPE UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.393 ns ( 54.51 % ) " "Info: Total cell delay = 0.393 ns ( 54.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.328 ns ( 45.49 % ) " "Info: Total interconnect delay = 0.328 ns ( 45.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { UC:uni_c|state.RTYPE UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "0.721 ns" { UC:uni_c|state.RTYPE {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.328ns } { 0.000ns 0.393ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.871 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.871 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.525ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl UC:uni_c|state.RTYPE } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} UC:uni_c|state.RTYPE {} } { 0.000ns 0.000ns 0.114ns 1.188ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { UC:uni_c|state.RTYPE UC:uni_c|ALUSrcB[0] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "0.721 ns" { UC:uni_c|state.RTYPE {} UC:uni_c|ALUSrcB[0] {} } { 0.000ns 0.328ns } { 0.000ns 0.393ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alu_result\[29\] UC:uni_c\|ALUSrcA 15.816 ns register " "Info: tco from clock \"clk\" to destination pin \"alu_result\[29\]\" through register \"UC:uni_c\|ALUSrcA\" is 15.816 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.872 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.787 ns) 3.132 ns UC:uni_c\|state.DECODE 2 REG LCFF_X2_Y41_N17 3 " "Info: 2: + IC(1.356 ns) + CELL(0.787 ns) = 3.132 ns; Loc. = LCFF_X2_Y41_N17; Fanout = 3; REG Node = 'UC:uni_c\|state.DECODE'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { clk UC:uni_c|state.DECODE } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.242 ns) 3.688 ns UC:uni_c\|ALUOp~0 3 COMB LCCOMB_X2_Y41_N26 1 " "Info: 3: + IC(0.314 ns) + CELL(0.242 ns) = 3.688 ns; Loc. = LCCOMB_X2_Y41_N26; Fanout = 1; COMB Node = 'UC:uni_c\|ALUOp~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 5.196 ns UC:uni_c\|ALUOp~0clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(1.508 ns) + CELL(0.000 ns) = 5.196 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'UC:uni_c\|ALUOp~0clkctrl'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.150 ns) 6.872 ns UC:uni_c\|ALUSrcA 5 REG LCCOMB_X2_Y41_N8 1 " "Info: 5: + IC(1.526 ns) + CELL(0.150 ns) = 6.872 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 31.55 % ) " "Info: Total cell delay = 2.168 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.704 ns ( 68.45 % ) " "Info: Total interconnect delay = 4.704 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.872 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.526ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.944 ns + Longest register pin " "Info: + Longest register to pin delay is 8.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UC:uni_c\|ALUSrcA 1 REG LCCOMB_X2_Y41_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y41_N8; Fanout = 1; REG Node = 'UC:uni_c\|ALUSrcA'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC:uni_c|ALUSrcA } "NODE_NAME" } } { "UC.sv" "" { Text "C:/Users/nmf2/cpu-mips/UC.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 0.540 ns Ula32:ULA\|Mux29~0 2 COMB LCCOMB_X2_Y41_N18 31 " "Info: 2: + IC(0.269 ns) + CELL(0.271 ns) = 0.540 ns; Loc. = LCCOMB_X2_Y41_N18; Fanout = 31; COMB Node = 'Ula32:ULA\|Mux29~0'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { UC:uni_c|ALUSrcA Ula32:ULA|Mux29~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/nmf2/cpu-mips/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.576 ns) + CELL(2.828 ns) 8.944 ns alu_result\[29\] 3 PIN PIN_AK28 0 " "Info: 3: + IC(5.576 ns) + CELL(2.828 ns) = 8.944 ns; Loc. = PIN_AK28; Fanout = 0; PIN Node = 'alu_result\[29\]'" {  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { Ula32:ULA|Mux29~0 alu_result[29] } "NODE_NAME" } } { "UP.sv" "" { Text "C:/Users/nmf2/cpu-mips/UP.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.099 ns ( 34.65 % ) " "Info: Total cell delay = 3.099 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.845 ns ( 65.35 % ) " "Info: Total interconnect delay = 5.845 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { UC:uni_c|ALUSrcA Ula32:ULA|Mux29~0 alu_result[29] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|Mux29~0 {} alu_result[29] {} } { 0.000ns 0.269ns 5.576ns } { 0.000ns 0.271ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { clk UC:uni_c|state.DECODE UC:uni_c|ALUOp~0 UC:uni_c|ALUOp~0clkctrl UC:uni_c|ALUSrcA } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "6.872 ns" { clk {} clk~combout {} UC:uni_c|state.DECODE {} UC:uni_c|ALUOp~0 {} UC:uni_c|ALUOp~0clkctrl {} UC:uni_c|ALUSrcA {} } { 0.000ns 0.000ns 1.356ns 0.314ns 1.508ns 1.526ns } { 0.000ns 0.989ns 0.787ns 0.242ns 0.000ns 0.150ns } "" } } { "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/nmf2/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.944 ns" { UC:uni_c|ALUSrcA Ula32:ULA|Mux29~0 alu_result[29] } "NODE_NAME" } } { "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/nmf2/quartus/quartus/bin/Technology_Viewer.qrui" "8.944 ns" { UC:uni_c|ALUSrcA {} Ula32:ULA|Mux29~0 {} alu_result[29] {} } { 0.000ns 0.269ns 5.576ns } { 0.000ns 0.271ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 15:22:00 2017 " "Info: Processing ended: Sun Apr 16 15:22:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
