/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  reg [10:0] celloutsig_0_3z;
  reg [8:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  reg [23:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_3z & celloutsig_1_6z);
  assign celloutsig_0_9z = ~(celloutsig_0_6z & celloutsig_0_8z);
  assign celloutsig_0_7z = ~celloutsig_0_6z;
  assign celloutsig_0_15z = ~celloutsig_0_13z;
  assign celloutsig_0_43z = ~((celloutsig_0_30z[10] | celloutsig_0_28z[1]) & celloutsig_0_14z);
  assign celloutsig_1_3z = ~((in_data[106] | in_data[132]) & 1'h1);
  assign celloutsig_0_41z = ~(celloutsig_0_13z ^ celloutsig_0_10z);
  assign celloutsig_1_5z = { in_data[147:143], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, 2'h3 } + in_data[106:96];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z } + celloutsig_1_7z;
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_8z } + { celloutsig_1_5z[2:0], celloutsig_1_6z };
  assign celloutsig_0_30z = { in_data[27:23], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_26z } + { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[23:4] == in_data[51:32];
  assign celloutsig_1_2z = in_data[118:114] == in_data[170:166];
  assign celloutsig_1_12z = { in_data[140:120], celloutsig_1_0z, celloutsig_1_0z } == { celloutsig_1_5z[6:0], celloutsig_1_9z, 1'h1, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_18z = celloutsig_1_7z[2:0] == { celloutsig_1_16z[1:0], celloutsig_1_2z };
  assign celloutsig_0_8z = { in_data[39:36], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z } == { in_data[74:55], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z[5:2], 2'h0 };
  assign celloutsig_0_10z = { in_data[8:3], celloutsig_0_0z, celloutsig_0_8z } == in_data[30:23];
  assign celloutsig_0_24z = { celloutsig_0_18z[2:0], celloutsig_0_10z, celloutsig_0_20z } == { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_8z } == { celloutsig_0_2z[5:4], celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[183:178] > in_data[143:138];
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z } > { celloutsig_0_11z[1], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_15z = { in_data[161:160], celloutsig_1_9z, celloutsig_1_11z } <= { celloutsig_1_12z, 1'h1, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_2z[5:2], 2'h0, celloutsig_0_4z } <= celloutsig_0_5z[10:2];
  assign celloutsig_0_46z = { celloutsig_0_40z[6:4], celloutsig_0_27z, celloutsig_0_43z, celloutsig_0_13z } && { celloutsig_0_30z[7:3], celloutsig_0_36z };
  assign celloutsig_0_14z = { celloutsig_0_5z[10:9], celloutsig_0_12z } && { celloutsig_0_11z[1:0], celloutsig_0_7z };
  assign celloutsig_1_11z = ! { celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_13z = ! in_data[88:80];
  assign celloutsig_0_19z = ! celloutsig_0_3z[4:2];
  assign celloutsig_0_21z = ! { celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_4z = { celloutsig_0_2z[3], celloutsig_0_2z[5:2], celloutsig_0_0z } || celloutsig_0_3z[8:1];
  assign celloutsig_0_1z = in_data[36:32] || { in_data[51:50], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_14z } || { celloutsig_0_17z[4], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_3z[10:4], celloutsig_0_15z, celloutsig_0_21z } % { 1'h1, celloutsig_0_5z[9:2] };
  assign celloutsig_0_11z = { celloutsig_0_5z[1:0], celloutsig_0_7z } * { in_data[12:11], celloutsig_0_0z };
  assign celloutsig_0_28z = { in_data[86:78], celloutsig_0_21z, celloutsig_0_21z } * { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_26z };
  assign celloutsig_0_5z = celloutsig_0_3z[10] ? { in_data[18], 1'h1, celloutsig_0_3z[9:0] } : { 1'h0, celloutsig_0_3z[9:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_16z = celloutsig_1_6z ? { in_data[158:157], celloutsig_1_15z } : { celloutsig_1_7z[1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_22z = ~ celloutsig_0_3z[6:0];
  assign celloutsig_0_12z = ^ { celloutsig_0_2z[3:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_16z = ^ { celloutsig_0_3z[10:1], celloutsig_0_9z };
  assign celloutsig_0_23z = ^ { celloutsig_0_2z[5:2], 2'h0, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_35z = ^ { in_data[9:7], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_0_36z = ^ { celloutsig_0_28z[10:1], celloutsig_0_13z };
  assign celloutsig_1_7z = { 1'h1, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } <<< celloutsig_1_5z[5:2];
  assign celloutsig_1_8z = celloutsig_1_7z[3:1] ^ { in_data[108:107], celloutsig_1_3z };
  assign celloutsig_0_18z = { in_data[64], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z } ^ { celloutsig_0_16z, celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_3z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_3z = in_data[84:74];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_40z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_40z = celloutsig_0_28z[8:0];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_47z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_0_47z = { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_41z, celloutsig_0_17z[5:3], celloutsig_0_17z[3], celloutsig_0_17z[4], celloutsig_0_17z[0], celloutsig_0_26z };
  assign { celloutsig_0_2z[4], celloutsig_0_2z[5], celloutsig_0_2z[3:2] } = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[28], in_data[29], in_data[27:26] };
  assign { celloutsig_0_17z[4], celloutsig_0_17z[0], celloutsig_0_17z[5], celloutsig_0_17z[3] } = ~ { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_5z[0], celloutsig_0_4z };
  assign celloutsig_0_17z[2:1] = { celloutsig_0_17z[3], celloutsig_0_17z[4] };
  assign celloutsig_0_2z[1:0] = 2'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[23:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
