;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-170
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB @126, 106
	CMP @121, 106
	ADD @-191, 126
	ADD @-191, 126
	SLT 12, @10
	SPL <121, 106
	SPL <121, 106
	JMZ 12, #10
	MOV -1, <-20
	SUB @-127, 100
	MOV -101, <-39
	MOV -101, <-39
	JMP -1, @-29
	MOV -1, <-20
	CMP -207, <-120
	SUB 721, -10
	SUB #101, <-201
	MOV -1, <-29
	SUB -207, <-120
	SPL 121, -106
	SPL 121, -106
	SUB -207, <-120
	CMP 12, @10
	CMP @121, 106
	CMP @-127, 100
	SUB -207, <-120
	SUB #12, @5
	SUB #72, @201
	JMP @72, #201
	SUB @-127, 100
	CMP -207, <-120
	SUB @-127, 100
	JMP 12, #10
	CMP @-127, 100
	SLT 10, 9
	SLT 10, 9
	SPL 0, #42
	CMP -207, <-120
	SPL 0, #42
	SUB @-127, 100
	SPL 0, #42
	SUB -207, <-120
	CMP -207, <-120
	CMP -207, <-120
