m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/chuckNoRisc/git_version_finale/Thales_contest
valu
Z1 !s10a 1680175895
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 DXx4 work 5 riscv 0 22 AKj@jU@_Z]A<gQ1lFAkb63
Z4 DXx4 work 2 dm 0 22 7YaLV>z^Y>T[BJ[`6WHRU0
Z5 DXx4 work 10 ariane_pkg 0 22 CfLHP;=HaXW:?BVKYcOzN3
Z6 !s110 1680179307
!i10b 1
!s100 ]ih<VXl;A3?1lBRR]EZ7V0
IMP^86f9h<T_m<2Yh0VfIi1
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 !s105 re_name_sv_unit
S1
R0
Z9 w1680175895
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/alu.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/alu.sv
Z10 L0 21
Z11 OL;L;10.7g;67
r1
!s85 0
31
Z12 !s108 1680179307.000000
Z13 !s107 src/common_cells/include//common_cells/registers.svh|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimJTAG.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimDTM.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/uart.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_peripherals.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_testharness.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_mux2.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_inverter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_gating.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/shift_reg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/counter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/delta_counter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_16bit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_8bit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_delay.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/rrarbiter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rr_arb_tree.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/popcount.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lzc.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/fifo_v3.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v2.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v1.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter_flushable.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/edge_detect.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync_wedge.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/spill_register.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/cdc_2phase.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/unread.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpga-support/rtl/SyncSpRamBeNx64.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_to_axi_lite.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_delayer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_join.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_cut.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect_rev.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect_rev.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/exp_backoff.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_demux.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_mux.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen_bypass.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/find_first_one.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/pulp_sync.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/generic_fifo.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_multicut.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/apb_to_reg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/debug_rom/debug_rom.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_sba.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_mem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_csrs.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag_tap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_cdc.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_regmap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_gateway.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_target.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp_entry.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_mem_if/src/axi2mem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_res_tbl.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_multiplexer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_wrap_with_slices.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_intf_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/apb_regs_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AW.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AR.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AW_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AR_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_request_block.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_response_block.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_arbiter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_DW.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BW.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_DW_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BR.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BW_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BR_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_regs_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_aw_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_b_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_ar_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_single_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_r_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_w_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/timer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/apb_timer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_64_32.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/clint.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/axi_lite_interface.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/dromajo_bootrom.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/bootrom.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_cache_subsystem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_mem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_l15_adapter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_wbuffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_icache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_icache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_missunit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_cache_subsystem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/miss_handler.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_ctrl.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_nbdcache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_axi_adapter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/amo_alu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/cache_ctrl.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/tag_cmp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/ras.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/btb.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/bht.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_queue.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_scan.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/frontend.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_rounding.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_block.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_cast_multi.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_noncomp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_classifier.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_multifmt_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma_multi.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_divsqrt_multi.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_fmt_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_read_operands.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/mult.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/id_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ex_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/instr_realign.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/alu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_shim.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/compressed_decoder.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/multiplier.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/amo_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/commit_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_store_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_regfile.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/perf_counters.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/mmu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/scoreboard.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/decoder.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tlb.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/re_name.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/CFI.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/controller.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/dromajo_ram.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/branch_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ptw.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter_32.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane_regfile_ff.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/serdiv.sv|
Z14 !s90 +cover=bcfst+/dut|-incr|-64|-nologo|-quiet|-suppress|13262|-permissive|+define+WT_DCACHE|-work|work|-pedanticerrors|/home/chuckNoRisc/git_version_finale/Thales_contest/src/serdiv.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane_regfile_ff.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter_32.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ptw.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/branch_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/dromajo_ram.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/controller.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/CFI.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/re_name.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tlb.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/decoder.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/scoreboard.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/mmu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/perf_counters.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_regfile.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_store_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/commit_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/amo_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/multiplier.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/compressed_decoder.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_shim.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/alu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/instr_realign.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/ex_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/id_stage.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/mult.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_unit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_read_operands.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_fmt_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_divsqrt_multi.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma_multi.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_multifmt_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_classifier.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_noncomp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_cast_multi.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_block.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_rounding.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/frontend.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_scan.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_queue.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/bht.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/btb.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/ras.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/tag_cmp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/cache_ctrl.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/amo_alu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_axi_adapter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_nbdcache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_ctrl.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/miss_handler.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_cache_subsystem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_missunit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_icache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_icache.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_wbuffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_l15_adapter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_mem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_cache_subsystem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/bootrom.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/dromajo_bootrom.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/axi_lite_interface.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/clint.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_64_32.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/apb_timer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/timer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_w_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_r_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_single_slice.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_ar_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_b_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_aw_buffer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_regs_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BR_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BW_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BR.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_DW_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BW.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_DW.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_arbiter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_response_block.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_request_block.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AR_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AW_allocator.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AR.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AW.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/apb_regs_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_intf_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_wrap_with_slices.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_multiplexer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_res_tbl.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_mem_if/src/axi2mem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp_entry.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_target.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_gateway.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_regmap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_cdc.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag_tap.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_csrs.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_mem.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_sba.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_top.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/debug_rom/debug_rom.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/apb_to_reg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_multicut.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/generic_fifo.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/pulp_sync.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/find_first_one.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen_bypass.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_mux.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_demux.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/exp_backoff.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect_rev.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect_rev.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_cut.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_join.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_delayer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_to_axi_lite.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpga-support/rtl/SyncSpRamBeNx64.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/unread.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/cdc_2phase.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/spill_register.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync_wedge.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/edge_detect.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter_flushable.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v1.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v2.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/fifo_v3.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lzc.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/popcount.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rr_arb_tree.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/rrarbiter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_delay.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_8bit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_16bit.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/delta_counter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/counter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/shift_reg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_gating.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_inverter.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_mux2.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_testharness.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_peripherals.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/uart.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimDTM.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimJTAG.sv|+incdir+src/common_cells/include/|-suppress|2583|
!i113 0
Z15 o-suppress 13262 -permissive -suppress 2583 -nologo -quiet +cover=bcfst+/dut -work work -pedanticerrors -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z16 !s92 -suppress 13262 -permissive -suppress 2583 -nologo -quiet +cover=bcfst+/dut +define+WT_DCACHE -work work -pedanticerrors +incdir+src/common_cells/include/ -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z17 tCvgOpt 0
vamo_alu
R1
R2
R3
R4
R5
Z18 !s110 1680180677
!i10b 1
!s100 b]7COKQ6OK<FbA_i7D?820
I?o[]KCd2>aY2ON=WTnXjm2
R7
!s105 amo_alu_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/amo_alu.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/amo_alu.sv
Z19 L0 14
R11
r1
!s85 0
31
Z20 !s108 1680180677.000000
R13
R14
!i113 0
R15
R16
R17
vamo_buffer
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 j;GPl0OJoe_>VX4^IL@9P2
I`A9ZG<?j27VZBR^=06aX33
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/amo_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/amo_buffer.sv
Z21 L0 17
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vapb_regs_top
R1
R2
R18
!i10b 1
!s100 M0^:9L?PYViG<^<RJ<7Yz1
I8@0iWMVV9bHnWc6iBSFc_0
R7
!s105 apb_regs_top_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/apb_regs_top.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/apb_regs_top.sv
L0 72
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vapb_timer
R1
R2
R18
!i10b 1
!s100 XCFnk9Cf;KlZVG2>71i3H2
I5h95P1Bh^XlSa0>`S;k8A0
R7
!s105 apb_timer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/apb_timer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/apb_timer.sv
Z22 L0 13
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vapb_to_reg
R1
R2
R18
!i10b 1
!s100 k8ccU:iXh`f_E9A7SP=CY2
I]FS`C=e3LB?7B]6L42WSE1
R7
!s105 apb_to_reg_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/apb_to_reg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/apb_to_reg.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
Eapb_uart
R9
Z23 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z24 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z25 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
R0
Z26 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/apb_uart.vhd
Z27 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/apb_uart.vhd
l0
L37
V<M@^FczDdV1zzCW6;cJE>2
!s100 [2<fo8f[TDYRZQm55o0N93
Z28 OL;C;10.7g;67
33
Z29 !s110 1680190440
!i10b 1
Z30 !s108 1680190440.000000
Z31 !s90 -64|-nologo|-quiet|-2008|-work|work|-pedanticerrors|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/apb_uart.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_transmitter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_interrupt.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_mv_filter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_filter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_counter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_receiver.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_edge_detect.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_sync.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_clock_div.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_fifo.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_baudgen.vhd|
Z32 !s107 /home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_baudgen.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_fifo.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_clock_div.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_sync.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_edge_detect.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_receiver.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_counter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_filter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_mv_filter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_interrupt.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_transmitter.vhd|/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/apb_uart.vhd|
!i113 0
Z33 o-nologo -quiet -2008 -work work -pedanticerrors
Z34 tExplicit 1 CvgOpt 0
Artl
R23
R24
R25
DEx4 work 8 apb_uart 0 22 <M@^FczDdV1zzCW6;cJE>2
l374
L66
VMP3R]8iR6BH^LccA^bo1H3
!s100 `=W:P[hagAF33`Q33f^FW3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
varbiter
R1
R2
R18
!i10b 1
!s100 ]mM3dl<oe<LHAkU`90cWg1
IE[m@n`54>WMbD1M15]H><0
R7
Z35 !s105 miss_handler_sv_unit
S1
R0
R9
Z36 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/miss_handler.sv
Z37 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/miss_handler.sv
L0 665
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
variane
Z38 !s10a 1680179049
R2
R3
R4
R5
Z39 DXx4 work 10 ariane_soc 0 22 A466R6K@<G^k;8D[LK?QS0
Z40 DXx4 work 7 axi_pkg 0 22 ?F27TQ`eR>0M@Ch]FFn102
Z41 DXx4 work 10 ariane_axi 0 22 H]]?zhjgJKIac?WMS^HTd0
R6
!i10b 1
!s100 ?M04K1EC=c3bll[2R<[C82
IVBI7kQf1n85LmjzSiagWM0
R7
R8
S1
R0
Z42 w1680179049
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane.sv
Z43 L0 26
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
Xariane_axi
R1
R2
R3
R4
R5
R39
R40
Z44 !s110 1680179306
!i10b 1
!s100 Eg0e98^fX2cJiIE6gOHbM1
IH]]?zhjgJKIac?WMS^HTd0
VH]]?zhjgJKIac?WMS^HTd0
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_axi_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_axi_pkg.sv
Z45 L0 18
R11
r1
!s85 0
31
Z46 !s108 1680179306.000000
Z47 !s107 /home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_axi_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_soc_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/axi_intf.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/wt_cache_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/std_cache_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/riscv_pkg.sv|
Z48 !s90 +cover=bcfst+/dut|-incr|-64|-nologo|-quiet|-suppress|13262|-permissive|+define+WT_DCACHE|-work|work|/home/chuckNoRisc/git_version_finale/Thales_contest/include/riscv_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/std_cache_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/wt_cache_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/axi_intf.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_soc_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_axi_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv|+incdir+src/common_cells/include/|-suppress|2583|
!i113 0
Z49 o-suppress 13262 -permissive -suppress 2583 -nologo -quiet +cover=bcfst+/dut -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z50 !s92 -suppress 13262 -permissive -suppress 2583 -nologo -quiet +cover=bcfst+/dut +define+WT_DCACHE -work work +incdir+src/common_cells/include/ -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R17
variane_peripherals
R1
R2
R3
R4
R5
R39
Z51 DXx4 work 8 reg_intf 0 22 Wa;_f2Nid?lXXA>bPnENo1
R40
R18
!i10b 1
!s100 _P6;XHA>`beHc_U`5]GQ:0
IW3[4fzohl?]9IMBUADaDN1
R7
!s105 ariane_peripherals_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_peripherals.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_peripherals.sv
Z52 L0 12
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
Xariane_pkg
R38
R2
R3
R4
R44
!i10b 1
!s100 GWe2acfd_B<ee@BOMRbmk2
ICfLHP;=HaXW:?BVKYcOzN3
VCfLHP;=HaXW:?BVKYcOzN3
S1
R0
R42
8/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/include/ariane_pkg.sv
R43
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
variane_regfile
R1
R2
R6
!i10b 1
!s100 WZ@W]jC`zKCH;S?4d0Jli3
IH[>ijinCW;1j?8PTEg`0^0
R7
!s105 ariane_regfile_ff_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane_regfile_ff.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane_regfile_ff.sv
L0 25
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
Xariane_soc
R1
R2
R3
R4
R5
R44
!i10b 1
!s100 HGJ`>AOG>Ya1`Q7=zKkCX3
IA466R6K@<G^k;8D[LK?QS0
VA466R6K@<G^k;8D[LK?QS0
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_soc_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_soc_pkg.sv
R22
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
variane_tb
R2
R3
R4
R5
Z53 DXx4 work 8 jtag_pkg 0 22 M2H8[3FJXa<YgXe;Mo[Xb3
DXx4 work 17 ariane_tb_sv_unit 0 22 Q3<i1U>MB55^dk=;EfB=i1
R7
r1
!s85 0
!i10b 1
!s100 40UmI3Y]S09Lb0GWW`SHJ3
I6UFB>OhlX:<l:cf:;zMZo0
!s105 ariane_tb_sv_unit
S1
R0
R9
Z54 8tb/ariane_tb.sv
Z55 Ftb/ariane_tb.sv
Z56 L0 34
R11
31
R20
Z57 !s107 tb/ariane_testharness.sv|tb/ariane_tb.sv|tb/jtag_pkg.sv|
Z58 !s90 +cover=bcfst+/dut|-incr|-64|-nologo|-quiet|-suppress|13262|-permissive|+define+WT_DCACHE|-sv|tb/jtag_pkg.sv|tb/ariane_tb.sv|tb/ariane_testharness.sv|-work|work|
!i113 0
Z59 o-suppress 13262 -permissive -nologo -quiet +cover=bcfst+/dut -sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z60 !s92 -suppress 13262 -permissive -nologo -quiet +cover=bcfst+/dut +define+WT_DCACHE -sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R17
Tariane_tb_optimized
!s110 1680190441
VD1OYhZi@T;dYX4^3aH5MR1
04 9 4 work ariane_tb fast 0
o-nologo -quiet +cover=bcfst+/dut -suppress 13262 -permissive +define+WT_DCACHE -work work +acc -check_synthesis
R17
nariane_tb_optimized
OL;O;10.7g;67
Xariane_tb_sv_unit
R2
R3
R4
R5
R53
VQ3<i1U>MB55^dk=;EfB=i1
r1
!s85 0
!i10b 1
!s100 N]1zN6`_>6DzKW2oUAT0E3
IQ3<i1U>MB55^dk=;EfB=i1
!i103 1
S1
R0
R9
R54
R55
Z61 L0 27
R11
31
R20
R57
R58
!i113 0
R59
R60
R17
variane_testharness
R1
R2
R4
R3
R5
R39
R40
R41
!s110 1680180709
!i10b 1
!s100 ]72Z7gO04e8FT7l7:b:RV1
Iohk>e9N071WTgOOBoiC622
R7
!s105 ariane_testharness_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_testharness.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_testharness.sv
R61
R11
r1
!s85 0
31
!s108 1680180708.000000
R13
R14
!i113 0
R15
R16
R17
vaxi2apb
R1
R2
R18
!i10b 1
!s100 jRkeW?P0TCc34N]k5Sd;g2
IWkK@F7OjeM]MA=bjDW7SF2
R7
!s105 axi2apb_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb.sv
Z62 L0 20
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi2apb_64_32
R1
R2
R18
!i10b 1
!s100 MBHY]]:W^]8lG_6U;?J^i2
IHzEZPf>3:ZJ=XI?64SFm?0
R7
!s105 axi2apb_64_32_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_64_32.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_64_32.sv
R62
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi2apb_wrap
R1
R2
R18
!i10b 1
!s100 8emKK`QQS;7D:E=5;8oI?1
IEz<cT@kkghIk_QXLZP<d60
R7
!s105 axi2apb_wrap_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_wrap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi2apb/src/axi2apb_wrap.sv
Z63 L0 11
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi2mem
R1
R2
R18
!i10b 1
!s100 Z2;^W0KJAH=@9QX?XHn]X0
IkUzodmo@h@]=k<FH00Og82
R7
!s105 axi2mem_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_mem_if/src/axi2mem.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_mem_if/src/axi2mem.sv
R62
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_adapter
R1
R2
R3
R4
R5
R39
R40
R41
R6
!i10b 1
!s100 QEXZ:FBKdBm52M4TcHZ_X0
ILXW3oeTSa8gOT6N=zaS;L0
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter.sv
Z64 L0 19
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vaxi_adapter_32
R1
R2
R3
R4
R5
R39
R40
R41
R6
!i10b 1
!s100 1:VTiOzjb5WNkEJONQ1z03
IhW_OQDYA]Q0h?9`bUB:ZE2
R7
!s105 axi_adapter_32_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter_32.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_adapter_32.sv
R64
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vaxi_address_decoder_AR
R1
R2
R18
!i10b 1
!s100 AYH>6<ed<KE>3UUS2=CSk0
ITJ;Fc@GO?03BGb]=ec6<F1
R7
!s105 axi_address_decoder_AR_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AR.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AR.sv
Z65 L0 42
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_address_decoder_@a@r
vaxi_address_decoder_AW
R1
R2
R18
!i10b 1
!s100 L_YkG=GQ=eLcD?cR[7>f@3
Ib^gdMYb[U_XDiFGn:Fh[f3
R7
!s105 axi_address_decoder_AW_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AW.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_AW.sv
R65
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_address_decoder_@a@w
vaxi_address_decoder_BR
R1
R2
R18
!i10b 1
!s100 lg86gkSP90XR]4Gb9cTOb1
IW6k[h:fZ1>mCYIo:FjbQe3
R7
!s105 axi_address_decoder_BR_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BR.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BR.sv
Z66 L0 45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_address_decoder_@b@r
vaxi_address_decoder_BW
R1
R2
R18
!i10b 1
!s100 hL5e=db>f;QQ1MZEY]h:J1
IHNY@V>BH<=1CZBANRhAR92
R7
!s105 axi_address_decoder_BW_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BW.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_BW.sv
Z67 L0 43
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_address_decoder_@b@w
vaxi_address_decoder_DW
R1
R2
R18
!i10b 1
!s100 eQ3fKRoBeT4L?mTWJVV>20
IocR`DBf;PUb:LQmZd1je[3
R7
!s105 axi_address_decoder_DW_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_DW.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_address_decoder_DW.sv
R66
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_address_decoder_@d@w
vaxi_AR_allocator
R1
R2
R18
!i10b 1
!s100 ieFP@cjIGT4680h_kI1^<2
ITOYBG>f@K@I7VHK<Bc3[:2
R7
!s105 axi_AR_allocator_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AR_allocator.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AR_allocator.sv
R65
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_@a@r_allocator
vaxi_ar_buffer
R1
R2
R18
!i10b 1
!s100 4ZeE_kV4B[f87ljmXXjKj3
IVYED8=XE5R^FNUlNbWU@A1
R7
!s105 axi_ar_buffer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_ar_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_ar_buffer.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
YAXI_ARBITRATION
R1
R2
R44
!i10b 1
!s100 WGfP>LSoc=<2o@fCCR@Y91
IW_H?GCMaFdEb5mfkczW5R2
R7
Z68 !s105 axi_intf_sv_unit
S1
R0
R9
Z69 8/home/chuckNoRisc/git_version_finale/Thales_contest/include/axi_intf.sv
Z70 F/home/chuckNoRisc/git_version_finale/Thales_contest/include/axi_intf.sv
L0 289
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
n@a@x@i_@a@r@b@i@t@r@a@t@i@o@n
vaxi_AW_allocator
R1
R2
R18
!i10b 1
!s100 ^F9R[HLXL_=D1CBfWg^ZF3
I[ZScBHEZcM?daMn@Ca4070
R7
!s105 axi_AW_allocator_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AW_allocator.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_AW_allocator.sv
R52
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_@a@w_allocator
vaxi_aw_buffer
R1
R2
R18
!i10b 1
!s100 n6WFPP=I0OeFn_=?z;zGA0
I=OUlSXYRiMJ`U4nFJ@l^c3
R7
!s105 axi_aw_buffer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_aw_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_aw_buffer.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_b_buffer
R1
R2
R18
!i10b 1
!s100 G9BC`C^og[g3P<JfWnJHi1
ImSlU_Km2?PVLobU3elimV1
R7
!s105 axi_b_buffer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_b_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_b_buffer.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_BR_allocator
R1
R2
R40
R18
!i10b 1
!s100 RP:f5?;m_zizj3L@Z9?z22
IThQ8UYT@cENmTB<ELzRZK3
R7
!s105 axi_BR_allocator_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BR_allocator.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BR_allocator.sv
R65
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_@b@r_allocator
YAXI_BUS
R1
R2
R40
R44
!i10b 1
!s100 VWmQ>gL`0:2gzADY_jOVZ2
IlG?;67JNL2Lz6GfV8Z18g3
R7
R68
S1
R0
R9
R69
R70
R64
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
n@a@x@i_@b@u@s
YAXI_BUS_ASYNC
R1
R2
R44
!i10b 1
!s100 E>5D[=ZMc;F>9zFz<W1G`0
Ic2mVa<mBNj]7ehSeJlcnM3
R7
R68
S1
R0
R9
R69
R70
L0 107
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
n@a@x@i_@b@u@s_@a@s@y@n@c
vaxi_BW_allocator
R1
R2
R40
R18
!i10b 1
!s100 R8Rzh^GWXO]W^<8N5[CJn1
I[8MmNRd@I99P[3B:Eehzf1
R7
!s105 axi_BW_allocator_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BW_allocator.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_BW_allocator.sv
R65
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_@b@w_allocator
vaxi_cut
R1
R2
R40
DXx4 work 15 axi_cut_sv_unit 0 22 MW1>NGO;HO[gco42NA66X3
R7
r1
!s85 0
!i10b 1
!s100 1Y=I169oY?Y]Q^`PmAlYB3
I@kjGJ:EdJPzGb3NTI[JD93
!s105 axi_cut_sv_unit
S1
R0
R9
Z71 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_cut.sv
Z72 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_cut.sv
R62
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xaxi_cut_sv_unit
R1
R2
R40
VMW1>NGO;HO[gco42NA66X3
r1
!s85 0
!i10b 1
!s100 _`TFYdb2akl:3i:ih7jzF3
IMW1>NGO;HO[gco42NA66X3
!i103 1
S1
R0
R9
R71
R72
R19
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_delayer
R1
R2
R18
!i10b 1
!s100 o:WR`]S=a1BhY]jOR=iOD1
IjG57e[Mze4R5F;<d<2aK=1
R7
!s105 axi_delayer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_delayer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_delayer.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_DW_allocator
R1
R2
R18
!i10b 1
!s100 J3iTlKlki4mM^m@k0_j5?1
IKHbQhGQi;VnVdHXi[oN]23
R7
!s105 axi_DW_allocator_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_DW_allocator.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_DW_allocator.sv
Z73 L0 44
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
naxi_@d@w_allocator
vaxi_join
R1
R2
R18
!i10b 1
!s100 _9VAOX>JkoBOPK4WJH?ln0
IjKWbO^OlDG8R^NBR_:K9z1
R7
!s105 axi_join_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_join.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_join.sv
Z74 L0 16
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
YAXI_LITE
R1
R2
R40
R44
!i10b 1
!s100 6Z9h80`UgJQf==H_ViR=O2
IQI`UUncE]N>i^6KfB@JCM2
R7
R68
S1
R0
R9
R69
R70
L0 189
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
n@a@x@i_@l@i@t@e
vaxi_lite_interface
R1
R2
R3
R4
R5
R39
R40
R41
R18
!i10b 1
!s100 4Wc:9<JRo8[TbM5lbFEU_2
IHJTM9m0zJTfW:D17D<X3Q1
R7
!s105 axi_lite_interface_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/axi_lite_interface.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/axi_lite_interface.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_master_connect
R1
R2
R3
R4
R5
R39
R40
R41
R18
!i10b 1
!s100 Z=`TH@EdA<L]7ThJAmAHY3
IfKMiH?1]4?OFjbf6nEkYG0
R7
!s105 axi_master_connect_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_master_connect_rev
R1
R2
R3
R4
R5
R39
R40
R41
R18
!i10b 1
!s100 iAVAdQPcY<nY>k34e76e32
IXBYU=8j]8fJH2OSOT:nJg2
R7
!s105 axi_master_connect_rev_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect_rev.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_master_connect_rev.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_multicut
R1
R2
R40
DXx4 work 20 axi_multicut_sv_unit 0 22 VG:@E:0bX7@cO:;X85X:f0
R7
r1
!s85 0
!i10b 1
!s100 cVUgKzZ>YSGCiKBJ_bA1W2
IiYJ;:Xf:dT]446QL15zj<2
!s105 axi_multicut_sv_unit
S1
R0
R9
Z75 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_multicut.sv
Z76 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_multicut.sv
R62
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xaxi_multicut_sv_unit
R1
R2
R40
VVG:@E:0bX7@cO:;X85X:f0
r1
!s85 0
!i10b 1
!s100 n6X=aCX70A0g;QE3lJHUF2
IVG:@E:0bX7@cO:;X85X:f0
!i103 1
S1
R0
R9
R75
R76
R19
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_multiplexer
R1
R2
R18
!i10b 1
!s100 eI`^hd0HnP`1F4kmZ?R]J1
I;B=fZHGh1eO`bC;GRU=m22
R7
!s105 axi_multiplexer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_multiplexer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_multiplexer.sv
R65
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_node
R1
R2
R18
!i10b 1
!s100 O7>5^cUJmOH6]Bnm4;fF03
IRJEF4[;XS<4XIW8BggZJ42
R7
!s105 axi_node_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node.sv
Z77 L0 41
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_node_arbiter
R1
R2
R18
!i10b 1
!s100 mg8e;bd?bBjA04Q5^W?2j1
IUC3zSaGjo1O8BZ3OZ[LK[3
R7
!s105 axi_node_arbiter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_arbiter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_arbiter.sv
R63
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_node_intf_wrap
R1
R2
R18
!i10b 1
!s100 D_0?=:h>8i3lbl@<QFdef2
I^H2dkjTb5C3@ddohI1Q8e2
R7
!s105 axi_node_intf_wrap_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_intf_wrap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_intf_wrap.sv
R63
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_node_wrap_with_slices
R1
R2
R18
!i10b 1
!s100 ?=Fl2SI^CTg60n2_zV=`:0
Im@CPgR^[L3;5_ZhSd9C_K0
R7
!s105 axi_node_wrap_with_slices_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_wrap_with_slices.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_node_wrap_with_slices.sv
Z78 L0 22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
Xaxi_pkg
R1
R2
R44
!i10b 1
!s100 YjfgQ_[cR8^aDOT6>[fWl0
I?F27TQ`eR>0M@Ch]FFn102
V?F27TQ`eR>0M@Ch]FFn102
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_pkg.sv
R19
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
vaxi_r_buffer
R1
R2
R18
!i10b 1
!s100 ::KlSZ1EI?;VGECIcZO<Z3
ITY?]>lTT1MedY:RhEL62m2
R7
!s105 axi_r_buffer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_r_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_r_buffer.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_regs_top
R1
R2
R18
!i10b 1
!s100 DOiE@kILjmUjf7oBE:eW43
IjOURN4_::6LM=SC7MgG`I2
R7
!s105 axi_regs_top_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_regs_top.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_regs_top.sv
L0 92
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_request_block
R1
R2
R18
!i10b 1
!s100 oUU3d_Q:4Mk?VSbSS2`8I1
IcAcTWg>Aj0fi6>JTDQQ`[0
R7
!s105 axi_request_block_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_request_block.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_request_block.sv
Z79 L0 37
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_res_tbl
R1
R2
R18
!i10b 1
!s100 j[ekoOlPK22]5dCz07<Qb1
IVSG89BWKzTI7G7U:`=;kX3
R7
!s105 axi_res_tbl_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_res_tbl.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_res_tbl.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_response_block
R1
R2
R18
!i10b 1
!s100 3:><1ilhEBadk[0m6CD^L0
IXGHd1aE>CZ??VaffH^HG^0
R7
!s105 axi_response_block_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_response_block.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_node/src/axi_response_block.sv
R65
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_riscv_amos
R1
R2
R40
R18
!i10b 1
!s100 ?LROaYIDPU2iQ4A[J_dDF0
IV`lAH8HGnS4amD?lkV?=73
R7
!s105 axi_riscv_amos_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos.sv
Z80 L0 23
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_riscv_amos_alu
R1
R2
R40
R18
!i10b 1
!s100 CIf2[QlPHFLaLNE[7Dmzk3
IglBMGbGQe]NHazMaOC91_1
R7
!s105 axi_riscv_amos_alu_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_riscv_atomics
R1
R2
R18
!i10b 1
!s100 3NJUgMFDJ]6X?dcgFhNK;0
IX5SEPSoF0AWTJSiC28DHG0
R7
!s105 axi_riscv_atomics_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_riscv_atomics_wrap
R1
R2
R18
!i10b 1
!s100 <=:g1:kgHcPn@FT?BNi5i1
I1VZ4I[Q_ml];SH4@NggiA2
R7
!s105 axi_riscv_atomics_wrap_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_riscv_lrsc
R1
R2
R18
!i10b 1
!s100 7zTcK;P=:MOM<0]<CdIX^2
I9ICEXHC<TAB^3<ekLeH5U2
R7
!s105 axi_riscv_lrsc_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv
Z81 L0 32
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_riscv_lrsc_wrap
R1
R2
R18
!i10b 1
!s100 ;AfJ:Hn7^nNS4NibWcWi<3
Ie9`2;8g4?<zOFb23T7R2H0
R7
!s105 axi_riscv_lrsc_wrap_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
YAXI_ROUTING_RULES
R1
R2
R44
!i10b 1
!s100 @DK=6@zBllHelz[gNdWQ[1
I5_3O;B?2XHLP0_R@XW]jT3
R7
R68
S1
R0
R9
R69
R70
L0 267
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
n@a@x@i_@r@o@u@t@i@n@g_@r@u@l@e@s
vaxi_shim
R1
R2
R3
R4
R5
R39
R40
R41
R6
!i10b 1
!s100 ?ZY<C@KF?L]`7e;A7NcBi3
II4hN9FaHLA1_gi;V2cNI82
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_shim.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi_shim.sv
R78
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vaxi_single_slice
R1
R2
R18
!i10b 1
!s100 i?hLzPOY_19A_>_`]UBcU1
IlFRn0@=<1cF4gW0MezHPk2
R7
!s105 axi_single_slice_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_single_slice.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_single_slice.sv
R52
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_slave_connect
R1
R2
R3
R4
R5
R39
R40
R41
R18
!i10b 1
!s100 lEn]IEFP2TzITR@X_NTRD0
I@m`J?9f`8MIX_]f]OaZ1g0
R7
!s105 axi_slave_connect_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_slave_connect_rev
R1
R2
R3
R4
R5
R39
R40
R41
R18
!i10b 1
!s100 4E42VPVOOQahllM31SLP92
I1hnP>MUDM>OJ:J63J?WTg2
R7
!s105 axi_slave_connect_rev_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect_rev.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/axi_slave_connect_rev.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_slice
R1
R2
R18
!i10b 1
!s100 Ia@AQ2z]7<JMI46gSC;YH2
Ii8Ai47;OcoGeggh91YN_82
R7
!s105 axi_slice_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_slice_wrap
R1
R2
R18
!i10b 1
!s100 c8zbAi7iY0aN2jfb@d[kV1
IRClbBn[W?l9V>HPW@Sb=i1
R7
!s105 axi_slice_wrap_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice_wrap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_slice_wrap.sv
L0 1
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_to_axi_lite
R1
R2
R18
!i10b 1
!s100 7lEiJEP;DT=SSKPR@B]DF2
IRDL=2GTgY;^CU2VUSJd`S3
R7
!s105 axi_to_axi_lite_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_to_axi_lite.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/axi/src/axi_to_axi_lite.sv
R10
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vaxi_w_buffer
R1
R2
R18
!i10b 1
!s100 >]H9AFf:<i]=WB[NbD_SN0
I2XoG`M9eE8adWV?4moY]G0
R7
!s105 axi_w_buffer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_w_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/axi_slice/src/axi_w_buffer.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vbht
R1
R2
R3
R4
R5
R18
!i10b 1
!s100 MD:5^;KeHA>HM:R3X;PCo1
I;lRnR?8aRSkc3CfZPAYZG3
R7
!s105 bht_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/bht.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/bht.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vbootrom
R1
R2
R18
!i10b 1
!s100 ;A:zo]gQi=cf]`AeGf^d`2
INI<<3<DIVKDUA<HlF;n`C1
R7
!s105 bootrom_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/bootrom.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/bootrom.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vbranch_unit
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 VcP=_TfVP7`]i_K4XlBM20
I?64m5jF2X`7XOeRlHOlV?3
R7
!s105 branch_unit_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/branch_unit.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/branch_unit.sv
Z82 L0 15
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vbtb
R1
R2
R3
R4
R5
R18
!i10b 1
!s100 iXUFS02ECCza?bfQb]AW?2
IkVahK<XfPXGZ<L^kDW^110
R7
!s105 btb_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/btb.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/btb.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vcache_ctrl
R1
R2
R3
R4
R5
Z83 DXx4 work 13 std_cache_pkg 0 22 Q5g57[6Pz4MRE8G>W<zhJ1
R18
!i10b 1
!s100 N9NSzh]QIBdh@@7l;U`[k0
Ij@__3`OKd`;HiL09Ez7f;2
R7
!s105 cache_ctrl_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/cache_ctrl.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/cache_ctrl.sv
R10
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vcdc_2phase
R1
R2
R18
!i10b 1
!s100 C6OJC=<O4nOkZ:dAk`5nJ3
IP7Xe_[HoQ9d<H42m]lESY3
R7
Z84 !s105 cdc_2phase_sv_unit
S1
R0
R9
Z85 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/cdc_2phase.sv
Z86 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/cdc_2phase.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vcdc_2phase_dst
R1
R2
R18
!i10b 1
!s100 n6>1GCZ_aOT:?HWLnj[X@2
IX[H3OnRJSCSfCQ92FKjGL0
R7
R84
S1
R0
R9
R85
R86
L0 118
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vcdc_2phase_src
R1
R2
R18
!i10b 1
!s100 6hhB9]fD`D9W>D;RgoHT52
I?EEbFmbIOhL;__b<cW4KD0
R7
R84
S1
R0
R9
R85
R86
L0 68
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vCFI_Mod
!s10a 1680180967
R2
R3
R4
R5
!s110 1680181844
!i10b 1
!s100 `1M4RVV;eEzijLCJ0<8BG2
In6_4ehzlhcdX9<X[imDUh1
R7
!s105 CFI_sv_unit
S1
R0
w1680180967
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/CFI.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/CFI.sv
R10
R11
r1
!s85 0
31
!s108 1680181844.000000
R13
R14
!i113 0
R15
R16
R17
n@c@f@i_@mod
vclint
R1
R2
R3
R4
R5
R39
R40
R41
R18
!i10b 1
!s100 <8W_YQi;zSzId<PK>]EbL0
IUfMCWT?ROo?CHefUe0D><0
R7
Z87 !s105 clint_sv_unit
S1
R0
R9
Z88 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/clint.sv
Z89 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/clint/clint.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vclint_sync
R1
R2
R18
!i10b 1
!s100 OEYLZO?TK@IH]KIiL:NA:3
I:WF9A]3AT`CjfdFNmcTE82
R7
R87
S1
R0
R9
R88
R89
L0 273
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vclint_sync_wedge
R1
R2
R18
!i10b 1
!s100 o6VJC=4k^YUnf03nVN1hF1
IRYIn02U]2^:i[^<I0QFeJ2
R7
R87
S1
R0
R9
R88
R89
L0 239
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vcluster_clock_gating
R1
R2
R44
!i10b 1
!s100 2AmPi]8Q]7hkmNEjWU0zK3
I;FjXGRggMTiQ;f@P^2CjB1
R7
!s105 cluster_clock_gating_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_gating.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_gating.sv
R63
R11
r1
!s85 0
31
R46
Z90 !s107 /home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_trace_item.svh|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/ex_trace_item.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/sram.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/mock_uart.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_gating.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer_if.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/include/instr_tracer_pkg.sv|
Z91 !s90 +cover=bcfst+/dut|-incr|-64|-nologo|-quiet|-suppress|13262|-permissive|+define+WT_DCACHE|-work|work|/home/chuckNoRisc/git_version_finale/Thales_contest/include/instr_tracer_pkg.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer_if.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_gating.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/mock_uart.sv|/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/sram.sv|+incdir+src/common_cells/include/|-suppress|2583|
!i113 0
R49
R50
R17
vcluster_clock_inverter
R1
R2
R18
!i10b 1
!s100 9:W`5F;2ZI9Y:OY^ClQ5_1
I053FEClS3nKgWH^7TJGSR1
R7
!s105 cluster_clock_inverter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_inverter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/cluster_clock_inverter.sv
R63
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vcommit_stage
R38
R2
R3
R4
R5
R6
!i10b 1
!s100 KY5PUYW_nQ6^0kh<3G_Ea3
IalkWJ3LPg``UXl@<o@de`1
R7
R8
S1
R0
R42
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/commit_stage.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/commit_stage.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vcompressed_decoder
R1
R2
R3
R6
!i10b 1
!s100 1fTBHK0TUGSanX_Q;GAI=2
Iin`:@PKJ3[ZeBODzi27TL3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/compressed_decoder.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/compressed_decoder.sv
R78
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vcontrol_mvp
R1
R2
Z92 DXx4 work 17 defs_div_sqrt_mvp 0 22 ]h2DABU^3eZ3oVm1O2;;C1
DXx4 work 19 control_mvp_sv_unit 0 22 hWE@:>bF]X8@B420@G<k?0
R7
r1
!s85 0
!i10b 1
!s100 e>@mPD_bm_>2^j>15MGba2
IUO2VW;9M?1=Ye;nUVlA]A3
!s105 control_mvp_sv_unit
S1
R0
R9
Z93 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
Z94 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
R67
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xcontrol_mvp_sv_unit
R1
R2
R92
VhWE@:>bF]X8@B420@G<k?0
r1
!s85 0
!i10b 1
!s100 KhgQEXb]jHhmYQb[b8`Z90
IhWE@:>bF]X8@B420@G<k?0
!i103 1
S1
R0
R9
R93
R94
R77
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
vcontroller
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 aSSJTHMG@5L:H3HoWAB293
I3Wj=gXe9d7CSXHdNT;Nd<2
R7
!s105 controller_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/controller.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/controller.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vcounter
R1
R2
R18
!i10b 1
!s100 :_1=7HM7n<I9VJ^RNN_@N2
IfSkQMRl;3fW@NZ4g;>7`12
R7
!s105 counter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/counter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/counter.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vcsr_buffer
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 ee@b:Qh@_GzZFa02Oh3gz2
IbWP]NV4P5SJKeb:ZjG>S43
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_buffer.sv
R21
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vcsr_regfile
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 3k4GDa;EkS1CP[;oSd>l=0
I5@BTbTj;e8<=cdZ730mY<0
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_regfile.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/csr_regfile.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vdebug_rom
R1
R2
R18
!i10b 1
!s100 GNb1<l^chR:DSPm^DMhhY2
Inc;G;oATBTc9QQ7NOkFFg2
R7
!s105 debug_rom_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/debug_rom/debug_rom.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/debug_rom/debug_rom.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdecoder
R38
R2
R3
R4
R5
R6
!i10b 1
!s100 cn[@iXhP9kDfakDnWJ>5P3
I6<``:8SANGE[a[2:kib:a1
R7
R8
S1
R0
R42
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/decoder.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/decoder.sv
R78
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
Xdefs_div_sqrt_mvp
R1
R2
R44
!i10b 1
!s100 1>^ViALU8F0>1I5OoZ9lE0
I]h2DABU^3eZ3oVm1O2;;C1
V]h2DABU^3eZ3oVm1O2;;C1
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
R19
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
vdelta_counter
R1
R2
R18
!i10b 1
!s100 Sj5H3VKZ@:jH]3<Lc>R8^0
IoK]_ON13l0mRJFWk5^h_C0
R7
!s105 delta_counter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/delta_counter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/delta_counter.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdiv_sqrt_mvp_wrapper
R1
R2
R92
DXx4 work 28 div_sqrt_mvp_wrapper_sv_unit 0 22 TB[;9nQz6EF47fWeOS8_T0
R7
r1
!s85 0
!i10b 1
!s100 ;Ma;0JkTVIYC8ef_=@kh80
Ie;cQzADKlYHm1CgU8WA]W1
!s105 div_sqrt_mvp_wrapper_sv_unit
S1
R0
R9
Z95 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
Z96 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
R77
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xdiv_sqrt_mvp_wrapper_sv_unit
R1
R2
R92
VTB[;9nQz6EF47fWeOS8_T0
r1
!s85 0
!i10b 1
!s100 lVK]i8L[IR0GRgA?G__L@0
ITB[;9nQz6EF47fWeOS8_T0
!i103 1
S1
R0
R9
R95
R96
L0 39
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
vdiv_sqrt_top_mvp
R1
R2
R92
DXx4 work 24 div_sqrt_top_mvp_sv_unit 0 22 QGQKU9<@8al`VHUZ>MgK11
R7
r1
!s85 0
!i10b 1
!s100 emE1e6_S9kU0D08j<BRNd0
IZTDN5DEbX1Mo[TdV<QFJ62
!s105 div_sqrt_top_mvp_sv_unit
S1
R0
R9
Z97 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
Z98 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
R79
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xdiv_sqrt_top_mvp_sv_unit
R1
R2
R92
VQGQKU9<@8al`VHUZ>MgK11
r1
!s85 0
!i10b 1
!s100 BHBI42i0_1067oIon7c]J3
IQGQKU9<@8al`VHUZ>MgK11
!i103 1
S1
R0
R9
R97
R98
Z99 L0 35
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xdm
R1
R2
R44
!i10b 1
!s100 i[m:9[cjOnYDabFU4jKem3
I7YaLV>z^Y>T[BJ[`6WHRU0
V7YaLV>z^Y>T[BJ[`6WHRU0
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_pkg.sv
R64
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
vdm_csrs
R1
R2
R4
R18
!i10b 1
!s100 ]zc8QOhzB[;TFOB<@QCAz3
I8Jn]lkBgX^cnz[n]ZL@eP2
R7
!s105 dm_csrs_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_csrs.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_csrs.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdm_mem
R1
R2
R4
R18
!i10b 1
!s100 5@0]YR7Kd[XBO2n;]L=C50
IThASeVFdPnPe2[`7Oa8ij1
R7
!s105 dm_mem_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_mem.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_mem.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdm_sba
R1
R2
R18
!i10b 1
!s100 fk18XLf2DbaI@1Tn@ST`B0
ISJGma=14Y?ELU<Im3=IUD3
R7
!s105 dm_sba_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_sba.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_sba.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdm_top
R1
R2
R4
R18
!i10b 1
!s100 ]]BQ]hT=2<amjP]E<J>cd2
I][>zmDghz9C`ff<lMVNQe2
R7
!s105 dm_top_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_top.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dm_top.sv
R62
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdmi_cdc
R1
R2
R4
R18
!i10b 1
!s100 OgMc7bF^VW4[B51KHSz7h1
IUoaOO^M1T>Kam?CEKRD@U2
R7
!s105 dmi_cdc_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_cdc.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_cdc.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdmi_jtag
R1
R2
R4
R18
!i10b 1
!s100 ZYARE8H`B56]<mc^k95z70
I7[;>9Z9Z<g@Fn05HA=`MI1
R7
!s105 dmi_jtag_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdmi_jtag_tap
R1
R2
R18
!i10b 1
!s100 P_P@86[knlgiiV5TdA44D1
I?GHc7Kja9Dj^Nd[[?3lzn2
R7
!s105 dmi_jtag_tap_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag_tap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/riscv-dbg/src/dmi_jtag_tap.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdromajo_bootrom
R1
R2
R18
!i10b 1
!s100 C7`FAz6?zU@4RVz5knG=R0
I0h57S85A=k?87A<5S3U:B1
R7
!s105 dromajo_bootrom_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/dromajo_bootrom.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/bootrom/dromajo_bootrom.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vdromajo_ram
R1
R2
R6
!i10b 1
!s100 EbJXeG?_83[B?Ei7EC4733
ID8M<FRCMAW]OTZ5CZ_h:M3
R7
!s105 dromajo_ram_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/dromajo_ram.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/dromajo_ram.sv
R64
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vedge_detect
R1
R2
R18
!i10b 1
!s100 7<5EKzYzHFk>]eQf4F@R^0
IiV9ND7Vz6Ok2B_N`i=X1K2
R7
!s105 edge_detect_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/edge_detect.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/edge_detect.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vex_stage
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 <A56Tj6[T7aBQe9`hkVOG3
IWPKB>4T@e]FdgWXA_LnDf1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/ex_stage.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/ex_stage.sv
R21
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vexp_backoff
R1
R2
R18
!i10b 1
!s100 V6@?_m@BUW0kdH=Yj=e[83
I^9KeUKzc90C<:[N7ZSUEc0
R7
!s105 exp_backoff_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/exp_backoff.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/exp_backoff.sv
R80
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vfifo
R1
R2
R18
!i10b 1
!s100 H^0mP8K^<YYJgWl]2[4`a1
IRQT8e1VSQGjUeA62GYzK:2
R7
!s105 fifo_v1_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v1.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v1.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vfifo_v2
R1
R2
R18
!i10b 1
!s100 ?929fm57zb`C4a2b^m<IP2
IY4XjzFaMEHJVJdd3aeTHh0
R7
!s105 fifo_v2_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v2.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/fifo_v2.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vfifo_v3
R1
R2
R18
!i10b 1
!s100 bO1ObHVNN=O07[D`MmQK`3
I<ojc1bQghAdck=ki8Qed10
R7
!s105 fifo_v3_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/fifo_v3.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/fifo_v3.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vfind_first_one
R1
R2
R18
!i10b 1
!s100 0:o3n[<Y8a]jbnl2gflAB0
IoX=jknTNa_^eSU8[TSj6n2
R7
!s105 find_first_one_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/find_first_one.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/find_first_one.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vfpnew_cast_multi
R1
R2
Z100 DXx4 work 9 fpnew_pkg 0 22 6CFPZ?e2:OSNK9?X_J0IF3
R6
!i10b 1
!s100 [zU82`>DEPX<kmn?=iR0Y1
IiXHG6g5P>]@;VfV;1JYz@3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_cast_multi.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_cast_multi.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_classifier
R1
R2
R100
R6
!i10b 1
!s100 N]2bf^CBN;7_n20z7CB0K3
IL5hCG4Q[NdKTCXH4Pf2fj2
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_classifier.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_classifier.sv
R19
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_divsqrt_multi
R1
R2
R100
R6
!i10b 1
!s100 9gBCmVAdaOzF^iNF[9?l11
IUU14@4jfYbKYUX1lY[5VW3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_divsqrt_multi.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_divsqrt_multi.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_fma
R1
R2
R100
R6
!i10b 1
!s100 `1l=Y5O7Fk5h;DLV5W@oW2
I:McBkhI2<QdfR:72P0IbM3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_fma_multi
R1
R2
R100
R6
!i10b 1
!s100 <ElgW1N2nTlm67RS?IWk02
Icz`@Of3B19cg4;j7RGGYA3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma_multi.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_fma_multi.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_noncomp
R1
R2
R100
R6
!i10b 1
!s100 =<BIIz;Skb1DJ0n@;5jh^0
I^SGlCTGaeNDoc;Eo7SnN41
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_noncomp.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_noncomp.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_opgroup_block
R1
R2
R100
R6
!i10b 1
!s100 c<]72Tk=aMLceJkRWGVU=0
IMgV77]F=lXN;0ZR2=O4Oa3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_block.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_block.sv
R19
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_opgroup_fmt_slice
R1
R2
R100
R6
!i10b 1
!s100 :00AN5l<EL=NEZd8g5`@F1
IJoJLZNT9kO5=NVQicZaY<0
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_fmt_slice.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_fmt_slice.sv
R19
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_opgroup_multifmt_slice
R1
R2
R100
R6
!i10b 1
!s100 GkOh?Bn<FL^gilG]5fT<83
Ijm0]1BP2XR@Uoj_9X9aMm1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
Xfpnew_pkg
R1
R2
R44
!i10b 1
!s100 Z2Y0jkL4zZi?10KV=^h?]1
I6CFPZ?e2:OSNK9?X_J0IF3
V6CFPZ?e2:OSNK9?X_J0IF3
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_pkg.sv
R19
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
vfpnew_rounding
R1
R2
R100
R6
!i10b 1
!s100 a?^bbfJ6Gci4mJM^^TDd?3
I2MRa`6H;kFYgb^OXLW2X<3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_rounding.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_rounding.sv
R19
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpnew_top
R1
R2
R100
R6
!i10b 1
!s100 1@>hMHR3;b2?_oa_L4A^e0
ITkOS_dRW5mcUZ?2492?gP0
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_top.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpnew_top.sv
R19
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfpu_wrap
R1
R2
R3
R4
R5
R100
R6
!i10b 1
!s100 kX2LYFU58TB8VO8GD^:UE0
I^^[d=Ml?NOEceJV9e<_Ak1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu_wrap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu_wrap.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vfrontend
R1
R2
R3
R4
R5
R18
!i10b 1
!s100 D0>n?znWQ:4c=6f0zGUiL1
IN9O03ZhLnzm2[d515J?R03
R7
!s105 frontend_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/frontend.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/frontend.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vgeneric_fifo
R1
R2
R18
!i10b 1
!s100 l[cI;F?@bc_6>aWkHdGC]1
I>0L>c87ShjQ@a=4NNCimR2
R7
!s105 generic_fifo_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/generic_fifo.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/generic_fifo.sv
L0 38
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vid_stage
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 O0UEN[cRWMenXJml>8VWz2
I5fggJB9nZCM1M6cU]LVW93
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/id_stage.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/id_stage.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vinstr_queue
R1
R2
R3
R4
R5
R18
!i10b 1
!s100 >?ic=^5boZR>E3A]kSIHa2
I`4c6AnXi<;m:R?fjze<Jj2
R7
!s105 instr_queue_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_queue.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_queue.sv
Z101 L0 46
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vinstr_realign
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 `ZD6T8XFBRh8YDiLM]Gez0
IKSdhZTAaMo0B4dVZd0gz:1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/instr_realign.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/instr_realign.sv
R80
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vinstr_scan
R1
R2
R3
R4
R5
R18
!i10b 1
!s100 cC=6AzcU:4T`G0?l[NE:k2
IhMjlP:]=E:hzKzX4;f05M1
R7
!s105 instr_scan_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_scan.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/instr_scan.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vinstr_tracer
R1
R2
Z102 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
R3
R4
R5
Z103 DXx4 work 16 instr_tracer_pkg 0 22 HSSm1DMla9IO6fNcffm4g1
DXx4 work 20 instr_tracer_sv_unit 0 22 B1F`lG2AVVRU_e;PlCaHS1
R7
r1
!s85 0
!i10b 1
!s100 MnLezh_Rjn[QMB>BzF6Tl3
IkgW9I?Y<>jL@9_D;nVBPR0
!s105 instr_tracer_sv_unit
S1
R0
R9
Z104 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer.sv
Z105 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer.sv
R80
R11
31
R46
R90
R91
!i113 0
R49
R50
R17
Yinstr_tracer_if
R1
R2
R3
R4
R5
R44
!i10b 1
!s100 dGLm[XHIo_1;85<n?Z^;j3
IM<GQ=B4:]M>BT_>YJT4Rn0
R7
!s105 instr_tracer_if_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer_if.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer_if.sv
R45
R11
r1
!s85 0
31
R46
R90
R91
!i113 0
R49
R50
R17
Xinstr_tracer_pkg
R1
R2
R3
R44
!i10b 1
!s100 bXR5?aESE0BF6?>M_=5P:3
IHSSm1DMla9IO6fNcffm4g1
VHSSm1DMla9IO6fNcffm4g1
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/include/instr_tracer_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/include/instr_tracer_pkg.sv
R74
R11
r1
!s85 0
31
R46
R90
R91
!i113 0
R49
R50
R17
Xinstr_tracer_sv_unit
R1
R2
R102
R3
R4
R5
R103
VB1F`lG2AVVRU_e;PlCaHS1
r1
!s85 0
!i10b 1
!s100 jR]R=V:>WVM0Yb32UX^lo3
IB1F`lG2AVVRU_e;PlCaHS1
!i103 1
S1
R0
R9
R104
R105
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/opt/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/ex_trace_item.svh
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_trace_item.svh
R21
R11
31
R46
R90
R91
!i113 0
R49
R50
R17
vissue_read_operands
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 ;ddEEna_B@=ZNoKijggz]3
IVzm?lLRV]mzR7X`XOgcYI3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_read_operands.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_read_operands.sv
R21
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vissue_stage
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 @0?;D?mRhiARW<Mj6EA882
IXPR7aon1`j]8gjESW1Pmg1
R7
!s105 issue_stage_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_stage.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/issue_stage.sv
R21
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
viteration_div_sqrt_mvp
R1
R2
R6
!i10b 1
!s100 i>XCVzeDE]81OHlgJ8NoI0
IXKmJ@jXWQUOZ<>Mc86P=B0
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
R81
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
Xjtag_pkg
R2
R4
R3
VM2H8[3FJXa<YgXe;Mo[Xb3
r1
!s85 0
!i10b 1
!s100 oD;=;D36cg:ZITXdeAF292
IM2H8[3FJXa<YgXe;Mo[Xb3
S1
R0
R9
Z106 8tb/jtag_pkg.sv
Z107 Ftb/jtag_pkg.sv
R10
R11
31
R20
R57
R58
!i113 0
R59
R60
R17
Xjtag_pkg_sv_unit
R2
R3
R4
R5
VhTT_Rc[U]C<[N]Le3gfD82
r1
!s85 0
!i10b 1
!s100 =zNMU@AEj]]Z8;i8V0oJj1
IhTT_Rc[U]C<[N]Le3gfD82
!i103 1
S1
R0
R9
R106
R107
R64
R11
31
R20
R57
R58
!i113 0
R59
R60
R17
vlfsr_16bit
R1
R2
R18
!i10b 1
!s100 Ia1;l@5Go6P0:Z;JIm76G3
IJ[M4DXUaBLEf=bQKo0IIO2
R7
!s105 lfsr_16bit_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_16bit.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_16bit.sv
R10
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vlfsr_8bit
R1
R2
R18
!i10b 1
!s100 IBe`nKGKe]o@l`JP1LXXR2
I68PYl=::7h67>S7GJf0QA3
R7
!s105 lfsr_8bit_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_8bit.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lfsr_8bit.sv
R78
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vload_store_unit
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 f4I;K`I>BiLYSGN2`5>f[0
I:o_O6a5m[<DFR9Khcg57H2
R7
R8
S1
R0
R9
Z108 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_store_unit.sv
Z109 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_store_unit.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vload_unit
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 @IoIzlCKC9AmcfKnhBcoN2
IDE^LH[;:zZlFDi957HJ:k1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_unit.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/load_unit.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vlsu_bypass
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 Ee2aa@oHjfg7@aSICa2LL3
ISakM?aHPQlUC`zgCk8FQb0
R7
R8
S1
R0
R9
R108
R109
L0 450
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vlzc
R1
R2
R18
!i10b 1
!s100 W0:c@foLXd1nzJ<[aXKo40
IO??OU4b[6k8MJd1O6hKlJ1
R7
!s105 lzc_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lzc.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/lzc.sv
R43
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vmiss_handler
R1
R2
R3
R4
R5
R83
R39
R40
R41
R18
!i10b 1
!s100 `z>mPZgjMMPk7LRZH4d1Y1
IF9h;VUEez5QlWEW:J7fR02
R7
R35
S1
R0
R9
R36
R37
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vmmu
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 loHh[o76A2O^j38VB_94:3
IK24<:JJD5dTcAk>NV<i?^2
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/mmu.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/mmu.sv
R45
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vmock_uart
R1
R2
R44
!i10b 1
!s100 ^e@RFLfI0kIPVK[8OKXT12
IA@`mi`YMKR`i;VE;04kM`1
R7
!s105 mock_uart_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/mock_uart.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/mock_uart.sv
R82
R11
r1
!s85 0
31
R46
R90
R91
!i113 0
R49
R50
R17
vmult
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 o:P890jI@IaRD<GlZ7^1I2
I3jM8:[7BL2Xmd;Q7c_>l[3
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/mult.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/mult.sv
L0 3
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vmultiplier
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 ]o8RK37_`^9<8P1XaAkPJ2
IMR1KzlU7hUPa;<Ub_<8fY1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/multiplier.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/multiplier.sv
R45
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vnorm_div_sqrt_mvp
R1
R2
R92
DXx4 work 25 norm_div_sqrt_mvp_sv_unit 0 22 ?=bQV:fz^P9UzXzMa>kgj1
R7
r1
!s85 0
!i10b 1
!s100 lMIENPkTI<@Xd[[LL6F5<2
IKJ`SIZ8fZ]S^BS6=K6zJX0
!s105 norm_div_sqrt_mvp_sv_unit
S1
R0
R9
Z110 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
Z111 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
R101
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xnorm_div_sqrt_mvp_sv_unit
R1
R2
R92
V?=bQV:fz^P9UzXzMa>kgj1
r1
!s85 0
!i10b 1
!s100 LUDnfXHYn@o^79DEJTj>K0
I?=bQV:fz^P9UzXzMa>kgj1
!i103 1
S1
R0
R9
R110
R111
R73
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
vnrbd_nrsc_mvp
R1
R2
!i10b 1
!s100 =MIgmma:4PEHLElK[Wz=>1
IF=X0mPGIVidJ2H?jVWMP83
R7
!s105 nrbd_nrsc_mvp_sv_unit
S1
R0
R9
Z112 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
Z113 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
L0 36
R11
31
!s108 1680179346.000000
R13
R14
!i113 0
R15
R16
R17
Xnrbd_nrsc_mvp_sv_unit
R1
R2
R92
VYV^TOJ<XAX[RKN_Ubf5^f2
r1
!s85 0
!i10b 1
!s100 FY_[5<hoz@ADgJ[He7bFP1
IYV^TOJ<XAX[RKN_Ubf5^f2
!i103 1
S1
R0
R9
R112
R113
R56
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
vperf_counters
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 @Xm01YGBnhXIW0c8hkS?A3
IJ=je;dT<^<ee:cbE`KWzf1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/perf_counters.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/perf_counters.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vplic_regs
R1
R2
R51
R18
!i10b 1
!s100 9AY62F=HS0J;ZA`MSJa<A1
Icjlagg_KYzXmSnne8T;iL0
R7
!s105 plic_regmap_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_regmap.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_regmap.sv
L0 2
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vplic_top
R1
R2
R51
R18
!i10b 1
!s100 ;Tc`h9nab;c7=5_:U_[5b2
IZSlkWG3EXdI<lV>YVaLfn1
R7
!s105 plic_top_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_top.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/plic_top.sv
L0 1
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vpmp
R1
R2
R3
R18
!i10b 1
!s100 MzLKXY7MlaRPLPK15WHgK3
I[gHgJAhALk<d`Lh]^XA@A3
R7
!s105 pmp_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp.sv
R82
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vpmp_entry
R1
R2
R3
R18
!i10b 1
!s100 _W04OOS`Ize9N7RIT3CR:3
I2XUUM_AzbR_Z174FCmd`G0
R7
!s105 pmp_entry_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp_entry.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/pmp/src/pmp_entry.sv
R82
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vpopcount
R1
R2
R18
!i10b 1
!s100 =jIXf]EC[h2KbO=eR_G5G3
ISDNf5[F``4fnmdMonLc_V3
R7
!s105 popcount_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/popcount.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/popcount.sv
R64
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vpreprocess_mvp
R1
R2
R92
DXx4 work 22 preprocess_mvp_sv_unit 0 22 _LCLzG=h3;HiK1_JMHL0n3
R7
r1
!s85 0
!i10b 1
!s100 =XFVDPd`2gLHD7DC[WOK=1
IIe06kHjO8m]RaX2PPfdFd0
!s105 preprocess_mvp_sv_unit
S1
R0
R9
Z114 8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
Z115 F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
R79
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
Xpreprocess_mvp_sv_unit
R1
R2
R92
V_LCLzG=h3;HiK1_JMHL0n3
r1
!s85 0
!i10b 1
!s100 `b4CTiSBNPm]d[WT2?8TQ1
I_LCLzG=h3;HiK1_JMHL0n3
!i103 1
S1
R0
R9
R114
R115
R99
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
vptw
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 UgjKzllj`^LZXSdFR910W3
IRSXJ6TYNXTzOUCBgfOE6]2
R7
!s105 ptw_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/ptw.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/ptw.sv
R45
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vpulp_clock_gating
R1
R2
R18
!i10b 1
!s100 nRCDnm_5PYT<X7<RDFHBI1
IIYlcYKIQ6Hi8GL9diDChJ1
R7
!s105 pulp_clock_gating_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_gating.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_gating.sv
R63
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vpulp_clock_mux2
R1
R2
R18
!i10b 1
!s100 a@:S:;IR2OVJ`^inER<Ke1
INceS]b_TkO]d`MZWLhK_:2
R7
!s105 pulp_clock_mux2_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_mux2.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/tech_cells_generic/src/pulp_clock_mux2.sv
R63
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vpulp_sync
R1
R2
R18
!i10b 1
!s100 odMJ2A>FJ<IT8Q5=1>dzc0
IliPHC?m87HMh99;Y;XiGl2
R7
!s105 pulp_sync_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/pulp_sync.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/pulp_sync.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vras
R1
R2
R3
R4
R5
R18
!i10b 1
!s100 EU3OE[VO7<L>EdK^zGKX<0
IUdZSii37=oK_aTd3MOYX>1
R7
!s105 ras_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/ras.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/frontend/ras.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vre_name
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 mXR9iLn_@haTBc^UXARoG1
I?dCfhl614GV6YPFKAUh<22
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/re_name.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/re_name.sv
R78
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
YREG_BUS
R1
R2
R44
!i10b 1
!s100 8UI0AW4`zR0E[;?IHW0^O1
IRbV466<Oe<[^IgTYXN]941
R7
!s105 reg_intf_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf.sv
R78
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
n@r@e@g_@b@u@s
Xreg_intf
R1
R2
R44
!i10b 1
!s100 @AjNkiX2lZ^Po?dCS?Y4W3
IWa;_f2Nid?lXXA>bPnENo1
VWa;_f2Nid?lXXA>bPnENo1
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/register_interface/src/reg_intf_pkg.sv
R78
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
Xriscv
R1
R2
R44
!i10b 1
!s100 lbH=B;c]nGj]?6BMJXnMH1
IAKj@jU@_Z]A<gQ1lFAkb63
VAKj@jU@_Z]A<gQ1lFAkb63
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/include/riscv_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/include/riscv_pkg.sv
R21
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
vrr_arb_tree
R1
R2
R18
!i10b 1
!s100 k5?U0IfGjG:R8QedO?jOE0
IH5QKPcUjd<CN^T[7I=nDf2
R7
!s105 rr_arb_tree_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rr_arb_tree.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rr_arb_tree.sv
R56
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vrrarbiter
R1
R2
R18
!i10b 1
!s100 QCD>=Ul`KAf80YzS[k9:33
I4[]D91DZd7GRl:cYJ]9YB2
R7
!s105 rrarbiter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/rrarbiter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/deprecated/rrarbiter.sv
L0 24
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vrstgen
R1
R2
R18
!i10b 1
!s100 ?cTkGGN871_HONH^6PH2T1
IkahXo[H35eHHhCjTk^W0T1
R7
!s105 rstgen_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vrstgen_bypass
R1
R2
R18
!i10b 1
!s100 _C[RekokeUOJAl0;KSPGk3
I>@EhReDYU]@E?<LLWGn]S1
R7
!s105 rstgen_bypass_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen_bypass.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/rstgen_bypass.sv
R82
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vrv_plic_gateway
R1
R2
R18
!i10b 1
!s100 XAO;A3M8;Z^NEY2cBk7TU3
IddX52QkAS[:BQX`lnOXd91
R7
!s105 rv_plic_gateway_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_gateway.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_gateway.sv
L0 7
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vrv_plic_target
R1
R2
R18
!i10b 1
!s100 ^5z>:XEmF7@<joV9;Z]?_1
I5N>KbNdBWUG=fOGXB>cz62
R7
!s105 rv_plic_target_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_target.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/rv_plic/rtl/rv_plic_target.sv
L0 10
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vscoreboard
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 ZRV^O^7fXG0Roll[0mKVX1
IJIjo`hLf]1AnS]UEbCc8i2
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/scoreboard.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/scoreboard.sv
R82
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vserdiv
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 CoHGb_]neW7;>UM]ldjmK1
IAC:HYWb[@aUABXdBcNj?V2
R7
!s105 serdiv_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/serdiv.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/serdiv.sv
R45
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vshift_reg
R1
R2
R18
!i10b 1
!s100 Wjh_X<8L4MLW]UYjT@`I[3
IimN`VAz6zfHUiMMjlXdf13
R7
!s105 shift_reg_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/shift_reg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/shift_reg.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vSimDTM
R1
R2
DXx4 work 14 SimDTM_sv_unit 0 22 :Sm@dE0A=3zSc`FZ<9lSE1
R7
r1
!s85 0
!i10b 1
!s100 :k:?E_]@BA_UJm7iLJjWG1
I4fgj:M9d9Li9>WRO]0M6E0
!s105 SimDTM_sv_unit
S1
R0
R9
Z116 8/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimDTM.sv
Z117 F/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimDTM.sv
R45
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
n@sim@d@t@m
XSimDTM_sv_unit
R1
R2
V:Sm@dE0A=3zSc`FZ<9lSE1
r1
!s85 0
!i10b 1
!s100 [SEWUnz<JlF?49lBSHn[B0
I:Sm@dE0A=3zSc`FZ<9lSE1
!i103 1
S1
R0
R9
R116
R117
L0 4
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
n@sim@d@t@m_sv_unit
vSimJTAG
R1
R2
DXx4 work 15 SimJTAG_sv_unit 0 22 >^VQn:[SZALbYV6dBe[TI2
R7
r1
!s85 0
!i10b 1
!s100 6BZ9nT?lFCLbH`IJPVj9W1
IVa@=VVahQUggHG`@CH2A:2
!s105 SimJTAG_sv_unit
S1
R0
R9
Z118 8/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimJTAG.sv
Z119 F/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/SimJTAG.sv
R22
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
n@sim@j@t@a@g
XSimJTAG_sv_unit
R1
R2
V>^VQn:[SZALbYV6dBe[TI2
r1
!s85 0
!i10b 1
!s100 Jo75UIimZ6Xh[CmA8[HN?2
I>^VQn:[SZALbYV6dBe[TI2
!i103 1
S1
R0
R9
R118
R119
L0 3
R11
31
R20
R13
R14
!i113 0
R15
R16
R17
n@sim@j@t@a@g_sv_unit
Eslib_clock_div
R9
R23
R24
R25
R0
Z120 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_clock_div.vhd
Z121 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_clock_div.vhd
l0
L29
VBLa4lEFSH[3VZK<SIXF^N3
!s100 MMkNn?B9nbLjZnd>l93X82
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 14 slib_clock_div 0 22 BLa4lEFSH[3VZK<SIXF^N3
l46
L41
V2bHTVV_LA7l0@Vl_9Y`^k3
!s100 YF:Dc4oj6j=J>bc7NA0SA3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Eslib_counter
R9
R23
R24
R25
R0
Z122 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_counter.vhd
Z123 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_counter.vhd
l0
L29
Vez7g]RkSPc?F>WDJSJdCZ1
!s100 ZaUbW]WbFM?Yo1InA2Q_M1
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 12 slib_counter 0 22 ez7g]RkSPc?F>WDJSJdCZ1
l48
L46
VkC04C_cjeB4_AbPaFjX7O2
!s100 Dli>`VD:Bf]Jlh@Z9J[zj3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Eslib_edge_detect
R9
R23
R24
R25
R0
Z124 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_edge_detect.vhd
Z125 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_edge_detect.vhd
l0
L28
VffHzoOA:U_VdNeWJU<ZEL1
!s100 R95d@G3W<A8B69ZP?bA@o0
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 16 slib_edge_detect 0 22 ffHzoOA:U_VdNeWJU<ZEL1
l40
L38
V0G<2NR;U1OiM<iHHnT7>b3
!s100 zca8=CdW7ELi2YILHW3zg3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Eslib_fifo
R9
R23
R24
R25
R0
Z126 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_fifo.vhd
Z127 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_fifo.vhd
l0
L29
V6BWnPKF0]A[MmK1eXZ>;e2
!s100 VM:U`coZh[>kYdWJz<F`@1
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 9 slib_fifo 0 22 6BWnPKF0]A[MmK1eXZ>;e2
l59
L48
VjTcaOTd[2;:nUV^RW7DRK0
!s100 UFJ@J<aa_NCz`e:0ACB4M2
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Eslib_input_filter
R9
R23
R24
R25
R0
Z128 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_filter.vhd
Z129 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_filter.vhd
l0
L28
VIb:HZE[cj55<fbYmRdR>d1
!s100 >oNX^fWhdS@iN^<F0e_fi3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 17 slib_input_filter 0 22 Ib:HZE[cj55<fbYmRdR>d1
l43
L41
VAEJVm9Q23@=cQU5R9ZUUR2
!s100 Y;lMD:fXnoRA]^V5X8Ohf3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Eslib_input_sync
R9
R23
R24
R25
R0
Z130 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_sync.vhd
Z131 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_input_sync.vhd
l0
L28
V7`LcFidcC_BQ6B<gLXCD?1
!s100 D3`NbI_2J0?NN6WcaYI2n0
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 15 slib_input_sync 0 22 7`LcFidcC_BQ6B<gLXCD?1
l39
L37
V`dgY@Oc]jDm6fQg:T9GHG2
!s100 5Mn]]?nUOQZHMNG2zizGa3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Eslib_mv_filter
R9
R23
R24
R25
R0
Z132 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_mv_filter.vhd
Z133 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/slib_mv_filter.vhd
l0
L29
V[>4IVHBmhfDT<J:o;hNW>1
!s100 Y68Tlh21jam^^_XODK@540
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 14 slib_mv_filter 0 22 [>4IVHBmhfDT<J:o;hNW>1
l50
L44
VIC8^L>QN30zlJXXO^O_1^3
!s100 0CZRK`7GXHlk==]S3inY?0
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
vspill_register
R1
R2
R18
!i10b 1
!s100 nz^C54likWU6WB085d2j01
IM=AK^Oh8oafJXjFX]17c81
R7
!s105 spill_register_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/spill_register.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/spill_register.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vsram
R1
R2
R44
!i10b 1
!s100 oYjBzPXT@lzzi9n75MS1B2
IGKUmMid>jVcX04^m8zz?O1
R7
!s105 sram_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/sram.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/util/sram.sv
R10
R11
r1
!s85 0
31
R46
R90
R91
!i113 0
R49
R50
R17
Xstd_cache_pkg
R1
R2
R3
R4
R5
R44
!i10b 1
!s100 P9RAZXB04^iFJ[HLMWN2;3
IQ5g57[6Pz4MRE8G>W<zhJ1
VQ5g57[6Pz4MRE8G>W<zhJ1
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/include/std_cache_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/include/std_cache_pkg.sv
R45
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
vstd_cache_subsystem
R1
R2
R3
R4
R5
R83
R39
R40
R41
R18
!i10b 1
!s100 `>4Njk<WVWngD4Nd2U:a@3
I@gaGca^lD`8P55i6?5^:m3
R7
!s105 std_cache_subsystem_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_cache_subsystem.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_cache_subsystem.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vstd_icache
R1
R2
R3
R4
R5
R83
R39
R40
R41
R18
!i10b 1
!s100 lK3SaWoS5R3GL5f^Pb6FH3
I<gCl7fT4al[=TTM=d2XOf1
R7
!s105 std_icache_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_icache.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_icache.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vstd_nbdcache
R1
R2
R3
R4
R5
R83
R39
R40
R41
R18
!i10b 1
!s100 QWn4=V3MBYJVUl`A5X1JZ2
INlBJKCT3CbicHTLlPL07O0
R7
!s105 std_nbdcache_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_nbdcache.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/std_nbdcache.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vstore_buffer
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 ZWU85E;nIQa4Gidi@`o100
IQLCba9Mi4dZB;O:NY9KHB0
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_buffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_buffer.sv
R21
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vstore_unit
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 0`ilkc9g63?Yb]DJ<4c;]2
I<8?4z^LO>@LO^Xezk2_7o1
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_unit.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/store_unit.sv
R74
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
vstream_arbiter
R1
R2
R18
!i10b 1
!s100 W;Q2O6[O=InNbG3gUbLVd2
I83SHCO2:S[OfXNiB^YNQa0
R7
!s105 stream_arbiter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vstream_arbiter_flushable
R1
R2
R18
!i10b 1
!s100 bV`<J0O_GSERRD3M2e1R33
IdA?cPB_7O`@7i1GBDAn^Q0
R7
!s105 stream_arbiter_flushable_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter_flushable.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_arbiter_flushable.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vstream_delay
R1
R2
R18
!i10b 1
!s100 G;G0CMOT`oDI<RE<UZYdX3
I?B<1;I6IX1kBIjnN]6=A61
R7
!s105 stream_delay_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_delay.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_delay.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vstream_demux
R1
R2
R18
!i10b 1
!s100 aic8mZ?[Jb@EO9Q=nMKTD3
IH?DcCAkc^S<Adnn`:HR1j2
R7
!s105 stream_demux_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_demux.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_demux.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vstream_mux
R1
R2
R18
!i10b 1
!s100 kPmmOeQC_lLjX9GQJVSH03
IlncnULYBDhgSm_Q<BLN[b0
R7
!s105 stream_mux_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_mux.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/stream_mux.sv
R19
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vsync
R1
R2
R18
!i10b 1
!s100 Wz0D8`YT]J5QzRj]f@dnb1
Ikd28O5B2e0f80EMOaG7MF0
R7
!s105 sync_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vsync_wedge
R1
R2
R18
!i10b 1
!s100 `G[`8Q;VC>K<k=XGh92KA1
ITm@>DXXYjU<0MKK`>75WO0
R7
!s105 sync_wedge_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync_wedge.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/sync_wedge.sv
R22
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vSyncSpRamBeNx64
R1
R2
R18
!i10b 1
!s100 3LKa96n4fcA2nMSHUK5z50
IdSSR8l8gF2g@^P9hi`z=J1
R7
!s105 SyncSpRamBeNx64_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpga-support/rtl/SyncSpRamBeNx64.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/fpga-support/rtl/SyncSpRamBeNx64.sv
Z134 L0 28
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
n@sync@sp@ram@be@nx64
vtag_cmp
R1
R2
R3
R4
R5
R83
R18
!i10b 1
!s100 mKUaN?6NCn4gQF_Q^UG9]1
I?O?BzG7gk>oT5D?z]l0PI0
R7
!s105 tag_cmp_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/tag_cmp.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/tag_cmp.sv
R45
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vtimer
R1
R2
R18
!i10b 1
!s100 jEXe_ePAO:7^WYeb=<O_>0
IbL8DhV5Gc3QjbcL^0m:?=2
R7
!s105 timer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/timer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_timer/timer.sv
R62
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vtlb
R1
R2
R3
R4
R5
R6
!i10b 1
!s100 =hWiV0B9_ZAQKVne3^1II3
IDKYBf@31;9DN09ZznXHX01
R7
R8
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/tlb.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/tlb.sv
R45
R11
r1
!s85 0
31
R12
R13
R14
!i113 0
R15
R16
R17
Euart_baudgen
R9
R23
R24
R25
R0
Z135 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_baudgen.vhd
Z136 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_baudgen.vhd
l0
L29
V3hc8lMB9cl>c<o9IB<1z91
!s100 nMkhmIiXVBbOz3OzGgdVm0
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 12 uart_baudgen 0 22 3hc8lMB9cl>c<o9IB<1z91
l43
L40
V0O0InQRJiHBa0[E0l2Xe^1
!s100 CNKlD>d;?_?0HJL@`ozP63
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Yuart_bus
R1
R2
R18
!i10b 1
!s100 E::7MTM_Z9P4hP4>H>A:J0
IaJJXQmN[5QWPX23N[`EOU0
R7
!s105 uart_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/uart.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/tb/common/uart.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
Euart_interrupt
R9
R23
R24
R25
R0
Z137 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_interrupt.vhd
Z138 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_interrupt.vhd
l0
L33
VUi7dXMPLe=X^V>IOg1@HB3
!s100 P4V24=T6mZkdM4zzS<Rl40
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 14 uart_interrupt 0 22 Ui7dXMPLe=X^V>IOg1@HB3
l57
L49
Vn`Tm3n2Z^EXmAl>YKXj1M1
!s100 1=VgQ=fn>Yf1QWSVHDb3@1
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Euart_receiver
R9
R23
R24
R25
R0
Z139 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_receiver.vhd
Z140 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_receiver.vhd
l0
L29
VXl`]<?=jM3BP]oIDIH8h>2
!s100 WfDS6;?IjEa1K>Se7AT4E1
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 13 uart_receiver 0 22 Xl`]<?=jM3BP]oIDIH8h>2
l119
L49
VeX0Roa`77DYEE9W=D5OR41
!s100 l3kozC8]YB9Ym]b]55N5=3
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Euart_transmitter
R9
R23
R24
R25
R0
Z141 8/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_transmitter.vhd
Z142 F/home/chuckNoRisc/git_version_finale/Thales_contest/fpga/src/apb_uart/src/uart_transmitter.vhd
l0
L29
Vl3N`44d^P=L2@O55^N5BT0
!s100 [bY7QcS9BaHbk36dfUIl11
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
Artl
R23
R24
R25
DEx4 work 16 uart_transmitter 0 22 l3N`44d^P=L2@O55^N5BT0
l59
L48
VOgL^[08XOJW0VeiZ?CVYz1
!s100 iDLOH401Gh`Z93=AHle:`2
R28
33
R29
!i10b 1
R30
R31
R32
!i113 0
R33
R34
vunread
R1
R2
R18
!i10b 1
!s100 YUZZfXKGD44HKDJgK>Vki1
I^^[^Kn5zS_J7X?4gEf=z:3
R7
!s105 unread_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/unread.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/common_cells/src/unread.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_axi_adapter
R1
R2
R3
R4
R5
Z143 DXx4 work 12 wt_cache_pkg 0 22 2JZeagkJF9^l;RG1PmGY00
R39
R40
R41
R18
!i10b 1
!s100 32Pj4m1=if5B;4o`RR2PW2
IkONO0Y?_ZcGeGlBNY7Ei^2
R7
!s105 wt_axi_adapter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_axi_adapter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_axi_adapter.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
Xwt_cache_pkg
R1
R2
R3
R4
R5
R44
!i10b 1
!s100 R4ZHLL?aQCZGHM6;cDQgj0
I2JZeagkJF9^l;RG1PmGY00
V2JZeagkJF9^l;RG1PmGY00
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/include/wt_cache_pkg.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/include/wt_cache_pkg.sv
R80
R11
r1
!s85 0
31
R46
R47
R48
!i113 0
R49
R50
R17
vwt_cache_subsystem
R1
R2
R3
R4
R5
R143
R39
R40
R41
R18
!i10b 1
!s100 7KF7m<9mY9D<FTkDPGN4Y0
IcNob_]>Z6Cg=8JMO^9Z9f3
R7
!s105 wt_cache_subsystem_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_cache_subsystem.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_cache_subsystem.sv
R78
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_dcache
R1
R2
R3
R4
R5
R143
R18
!i10b 1
!s100 KQ3lKOmF^jdPFnFebc]7[3
I58hS=PC2Fg`m<h?zM05Fh3
R7
!s105 wt_dcache_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_dcache_ctrl
R1
R2
R3
R4
R5
R143
R18
!i10b 1
!s100 LTlT]CWcZNI8ig6c8BiKU1
IiUOAoQgC[GV6ofQACdoRI3
R7
!s105 wt_dcache_ctrl_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_ctrl.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_ctrl.sv
R74
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_dcache_mem
R1
R2
R3
R4
R5
R143
R18
!i10b 1
!s100 MzK8cDC8;]b8H^5V>j^M23
I^FD3NEK]NQ98j3WGC02N:2
R7
!s105 wt_dcache_mem_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_mem.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_mem.sv
L0 29
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_dcache_missunit
R1
R2
R3
R4
R5
R143
R18
!i10b 1
!s100 lUPkah>?mRJhlf9bnI6ea0
IhQaQFNhVooWnQ=Xhjo?jY0
R7
!s105 wt_dcache_missunit_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_missunit.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_missunit.sv
R21
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_dcache_wbuffer
R1
R2
R3
R4
R5
R143
R18
!i10b 1
!s100 meINAC_PG[T8ZJ2UfzMZ73
IN4V2<00WzIDNafkYkKfMf3
R7
!s105 wt_dcache_wbuffer_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_wbuffer.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_dcache_wbuffer.sv
Z144 L0 52
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_icache
R1
R2
R3
R4
R5
R143
R18
!i10b 1
!s100 ^jlDkPHE4=o>J?P[bOoXA0
I3gAPG3[E1i3A7TTC0W14N2
R7
!s105 wt_icache_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_icache.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_icache.sv
R134
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
vwt_l15_adapter
R1
R2
R3
R4
R5
R143
R18
!i10b 1
!s100 =DoMhlLZcD5R<]Cj;L9U;2
IYX0o;2?[<<V_K5iT8g03^2
R7
!s105 wt_l15_adapter_sv_unit
S1
R0
R9
8/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_l15_adapter.sv
F/home/chuckNoRisc/git_version_finale/Thales_contest/src/cache_subsystem/wt_l15_adapter.sv
R144
R11
r1
!s85 0
31
R20
R13
R14
!i113 0
R15
R16
R17
