#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 24 22:47:15 2021
# Process ID: 14652
# Current directory: C:/Users/86150/Desktop/dig_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19084 C:\Users\86150\Desktop\dig_clock\dig_clock.xpr
# Log file: C:/Users/86150/Desktop/dig_clock/vivado.log
# Journal file: C:/Users/86150/Desktop/dig_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86150/Desktop/dig_clock/dig_clock.xpr
INFO: [Project 1-313] Project file moved from 'D:/Work/vivado_project/DLC/dig_clock' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'dig_clock.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86150/Desktop/dig_clock/bin2bcd'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/86150/Desktop/dig_clock/bin2bcd C:/Users/86150/Desktop/dig_clock/bin2bcd/xgui} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86150/Desktop/dig_clock/bin2bcd'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/86150/Desktop/dig_clock/bin2bcd/xgui'. The path is contained within another repository.
create_ip -name bin2bcd -vendor xilinx.com -library user -version 1.0 -module_name bin2bcd_0 -dir c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bin2bcd_0'...
generate_target all [get_files  c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bin2bcd_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bin2bcd_0'...
catch { config_ip_cache -export [get_ips -all bin2bcd_0] }
export_ip_user_files -of_objects [get_files c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
launch_runs -jobs 4 bin2bcd_0_synth_1
[Mon May 24 22:48:38 2021] Launched bin2bcd_0_synth_1...
Run output will be captured here: C:/Users/86150/Desktop/dig_clock/dig_clock.runs/bin2bcd_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci] -directory C:/Users/86150/Desktop/dig_clock/dig_clock.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86150/Desktop/dig_clock/dig_clock.ip_user_files -ipstatic_source_dir C:/Users/86150/Desktop/dig_clock/dig_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/modelsim} {questa=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/questa} {riviera=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/riviera} {activehdl=C:/Users/86150/Desktop/dig_clock/dig_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs bin2bcd_0_synth_1]
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv
update_compile_order -fileset sources_1
close [ open C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv w ]
add_files C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:56]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/xsim.dir/dig_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 24 22:58:16 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 886.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 897.629 ; gain = 11.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 902.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1658] variable q2 is driven by invalid combination of procedural drivers [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:29]
WARNING: [VRFC 10-2066] q2 driven by this always_ff block should not be driven by any other process [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 913.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 916.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 916.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module analyze2a_to_g
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2458] undeclared symbol sys_slk, assumed default net type wire [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:17]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_behav xil_defaultlib.dig_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_en
Compiling module xil_defaultlib.Edge_detection
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.scan
Compiling module xil_defaultlib.analyze2a_to_g
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86150/Desktop/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_behav -key {Behavioral:sim_1:Functional:dig_clock} -tclbatch {dig_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0clkAfterClk_en = x min = xxxxxxxx, sec = xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 916.141 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 25 00:33:39 2021...
