Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:25:26 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/exception/post_route_timing.rpt
| Design       : exception
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
z_e[2]                         z_e_final[3]                   inf           
a_m_shift[12]                  z_e_final[0]                   inf           
a_m_shift[0]                   z_m_final[9]                   inf           
a_m_shift[8]                   z_e_final[1]                   inf           
a_m_shift[4]                   z_e_final[4]                   inf           
a_m_shift[8]                   z_e_final[2]                   inf           
a_m_shift[0]                   z_m_final[10]                  inf           
a_m_shift[0]                   z_m_final[8]                   inf           
a_m_shift[0]                   z_m_final[7]                   inf           
a_m_shift[0]                   z_m_final[5]                   inf           
a_m_shift[0]                   z_m_final[6]                   inf           
a_m_shift[0]                   z_m_final[4]                   inf           
a_m_shift[0]                   z_m_final[3]                   inf           
a_m_shift[0]                   z_m_final[2]                   inf           
a_m_shift[0]                   z_m_final[1]                   inf           
a_m_shift[0]                   z_m_final[0]                   inf           



