// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/18/2024 12:43:44"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regfile (
	clk,
	regwrite,
	ra1,
	ra2,
	wa,
	wd,
	rd1,
	rd2);
input 	clk;
input 	regwrite;
input 	[3:0] ra1;
input 	[3:0] ra2;
input 	[3:0] wa;
input 	[15:0] wd;
output 	[15:0] rd1;
output 	[15:0] rd2;

// Design Ports Information
// rd1[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[3]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[4]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[5]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[6]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[8]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[9]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[10]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[11]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[12]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[13]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd1[15]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[0]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[2]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[3]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[4]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[5]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[7]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[8]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[9]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[10]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[11]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[12]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[13]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[14]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd2[15]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra1[3]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[2]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra2[3]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[0]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[2]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[3]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regwrite	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wa[0]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[3]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[4]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[7]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[8]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[9]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[10]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[11]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[12]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[13]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[14]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wd[15]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \ra1[2]~input_o ;
wire \ra1[0]~input_o ;
wire \ra1[3]~input_o ;
wire \ra1[1]~input_o ;
wire \WideOr0~combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \wd[0]~input_o ;
wire \RAM~208feeder_combout ;
wire \wa[0]~input_o ;
wire \wa[2]~input_o ;
wire \wa[1]~input_o ;
wire \wa[3]~input_o ;
wire \regwrite~input_o ;
wire \RAM~397_combout ;
wire \RAM~208_q ;
wire \RAM~399_combout ;
wire \RAM~240_q ;
wire \RAM~398_combout ;
wire \RAM~224_q ;
wire \RAM~396_combout ;
wire \RAM~192_q ;
wire \RAM~259_combout ;
wire \RAM~395_combout ;
wire \RAM~176_q ;
wire \RAM~128feeder_combout ;
wire \RAM~392_combout ;
wire \RAM~128_q ;
wire \RAM~394_combout ;
wire \RAM~160_q ;
wire \RAM~393_combout ;
wire \RAM~144_q ;
wire \RAM~258_combout ;
wire \RAM~80feeder_combout ;
wire \RAM~389_combout ;
wire \RAM~80_q ;
wire \RAM~388_combout ;
wire \RAM~64_q ;
wire \RAM~391_combout ;
wire \RAM~112_q ;
wire \RAM~390_combout ;
wire \RAM~96_q ;
wire \RAM~257_combout ;
wire \RAM~387_combout ;
wire \RAM~48_q ;
wire \RAM~16feeder_combout ;
wire \RAM~385_combout ;
wire \RAM~16_q ;
wire \RAM~386_combout ;
wire \RAM~32_q ;
wire \RAM~0feeder_combout ;
wire \RAM~384_combout ;
wire \RAM~0_q ;
wire \RAM~256_combout ;
wire \rd1~60_combout ;
wire \wd[1]~input_o ;
wire \RAM~17_q ;
wire \RAM~209_q ;
wire \RAM~145_q ;
wire \RAM~81_q ;
wire \RAM~261_combout ;
wire \RAM~97_q ;
wire \RAM~225_q ;
wire \RAM~33_q ;
wire \RAM~161_q ;
wire \RAM~262_combout ;
wire \RAM~241_q ;
wire \RAM~113_q ;
wire \RAM~177_q ;
wire \RAM~49_q ;
wire \RAM~263_combout ;
wire \RAM~193_q ;
wire \RAM~65_q ;
wire \RAM~129_q ;
wire \RAM~1_q ;
wire \RAM~260_combout ;
wire \rd1~56_combout ;
wire \wd[2]~input_o ;
wire \RAM~194_q ;
wire \RAM~242_q ;
wire \RAM~226_q ;
wire \RAM~210_q ;
wire \RAM~267_combout ;
wire \RAM~130_q ;
wire \RAM~146_q ;
wire \RAM~178_q ;
wire \RAM~162_q ;
wire \RAM~266_combout ;
wire \RAM~66_q ;
wire \RAM~114_q ;
wire \RAM~82_q ;
wire \RAM~98_q ;
wire \RAM~265_combout ;
wire \RAM~18_q ;
wire \RAM~2_q ;
wire \RAM~50_q ;
wire \RAM~34_q ;
wire \RAM~264_combout ;
wire \rd1~52_combout ;
wire \wd[3]~input_o ;
wire \RAM~227_q ;
wire \RAM~35feeder_combout ;
wire \RAM~35_q ;
wire \RAM~99_q ;
wire \RAM~163_q ;
wire \RAM~270_combout ;
wire \RAM~211_q ;
wire \RAM~19_q ;
wire \RAM~147_q ;
wire \RAM~83_q ;
wire \RAM~269_combout ;
wire \RAM~115_q ;
wire \RAM~243_q ;
wire \RAM~179_q ;
wire \RAM~51_q ;
wire \RAM~271_combout ;
wire \RAM~3_q ;
wire \RAM~67feeder_combout ;
wire \RAM~67_q ;
wire \RAM~131_q ;
wire \RAM~195_q ;
wire \RAM~268_combout ;
wire \rd1~48_combout ;
wire \wd[4]~input_o ;
wire \RAM~244_q ;
wire \RAM~212_q ;
wire \RAM~228_q ;
wire \RAM~196_q ;
wire \RAM~275_combout ;
wire \RAM~132_q ;
wire \RAM~180_q ;
wire \RAM~164_q ;
wire \RAM~148_q ;
wire \RAM~274_combout ;
wire \RAM~68feeder_combout ;
wire \RAM~68_q ;
wire \RAM~84_q ;
wire \RAM~116_q ;
wire \RAM~100_q ;
wire \RAM~273_combout ;
wire \RAM~20_q ;
wire \RAM~4_q ;
wire \RAM~52_q ;
wire \RAM~36_q ;
wire \RAM~272_combout ;
wire \rd1~44_combout ;
wire \wd[5]~input_o ;
wire \RAM~117_q ;
wire \RAM~53_q ;
wire \RAM~245_q ;
wire \RAM~181_q ;
wire \RAM~279_combout ;
wire \RAM~101_q ;
wire \RAM~37_q ;
wire \RAM~165_q ;
wire \RAM~229_q ;
wire \RAM~278_combout ;
wire \RAM~213_q ;
wire \RAM~21feeder_combout ;
wire \RAM~21_q ;
wire \RAM~149_q ;
wire \RAM~85feeder_combout ;
wire \RAM~85_q ;
wire \RAM~277_combout ;
wire \RAM~5feeder_combout ;
wire \RAM~5_q ;
wire \RAM~69feeder_combout ;
wire \RAM~69_q ;
wire \RAM~133_q ;
wire \RAM~197_q ;
wire \RAM~276_combout ;
wire \rd1~40_combout ;
wire \wd[6]~input_o ;
wire \RAM~214feeder_combout ;
wire \RAM~214_q ;
wire \RAM~230_q ;
wire \RAM~246_q ;
wire \RAM~198_q ;
wire \RAM~283_combout ;
wire \RAM~150feeder_combout ;
wire \RAM~150_q ;
wire \RAM~134_q ;
wire \RAM~166_q ;
wire \RAM~182_q ;
wire \RAM~282_combout ;
wire \RAM~70_q ;
wire \RAM~86feeder_combout ;
wire \RAM~86_q ;
wire \RAM~118_q ;
wire \RAM~102_q ;
wire \RAM~281_combout ;
wire \RAM~54_q ;
wire \RAM~6_q ;
wire \RAM~38_q ;
wire \RAM~22feeder_combout ;
wire \RAM~22_q ;
wire \RAM~280_combout ;
wire \rd1~36_combout ;
wire \wd[7]~input_o ;
wire \RAM~23_q ;
wire \RAM~215_q ;
wire \RAM~151_q ;
wire \RAM~87feeder_combout ;
wire \RAM~87_q ;
wire \RAM~285_combout ;
wire \RAM~103feeder_combout ;
wire \RAM~103_q ;
wire \RAM~39_q ;
wire \RAM~167_q ;
wire \RAM~231_q ;
wire \RAM~286_combout ;
wire \RAM~247_q ;
wire \RAM~119feeder_combout ;
wire \RAM~119_q ;
wire \RAM~55_q ;
wire \RAM~183_q ;
wire \RAM~287_combout ;
wire \RAM~7_q ;
wire \RAM~199_q ;
wire \RAM~71feeder_combout ;
wire \RAM~71_q ;
wire \RAM~135_q ;
wire \RAM~284_combout ;
wire \rd1~32_combout ;
wire \wd[8]~input_o ;
wire \RAM~200feeder_combout ;
wire \RAM~200_q ;
wire \RAM~248_q ;
wire \RAM~232_q ;
wire \RAM~216_q ;
wire \RAM~291_combout ;
wire \RAM~136feeder_combout ;
wire \RAM~136_q ;
wire \RAM~152_q ;
wire \RAM~168_q ;
wire \RAM~184_q ;
wire \RAM~290_combout ;
wire \RAM~120_q ;
wire \RAM~72feeder_combout ;
wire \RAM~72_q ;
wire \RAM~104_q ;
wire \RAM~88feeder_combout ;
wire \RAM~88_q ;
wire \RAM~289_combout ;
wire \RAM~8feeder_combout ;
wire \RAM~8_q ;
wire \RAM~24_q ;
wire \RAM~56_q ;
wire \RAM~40_q ;
wire \RAM~288_combout ;
wire \rd1~28_combout ;
wire \wd[9]~input_o ;
wire \RAM~105_q ;
wire \RAM~233_q ;
wire \RAM~169_q ;
wire \RAM~41feeder_combout ;
wire \RAM~41_q ;
wire \RAM~294_combout ;
wire \RAM~217_q ;
wire \RAM~89feeder_combout ;
wire \RAM~89_q ;
wire \RAM~25feeder_combout ;
wire \RAM~25_q ;
wire \RAM~153_q ;
wire \RAM~293_combout ;
wire \RAM~121_q ;
wire \RAM~249_q ;
wire \RAM~57feeder_combout ;
wire \RAM~57_q ;
wire \RAM~185_q ;
wire \RAM~295_combout ;
wire \RAM~73feeder_combout ;
wire \RAM~73_q ;
wire \RAM~201_q ;
wire \RAM~137_q ;
wire \RAM~9feeder_combout ;
wire \RAM~9_q ;
wire \RAM~292_combout ;
wire \rd1~24_combout ;
wire \wd[10]~input_o ;
wire \RAM~202feeder_combout ;
wire \RAM~202_q ;
wire \RAM~218_q ;
wire \RAM~250_q ;
wire \RAM~234_q ;
wire \RAM~299_combout ;
wire \RAM~186_q ;
wire \RAM~154_q ;
wire \RAM~170_q ;
wire \RAM~138_q ;
wire \RAM~298_combout ;
wire \RAM~90_q ;
wire \RAM~74_q ;
wire \RAM~106_q ;
wire \RAM~122_q ;
wire \RAM~297_combout ;
wire \RAM~10_q ;
wire \RAM~26feeder_combout ;
wire \RAM~26_q ;
wire \RAM~58_q ;
wire \RAM~42_q ;
wire \RAM~296_combout ;
wire \rd1~20_combout ;
wire \wd[11]~input_o ;
wire \RAM~43_q ;
wire \RAM~107_q ;
wire \RAM~171_q ;
wire \RAM~235_q ;
wire \RAM~302_combout ;
wire \RAM~27feeder_combout ;
wire \RAM~27_q ;
wire \RAM~219_q ;
wire \RAM~155_q ;
wire \RAM~91_q ;
wire \RAM~301_combout ;
wire \RAM~123_q ;
wire \RAM~251_q ;
wire \RAM~187_q ;
wire \RAM~59_q ;
wire \RAM~303_combout ;
wire \RAM~75_q ;
wire \RAM~203_q ;
wire \RAM~139_q ;
wire \RAM~11_q ;
wire \RAM~300_combout ;
wire \rd1~16_combout ;
wire \wd[12]~input_o ;
wire \RAM~156_q ;
wire \RAM~140feeder_combout ;
wire \RAM~140_q ;
wire \RAM~188_q ;
wire \RAM~172_q ;
wire \RAM~306_combout ;
wire \RAM~92_q ;
wire \RAM~124_q ;
wire \RAM~108_q ;
wire \RAM~76feeder_combout ;
wire \RAM~76_q ;
wire \RAM~305_combout ;
wire \RAM~252_q ;
wire \RAM~204feeder_combout ;
wire \RAM~204_q ;
wire \RAM~236_q ;
wire \RAM~220feeder_combout ;
wire \RAM~220_q ;
wire \RAM~307_combout ;
wire \RAM~12feeder_combout ;
wire \RAM~12_q ;
wire \RAM~28feeder_combout ;
wire \RAM~28_q ;
wire \RAM~44_q ;
wire \RAM~60_q ;
wire \RAM~304_combout ;
wire \rd1~12_combout ;
wire \wd[13]~input_o ;
wire \RAM~125_q ;
wire \RAM~253_q ;
wire \RAM~189_q ;
wire \RAM~61feeder_combout ;
wire \RAM~61_q ;
wire \RAM~311_combout ;
wire \RAM~237_q ;
wire \RAM~45_q ;
wire \RAM~173_q ;
wire \RAM~109_q ;
wire \RAM~310_combout ;
wire \RAM~221_q ;
wire \RAM~29feeder_combout ;
wire \RAM~29_q ;
wire \RAM~157_q ;
wire \RAM~93feeder_combout ;
wire \RAM~93_q ;
wire \RAM~309_combout ;
wire \RAM~205_q ;
wire \RAM~13_q ;
wire \RAM~141_q ;
wire \RAM~77_q ;
wire \RAM~308_combout ;
wire \rd1~8_combout ;
wire \wd[14]~input_o ;
wire \RAM~222feeder_combout ;
wire \RAM~222_q ;
wire \RAM~206_q ;
wire \RAM~238_q ;
wire \RAM~254_q ;
wire \RAM~315_combout ;
wire \RAM~158_q ;
wire \RAM~142feeder_combout ;
wire \RAM~142_q ;
wire \RAM~174_q ;
wire \RAM~190_q ;
wire \RAM~314_combout ;
wire \RAM~78feeder_combout ;
wire \RAM~78_q ;
wire \RAM~94feeder_combout ;
wire \RAM~94_q ;
wire \RAM~126_q ;
wire \RAM~110_q ;
wire \RAM~313_combout ;
wire \RAM~14feeder_combout ;
wire \RAM~14_q ;
wire \RAM~30feeder_combout ;
wire \RAM~30_q ;
wire \RAM~62_q ;
wire \RAM~46_q ;
wire \RAM~312_combout ;
wire \rd1~4_combout ;
wire \wd[15]~input_o ;
wire \RAM~111_q ;
wire \RAM~239_q ;
wire \RAM~175_q ;
wire \RAM~47feeder_combout ;
wire \RAM~47_q ;
wire \RAM~318_combout ;
wire \RAM~223_q ;
wire \RAM~31feeder_combout ;
wire \RAM~31_q ;
wire \RAM~95_q ;
wire \RAM~159_q ;
wire \RAM~317_combout ;
wire \RAM~255_q ;
wire \RAM~127_q ;
wire \RAM~191_q ;
wire \RAM~63feeder_combout ;
wire \RAM~63_q ;
wire \RAM~319_combout ;
wire \RAM~15_q ;
wire \RAM~207_q ;
wire \RAM~143_q ;
wire \RAM~79_q ;
wire \RAM~316_combout ;
wire \rd1~0_combout ;
wire \ra2[0]~input_o ;
wire \ra2[1]~input_o ;
wire \RAM~323_combout ;
wire \ra2[2]~input_o ;
wire \ra2[3]~input_o ;
wire \WideOr1~combout ;
wire \RAM~322_combout ;
wire \RAM~321_combout ;
wire \RAM~320_combout ;
wire \rd2~60_combout ;
wire \RAM~327_combout ;
wire \RAM~325_combout ;
wire \RAM~326_combout ;
wire \RAM~324_combout ;
wire \rd2~56_combout ;
wire \RAM~330_combout ;
wire \RAM~331_combout ;
wire \RAM~329_combout ;
wire \RAM~328_combout ;
wire \rd2~52_combout ;
wire \RAM~333_combout ;
wire \RAM~334_combout ;
wire \RAM~335_combout ;
wire \RAM~332_combout ;
wire \rd2~48_combout ;
wire \RAM~337_combout ;
wire \RAM~338_combout ;
wire \RAM~339_combout ;
wire \RAM~336_combout ;
wire \rd2~44_combout ;
wire \RAM~341_combout ;
wire \RAM~342_combout ;
wire \RAM~343_combout ;
wire \RAM~340_combout ;
wire \rd2~40_combout ;
wire \RAM~346_combout ;
wire \RAM~347_combout ;
wire \RAM~345_combout ;
wire \RAM~344_combout ;
wire \rd2~36_combout ;
wire \RAM~350_combout ;
wire \RAM~351_combout ;
wire \RAM~349_combout ;
wire \RAM~348_combout ;
wire \rd2~32_combout ;
wire \RAM~355_combout ;
wire \RAM~353_combout ;
wire \RAM~354_combout ;
wire \RAM~352_combout ;
wire \rd2~28_combout ;
wire \RAM~359_combout ;
wire \RAM~358_combout ;
wire \RAM~357_combout ;
wire \RAM~356_combout ;
wire \rd2~24_combout ;
wire \RAM~363_combout ;
wire \RAM~362_combout ;
wire \RAM~361_combout ;
wire \RAM~360_combout ;
wire \rd2~20_combout ;
wire \RAM~365_combout ;
wire \RAM~366_combout ;
wire \RAM~367_combout ;
wire \RAM~364_combout ;
wire \rd2~16_combout ;
wire \RAM~370_combout ;
wire \RAM~369_combout ;
wire \RAM~371_combout ;
wire \RAM~368_combout ;
wire \rd2~12_combout ;
wire \RAM~375_combout ;
wire \RAM~373_combout ;
wire \RAM~374_combout ;
wire \RAM~372_combout ;
wire \rd2~8_combout ;
wire \RAM~379_combout ;
wire \RAM~378_combout ;
wire \RAM~377_combout ;
wire \RAM~376_combout ;
wire \rd2~4_combout ;
wire \RAM~382_combout ;
wire \RAM~381_combout ;
wire \RAM~383_combout ;
wire \RAM~380_combout ;
wire \rd2~0_combout ;


// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \rd1[0]~output (
	.i(\rd1~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[0]),
	.obar());
// synopsys translate_off
defparam \rd1[0]~output .bus_hold = "false";
defparam \rd1[0]~output .open_drain_output = "false";
defparam \rd1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \rd1[1]~output (
	.i(\rd1~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[1]),
	.obar());
// synopsys translate_off
defparam \rd1[1]~output .bus_hold = "false";
defparam \rd1[1]~output .open_drain_output = "false";
defparam \rd1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \rd1[2]~output (
	.i(\rd1~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[2]),
	.obar());
// synopsys translate_off
defparam \rd1[2]~output .bus_hold = "false";
defparam \rd1[2]~output .open_drain_output = "false";
defparam \rd1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \rd1[3]~output (
	.i(\rd1~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[3]),
	.obar());
// synopsys translate_off
defparam \rd1[3]~output .bus_hold = "false";
defparam \rd1[3]~output .open_drain_output = "false";
defparam \rd1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \rd1[4]~output (
	.i(\rd1~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[4]),
	.obar());
// synopsys translate_off
defparam \rd1[4]~output .bus_hold = "false";
defparam \rd1[4]~output .open_drain_output = "false";
defparam \rd1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \rd1[5]~output (
	.i(\rd1~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[5]),
	.obar());
// synopsys translate_off
defparam \rd1[5]~output .bus_hold = "false";
defparam \rd1[5]~output .open_drain_output = "false";
defparam \rd1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \rd1[6]~output (
	.i(\rd1~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[6]),
	.obar());
// synopsys translate_off
defparam \rd1[6]~output .bus_hold = "false";
defparam \rd1[6]~output .open_drain_output = "false";
defparam \rd1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \rd1[7]~output (
	.i(\rd1~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[7]),
	.obar());
// synopsys translate_off
defparam \rd1[7]~output .bus_hold = "false";
defparam \rd1[7]~output .open_drain_output = "false";
defparam \rd1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \rd1[8]~output (
	.i(\rd1~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[8]),
	.obar());
// synopsys translate_off
defparam \rd1[8]~output .bus_hold = "false";
defparam \rd1[8]~output .open_drain_output = "false";
defparam \rd1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \rd1[9]~output (
	.i(\rd1~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[9]),
	.obar());
// synopsys translate_off
defparam \rd1[9]~output .bus_hold = "false";
defparam \rd1[9]~output .open_drain_output = "false";
defparam \rd1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \rd1[10]~output (
	.i(\rd1~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[10]),
	.obar());
// synopsys translate_off
defparam \rd1[10]~output .bus_hold = "false";
defparam \rd1[10]~output .open_drain_output = "false";
defparam \rd1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \rd1[11]~output (
	.i(\rd1~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[11]),
	.obar());
// synopsys translate_off
defparam \rd1[11]~output .bus_hold = "false";
defparam \rd1[11]~output .open_drain_output = "false";
defparam \rd1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \rd1[12]~output (
	.i(\rd1~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[12]),
	.obar());
// synopsys translate_off
defparam \rd1[12]~output .bus_hold = "false";
defparam \rd1[12]~output .open_drain_output = "false";
defparam \rd1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \rd1[13]~output (
	.i(\rd1~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[13]),
	.obar());
// synopsys translate_off
defparam \rd1[13]~output .bus_hold = "false";
defparam \rd1[13]~output .open_drain_output = "false";
defparam \rd1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \rd1[14]~output (
	.i(\rd1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[14]),
	.obar());
// synopsys translate_off
defparam \rd1[14]~output .bus_hold = "false";
defparam \rd1[14]~output .open_drain_output = "false";
defparam \rd1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \rd1[15]~output (
	.i(\rd1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd1[15]),
	.obar());
// synopsys translate_off
defparam \rd1[15]~output .bus_hold = "false";
defparam \rd1[15]~output .open_drain_output = "false";
defparam \rd1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \rd2[0]~output (
	.i(\rd2~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[0]),
	.obar());
// synopsys translate_off
defparam \rd2[0]~output .bus_hold = "false";
defparam \rd2[0]~output .open_drain_output = "false";
defparam \rd2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \rd2[1]~output (
	.i(\rd2~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[1]),
	.obar());
// synopsys translate_off
defparam \rd2[1]~output .bus_hold = "false";
defparam \rd2[1]~output .open_drain_output = "false";
defparam \rd2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \rd2[2]~output (
	.i(\rd2~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[2]),
	.obar());
// synopsys translate_off
defparam \rd2[2]~output .bus_hold = "false";
defparam \rd2[2]~output .open_drain_output = "false";
defparam \rd2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \rd2[3]~output (
	.i(\rd2~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[3]),
	.obar());
// synopsys translate_off
defparam \rd2[3]~output .bus_hold = "false";
defparam \rd2[3]~output .open_drain_output = "false";
defparam \rd2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \rd2[4]~output (
	.i(\rd2~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[4]),
	.obar());
// synopsys translate_off
defparam \rd2[4]~output .bus_hold = "false";
defparam \rd2[4]~output .open_drain_output = "false";
defparam \rd2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \rd2[5]~output (
	.i(\rd2~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[5]),
	.obar());
// synopsys translate_off
defparam \rd2[5]~output .bus_hold = "false";
defparam \rd2[5]~output .open_drain_output = "false";
defparam \rd2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \rd2[6]~output (
	.i(\rd2~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[6]),
	.obar());
// synopsys translate_off
defparam \rd2[6]~output .bus_hold = "false";
defparam \rd2[6]~output .open_drain_output = "false";
defparam \rd2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \rd2[7]~output (
	.i(\rd2~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[7]),
	.obar());
// synopsys translate_off
defparam \rd2[7]~output .bus_hold = "false";
defparam \rd2[7]~output .open_drain_output = "false";
defparam \rd2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \rd2[8]~output (
	.i(\rd2~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[8]),
	.obar());
// synopsys translate_off
defparam \rd2[8]~output .bus_hold = "false";
defparam \rd2[8]~output .open_drain_output = "false";
defparam \rd2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \rd2[9]~output (
	.i(\rd2~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[9]),
	.obar());
// synopsys translate_off
defparam \rd2[9]~output .bus_hold = "false";
defparam \rd2[9]~output .open_drain_output = "false";
defparam \rd2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \rd2[10]~output (
	.i(\rd2~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[10]),
	.obar());
// synopsys translate_off
defparam \rd2[10]~output .bus_hold = "false";
defparam \rd2[10]~output .open_drain_output = "false";
defparam \rd2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \rd2[11]~output (
	.i(\rd2~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[11]),
	.obar());
// synopsys translate_off
defparam \rd2[11]~output .bus_hold = "false";
defparam \rd2[11]~output .open_drain_output = "false";
defparam \rd2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \rd2[12]~output (
	.i(\rd2~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[12]),
	.obar());
// synopsys translate_off
defparam \rd2[12]~output .bus_hold = "false";
defparam \rd2[12]~output .open_drain_output = "false";
defparam \rd2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \rd2[13]~output (
	.i(\rd2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[13]),
	.obar());
// synopsys translate_off
defparam \rd2[13]~output .bus_hold = "false";
defparam \rd2[13]~output .open_drain_output = "false";
defparam \rd2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \rd2[14]~output (
	.i(\rd2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[14]),
	.obar());
// synopsys translate_off
defparam \rd2[14]~output .bus_hold = "false";
defparam \rd2[14]~output .open_drain_output = "false";
defparam \rd2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \rd2[15]~output (
	.i(\rd2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rd2[15]),
	.obar());
// synopsys translate_off
defparam \rd2[15]~output .bus_hold = "false";
defparam \rd2[15]~output .open_drain_output = "false";
defparam \rd2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \ra1[2]~input (
	.i(ra1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[2]~input_o ));
// synopsys translate_off
defparam \ra1[2]~input .bus_hold = "false";
defparam \ra1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \ra1[0]~input (
	.i(ra1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[0]~input_o ));
// synopsys translate_off
defparam \ra1[0]~input .bus_hold = "false";
defparam \ra1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \ra1[3]~input (
	.i(ra1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[3]~input_o ));
// synopsys translate_off
defparam \ra1[3]~input .bus_hold = "false";
defparam \ra1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \ra1[1]~input (
	.i(ra1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra1[1]~input_o ));
// synopsys translate_off
defparam \ra1[1]~input .bus_hold = "false";
defparam \ra1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb WideOr0(
// Equation(s):
// \WideOr0~combout  = ( \ra1[3]~input_o  & ( \ra1[1]~input_o  ) ) # ( !\ra1[3]~input_o  & ( \ra1[1]~input_o  ) ) # ( \ra1[3]~input_o  & ( !\ra1[1]~input_o  ) ) # ( !\ra1[3]~input_o  & ( !\ra1[1]~input_o  & ( (\ra1[0]~input_o ) # (\ra1[2]~input_o ) ) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(gnd),
	.datac(!\ra1[0]~input_o ),
	.datad(gnd),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr0.extended_lut = "off";
defparam WideOr0.lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam WideOr0.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \wd[0]~input (
	.i(wd[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[0]~input_o ));
// synopsys translate_off
defparam \wd[0]~input .bus_hold = "false";
defparam \wd[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \RAM~208feeder (
// Equation(s):
// \RAM~208feeder_combout  = ( \wd[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~208feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~208feeder .extended_lut = "off";
defparam \RAM~208feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~208feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \wa[0]~input (
	.i(wa[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[0]~input_o ));
// synopsys translate_off
defparam \wa[0]~input .bus_hold = "false";
defparam \wa[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \wa[2]~input (
	.i(wa[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[2]~input_o ));
// synopsys translate_off
defparam \wa[2]~input .bus_hold = "false";
defparam \wa[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \wa[1]~input (
	.i(wa[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[1]~input_o ));
// synopsys translate_off
defparam \wa[1]~input .bus_hold = "false";
defparam \wa[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \wa[3]~input (
	.i(wa[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wa[3]~input_o ));
// synopsys translate_off
defparam \wa[3]~input .bus_hold = "false";
defparam \wa[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \regwrite~input (
	.i(regwrite),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\regwrite~input_o ));
// synopsys translate_off
defparam \regwrite~input .bus_hold = "false";
defparam \regwrite~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \RAM~397 (
// Equation(s):
// \RAM~397_combout  = ( \regwrite~input_o  & ( (\wa[0]~input_o  & (\wa[2]~input_o  & (!\wa[1]~input_o  & \wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\wa[1]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~397 .extended_lut = "off";
defparam \RAM~397 .lut_mask = 64'h0000000000100010;
defparam \RAM~397 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N2
dffeas \RAM~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~208 .is_wysiwyg = "true";
defparam \RAM~208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \RAM~399 (
// Equation(s):
// \RAM~399_combout  = ( \wa[2]~input_o  & ( (\wa[0]~input_o  & (\regwrite~input_o  & (\wa[3]~input_o  & \wa[1]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\wa[3]~input_o ),
	.datad(!\wa[1]~input_o ),
	.datae(gnd),
	.dataf(!\wa[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~399 .extended_lut = "off";
defparam \RAM~399 .lut_mask = 64'h0000000000010001;
defparam \RAM~399 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N38
dffeas \RAM~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~240 .is_wysiwyg = "true";
defparam \RAM~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \RAM~398 (
// Equation(s):
// \RAM~398_combout  = ( \wa[1]~input_o  & ( (!\wa[0]~input_o  & (\wa[2]~input_o  & (\regwrite~input_o  & \wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~398 .extended_lut = "off";
defparam \RAM~398 .lut_mask = 64'h0000000000020002;
defparam \RAM~398 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \RAM~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~224 .is_wysiwyg = "true";
defparam \RAM~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \RAM~396 (
// Equation(s):
// \RAM~396_combout  = ( !\wa[1]~input_o  & ( (!\wa[0]~input_o  & (\wa[2]~input_o  & (\regwrite~input_o  & \wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~396 .extended_lut = "off";
defparam \RAM~396 .lut_mask = 64'h0002000200000000;
defparam \RAM~396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N59
dffeas \RAM~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~192 .is_wysiwyg = "true";
defparam \RAM~192 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \RAM~259 (
// Equation(s):
// \RAM~259_combout  = ( \RAM~224_q  & ( \RAM~192_q  & ( (!\ra1[0]~input_o ) # ((!\ra1[1]~input_o  & (\RAM~208_q )) # (\ra1[1]~input_o  & ((\RAM~240_q )))) ) ) ) # ( !\RAM~224_q  & ( \RAM~192_q  & ( (!\ra1[0]~input_o  & (((!\ra1[1]~input_o )))) # 
// (\ra1[0]~input_o  & ((!\ra1[1]~input_o  & (\RAM~208_q )) # (\ra1[1]~input_o  & ((\RAM~240_q ))))) ) ) ) # ( \RAM~224_q  & ( !\RAM~192_q  & ( (!\ra1[0]~input_o  & (((\ra1[1]~input_o )))) # (\ra1[0]~input_o  & ((!\ra1[1]~input_o  & (\RAM~208_q )) # 
// (\ra1[1]~input_o  & ((\RAM~240_q ))))) ) ) ) # ( !\RAM~224_q  & ( !\RAM~192_q  & ( (\ra1[0]~input_o  & ((!\ra1[1]~input_o  & (\RAM~208_q )) # (\ra1[1]~input_o  & ((\RAM~240_q ))))) ) ) )

	.dataa(!\RAM~208_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~240_q ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\RAM~224_q ),
	.dataf(!\RAM~192_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~259 .extended_lut = "off";
defparam \RAM~259 .lut_mask = 64'h110311CFDD03DDCF;
defparam \RAM~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \RAM~395 (
// Equation(s):
// \RAM~395_combout  = ( \regwrite~input_o  & ( (\wa[0]~input_o  & (!\wa[2]~input_o  & (\wa[1]~input_o  & \wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\wa[1]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~395 .extended_lut = "off";
defparam \RAM~395 .lut_mask = 64'h0000000000040004;
defparam \RAM~395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N56
dffeas \RAM~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~176 .is_wysiwyg = "true";
defparam \RAM~176 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N33
cyclonev_lcell_comb \RAM~128feeder (
// Equation(s):
// \RAM~128feeder_combout  = ( \wd[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~128feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~128feeder .extended_lut = "off";
defparam \RAM~128feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~128feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \RAM~392 (
// Equation(s):
// \RAM~392_combout  = ( !\wa[1]~input_o  & ( (!\wa[0]~input_o  & (!\wa[2]~input_o  & (\regwrite~input_o  & \wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~392 .extended_lut = "off";
defparam \RAM~392 .lut_mask = 64'h0008000800000000;
defparam \RAM~392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N35
dffeas \RAM~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~128 .is_wysiwyg = "true";
defparam \RAM~128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \RAM~394 (
// Equation(s):
// \RAM~394_combout  = ( \wa[1]~input_o  & ( (!\wa[0]~input_o  & (!\wa[2]~input_o  & (\regwrite~input_o  & \wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~394 .extended_lut = "off";
defparam \RAM~394 .lut_mask = 64'h0000000000080008;
defparam \RAM~394 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N22
dffeas \RAM~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~160 .is_wysiwyg = "true";
defparam \RAM~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \RAM~393 (
// Equation(s):
// \RAM~393_combout  = ( \regwrite~input_o  & ( (\wa[0]~input_o  & (!\wa[2]~input_o  & (!\wa[1]~input_o  & \wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\wa[1]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~393 .extended_lut = "off";
defparam \RAM~393 .lut_mask = 64'h0000000000400040;
defparam \RAM~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N17
dffeas \RAM~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~144 .is_wysiwyg = "true";
defparam \RAM~144 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N21
cyclonev_lcell_comb \RAM~258 (
// Equation(s):
// \RAM~258_combout  = ( \RAM~160_q  & ( \RAM~144_q  & ( (!\ra1[1]~input_o  & (((\ra1[0]~input_o ) # (\RAM~128_q )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~176_q ))) ) ) ) # ( !\RAM~160_q  & ( \RAM~144_q  & ( (!\ra1[1]~input_o  & 
// (((\ra1[0]~input_o ) # (\RAM~128_q )))) # (\ra1[1]~input_o  & (\RAM~176_q  & ((\ra1[0]~input_o )))) ) ) ) # ( \RAM~160_q  & ( !\RAM~144_q  & ( (!\ra1[1]~input_o  & (((\RAM~128_q  & !\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # 
// (\RAM~176_q ))) ) ) ) # ( !\RAM~160_q  & ( !\RAM~144_q  & ( (!\ra1[1]~input_o  & (((\RAM~128_q  & !\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (\RAM~176_q  & ((\ra1[0]~input_o )))) ) ) )

	.dataa(!\RAM~176_q ),
	.datab(!\RAM~128_q ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~160_q ),
	.dataf(!\RAM~144_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~258 .extended_lut = "off";
defparam \RAM~258 .lut_mask = 64'h30053F0530F53FF5;
defparam \RAM~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \RAM~80feeder (
// Equation(s):
// \RAM~80feeder_combout  = ( \wd[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~80feeder .extended_lut = "off";
defparam \RAM~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \RAM~389 (
// Equation(s):
// \RAM~389_combout  = ( \regwrite~input_o  & ( (\wa[0]~input_o  & (\wa[2]~input_o  & (!\wa[1]~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\wa[1]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~389 .extended_lut = "off";
defparam \RAM~389 .lut_mask = 64'h0000000010001000;
defparam \RAM~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N37
dffeas \RAM~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~80 .is_wysiwyg = "true";
defparam \RAM~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N57
cyclonev_lcell_comb \RAM~388 (
// Equation(s):
// \RAM~388_combout  = ( !\wa[1]~input_o  & ( (!\wa[0]~input_o  & (\wa[2]~input_o  & (\regwrite~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~388 .extended_lut = "off";
defparam \RAM~388 .lut_mask = 64'h0200020000000000;
defparam \RAM~388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N1
dffeas \RAM~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~64 .is_wysiwyg = "true";
defparam \RAM~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \RAM~391 (
// Equation(s):
// \RAM~391_combout  = ( \regwrite~input_o  & ( (\wa[0]~input_o  & (\wa[2]~input_o  & (\wa[1]~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\wa[1]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~391 .extended_lut = "off";
defparam \RAM~391 .lut_mask = 64'h0000000001000100;
defparam \RAM~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N31
dffeas \RAM~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~112 .is_wysiwyg = "true";
defparam \RAM~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N33
cyclonev_lcell_comb \RAM~390 (
// Equation(s):
// \RAM~390_combout  = ( \wa[1]~input_o  & ( (!\wa[0]~input_o  & (\wa[2]~input_o  & (\regwrite~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~390 .extended_lut = "off";
defparam \RAM~390 .lut_mask = 64'h0000000002000200;
defparam \RAM~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N37
dffeas \RAM~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~96 .is_wysiwyg = "true";
defparam \RAM~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \RAM~257 (
// Equation(s):
// \RAM~257_combout  = ( \RAM~96_q  & ( \ra1[0]~input_o  & ( (!\ra1[1]~input_o  & (\RAM~80_q )) # (\ra1[1]~input_o  & ((\RAM~112_q ))) ) ) ) # ( !\RAM~96_q  & ( \ra1[0]~input_o  & ( (!\ra1[1]~input_o  & (\RAM~80_q )) # (\ra1[1]~input_o  & ((\RAM~112_q ))) ) 
// ) ) # ( \RAM~96_q  & ( !\ra1[0]~input_o  & ( (\ra1[1]~input_o ) # (\RAM~64_q ) ) ) ) # ( !\RAM~96_q  & ( !\ra1[0]~input_o  & ( (\RAM~64_q  & !\ra1[1]~input_o ) ) ) )

	.dataa(!\RAM~80_q ),
	.datab(!\RAM~64_q ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\RAM~112_q ),
	.datae(!\RAM~96_q ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~257 .extended_lut = "off";
defparam \RAM~257 .lut_mask = 64'h30303F3F505F505F;
defparam \RAM~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \RAM~387 (
// Equation(s):
// \RAM~387_combout  = ( \regwrite~input_o  & ( (\wa[0]~input_o  & (!\wa[2]~input_o  & (\wa[1]~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\wa[1]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~387 .extended_lut = "off";
defparam \RAM~387 .lut_mask = 64'h0000000004000400;
defparam \RAM~387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N49
dffeas \RAM~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~48 .is_wysiwyg = "true";
defparam \RAM~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \RAM~16feeder (
// Equation(s):
// \RAM~16feeder_combout  = ( \wd[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~16feeder .extended_lut = "off";
defparam \RAM~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \RAM~385 (
// Equation(s):
// \RAM~385_combout  = ( \regwrite~input_o  & ( (\wa[0]~input_o  & (!\wa[2]~input_o  & (!\wa[1]~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\wa[1]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\regwrite~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~385 .extended_lut = "off";
defparam \RAM~385 .lut_mask = 64'h0000000040004000;
defparam \RAM~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \RAM~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~16 .is_wysiwyg = "true";
defparam \RAM~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N51
cyclonev_lcell_comb \RAM~386 (
// Equation(s):
// \RAM~386_combout  = ( \wa[1]~input_o  & ( (!\wa[0]~input_o  & (!\wa[2]~input_o  & (\regwrite~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\wa[2]~input_o ),
	.datac(!\regwrite~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~386 .extended_lut = "off";
defparam \RAM~386 .lut_mask = 64'h0000000008000800;
defparam \RAM~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N1
dffeas \RAM~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~32 .is_wysiwyg = "true";
defparam \RAM~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N0
cyclonev_lcell_comb \RAM~0feeder (
// Equation(s):
// \RAM~0feeder_combout  = ( \wd[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~0feeder .extended_lut = "off";
defparam \RAM~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N15
cyclonev_lcell_comb \RAM~384 (
// Equation(s):
// \RAM~384_combout  = ( !\wa[1]~input_o  & ( (!\wa[0]~input_o  & (\regwrite~input_o  & (!\wa[2]~input_o  & !\wa[3]~input_o ))) ) )

	.dataa(!\wa[0]~input_o ),
	.datab(!\regwrite~input_o ),
	.datac(!\wa[2]~input_o ),
	.datad(!\wa[3]~input_o ),
	.datae(gnd),
	.dataf(!\wa[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~384 .extended_lut = "off";
defparam \RAM~384 .lut_mask = 64'h2000200000000000;
defparam \RAM~384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N2
dffeas \RAM~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~0 .is_wysiwyg = "true";
defparam \RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N0
cyclonev_lcell_comb \RAM~256 (
// Equation(s):
// \RAM~256_combout  = ( \RAM~32_q  & ( \RAM~0_q  & ( (!\ra1[0]~input_o ) # ((!\ra1[1]~input_o  & ((\RAM~16_q ))) # (\ra1[1]~input_o  & (\RAM~48_q ))) ) ) ) # ( !\RAM~32_q  & ( \RAM~0_q  & ( (!\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # (\RAM~16_q )))) # 
// (\ra1[1]~input_o  & (\RAM~48_q  & ((\ra1[0]~input_o )))) ) ) ) # ( \RAM~32_q  & ( !\RAM~0_q  & ( (!\ra1[1]~input_o  & (((\RAM~16_q  & \ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~48_q ))) ) ) ) # ( !\RAM~32_q  & ( !\RAM~0_q  & 
// ( (\ra1[0]~input_o  & ((!\ra1[1]~input_o  & ((\RAM~16_q ))) # (\ra1[1]~input_o  & (\RAM~48_q )))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\RAM~48_q ),
	.datac(!\RAM~16_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~32_q ),
	.dataf(!\RAM~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~256 .extended_lut = "off";
defparam \RAM~256 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \RAM~256 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \rd1~60 (
// Equation(s):
// \rd1~60_combout  = ( !\ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & (\RAM~256_combout )) # (\ra1[2]~input_o  & ((\RAM~257_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & ((\RAM~258_combout ))) # 
// (\ra1[2]~input_o  & (\RAM~259_combout ))))) ) )

	.dataa(!\WideOr0~combout ),
	.datab(!\RAM~259_combout ),
	.datac(!\RAM~258_combout ),
	.datad(!\RAM~257_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(!\RAM~256_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~60 .extended_lut = "on";
defparam \rd1~60 .lut_mask = 64'h0505050500551111;
defparam \rd1~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \wd[1]~input (
	.i(wd[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[1]~input_o ));
// synopsys translate_off
defparam \wd[1]~input .bus_hold = "false";
defparam \wd[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas \RAM~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~17 .is_wysiwyg = "true";
defparam \RAM~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N14
dffeas \RAM~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~209 .is_wysiwyg = "true";
defparam \RAM~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \RAM~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~145 .is_wysiwyg = "true";
defparam \RAM~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N46
dffeas \RAM~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~81 .is_wysiwyg = "true";
defparam \RAM~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \RAM~261 (
// Equation(s):
// \RAM~261_combout  = ( \RAM~145_q  & ( \RAM~81_q  & ( (!\ra1[3]~input_o  & (((\ra1[2]~input_o )) # (\RAM~17_q ))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~209_q )))) ) ) ) # ( !\RAM~145_q  & ( \RAM~81_q  & ( (!\ra1[3]~input_o  & 
// (((\ra1[2]~input_o )) # (\RAM~17_q ))) # (\ra1[3]~input_o  & (((\RAM~209_q  & \ra1[2]~input_o )))) ) ) ) # ( \RAM~145_q  & ( !\RAM~81_q  & ( (!\ra1[3]~input_o  & (\RAM~17_q  & ((!\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # 
// (\RAM~209_q )))) ) ) ) # ( !\RAM~145_q  & ( !\RAM~81_q  & ( (!\ra1[3]~input_o  & (\RAM~17_q  & ((!\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((\RAM~209_q  & \ra1[2]~input_o )))) ) ) )

	.dataa(!\RAM~17_q ),
	.datab(!\RAM~209_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~145_q ),
	.dataf(!\RAM~81_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~261 .extended_lut = "off";
defparam \RAM~261 .lut_mask = 64'h50035F0350F35FF3;
defparam \RAM~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N50
dffeas \RAM~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~97 .is_wysiwyg = "true";
defparam \RAM~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N1
dffeas \RAM~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~225 .is_wysiwyg = "true";
defparam \RAM~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N14
dffeas \RAM~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~33 .is_wysiwyg = "true";
defparam \RAM~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N55
dffeas \RAM~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~161 .is_wysiwyg = "true";
defparam \RAM~161 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N54
cyclonev_lcell_comb \RAM~262 (
// Equation(s):
// \RAM~262_combout  = ( \RAM~161_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & (\RAM~97_q )) # (\ra1[3]~input_o  & ((\RAM~225_q ))) ) ) ) # ( !\RAM~161_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & (\RAM~97_q )) # (\ra1[3]~input_o  & ((\RAM~225_q ))) 
// ) ) ) # ( \RAM~161_q  & ( !\ra1[2]~input_o  & ( (\RAM~33_q ) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~161_q  & ( !\ra1[2]~input_o  & ( (!\ra1[3]~input_o  & \RAM~33_q ) ) ) )

	.dataa(!\RAM~97_q ),
	.datab(!\RAM~225_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\RAM~33_q ),
	.datae(!\RAM~161_q ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~262 .extended_lut = "off";
defparam \RAM~262 .lut_mask = 64'h00F00FFF53535353;
defparam \RAM~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N19
dffeas \RAM~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~241 .is_wysiwyg = "true";
defparam \RAM~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N41
dffeas \RAM~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~113 .is_wysiwyg = "true";
defparam \RAM~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N7
dffeas \RAM~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~177 .is_wysiwyg = "true";
defparam \RAM~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N44
dffeas \RAM~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~49 .is_wysiwyg = "true";
defparam \RAM~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \RAM~263 (
// Equation(s):
// \RAM~263_combout  = ( \RAM~177_q  & ( \RAM~49_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & ((\RAM~113_q ))) # (\ra1[3]~input_o  & (\RAM~241_q ))) ) ) ) # ( !\RAM~177_q  & ( \RAM~49_q  & ( (!\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~113_q )))) 
// # (\ra1[3]~input_o  & (\RAM~241_q  & ((\ra1[2]~input_o )))) ) ) ) # ( \RAM~177_q  & ( !\RAM~49_q  & ( (!\ra1[3]~input_o  & (((\RAM~113_q  & \ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~241_q ))) ) ) ) # ( !\RAM~177_q  & ( 
// !\RAM~49_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & ((\RAM~113_q ))) # (\ra1[3]~input_o  & (\RAM~241_q )))) ) ) )

	.dataa(!\RAM~241_q ),
	.datab(!\RAM~113_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~177_q ),
	.dataf(!\RAM~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~263 .extended_lut = "off";
defparam \RAM~263 .lut_mask = 64'h00350F35F035FF35;
defparam \RAM~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \RAM~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~193 .is_wysiwyg = "true";
defparam \RAM~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N2
dffeas \RAM~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~65 .is_wysiwyg = "true";
defparam \RAM~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N37
dffeas \RAM~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~129 .is_wysiwyg = "true";
defparam \RAM~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N2
dffeas \RAM~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~1 .is_wysiwyg = "true";
defparam \RAM~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \RAM~260 (
// Equation(s):
// \RAM~260_combout  = ( \RAM~129_q  & ( \RAM~1_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & ((\RAM~65_q ))) # (\ra1[3]~input_o  & (\RAM~193_q ))) ) ) ) # ( !\RAM~129_q  & ( \RAM~1_q  & ( (!\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~65_q )))) # 
// (\ra1[3]~input_o  & (\RAM~193_q  & ((\ra1[2]~input_o )))) ) ) ) # ( \RAM~129_q  & ( !\RAM~1_q  & ( (!\ra1[3]~input_o  & (((\RAM~65_q  & \ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~193_q ))) ) ) ) # ( !\RAM~129_q  & ( 
// !\RAM~1_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & ((\RAM~65_q ))) # (\ra1[3]~input_o  & (\RAM~193_q )))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\RAM~193_q ),
	.datac(!\RAM~65_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~129_q ),
	.dataf(!\RAM~1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~260 .extended_lut = "off";
defparam \RAM~260 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \RAM~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \rd1~56 (
// Equation(s):
// \rd1~56_combout  = ( !\ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (((\RAM~260_combout )))) # (\ra1[0]~input_o  & (\RAM~261_combout )))) ) ) # ( \ra1[1]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~262_combout )) # 
// (\ra1[0]~input_o  & ((\RAM~263_combout )))))) ) )

	.dataa(!\RAM~261_combout ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~262_combout ),
	.datad(!\WideOr0~combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\RAM~263_combout ),
	.datag(!\RAM~260_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~56 .extended_lut = "on";
defparam \rd1~56 .lut_mask = 64'h001D000C001D003F;
defparam \rd1~56 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \wd[2]~input (
	.i(wd[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[2]~input_o ));
// synopsys translate_off
defparam \wd[2]~input .bus_hold = "false";
defparam \wd[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y4_N35
dffeas \RAM~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~194 .is_wysiwyg = "true";
defparam \RAM~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N56
dffeas \RAM~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~242 .is_wysiwyg = "true";
defparam \RAM~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N50
dffeas \RAM~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~226 .is_wysiwyg = "true";
defparam \RAM~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N44
dffeas \RAM~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~210 .is_wysiwyg = "true";
defparam \RAM~210 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \RAM~267 (
// Equation(s):
// \RAM~267_combout  = ( \RAM~226_q  & ( \RAM~210_q  & ( (!\ra1[1]~input_o  & (((\ra1[0]~input_o )) # (\RAM~194_q ))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # (\RAM~242_q )))) ) ) ) # ( !\RAM~226_q  & ( \RAM~210_q  & ( (!\ra1[1]~input_o  & 
// (((\ra1[0]~input_o )) # (\RAM~194_q ))) # (\ra1[1]~input_o  & (((\RAM~242_q  & \ra1[0]~input_o )))) ) ) ) # ( \RAM~226_q  & ( !\RAM~210_q  & ( (!\ra1[1]~input_o  & (\RAM~194_q  & ((!\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # 
// (\RAM~242_q )))) ) ) ) # ( !\RAM~226_q  & ( !\RAM~210_q  & ( (!\ra1[1]~input_o  & (\RAM~194_q  & ((!\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((\RAM~242_q  & \ra1[0]~input_o )))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\RAM~194_q ),
	.datac(!\RAM~242_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~226_q ),
	.dataf(!\RAM~210_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~267 .extended_lut = "off";
defparam \RAM~267 .lut_mask = 64'h2205770522AF77AF;
defparam \RAM~267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N29
dffeas \RAM~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~130 .is_wysiwyg = "true";
defparam \RAM~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N5
dffeas \RAM~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~146 .is_wysiwyg = "true";
defparam \RAM~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N4
dffeas \RAM~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~178 .is_wysiwyg = "true";
defparam \RAM~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \RAM~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~162 .is_wysiwyg = "true";
defparam \RAM~162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \RAM~266 (
// Equation(s):
// \RAM~266_combout  = ( \RAM~162_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~178_q ) ) ) ) # ( !\RAM~162_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~178_q ) ) ) ) # ( \RAM~162_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & 
// (\RAM~130_q )) # (\ra1[0]~input_o  & ((\RAM~146_q ))) ) ) ) # ( !\RAM~162_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~130_q )) # (\ra1[0]~input_o  & ((\RAM~146_q ))) ) ) )

	.dataa(!\RAM~130_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~146_q ),
	.datad(!\RAM~178_q ),
	.datae(!\RAM~162_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~266 .extended_lut = "off";
defparam \RAM~266 .lut_mask = 64'h474747470033CCFF;
defparam \RAM~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \RAM~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~66 .is_wysiwyg = "true";
defparam \RAM~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N40
dffeas \RAM~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~114 .is_wysiwyg = "true";
defparam \RAM~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N40
dffeas \RAM~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~82 .is_wysiwyg = "true";
defparam \RAM~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N52
dffeas \RAM~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~98 .is_wysiwyg = "true";
defparam \RAM~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N51
cyclonev_lcell_comb \RAM~265 (
// Equation(s):
// \RAM~265_combout  = ( \RAM~98_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~114_q ) ) ) ) # ( !\RAM~98_q  & ( \ra1[1]~input_o  & ( (\RAM~114_q  & \ra1[0]~input_o ) ) ) ) # ( \RAM~98_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~66_q )) 
// # (\ra1[0]~input_o  & ((\RAM~82_q ))) ) ) ) # ( !\RAM~98_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~66_q )) # (\ra1[0]~input_o  & ((\RAM~82_q ))) ) ) )

	.dataa(!\RAM~66_q ),
	.datab(!\RAM~114_q ),
	.datac(!\RAM~82_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~98_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~265 .extended_lut = "off";
defparam \RAM~265 .lut_mask = 64'h550F550F0033FF33;
defparam \RAM~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N41
dffeas \RAM~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~18 .is_wysiwyg = "true";
defparam \RAM~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N17
dffeas \RAM~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~2 .is_wysiwyg = "true";
defparam \RAM~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N37
dffeas \RAM~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~50 .is_wysiwyg = "true";
defparam \RAM~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N16
dffeas \RAM~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~34 .is_wysiwyg = "true";
defparam \RAM~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N15
cyclonev_lcell_comb \RAM~264 (
// Equation(s):
// \RAM~264_combout  = ( \RAM~34_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~50_q ) ) ) ) # ( !\RAM~34_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~50_q ) ) ) ) # ( \RAM~34_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & ((\RAM~2_q ))) 
// # (\ra1[0]~input_o  & (\RAM~18_q )) ) ) ) # ( !\RAM~34_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & ((\RAM~2_q ))) # (\ra1[0]~input_o  & (\RAM~18_q )) ) ) )

	.dataa(!\RAM~18_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~2_q ),
	.datad(!\RAM~50_q ),
	.datae(!\RAM~34_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~264 .extended_lut = "off";
defparam \RAM~264 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \RAM~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N24
cyclonev_lcell_comb \rd1~52 (
// Equation(s):
// \rd1~52_combout  = ( !\ra1[3]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~264_combout )) # (\ra1[2]~input_o  & ((\RAM~265_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & ((\RAM~266_combout ))) # 
// (\ra1[2]~input_o  & (\RAM~267_combout ))))) ) )

	.dataa(!\RAM~267_combout ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~266_combout ),
	.datad(!\RAM~265_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(!\RAM~264_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~52 .extended_lut = "on";
defparam \rd1~52 .lut_mask = 64'h0303030300331111;
defparam \rd1~52 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \wd[3]~input (
	.i(wd[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[3]~input_o ));
// synopsys translate_off
defparam \wd[3]~input .bus_hold = "false";
defparam \wd[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y4_N25
dffeas \RAM~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~227 .is_wysiwyg = "true";
defparam \RAM~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N9
cyclonev_lcell_comb \RAM~35feeder (
// Equation(s):
// \RAM~35feeder_combout  = ( \wd[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~35feeder .extended_lut = "off";
defparam \RAM~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N11
dffeas \RAM~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~35 .is_wysiwyg = "true";
defparam \RAM~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N41
dffeas \RAM~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~99 .is_wysiwyg = "true";
defparam \RAM~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N44
dffeas \RAM~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~163 .is_wysiwyg = "true";
defparam \RAM~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \RAM~270 (
// Equation(s):
// \RAM~270_combout  = ( \RAM~163_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & ((\RAM~99_q ))) # (\ra1[3]~input_o  & (\RAM~227_q )) ) ) ) # ( !\RAM~163_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & ((\RAM~99_q ))) # (\ra1[3]~input_o  & (\RAM~227_q )) 
// ) ) ) # ( \RAM~163_q  & ( !\ra1[2]~input_o  & ( (\ra1[3]~input_o ) # (\RAM~35_q ) ) ) ) # ( !\RAM~163_q  & ( !\ra1[2]~input_o  & ( (\RAM~35_q  & !\ra1[3]~input_o ) ) ) )

	.dataa(!\RAM~227_q ),
	.datab(!\RAM~35_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\RAM~99_q ),
	.datae(!\RAM~163_q ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~270 .extended_lut = "off";
defparam \RAM~270 .lut_mask = 64'h30303F3F05F505F5;
defparam \RAM~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N50
dffeas \RAM~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~211 .is_wysiwyg = "true";
defparam \RAM~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N8
dffeas \RAM~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~19 .is_wysiwyg = "true";
defparam \RAM~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N13
dffeas \RAM~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~147 .is_wysiwyg = "true";
defparam \RAM~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \RAM~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~83 .is_wysiwyg = "true";
defparam \RAM~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N12
cyclonev_lcell_comb \RAM~269 (
// Equation(s):
// \RAM~269_combout  = ( \RAM~147_q  & ( \RAM~83_q  & ( (!\ra1[3]~input_o  & (((\ra1[2]~input_o ) # (\RAM~19_q )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~211_q ))) ) ) ) # ( !\RAM~147_q  & ( \RAM~83_q  & ( (!\ra1[3]~input_o  & 
// (((\ra1[2]~input_o ) # (\RAM~19_q )))) # (\ra1[3]~input_o  & (\RAM~211_q  & ((\ra1[2]~input_o )))) ) ) ) # ( \RAM~147_q  & ( !\RAM~83_q  & ( (!\ra1[3]~input_o  & (((\RAM~19_q  & !\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # 
// (\RAM~211_q ))) ) ) ) # ( !\RAM~147_q  & ( !\RAM~83_q  & ( (!\ra1[3]~input_o  & (((\RAM~19_q  & !\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (\RAM~211_q  & ((\ra1[2]~input_o )))) ) ) )

	.dataa(!\RAM~211_q ),
	.datab(!\RAM~19_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~147_q ),
	.dataf(!\RAM~83_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~269 .extended_lut = "off";
defparam \RAM~269 .lut_mask = 64'h30053F0530F53FF5;
defparam \RAM~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N26
dffeas \RAM~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~115 .is_wysiwyg = "true";
defparam \RAM~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N31
dffeas \RAM~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~243 .is_wysiwyg = "true";
defparam \RAM~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N19
dffeas \RAM~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~179 .is_wysiwyg = "true";
defparam \RAM~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N47
dffeas \RAM~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~51 .is_wysiwyg = "true";
defparam \RAM~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \RAM~271 (
// Equation(s):
// \RAM~271_combout  = ( \RAM~179_q  & ( \RAM~51_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & (\RAM~115_q )) # (\ra1[3]~input_o  & ((\RAM~243_q )))) ) ) ) # ( !\RAM~179_q  & ( \RAM~51_q  & ( (!\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~115_q ))) 
// # (\ra1[3]~input_o  & (((\RAM~243_q  & \ra1[2]~input_o )))) ) ) ) # ( \RAM~179_q  & ( !\RAM~51_q  & ( (!\ra1[3]~input_o  & (\RAM~115_q  & ((\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~243_q )))) ) ) ) # ( !\RAM~179_q  & ( 
// !\RAM~51_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~115_q )) # (\ra1[3]~input_o  & ((\RAM~243_q ))))) ) ) )

	.dataa(!\RAM~115_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~243_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~179_q ),
	.dataf(!\RAM~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~271 .extended_lut = "off";
defparam \RAM~271 .lut_mask = 64'h00473347CC47FF47;
defparam \RAM~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \RAM~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~3 .is_wysiwyg = "true";
defparam \RAM~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \RAM~67feeder (
// Equation(s):
// \RAM~67feeder_combout  = \wd[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wd[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~67feeder .extended_lut = "off";
defparam \RAM~67feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N19
dffeas \RAM~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~67 .is_wysiwyg = "true";
defparam \RAM~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \RAM~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~131 .is_wysiwyg = "true";
defparam \RAM~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \RAM~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~195 .is_wysiwyg = "true";
defparam \RAM~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \RAM~268 (
// Equation(s):
// \RAM~268_combout  = ( \RAM~131_q  & ( \RAM~195_q  & ( ((!\ra1[2]~input_o  & (\RAM~3_q )) # (\ra1[2]~input_o  & ((\RAM~67_q )))) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~131_q  & ( \RAM~195_q  & ( (!\ra1[2]~input_o  & (\RAM~3_q  & (!\ra1[3]~input_o ))) # 
// (\ra1[2]~input_o  & (((\RAM~67_q ) # (\ra1[3]~input_o )))) ) ) ) # ( \RAM~131_q  & ( !\RAM~195_q  & ( (!\ra1[2]~input_o  & (((\ra1[3]~input_o )) # (\RAM~3_q ))) # (\ra1[2]~input_o  & (((!\ra1[3]~input_o  & \RAM~67_q )))) ) ) ) # ( !\RAM~131_q  & ( 
// !\RAM~195_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & (\RAM~3_q )) # (\ra1[2]~input_o  & ((\RAM~67_q ))))) ) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\RAM~3_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\RAM~67_q ),
	.datae(!\RAM~131_q ),
	.dataf(!\RAM~195_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~268 .extended_lut = "off";
defparam \RAM~268 .lut_mask = 64'h20702A7A25752F7F;
defparam \RAM~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \rd1~48 (
// Equation(s):
// \rd1~48_combout  = ( !\ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~268_combout )) # (\ra1[0]~input_o  & (((\RAM~269_combout )))))) ) ) # ( \ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~270_combout )) # 
// (\ra1[0]~input_o  & (((\RAM~271_combout )))))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~270_combout ),
	.datad(!\RAM~269_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\RAM~271_combout ),
	.datag(!\RAM~268_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~48 .extended_lut = "on";
defparam \rd1~48 .lut_mask = 64'h0213020202131313;
defparam \rd1~48 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \wd[4]~input (
	.i(wd[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[4]~input_o ));
// synopsys translate_off
defparam \wd[4]~input .bus_hold = "false";
defparam \wd[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y2_N14
dffeas \RAM~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~244 .is_wysiwyg = "true";
defparam \RAM~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N2
dffeas \RAM~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~212 .is_wysiwyg = "true";
defparam \RAM~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \RAM~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~228 .is_wysiwyg = "true";
defparam \RAM~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N17
dffeas \RAM~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~196 .is_wysiwyg = "true";
defparam \RAM~196 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \RAM~275 (
// Equation(s):
// \RAM~275_combout  = ( \RAM~228_q  & ( \RAM~196_q  & ( (!\ra1[0]~input_o ) # ((!\ra1[1]~input_o  & ((\RAM~212_q ))) # (\ra1[1]~input_o  & (\RAM~244_q ))) ) ) ) # ( !\RAM~228_q  & ( \RAM~196_q  & ( (!\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # (\RAM~212_q 
// )))) # (\ra1[1]~input_o  & (\RAM~244_q  & ((\ra1[0]~input_o )))) ) ) ) # ( \RAM~228_q  & ( !\RAM~196_q  & ( (!\ra1[1]~input_o  & (((\RAM~212_q  & \ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~244_q ))) ) ) ) # ( !\RAM~228_q  & 
// ( !\RAM~196_q  & ( (\ra1[0]~input_o  & ((!\ra1[1]~input_o  & ((\RAM~212_q ))) # (\ra1[1]~input_o  & (\RAM~244_q )))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\RAM~244_q ),
	.datac(!\RAM~212_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~228_q ),
	.dataf(!\RAM~196_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~275 .extended_lut = "off";
defparam \RAM~275 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \RAM~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N41
dffeas \RAM~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~132 .is_wysiwyg = "true";
defparam \RAM~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N8
dffeas \RAM~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~180 .is_wysiwyg = "true";
defparam \RAM~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N2
dffeas \RAM~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~164 .is_wysiwyg = "true";
defparam \RAM~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N14
dffeas \RAM~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~148 .is_wysiwyg = "true";
defparam \RAM~148 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N0
cyclonev_lcell_comb \RAM~274 (
// Equation(s):
// \RAM~274_combout  = ( \RAM~164_q  & ( \RAM~148_q  & ( (!\ra1[0]~input_o  & (((\RAM~132_q )) # (\ra1[1]~input_o ))) # (\ra1[0]~input_o  & ((!\ra1[1]~input_o ) # ((\RAM~180_q )))) ) ) ) # ( !\RAM~164_q  & ( \RAM~148_q  & ( (!\ra1[0]~input_o  & 
// (!\ra1[1]~input_o  & (\RAM~132_q ))) # (\ra1[0]~input_o  & ((!\ra1[1]~input_o ) # ((\RAM~180_q )))) ) ) ) # ( \RAM~164_q  & ( !\RAM~148_q  & ( (!\ra1[0]~input_o  & (((\RAM~132_q )) # (\ra1[1]~input_o ))) # (\ra1[0]~input_o  & (\ra1[1]~input_o  & 
// ((\RAM~180_q )))) ) ) ) # ( !\RAM~164_q  & ( !\RAM~148_q  & ( (!\ra1[0]~input_o  & (!\ra1[1]~input_o  & (\RAM~132_q ))) # (\ra1[0]~input_o  & (\ra1[1]~input_o  & ((\RAM~180_q )))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\ra1[1]~input_o ),
	.datac(!\RAM~132_q ),
	.datad(!\RAM~180_q ),
	.datae(!\RAM~164_q ),
	.dataf(!\RAM~148_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~274 .extended_lut = "off";
defparam \RAM~274 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \RAM~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \RAM~68feeder (
// Equation(s):
// \RAM~68feeder_combout  = \wd[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wd[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~68feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~68feeder .extended_lut = "off";
defparam \RAM~68feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM~68feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N49
dffeas \RAM~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~68 .is_wysiwyg = "true";
defparam \RAM~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N8
dffeas \RAM~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~84 .is_wysiwyg = "true";
defparam \RAM~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N49
dffeas \RAM~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~116 .is_wysiwyg = "true";
defparam \RAM~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N25
dffeas \RAM~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~100 .is_wysiwyg = "true";
defparam \RAM~100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N24
cyclonev_lcell_comb \RAM~273 (
// Equation(s):
// \RAM~273_combout  = ( \RAM~100_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~116_q ) ) ) ) # ( !\RAM~100_q  & ( \ra1[1]~input_o  & ( (\RAM~116_q  & \ra1[0]~input_o ) ) ) ) # ( \RAM~100_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~68_q 
// )) # (\ra1[0]~input_o  & ((\RAM~84_q ))) ) ) ) # ( !\RAM~100_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~68_q )) # (\ra1[0]~input_o  & ((\RAM~84_q ))) ) ) )

	.dataa(!\RAM~68_q ),
	.datab(!\RAM~84_q ),
	.datac(!\RAM~116_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~100_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~273 .extended_lut = "off";
defparam \RAM~273 .lut_mask = 64'h55335533000FFF0F;
defparam \RAM~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \RAM~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~20 .is_wysiwyg = "true";
defparam \RAM~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N32
dffeas \RAM~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~4 .is_wysiwyg = "true";
defparam \RAM~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N14
dffeas \RAM~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~52 .is_wysiwyg = "true";
defparam \RAM~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N20
dffeas \RAM~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~36 .is_wysiwyg = "true";
defparam \RAM~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \RAM~272 (
// Equation(s):
// \RAM~272_combout  = ( \RAM~36_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~52_q ) ) ) ) # ( !\RAM~36_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~52_q ) ) ) ) # ( \RAM~36_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & ((\RAM~4_q ))) 
// # (\ra1[0]~input_o  & (\RAM~20_q )) ) ) ) # ( !\RAM~36_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & ((\RAM~4_q ))) # (\ra1[0]~input_o  & (\RAM~20_q )) ) ) )

	.dataa(!\RAM~20_q ),
	.datab(!\RAM~4_q ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\RAM~52_q ),
	.datae(!\RAM~36_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~272 .extended_lut = "off";
defparam \RAM~272 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \rd1~44 (
// Equation(s):
// \rd1~44_combout  = ( !\ra1[3]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~272_combout )) # (\ra1[2]~input_o  & ((\RAM~273_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & ((\RAM~274_combout ))) # 
// (\ra1[2]~input_o  & (\RAM~275_combout ))))) ) )

	.dataa(!\RAM~275_combout ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~274_combout ),
	.datad(!\RAM~273_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(!\RAM~272_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~44 .extended_lut = "on";
defparam \rd1~44 .lut_mask = 64'h0303030300331111;
defparam \rd1~44 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \wd[5]~input (
	.i(wd[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[5]~input_o ));
// synopsys translate_off
defparam \wd[5]~input .bus_hold = "false";
defparam \wd[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y2_N35
dffeas \RAM~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~117 .is_wysiwyg = "true";
defparam \RAM~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \RAM~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~53 .is_wysiwyg = "true";
defparam \RAM~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N7
dffeas \RAM~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~245 .is_wysiwyg = "true";
defparam \RAM~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N37
dffeas \RAM~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~181 .is_wysiwyg = "true";
defparam \RAM~181 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \RAM~279 (
// Equation(s):
// \RAM~279_combout  = ( \RAM~181_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & (\RAM~117_q )) # (\ra1[3]~input_o  & ((\RAM~245_q ))) ) ) ) # ( !\RAM~181_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & (\RAM~117_q )) # (\ra1[3]~input_o  & ((\RAM~245_q 
// ))) ) ) ) # ( \RAM~181_q  & ( !\ra1[2]~input_o  & ( (\RAM~53_q ) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~181_q  & ( !\ra1[2]~input_o  & ( (!\ra1[3]~input_o  & \RAM~53_q ) ) ) )

	.dataa(!\RAM~117_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~53_q ),
	.datad(!\RAM~245_q ),
	.datae(!\RAM~181_q ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~279 .extended_lut = "off";
defparam \RAM~279 .lut_mask = 64'h0C0C3F3F44774477;
defparam \RAM~279 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N56
dffeas \RAM~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~101 .is_wysiwyg = "true";
defparam \RAM~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N17
dffeas \RAM~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~37 .is_wysiwyg = "true";
defparam \RAM~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N56
dffeas \RAM~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~165 .is_wysiwyg = "true";
defparam \RAM~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N32
dffeas \RAM~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~229 .is_wysiwyg = "true";
defparam \RAM~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N54
cyclonev_lcell_comb \RAM~278 (
// Equation(s):
// \RAM~278_combout  = ( \RAM~165_q  & ( \RAM~229_q  & ( ((!\ra1[2]~input_o  & ((\RAM~37_q ))) # (\ra1[2]~input_o  & (\RAM~101_q ))) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~165_q  & ( \RAM~229_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & ((\RAM~37_q ))) # 
// (\ra1[2]~input_o  & (\RAM~101_q )))) # (\ra1[3]~input_o  & (((\ra1[2]~input_o )))) ) ) ) # ( \RAM~165_q  & ( !\RAM~229_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & ((\RAM~37_q ))) # (\ra1[2]~input_o  & (\RAM~101_q )))) # (\ra1[3]~input_o  & 
// (((!\ra1[2]~input_o )))) ) ) ) # ( !\RAM~165_q  & ( !\RAM~229_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & ((\RAM~37_q ))) # (\ra1[2]~input_o  & (\RAM~101_q )))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\RAM~101_q ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\RAM~37_q ),
	.datae(!\RAM~165_q ),
	.dataf(!\RAM~229_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~278 .extended_lut = "off";
defparam \RAM~278 .lut_mask = 64'h02A252F207A757F7;
defparam \RAM~278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N26
dffeas \RAM~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~213 .is_wysiwyg = "true";
defparam \RAM~213 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \RAM~21feeder (
// Equation(s):
// \RAM~21feeder_combout  = \wd[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wd[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~21feeder .extended_lut = "off";
defparam \RAM~21feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N20
dffeas \RAM~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~21 .is_wysiwyg = "true";
defparam \RAM~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N2
dffeas \RAM~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~149 .is_wysiwyg = "true";
defparam \RAM~149 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N51
cyclonev_lcell_comb \RAM~85feeder (
// Equation(s):
// \RAM~85feeder_combout  = ( \wd[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~85feeder .extended_lut = "off";
defparam \RAM~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N53
dffeas \RAM~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~85 .is_wysiwyg = "true";
defparam \RAM~85 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N0
cyclonev_lcell_comb \RAM~277 (
// Equation(s):
// \RAM~277_combout  = ( \RAM~149_q  & ( \RAM~85_q  & ( (!\ra1[3]~input_o  & (((\ra1[2]~input_o ) # (\RAM~21_q )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~213_q ))) ) ) ) # ( !\RAM~149_q  & ( \RAM~85_q  & ( (!\ra1[3]~input_o  & 
// (((\ra1[2]~input_o ) # (\RAM~21_q )))) # (\ra1[3]~input_o  & (\RAM~213_q  & ((\ra1[2]~input_o )))) ) ) ) # ( \RAM~149_q  & ( !\RAM~85_q  & ( (!\ra1[3]~input_o  & (((\RAM~21_q  & !\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # 
// (\RAM~213_q ))) ) ) ) # ( !\RAM~149_q  & ( !\RAM~85_q  & ( (!\ra1[3]~input_o  & (((\RAM~21_q  & !\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (\RAM~213_q  & ((\ra1[2]~input_o )))) ) ) )

	.dataa(!\RAM~213_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~21_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~149_q ),
	.dataf(!\RAM~85_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~277 .extended_lut = "off";
defparam \RAM~277 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \RAM~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \RAM~5feeder (
// Equation(s):
// \RAM~5feeder_combout  = \wd[5]~input_o 

	.dataa(gnd),
	.datab(!\wd[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~5feeder .extended_lut = "off";
defparam \RAM~5feeder .lut_mask = 64'h3333333333333333;
defparam \RAM~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N31
dffeas \RAM~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~5 .is_wysiwyg = "true";
defparam \RAM~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N21
cyclonev_lcell_comb \RAM~69feeder (
// Equation(s):
// \RAM~69feeder_combout  = \wd[5]~input_o 

	.dataa(!\wd[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~69feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~69feeder .extended_lut = "off";
defparam \RAM~69feeder .lut_mask = 64'h5555555555555555;
defparam \RAM~69feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N23
dffeas \RAM~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~69 .is_wysiwyg = "true";
defparam \RAM~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N55
dffeas \RAM~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~133 .is_wysiwyg = "true";
defparam \RAM~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N43
dffeas \RAM~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~197 .is_wysiwyg = "true";
defparam \RAM~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \RAM~276 (
// Equation(s):
// \RAM~276_combout  = ( \RAM~133_q  & ( \RAM~197_q  & ( ((!\ra1[2]~input_o  & (\RAM~5_q )) # (\ra1[2]~input_o  & ((\RAM~69_q )))) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~133_q  & ( \RAM~197_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & (\RAM~5_q )) # 
// (\ra1[2]~input_o  & ((\RAM~69_q ))))) # (\ra1[3]~input_o  & (((\ra1[2]~input_o )))) ) ) ) # ( \RAM~133_q  & ( !\RAM~197_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & (\RAM~5_q )) # (\ra1[2]~input_o  & ((\RAM~69_q ))))) # (\ra1[3]~input_o  & 
// (((!\ra1[2]~input_o )))) ) ) ) # ( !\RAM~133_q  & ( !\RAM~197_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & (\RAM~5_q )) # (\ra1[2]~input_o  & ((\RAM~69_q ))))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\RAM~5_q ),
	.datac(!\RAM~69_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~133_q ),
	.dataf(!\RAM~197_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~276 .extended_lut = "off";
defparam \RAM~276 .lut_mask = 64'h220A770A225F775F;
defparam \RAM~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \rd1~40 (
// Equation(s):
// \rd1~40_combout  = ( !\ra1[1]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~276_combout )) # (\ra1[0]~input_o  & ((\RAM~277_combout )))))) ) ) # ( \ra1[1]~input_o  & ( (\WideOr0~combout  & (((!\ra1[0]~input_o  & ((\RAM~278_combout ))) # 
// (\ra1[0]~input_o  & (\RAM~279_combout ))))) ) )

	.dataa(!\RAM~279_combout ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~278_combout ),
	.datad(!\RAM~277_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\ra1[0]~input_o ),
	.datag(!\RAM~276_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~40 .extended_lut = "on";
defparam \rd1~40 .lut_mask = 64'h0303030300331111;
defparam \rd1~40 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \wd[6]~input (
	.i(wd[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[6]~input_o ));
// synopsys translate_off
defparam \wd[6]~input .bus_hold = "false";
defparam \wd[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \RAM~214feeder (
// Equation(s):
// \RAM~214feeder_combout  = ( \wd[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~214feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~214feeder .extended_lut = "off";
defparam \RAM~214feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~214feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N17
dffeas \RAM~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~214 .is_wysiwyg = "true";
defparam \RAM~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N2
dffeas \RAM~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~230 .is_wysiwyg = "true";
defparam \RAM~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \RAM~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~246 .is_wysiwyg = "true";
defparam \RAM~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N56
dffeas \RAM~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~198 .is_wysiwyg = "true";
defparam \RAM~198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N51
cyclonev_lcell_comb \RAM~283 (
// Equation(s):
// \RAM~283_combout  = ( \RAM~198_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~230_q )) # (\ra1[0]~input_o  & ((\RAM~246_q ))) ) ) ) # ( !\RAM~198_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~230_q )) # (\ra1[0]~input_o  & ((\RAM~246_q 
// ))) ) ) ) # ( \RAM~198_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~214_q ) ) ) ) # ( !\RAM~198_q  & ( !\ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~214_q ) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\RAM~214_q ),
	.datac(!\RAM~230_q ),
	.datad(!\RAM~246_q ),
	.datae(!\RAM~198_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~283 .extended_lut = "off";
defparam \RAM~283 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \RAM~283 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \RAM~150feeder (
// Equation(s):
// \RAM~150feeder_combout  = ( \wd[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~150feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~150feeder .extended_lut = "off";
defparam \RAM~150feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~150feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N5
dffeas \RAM~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~150 .is_wysiwyg = "true";
defparam \RAM~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N11
dffeas \RAM~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~134 .is_wysiwyg = "true";
defparam \RAM~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N44
dffeas \RAM~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~166 .is_wysiwyg = "true";
defparam \RAM~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N20
dffeas \RAM~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~182 .is_wysiwyg = "true";
defparam \RAM~182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \RAM~282 (
// Equation(s):
// \RAM~282_combout  = ( \RAM~166_q  & ( \RAM~182_q  & ( ((!\ra1[0]~input_o  & ((\RAM~134_q ))) # (\ra1[0]~input_o  & (\RAM~150_q ))) # (\ra1[1]~input_o ) ) ) ) # ( !\RAM~166_q  & ( \RAM~182_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~134_q ))) 
// # (\ra1[0]~input_o  & (\RAM~150_q )))) # (\ra1[1]~input_o  & (((\ra1[0]~input_o )))) ) ) ) # ( \RAM~166_q  & ( !\RAM~182_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~134_q ))) # (\ra1[0]~input_o  & (\RAM~150_q )))) # (\ra1[1]~input_o  & 
// (((!\ra1[0]~input_o )))) ) ) ) # ( !\RAM~166_q  & ( !\RAM~182_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~134_q ))) # (\ra1[0]~input_o  & (\RAM~150_q )))) ) ) )

	.dataa(!\RAM~150_q ),
	.datab(!\RAM~134_q ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~166_q ),
	.dataf(!\RAM~182_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~282 .extended_lut = "off";
defparam \RAM~282 .lut_mask = 64'h30503F50305F3F5F;
defparam \RAM~282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N22
dffeas \RAM~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~70 .is_wysiwyg = "true";
defparam \RAM~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \RAM~86feeder (
// Equation(s):
// \RAM~86feeder_combout  = \wd[6]~input_o 

	.dataa(gnd),
	.datab(!\wd[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~86feeder .extended_lut = "off";
defparam \RAM~86feeder .lut_mask = 64'h3333333333333333;
defparam \RAM~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N43
dffeas \RAM~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~86 .is_wysiwyg = "true";
defparam \RAM~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N50
dffeas \RAM~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~118 .is_wysiwyg = "true";
defparam \RAM~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N17
dffeas \RAM~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~102 .is_wysiwyg = "true";
defparam \RAM~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N15
cyclonev_lcell_comb \RAM~281 (
// Equation(s):
// \RAM~281_combout  = ( \RAM~102_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~118_q ) ) ) ) # ( !\RAM~102_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~118_q ) ) ) ) # ( \RAM~102_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~70_q 
// )) # (\ra1[0]~input_o  & ((\RAM~86_q ))) ) ) ) # ( !\RAM~102_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~70_q )) # (\ra1[0]~input_o  & ((\RAM~86_q ))) ) ) )

	.dataa(!\RAM~70_q ),
	.datab(!\RAM~86_q ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\RAM~118_q ),
	.datae(!\RAM~102_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~281 .extended_lut = "off";
defparam \RAM~281 .lut_mask = 64'h53535353000FF0FF;
defparam \RAM~281 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N44
dffeas \RAM~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~54 .is_wysiwyg = "true";
defparam \RAM~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N7
dffeas \RAM~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~6 .is_wysiwyg = "true";
defparam \RAM~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N50
dffeas \RAM~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~38 .is_wysiwyg = "true";
defparam \RAM~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N42
cyclonev_lcell_comb \RAM~22feeder (
// Equation(s):
// \RAM~22feeder_combout  = ( \wd[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~22feeder .extended_lut = "off";
defparam \RAM~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N44
dffeas \RAM~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~22 .is_wysiwyg = "true";
defparam \RAM~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \RAM~280 (
// Equation(s):
// \RAM~280_combout  = ( \RAM~38_q  & ( \RAM~22_q  & ( (!\ra1[1]~input_o  & (((\RAM~6_q ) # (\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~54_q ))) ) ) ) # ( !\RAM~38_q  & ( \RAM~22_q  & ( (!\ra1[1]~input_o  & (((\RAM~6_q ) # 
// (\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (\RAM~54_q  & (\ra1[0]~input_o ))) ) ) ) # ( \RAM~38_q  & ( !\RAM~22_q  & ( (!\ra1[1]~input_o  & (((!\ra1[0]~input_o  & \RAM~6_q )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~54_q ))) ) ) ) # ( 
// !\RAM~38_q  & ( !\RAM~22_q  & ( (!\ra1[1]~input_o  & (((!\ra1[0]~input_o  & \RAM~6_q )))) # (\ra1[1]~input_o  & (\RAM~54_q  & (\ra1[0]~input_o ))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\RAM~54_q ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\RAM~6_q ),
	.datae(!\RAM~38_q ),
	.dataf(!\RAM~22_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~280 .extended_lut = "off";
defparam \RAM~280 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \RAM~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N42
cyclonev_lcell_comb \rd1~36 (
// Equation(s):
// \rd1~36_combout  = ( !\ra1[3]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~280_combout )) # (\ra1[2]~input_o  & ((\RAM~281_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & ((\RAM~282_combout ))) # 
// (\ra1[2]~input_o  & (\RAM~283_combout ))))) ) )

	.dataa(!\RAM~283_combout ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~282_combout ),
	.datad(!\RAM~281_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(!\RAM~280_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~36 .extended_lut = "on";
defparam \rd1~36 .lut_mask = 64'h0303030300331111;
defparam \rd1~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \wd[7]~input (
	.i(wd[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[7]~input_o ));
// synopsys translate_off
defparam \wd[7]~input .bus_hold = "false";
defparam \wd[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y3_N1
dffeas \RAM~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~23 .is_wysiwyg = "true";
defparam \RAM~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N32
dffeas \RAM~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~215 .is_wysiwyg = "true";
defparam \RAM~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \RAM~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~151 .is_wysiwyg = "true";
defparam \RAM~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \RAM~87feeder (
// Equation(s):
// \RAM~87feeder_combout  = ( \wd[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~87feeder .extended_lut = "off";
defparam \RAM~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N32
dffeas \RAM~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~87 .is_wysiwyg = "true";
defparam \RAM~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \RAM~285 (
// Equation(s):
// \RAM~285_combout  = ( \RAM~151_q  & ( \RAM~87_q  & ( (!\ra1[3]~input_o  & (((\RAM~23_q )) # (\ra1[2]~input_o ))) # (\ra1[3]~input_o  & ((!\ra1[2]~input_o ) # ((\RAM~215_q )))) ) ) ) # ( !\RAM~151_q  & ( \RAM~87_q  & ( (!\ra1[3]~input_o  & (((\RAM~23_q )) 
// # (\ra1[2]~input_o ))) # (\ra1[3]~input_o  & (\ra1[2]~input_o  & ((\RAM~215_q )))) ) ) ) # ( \RAM~151_q  & ( !\RAM~87_q  & ( (!\ra1[3]~input_o  & (!\ra1[2]~input_o  & (\RAM~23_q ))) # (\ra1[3]~input_o  & ((!\ra1[2]~input_o ) # ((\RAM~215_q )))) ) ) ) # ( 
// !\RAM~151_q  & ( !\RAM~87_q  & ( (!\ra1[3]~input_o  & (!\ra1[2]~input_o  & (\RAM~23_q ))) # (\ra1[3]~input_o  & (\ra1[2]~input_o  & ((\RAM~215_q )))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\RAM~23_q ),
	.datad(!\RAM~215_q ),
	.datae(!\RAM~151_q ),
	.dataf(!\RAM~87_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~285 .extended_lut = "off";
defparam \RAM~285 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \RAM~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N33
cyclonev_lcell_comb \RAM~103feeder (
// Equation(s):
// \RAM~103feeder_combout  = ( \wd[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~103feeder .extended_lut = "off";
defparam \RAM~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N35
dffeas \RAM~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~103 .is_wysiwyg = "true";
defparam \RAM~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N53
dffeas \RAM~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~39 .is_wysiwyg = "true";
defparam \RAM~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N8
dffeas \RAM~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~167 .is_wysiwyg = "true";
defparam \RAM~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N14
dffeas \RAM~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~231 .is_wysiwyg = "true";
defparam \RAM~231 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N6
cyclonev_lcell_comb \RAM~286 (
// Equation(s):
// \RAM~286_combout  = ( \RAM~167_q  & ( \RAM~231_q  & ( ((!\ra1[2]~input_o  & ((\RAM~39_q ))) # (\ra1[2]~input_o  & (\RAM~103_q ))) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~167_q  & ( \RAM~231_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & ((\RAM~39_q ))) # 
// (\ra1[2]~input_o  & (\RAM~103_q )))) # (\ra1[3]~input_o  & (((\ra1[2]~input_o )))) ) ) ) # ( \RAM~167_q  & ( !\RAM~231_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & ((\RAM~39_q ))) # (\ra1[2]~input_o  & (\RAM~103_q )))) # (\ra1[3]~input_o  & 
// (((!\ra1[2]~input_o )))) ) ) ) # ( !\RAM~167_q  & ( !\RAM~231_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & ((\RAM~39_q ))) # (\ra1[2]~input_o  & (\RAM~103_q )))) ) ) )

	.dataa(!\RAM~103_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~39_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~167_q ),
	.dataf(!\RAM~231_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~286 .extended_lut = "off";
defparam \RAM~286 .lut_mask = 64'h0C443F440C773F77;
defparam \RAM~286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N50
dffeas \RAM~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~247 .is_wysiwyg = "true";
defparam \RAM~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N9
cyclonev_lcell_comb \RAM~119feeder (
// Equation(s):
// \RAM~119feeder_combout  = ( \wd[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~119feeder .extended_lut = "off";
defparam \RAM~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N11
dffeas \RAM~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~119 .is_wysiwyg = "true";
defparam \RAM~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N17
dffeas \RAM~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~55 .is_wysiwyg = "true";
defparam \RAM~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N43
dffeas \RAM~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~183 .is_wysiwyg = "true";
defparam \RAM~183 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \RAM~287 (
// Equation(s):
// \RAM~287_combout  = ( \RAM~183_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & ((\RAM~119_q ))) # (\ra1[3]~input_o  & (\RAM~247_q )) ) ) ) # ( !\RAM~183_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & ((\RAM~119_q ))) # (\ra1[3]~input_o  & (\RAM~247_q 
// )) ) ) ) # ( \RAM~183_q  & ( !\ra1[2]~input_o  & ( (\RAM~55_q ) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~183_q  & ( !\ra1[2]~input_o  & ( (!\ra1[3]~input_o  & \RAM~55_q ) ) ) )

	.dataa(!\RAM~247_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~119_q ),
	.datad(!\RAM~55_q ),
	.datae(!\RAM~183_q ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~287 .extended_lut = "off";
defparam \RAM~287 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \RAM~287 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N35
dffeas \RAM~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~7 .is_wysiwyg = "true";
defparam \RAM~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N44
dffeas \RAM~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~199 .is_wysiwyg = "true";
defparam \RAM~199 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \RAM~71feeder (
// Equation(s):
// \RAM~71feeder_combout  = ( \wd[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~71feeder .extended_lut = "off";
defparam \RAM~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N32
dffeas \RAM~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~71 .is_wysiwyg = "true";
defparam \RAM~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N29
dffeas \RAM~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~135 .is_wysiwyg = "true";
defparam \RAM~135 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N27
cyclonev_lcell_comb \RAM~284 (
// Equation(s):
// \RAM~284_combout  = ( \RAM~135_q  & ( \ra1[3]~input_o  & ( (!\ra1[2]~input_o ) # (\RAM~199_q ) ) ) ) # ( !\RAM~135_q  & ( \ra1[3]~input_o  & ( (\RAM~199_q  & \ra1[2]~input_o ) ) ) ) # ( \RAM~135_q  & ( !\ra1[3]~input_o  & ( (!\ra1[2]~input_o  & (\RAM~7_q 
// )) # (\ra1[2]~input_o  & ((\RAM~71_q ))) ) ) ) # ( !\RAM~135_q  & ( !\ra1[3]~input_o  & ( (!\ra1[2]~input_o  & (\RAM~7_q )) # (\ra1[2]~input_o  & ((\RAM~71_q ))) ) ) )

	.dataa(!\RAM~7_q ),
	.datab(!\RAM~199_q ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\RAM~71_q ),
	.datae(!\RAM~135_q ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~284 .extended_lut = "off";
defparam \RAM~284 .lut_mask = 64'h505F505F0303F3F3;
defparam \RAM~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \rd1~32 (
// Equation(s):
// \rd1~32_combout  = ( !\ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (((\RAM~284_combout )))) # (\ra1[0]~input_o  & (\RAM~285_combout )))) ) ) # ( \ra1[1]~input_o  & ( (\WideOr0~combout  & (((!\ra1[0]~input_o  & (\RAM~286_combout )) # 
// (\ra1[0]~input_o  & ((\RAM~287_combout )))))) ) )

	.dataa(!\WideOr0~combout ),
	.datab(!\RAM~285_combout ),
	.datac(!\RAM~286_combout ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\RAM~287_combout ),
	.datag(!\RAM~284_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~32 .extended_lut = "on";
defparam \rd1~32 .lut_mask = 64'h0511050005110555;
defparam \rd1~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \wd[8]~input (
	.i(wd[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[8]~input_o ));
// synopsys translate_off
defparam \wd[8]~input .bus_hold = "false";
defparam \wd[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \RAM~200feeder (
// Equation(s):
// \RAM~200feeder_combout  = ( \wd[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~200feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~200feeder .extended_lut = "off";
defparam \RAM~200feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~200feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N53
dffeas \RAM~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~200 .is_wysiwyg = "true";
defparam \RAM~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N19
dffeas \RAM~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~248 .is_wysiwyg = "true";
defparam \RAM~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \RAM~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~232 .is_wysiwyg = "true";
defparam \RAM~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N41
dffeas \RAM~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~216 .is_wysiwyg = "true";
defparam \RAM~216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \RAM~291 (
// Equation(s):
// \RAM~291_combout  = ( \RAM~232_q  & ( \RAM~216_q  & ( (!\ra1[1]~input_o  & (((\ra1[0]~input_o )) # (\RAM~200_q ))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # (\RAM~248_q )))) ) ) ) # ( !\RAM~232_q  & ( \RAM~216_q  & ( (!\ra1[1]~input_o  & 
// (((\ra1[0]~input_o )) # (\RAM~200_q ))) # (\ra1[1]~input_o  & (((\RAM~248_q  & \ra1[0]~input_o )))) ) ) ) # ( \RAM~232_q  & ( !\RAM~216_q  & ( (!\ra1[1]~input_o  & (\RAM~200_q  & ((!\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # 
// (\RAM~248_q )))) ) ) ) # ( !\RAM~232_q  & ( !\RAM~216_q  & ( (!\ra1[1]~input_o  & (\RAM~200_q  & ((!\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((\RAM~248_q  & \ra1[0]~input_o )))) ) ) )

	.dataa(!\RAM~200_q ),
	.datab(!\RAM~248_q ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~232_q ),
	.dataf(!\RAM~216_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~291 .extended_lut = "off";
defparam \RAM~291 .lut_mask = 64'h50035F0350F35FF3;
defparam \RAM~291 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N39
cyclonev_lcell_comb \RAM~136feeder (
// Equation(s):
// \RAM~136feeder_combout  = ( \wd[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~136feeder .extended_lut = "off";
defparam \RAM~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N41
dffeas \RAM~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~136 .is_wysiwyg = "true";
defparam \RAM~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N11
dffeas \RAM~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~152 .is_wysiwyg = "true";
defparam \RAM~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N19
dffeas \RAM~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~168 .is_wysiwyg = "true";
defparam \RAM~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \RAM~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~184 .is_wysiwyg = "true";
defparam \RAM~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \RAM~290 (
// Equation(s):
// \RAM~290_combout  = ( \RAM~168_q  & ( \RAM~184_q  & ( ((!\ra1[0]~input_o  & (\RAM~136_q )) # (\ra1[0]~input_o  & ((\RAM~152_q )))) # (\ra1[1]~input_o ) ) ) ) # ( !\RAM~168_q  & ( \RAM~184_q  & ( (!\ra1[0]~input_o  & (\RAM~136_q  & ((!\ra1[1]~input_o )))) 
// # (\ra1[0]~input_o  & (((\ra1[1]~input_o ) # (\RAM~152_q )))) ) ) ) # ( \RAM~168_q  & ( !\RAM~184_q  & ( (!\ra1[0]~input_o  & (((\ra1[1]~input_o )) # (\RAM~136_q ))) # (\ra1[0]~input_o  & (((\RAM~152_q  & !\ra1[1]~input_o )))) ) ) ) # ( !\RAM~168_q  & ( 
// !\RAM~184_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & (\RAM~136_q )) # (\ra1[0]~input_o  & ((\RAM~152_q ))))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\RAM~136_q ),
	.datac(!\RAM~152_q ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\RAM~168_q ),
	.dataf(!\RAM~184_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~290 .extended_lut = "off";
defparam \RAM~290 .lut_mask = 64'h270027AA275527FF;
defparam \RAM~290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N28
dffeas \RAM~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~120 .is_wysiwyg = "true";
defparam \RAM~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N51
cyclonev_lcell_comb \RAM~72feeder (
// Equation(s):
// \RAM~72feeder_combout  = ( \wd[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~72feeder .extended_lut = "off";
defparam \RAM~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N52
dffeas \RAM~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~72 .is_wysiwyg = "true";
defparam \RAM~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N19
dffeas \RAM~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~104 .is_wysiwyg = "true";
defparam \RAM~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N33
cyclonev_lcell_comb \RAM~88feeder (
// Equation(s):
// \RAM~88feeder_combout  = ( \wd[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~88feeder .extended_lut = "off";
defparam \RAM~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N35
dffeas \RAM~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~88 .is_wysiwyg = "true";
defparam \RAM~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N18
cyclonev_lcell_comb \RAM~289 (
// Equation(s):
// \RAM~289_combout  = ( \RAM~104_q  & ( \RAM~88_q  & ( (!\ra1[0]~input_o  & (((\ra1[1]~input_o ) # (\RAM~72_q )))) # (\ra1[0]~input_o  & (((!\ra1[1]~input_o )) # (\RAM~120_q ))) ) ) ) # ( !\RAM~104_q  & ( \RAM~88_q  & ( (!\ra1[0]~input_o  & (((\RAM~72_q  & 
// !\ra1[1]~input_o )))) # (\ra1[0]~input_o  & (((!\ra1[1]~input_o )) # (\RAM~120_q ))) ) ) ) # ( \RAM~104_q  & ( !\RAM~88_q  & ( (!\ra1[0]~input_o  & (((\ra1[1]~input_o ) # (\RAM~72_q )))) # (\ra1[0]~input_o  & (\RAM~120_q  & ((\ra1[1]~input_o )))) ) ) ) # 
// ( !\RAM~104_q  & ( !\RAM~88_q  & ( (!\ra1[0]~input_o  & (((\RAM~72_q  & !\ra1[1]~input_o )))) # (\ra1[0]~input_o  & (\RAM~120_q  & ((\ra1[1]~input_o )))) ) ) )

	.dataa(!\RAM~120_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~72_q ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\RAM~104_q ),
	.dataf(!\RAM~88_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~289 .extended_lut = "off";
defparam \RAM~289 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \RAM~289 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \RAM~8feeder (
// Equation(s):
// \RAM~8feeder_combout  = ( \wd[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~8feeder .extended_lut = "off";
defparam \RAM~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N2
dffeas \RAM~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~8 .is_wysiwyg = "true";
defparam \RAM~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N19
dffeas \RAM~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~24 .is_wysiwyg = "true";
defparam \RAM~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N37
dffeas \RAM~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~56 .is_wysiwyg = "true";
defparam \RAM~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \RAM~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~40 .is_wysiwyg = "true";
defparam \RAM~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \RAM~288 (
// Equation(s):
// \RAM~288_combout  = ( \RAM~40_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~56_q ) ) ) ) # ( !\RAM~40_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~56_q ) ) ) ) # ( \RAM~40_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~8_q )) # 
// (\ra1[0]~input_o  & ((\RAM~24_q ))) ) ) ) # ( !\RAM~40_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~8_q )) # (\ra1[0]~input_o  & ((\RAM~24_q ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\RAM~8_q ),
	.datac(!\RAM~24_q ),
	.datad(!\RAM~56_q ),
	.datae(!\RAM~40_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~288 .extended_lut = "off";
defparam \RAM~288 .lut_mask = 64'h272727270055AAFF;
defparam \RAM~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \rd1~28 (
// Equation(s):
// \rd1~28_combout  = ( !\ra1[3]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~288_combout )) # (\ra1[2]~input_o  & ((\RAM~289_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & ((\RAM~290_combout ))) # 
// (\ra1[2]~input_o  & (\RAM~291_combout ))))) ) )

	.dataa(!\RAM~291_combout ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~290_combout ),
	.datad(!\RAM~289_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(!\RAM~288_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~28 .extended_lut = "on";
defparam \rd1~28 .lut_mask = 64'h0303030300331111;
defparam \rd1~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \wd[9]~input (
	.i(wd[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[9]~input_o ));
// synopsys translate_off
defparam \wd[9]~input .bus_hold = "false";
defparam \wd[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y2_N47
dffeas \RAM~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~105 .is_wysiwyg = "true";
defparam \RAM~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N13
dffeas \RAM~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~233 .is_wysiwyg = "true";
defparam \RAM~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N49
dffeas \RAM~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~169 .is_wysiwyg = "true";
defparam \RAM~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N9
cyclonev_lcell_comb \RAM~41feeder (
// Equation(s):
// \RAM~41feeder_combout  = ( \wd[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~41feeder .extended_lut = "off";
defparam \RAM~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N11
dffeas \RAM~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~41 .is_wysiwyg = "true";
defparam \RAM~41 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \RAM~294 (
// Equation(s):
// \RAM~294_combout  = ( \RAM~169_q  & ( \RAM~41_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & (\RAM~105_q )) # (\ra1[3]~input_o  & ((\RAM~233_q )))) ) ) ) # ( !\RAM~169_q  & ( \RAM~41_q  & ( (!\ra1[2]~input_o  & (((!\ra1[3]~input_o )))) # 
// (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~105_q )) # (\ra1[3]~input_o  & ((\RAM~233_q ))))) ) ) ) # ( \RAM~169_q  & ( !\RAM~41_q  & ( (!\ra1[2]~input_o  & (((\ra1[3]~input_o )))) # (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~105_q )) # 
// (\ra1[3]~input_o  & ((\RAM~233_q ))))) ) ) ) # ( !\RAM~169_q  & ( !\RAM~41_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~105_q )) # (\ra1[3]~input_o  & ((\RAM~233_q ))))) ) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\RAM~105_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\RAM~233_q ),
	.datae(!\RAM~169_q ),
	.dataf(!\RAM~41_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~294 .extended_lut = "off";
defparam \RAM~294 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \RAM~294 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N38
dffeas \RAM~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~217 .is_wysiwyg = "true";
defparam \RAM~217 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \RAM~89feeder (
// Equation(s):
// \RAM~89feeder_combout  = ( \wd[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~89feeder .extended_lut = "off";
defparam \RAM~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N8
dffeas \RAM~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~89 .is_wysiwyg = "true";
defparam \RAM~89 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N9
cyclonev_lcell_comb \RAM~25feeder (
// Equation(s):
// \RAM~25feeder_combout  = ( \wd[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~25feeder .extended_lut = "off";
defparam \RAM~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N10
dffeas \RAM~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~25 .is_wysiwyg = "true";
defparam \RAM~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N32
dffeas \RAM~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~153 .is_wysiwyg = "true";
defparam \RAM~153 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N30
cyclonev_lcell_comb \RAM~293 (
// Equation(s):
// \RAM~293_combout  = ( \RAM~153_q  & ( \ra1[3]~input_o  & ( (!\ra1[2]~input_o ) # (\RAM~217_q ) ) ) ) # ( !\RAM~153_q  & ( \ra1[3]~input_o  & ( (\RAM~217_q  & \ra1[2]~input_o ) ) ) ) # ( \RAM~153_q  & ( !\ra1[3]~input_o  & ( (!\ra1[2]~input_o  & 
// ((\RAM~25_q ))) # (\ra1[2]~input_o  & (\RAM~89_q )) ) ) ) # ( !\RAM~153_q  & ( !\ra1[3]~input_o  & ( (!\ra1[2]~input_o  & ((\RAM~25_q ))) # (\ra1[2]~input_o  & (\RAM~89_q )) ) ) )

	.dataa(!\RAM~217_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\RAM~89_q ),
	.datad(!\RAM~25_q ),
	.datae(!\RAM~153_q ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~293 .extended_lut = "off";
defparam \RAM~293 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \RAM~293 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N23
dffeas \RAM~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~121 .is_wysiwyg = "true";
defparam \RAM~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N55
dffeas \RAM~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~249 .is_wysiwyg = "true";
defparam \RAM~249 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N54
cyclonev_lcell_comb \RAM~57feeder (
// Equation(s):
// \RAM~57feeder_combout  = ( \wd[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~57feeder .extended_lut = "off";
defparam \RAM~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N55
dffeas \RAM~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~57 .is_wysiwyg = "true";
defparam \RAM~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N25
dffeas \RAM~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~185 .is_wysiwyg = "true";
defparam \RAM~185 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \RAM~295 (
// Equation(s):
// \RAM~295_combout  = ( \RAM~185_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & (\RAM~121_q )) # (\ra1[3]~input_o  & ((\RAM~249_q ))) ) ) ) # ( !\RAM~185_q  & ( \ra1[2]~input_o  & ( (!\ra1[3]~input_o  & (\RAM~121_q )) # (\ra1[3]~input_o  & ((\RAM~249_q 
// ))) ) ) ) # ( \RAM~185_q  & ( !\ra1[2]~input_o  & ( (\RAM~57_q ) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~185_q  & ( !\ra1[2]~input_o  & ( (!\ra1[3]~input_o  & \RAM~57_q ) ) ) )

	.dataa(!\RAM~121_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~249_q ),
	.datad(!\RAM~57_q ),
	.datae(!\RAM~185_q ),
	.dataf(!\ra1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~295 .extended_lut = "off";
defparam \RAM~295 .lut_mask = 64'h00CC33FF47474747;
defparam \RAM~295 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N21
cyclonev_lcell_comb \RAM~73feeder (
// Equation(s):
// \RAM~73feeder_combout  = ( \wd[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~73feeder .extended_lut = "off";
defparam \RAM~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N23
dffeas \RAM~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~73 .is_wysiwyg = "true";
defparam \RAM~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N25
dffeas \RAM~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~201 .is_wysiwyg = "true";
defparam \RAM~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N55
dffeas \RAM~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~137 .is_wysiwyg = "true";
defparam \RAM~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \RAM~9feeder (
// Equation(s):
// \RAM~9feeder_combout  = \wd[9]~input_o 

	.dataa(gnd),
	.datab(!\wd[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~9feeder .extended_lut = "off";
defparam \RAM~9feeder .lut_mask = 64'h3333333333333333;
defparam \RAM~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N8
dffeas \RAM~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~9 .is_wysiwyg = "true";
defparam \RAM~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \RAM~292 (
// Equation(s):
// \RAM~292_combout  = ( \RAM~137_q  & ( \RAM~9_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & (\RAM~73_q )) # (\ra1[3]~input_o  & ((\RAM~201_q )))) ) ) ) # ( !\RAM~137_q  & ( \RAM~9_q  & ( (!\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~73_q ))) # 
// (\ra1[3]~input_o  & (((\ra1[2]~input_o  & \RAM~201_q )))) ) ) ) # ( \RAM~137_q  & ( !\RAM~9_q  & ( (!\ra1[3]~input_o  & (\RAM~73_q  & (\ra1[2]~input_o ))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~201_q )))) ) ) ) # ( !\RAM~137_q  & ( !\RAM~9_q  
// & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~73_q )) # (\ra1[3]~input_o  & ((\RAM~201_q ))))) ) ) )

	.dataa(!\RAM~73_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\RAM~201_q ),
	.datae(!\RAM~137_q ),
	.dataf(!\RAM~9_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~292 .extended_lut = "off";
defparam \RAM~292 .lut_mask = 64'h04073437C4C7F4F7;
defparam \RAM~292 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \rd1~24 (
// Equation(s):
// \rd1~24_combout  = ( !\ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~292_combout )) # (\ra1[0]~input_o  & (((\RAM~293_combout )))))) ) ) # ( \ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~294_combout )) # 
// (\ra1[0]~input_o  & (((\RAM~295_combout )))))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~294_combout ),
	.datad(!\RAM~293_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\RAM~295_combout ),
	.datag(!\RAM~292_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~24 .extended_lut = "on";
defparam \rd1~24 .lut_mask = 64'h0213020202131313;
defparam \rd1~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \wd[10]~input (
	.i(wd[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[10]~input_o ));
// synopsys translate_off
defparam \wd[10]~input .bus_hold = "false";
defparam \wd[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \RAM~202feeder (
// Equation(s):
// \RAM~202feeder_combout  = ( \wd[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~202feeder .extended_lut = "off";
defparam \RAM~202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N32
dffeas \RAM~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~202 .is_wysiwyg = "true";
defparam \RAM~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \RAM~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~218 .is_wysiwyg = "true";
defparam \RAM~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \RAM~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~250 .is_wysiwyg = "true";
defparam \RAM~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \RAM~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~234 .is_wysiwyg = "true";
defparam \RAM~234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \RAM~299 (
// Equation(s):
// \RAM~299_combout  = ( \RAM~234_q  & ( \ra1[0]~input_o  & ( (!\ra1[1]~input_o  & (\RAM~218_q )) # (\ra1[1]~input_o  & ((\RAM~250_q ))) ) ) ) # ( !\RAM~234_q  & ( \ra1[0]~input_o  & ( (!\ra1[1]~input_o  & (\RAM~218_q )) # (\ra1[1]~input_o  & ((\RAM~250_q 
// ))) ) ) ) # ( \RAM~234_q  & ( !\ra1[0]~input_o  & ( (\RAM~202_q ) # (\ra1[1]~input_o ) ) ) ) # ( !\RAM~234_q  & ( !\ra1[0]~input_o  & ( (!\ra1[1]~input_o  & \RAM~202_q ) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\RAM~202_q ),
	.datac(!\RAM~218_q ),
	.datad(!\RAM~250_q ),
	.datae(!\RAM~234_q ),
	.dataf(!\ra1[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~299 .extended_lut = "off";
defparam \RAM~299 .lut_mask = 64'h222277770A5F0A5F;
defparam \RAM~299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \RAM~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~186 .is_wysiwyg = "true";
defparam \RAM~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N41
dffeas \RAM~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~154 .is_wysiwyg = "true";
defparam \RAM~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N2
dffeas \RAM~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~170 .is_wysiwyg = "true";
defparam \RAM~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N26
dffeas \RAM~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~138 .is_wysiwyg = "true";
defparam \RAM~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \RAM~298 (
// Equation(s):
// \RAM~298_combout  = ( \RAM~170_q  & ( \RAM~138_q  & ( (!\ra1[0]~input_o ) # ((!\ra1[1]~input_o  & ((\RAM~154_q ))) # (\ra1[1]~input_o  & (\RAM~186_q ))) ) ) ) # ( !\RAM~170_q  & ( \RAM~138_q  & ( (!\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # (\RAM~154_q 
// )))) # (\ra1[1]~input_o  & (\RAM~186_q  & ((\ra1[0]~input_o )))) ) ) ) # ( \RAM~170_q  & ( !\RAM~138_q  & ( (!\ra1[1]~input_o  & (((\RAM~154_q  & \ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~186_q ))) ) ) ) # ( !\RAM~170_q  & 
// ( !\RAM~138_q  & ( (\ra1[0]~input_o  & ((!\ra1[1]~input_o  & ((\RAM~154_q ))) # (\ra1[1]~input_o  & (\RAM~186_q )))) ) ) )

	.dataa(!\RAM~186_q ),
	.datab(!\RAM~154_q ),
	.datac(!\ra1[1]~input_o ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~170_q ),
	.dataf(!\RAM~138_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~298 .extended_lut = "off";
defparam \RAM~298 .lut_mask = 64'h00350F35F035FF35;
defparam \RAM~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N11
dffeas \RAM~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~90 .is_wysiwyg = "true";
defparam \RAM~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N4
dffeas \RAM~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~74 .is_wysiwyg = "true";
defparam \RAM~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N25
dffeas \RAM~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~106 .is_wysiwyg = "true";
defparam \RAM~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N13
dffeas \RAM~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~122 .is_wysiwyg = "true";
defparam \RAM~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \RAM~297 (
// Equation(s):
// \RAM~297_combout  = ( \RAM~106_q  & ( \RAM~122_q  & ( ((!\ra1[0]~input_o  & ((\RAM~74_q ))) # (\ra1[0]~input_o  & (\RAM~90_q ))) # (\ra1[1]~input_o ) ) ) ) # ( !\RAM~106_q  & ( \RAM~122_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~74_q ))) # 
// (\ra1[0]~input_o  & (\RAM~90_q )))) # (\ra1[1]~input_o  & (\ra1[0]~input_o )) ) ) ) # ( \RAM~106_q  & ( !\RAM~122_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~74_q ))) # (\ra1[0]~input_o  & (\RAM~90_q )))) # (\ra1[1]~input_o  & 
// (!\ra1[0]~input_o )) ) ) ) # ( !\RAM~106_q  & ( !\RAM~122_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~74_q ))) # (\ra1[0]~input_o  & (\RAM~90_q )))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~90_q ),
	.datad(!\RAM~74_q ),
	.datae(!\RAM~106_q ),
	.dataf(!\RAM~122_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~297 .extended_lut = "off";
defparam \RAM~297 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N25
dffeas \RAM~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~10 .is_wysiwyg = "true";
defparam \RAM~10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N0
cyclonev_lcell_comb \RAM~26feeder (
// Equation(s):
// \RAM~26feeder_combout  = ( \wd[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~26feeder .extended_lut = "off";
defparam \RAM~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y2_N1
dffeas \RAM~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~26 .is_wysiwyg = "true";
defparam \RAM~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N1
dffeas \RAM~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~58 .is_wysiwyg = "true";
defparam \RAM~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N55
dffeas \RAM~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~42 .is_wysiwyg = "true";
defparam \RAM~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \RAM~296 (
// Equation(s):
// \RAM~296_combout  = ( \RAM~42_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~58_q ) ) ) ) # ( !\RAM~42_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~58_q ) ) ) ) # ( \RAM~42_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~10_q )) # 
// (\ra1[0]~input_o  & ((\RAM~26_q ))) ) ) ) # ( !\RAM~42_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~10_q )) # (\ra1[0]~input_o  & ((\RAM~26_q ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\RAM~10_q ),
	.datac(!\RAM~26_q ),
	.datad(!\RAM~58_q ),
	.datae(!\RAM~42_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~296 .extended_lut = "off";
defparam \RAM~296 .lut_mask = 64'h272727270055AAFF;
defparam \RAM~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N6
cyclonev_lcell_comb \rd1~20 (
// Equation(s):
// \rd1~20_combout  = ( !\ra1[3]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~296_combout )) # (\ra1[2]~input_o  & ((\RAM~297_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & ((\RAM~298_combout ))) # 
// (\ra1[2]~input_o  & (\RAM~299_combout ))))) ) )

	.dataa(!\RAM~299_combout ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~298_combout ),
	.datad(!\RAM~297_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(!\RAM~296_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~20 .extended_lut = "on";
defparam \rd1~20 .lut_mask = 64'h0303030300331111;
defparam \rd1~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \wd[11]~input (
	.i(wd[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[11]~input_o ));
// synopsys translate_off
defparam \wd[11]~input .bus_hold = "false";
defparam \wd[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y2_N23
dffeas \RAM~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~43 .is_wysiwyg = "true";
defparam \RAM~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N29
dffeas \RAM~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~107 .is_wysiwyg = "true";
defparam \RAM~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \RAM~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~171 .is_wysiwyg = "true";
defparam \RAM~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N50
dffeas \RAM~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~235 .is_wysiwyg = "true";
defparam \RAM~235 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \RAM~302 (
// Equation(s):
// \RAM~302_combout  = ( \RAM~171_q  & ( \RAM~235_q  & ( ((!\ra1[2]~input_o  & (\RAM~43_q )) # (\ra1[2]~input_o  & ((\RAM~107_q )))) # (\ra1[3]~input_o ) ) ) ) # ( !\RAM~171_q  & ( \RAM~235_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & (\RAM~43_q )) # 
// (\ra1[2]~input_o  & ((\RAM~107_q ))))) # (\ra1[3]~input_o  & (((\ra1[2]~input_o )))) ) ) ) # ( \RAM~171_q  & ( !\RAM~235_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & (\RAM~43_q )) # (\ra1[2]~input_o  & ((\RAM~107_q ))))) # (\ra1[3]~input_o  & 
// (((!\ra1[2]~input_o )))) ) ) ) # ( !\RAM~171_q  & ( !\RAM~235_q  & ( (!\ra1[3]~input_o  & ((!\ra1[2]~input_o  & (\RAM~43_q )) # (\ra1[2]~input_o  & ((\RAM~107_q ))))) ) ) )

	.dataa(!\ra1[3]~input_o ),
	.datab(!\RAM~43_q ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\RAM~107_q ),
	.datae(!\RAM~171_q ),
	.dataf(!\RAM~235_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~302 .extended_lut = "off";
defparam \RAM~302 .lut_mask = 64'h202A707A252F757F;
defparam \RAM~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N0
cyclonev_lcell_comb \RAM~27feeder (
// Equation(s):
// \RAM~27feeder_combout  = ( \wd[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~27feeder .extended_lut = "off";
defparam \RAM~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N2
dffeas \RAM~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~27 .is_wysiwyg = "true";
defparam \RAM~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N37
dffeas \RAM~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~219 .is_wysiwyg = "true";
defparam \RAM~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N44
dffeas \RAM~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~155 .is_wysiwyg = "true";
defparam \RAM~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N20
dffeas \RAM~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~91 .is_wysiwyg = "true";
defparam \RAM~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \RAM~301 (
// Equation(s):
// \RAM~301_combout  = ( \RAM~155_q  & ( \RAM~91_q  & ( (!\ra1[2]~input_o  & (((\ra1[3]~input_o )) # (\RAM~27_q ))) # (\ra1[2]~input_o  & (((!\ra1[3]~input_o ) # (\RAM~219_q )))) ) ) ) # ( !\RAM~155_q  & ( \RAM~91_q  & ( (!\ra1[2]~input_o  & (\RAM~27_q  & 
// (!\ra1[3]~input_o ))) # (\ra1[2]~input_o  & (((!\ra1[3]~input_o ) # (\RAM~219_q )))) ) ) ) # ( \RAM~155_q  & ( !\RAM~91_q  & ( (!\ra1[2]~input_o  & (((\ra1[3]~input_o )) # (\RAM~27_q ))) # (\ra1[2]~input_o  & (((\ra1[3]~input_o  & \RAM~219_q )))) ) ) ) # 
// ( !\RAM~155_q  & ( !\RAM~91_q  & ( (!\ra1[2]~input_o  & (\RAM~27_q  & (!\ra1[3]~input_o ))) # (\ra1[2]~input_o  & (((\ra1[3]~input_o  & \RAM~219_q )))) ) ) )

	.dataa(!\RAM~27_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\RAM~219_q ),
	.datae(!\RAM~155_q ),
	.dataf(!\RAM~91_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~301 .extended_lut = "off";
defparam \RAM~301 .lut_mask = 64'h40434C4F70737C7F;
defparam \RAM~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N26
dffeas \RAM~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~123 .is_wysiwyg = "true";
defparam \RAM~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N1
dffeas \RAM~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~251 .is_wysiwyg = "true";
defparam \RAM~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N25
dffeas \RAM~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~187 .is_wysiwyg = "true";
defparam \RAM~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N13
dffeas \RAM~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~59 .is_wysiwyg = "true";
defparam \RAM~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \RAM~303 (
// Equation(s):
// \RAM~303_combout  = ( \RAM~187_q  & ( \RAM~59_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & (\RAM~123_q )) # (\ra1[3]~input_o  & ((\RAM~251_q )))) ) ) ) # ( !\RAM~187_q  & ( \RAM~59_q  & ( (!\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~123_q ))) 
// # (\ra1[3]~input_o  & (((\ra1[2]~input_o  & \RAM~251_q )))) ) ) ) # ( \RAM~187_q  & ( !\RAM~59_q  & ( (!\ra1[3]~input_o  & (\RAM~123_q  & (\ra1[2]~input_o ))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~251_q )))) ) ) ) # ( !\RAM~187_q  & ( 
// !\RAM~59_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~123_q )) # (\ra1[3]~input_o  & ((\RAM~251_q ))))) ) ) )

	.dataa(!\RAM~123_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\RAM~251_q ),
	.datae(!\RAM~187_q ),
	.dataf(!\RAM~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~303 .extended_lut = "off";
defparam \RAM~303 .lut_mask = 64'h04073437C4C7F4F7;
defparam \RAM~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \RAM~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~75 .is_wysiwyg = "true";
defparam \RAM~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N32
dffeas \RAM~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~203 .is_wysiwyg = "true";
defparam \RAM~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N26
dffeas \RAM~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~139 .is_wysiwyg = "true";
defparam \RAM~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N49
dffeas \RAM~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~11 .is_wysiwyg = "true";
defparam \RAM~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \RAM~300 (
// Equation(s):
// \RAM~300_combout  = ( \RAM~139_q  & ( \RAM~11_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & (\RAM~75_q )) # (\ra1[3]~input_o  & ((\RAM~203_q )))) ) ) ) # ( !\RAM~139_q  & ( \RAM~11_q  & ( (!\ra1[2]~input_o  & (((!\ra1[3]~input_o )))) # 
// (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~75_q )) # (\ra1[3]~input_o  & ((\RAM~203_q ))))) ) ) ) # ( \RAM~139_q  & ( !\RAM~11_q  & ( (!\ra1[2]~input_o  & (((\ra1[3]~input_o )))) # (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~75_q )) # 
// (\ra1[3]~input_o  & ((\RAM~203_q ))))) ) ) ) # ( !\RAM~139_q  & ( !\RAM~11_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~75_q )) # (\ra1[3]~input_o  & ((\RAM~203_q ))))) ) ) )

	.dataa(!\RAM~75_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\RAM~203_q ),
	.datae(!\RAM~139_q ),
	.dataf(!\RAM~11_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~300 .extended_lut = "off";
defparam \RAM~300 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \RAM~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \rd1~16 (
// Equation(s):
// \rd1~16_combout  = ( !\ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~300_combout )) # (\ra1[0]~input_o  & (((\RAM~301_combout )))))) ) ) # ( \ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~302_combout )) # 
// (\ra1[0]~input_o  & (((\RAM~303_combout )))))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~302_combout ),
	.datad(!\RAM~301_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\RAM~303_combout ),
	.datag(!\RAM~300_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~16 .extended_lut = "on";
defparam \rd1~16 .lut_mask = 64'h0213020202131313;
defparam \rd1~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \wd[12]~input (
	.i(wd[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[12]~input_o ));
// synopsys translate_off
defparam \wd[12]~input .bus_hold = "false";
defparam \wd[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y3_N35
dffeas \RAM~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~156 .is_wysiwyg = "true";
defparam \RAM~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N0
cyclonev_lcell_comb \RAM~140feeder (
// Equation(s):
// \RAM~140feeder_combout  = ( \wd[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~140feeder .extended_lut = "off";
defparam \RAM~140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~140feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y3_N1
dffeas \RAM~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~140 .is_wysiwyg = "true";
defparam \RAM~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N44
dffeas \RAM~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~188 .is_wysiwyg = "true";
defparam \RAM~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N37
dffeas \RAM~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~172 .is_wysiwyg = "true";
defparam \RAM~172 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \RAM~306 (
// Equation(s):
// \RAM~306_combout  = ( \RAM~172_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~188_q ) ) ) ) # ( !\RAM~172_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~188_q ) ) ) ) # ( \RAM~172_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & 
// ((\RAM~140_q ))) # (\ra1[0]~input_o  & (\RAM~156_q )) ) ) ) # ( !\RAM~172_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & ((\RAM~140_q ))) # (\ra1[0]~input_o  & (\RAM~156_q )) ) ) )

	.dataa(!\RAM~156_q ),
	.datab(!\RAM~140_q ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\RAM~188_q ),
	.datae(!\RAM~172_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~306 .extended_lut = "off";
defparam \RAM~306 .lut_mask = 64'h35353535000FF0FF;
defparam \RAM~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N44
dffeas \RAM~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~92 .is_wysiwyg = "true";
defparam \RAM~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N55
dffeas \RAM~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~124 .is_wysiwyg = "true";
defparam \RAM~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N31
dffeas \RAM~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~108 .is_wysiwyg = "true";
defparam \RAM~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \RAM~76feeder (
// Equation(s):
// \RAM~76feeder_combout  = ( \wd[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~76feeder .extended_lut = "off";
defparam \RAM~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N2
dffeas \RAM~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~76 .is_wysiwyg = "true";
defparam \RAM~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \RAM~305 (
// Equation(s):
// \RAM~305_combout  = ( \RAM~108_q  & ( \RAM~76_q  & ( (!\ra1[0]~input_o ) # ((!\ra1[1]~input_o  & (\RAM~92_q )) # (\ra1[1]~input_o  & ((\RAM~124_q )))) ) ) ) # ( !\RAM~108_q  & ( \RAM~76_q  & ( (!\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~92_q ))) # 
// (\ra1[1]~input_o  & (((\ra1[0]~input_o  & \RAM~124_q )))) ) ) ) # ( \RAM~108_q  & ( !\RAM~76_q  & ( (!\ra1[1]~input_o  & (\RAM~92_q  & (\ra1[0]~input_o ))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o ) # (\RAM~124_q )))) ) ) ) # ( !\RAM~108_q  & ( 
// !\RAM~76_q  & ( (\ra1[0]~input_o  & ((!\ra1[1]~input_o  & (\RAM~92_q )) # (\ra1[1]~input_o  & ((\RAM~124_q ))))) ) ) )

	.dataa(!\RAM~92_q ),
	.datab(!\ra1[1]~input_o ),
	.datac(!\ra1[0]~input_o ),
	.datad(!\RAM~124_q ),
	.datae(!\RAM~108_q ),
	.dataf(!\RAM~76_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~305 .extended_lut = "off";
defparam \RAM~305 .lut_mask = 64'h04073437C4C7F4F7;
defparam \RAM~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N49
dffeas \RAM~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~252 .is_wysiwyg = "true";
defparam \RAM~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N45
cyclonev_lcell_comb \RAM~204feeder (
// Equation(s):
// \RAM~204feeder_combout  = ( \wd[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~204feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~204feeder .extended_lut = "off";
defparam \RAM~204feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~204feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N47
dffeas \RAM~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~204 .is_wysiwyg = "true";
defparam \RAM~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \RAM~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~236 .is_wysiwyg = "true";
defparam \RAM~236 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N48
cyclonev_lcell_comb \RAM~220feeder (
// Equation(s):
// \RAM~220feeder_combout  = ( \wd[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~220feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~220feeder .extended_lut = "off";
defparam \RAM~220feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~220feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N49
dffeas \RAM~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~220 .is_wysiwyg = "true";
defparam \RAM~220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \RAM~307 (
// Equation(s):
// \RAM~307_combout  = ( \RAM~236_q  & ( \RAM~220_q  & ( (!\ra1[1]~input_o  & (((\ra1[0]~input_o ) # (\RAM~204_q )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # (\RAM~252_q ))) ) ) ) # ( !\RAM~236_q  & ( \RAM~220_q  & ( (!\ra1[1]~input_o  & 
// (((\ra1[0]~input_o ) # (\RAM~204_q )))) # (\ra1[1]~input_o  & (\RAM~252_q  & ((\ra1[0]~input_o )))) ) ) ) # ( \RAM~236_q  & ( !\RAM~220_q  & ( (!\ra1[1]~input_o  & (((\RAM~204_q  & !\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (((!\ra1[0]~input_o )) # 
// (\RAM~252_q ))) ) ) ) # ( !\RAM~236_q  & ( !\RAM~220_q  & ( (!\ra1[1]~input_o  & (((\RAM~204_q  & !\ra1[0]~input_o )))) # (\ra1[1]~input_o  & (\RAM~252_q  & ((\ra1[0]~input_o )))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\RAM~252_q ),
	.datac(!\RAM~204_q ),
	.datad(!\ra1[0]~input_o ),
	.datae(!\RAM~236_q ),
	.dataf(!\RAM~220_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~307 .extended_lut = "off";
defparam \RAM~307 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \RAM~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N33
cyclonev_lcell_comb \RAM~12feeder (
// Equation(s):
// \RAM~12feeder_combout  = ( \wd[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~12feeder .extended_lut = "off";
defparam \RAM~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N35
dffeas \RAM~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~12 .is_wysiwyg = "true";
defparam \RAM~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N45
cyclonev_lcell_comb \RAM~28feeder (
// Equation(s):
// \RAM~28feeder_combout  = ( \wd[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~28feeder .extended_lut = "off";
defparam \RAM~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N47
dffeas \RAM~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~28 .is_wysiwyg = "true";
defparam \RAM~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N1
dffeas \RAM~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~44 .is_wysiwyg = "true";
defparam \RAM~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N40
dffeas \RAM~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~60 .is_wysiwyg = "true";
defparam \RAM~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \RAM~304 (
// Equation(s):
// \RAM~304_combout  = ( \RAM~44_q  & ( \RAM~60_q  & ( ((!\ra1[0]~input_o  & (\RAM~12_q )) # (\ra1[0]~input_o  & ((\RAM~28_q )))) # (\ra1[1]~input_o ) ) ) ) # ( !\RAM~44_q  & ( \RAM~60_q  & ( (!\ra1[0]~input_o  & (\RAM~12_q  & ((!\ra1[1]~input_o )))) # 
// (\ra1[0]~input_o  & (((\ra1[1]~input_o ) # (\RAM~28_q )))) ) ) ) # ( \RAM~44_q  & ( !\RAM~60_q  & ( (!\ra1[0]~input_o  & (((\ra1[1]~input_o )) # (\RAM~12_q ))) # (\ra1[0]~input_o  & (((\RAM~28_q  & !\ra1[1]~input_o )))) ) ) ) # ( !\RAM~44_q  & ( 
// !\RAM~60_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & (\RAM~12_q )) # (\ra1[0]~input_o  & ((\RAM~28_q ))))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\RAM~12_q ),
	.datac(!\RAM~28_q ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\RAM~44_q ),
	.dataf(!\RAM~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~304 .extended_lut = "off";
defparam \RAM~304 .lut_mask = 64'h270027AA275527FF;
defparam \RAM~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \rd1~12 (
// Equation(s):
// \rd1~12_combout  = ( !\ra1[3]~input_o  & ( (\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~304_combout )) # (\ra1[2]~input_o  & (((\RAM~305_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~306_combout )) # 
// (\ra1[2]~input_o  & (((\RAM~307_combout )))))) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~306_combout ),
	.datad(!\RAM~305_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\RAM~307_combout ),
	.datag(!\RAM~304_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~12 .extended_lut = "on";
defparam \rd1~12 .lut_mask = 64'h0213020202131313;
defparam \rd1~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \wd[13]~input (
	.i(wd[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[13]~input_o ));
// synopsys translate_off
defparam \wd[13]~input .bus_hold = "false";
defparam \wd[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y4_N29
dffeas \RAM~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~125 .is_wysiwyg = "true";
defparam \RAM~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N17
dffeas \RAM~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~253 .is_wysiwyg = "true";
defparam \RAM~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N38
dffeas \RAM~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~189 .is_wysiwyg = "true";
defparam \RAM~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \RAM~61feeder (
// Equation(s):
// \RAM~61feeder_combout  = ( \wd[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~61feeder .extended_lut = "off";
defparam \RAM~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N16
dffeas \RAM~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~61 .is_wysiwyg = "true";
defparam \RAM~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \RAM~311 (
// Equation(s):
// \RAM~311_combout  = ( \RAM~189_q  & ( \RAM~61_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & (\RAM~125_q )) # (\ra1[3]~input_o  & ((\RAM~253_q )))) ) ) ) # ( !\RAM~189_q  & ( \RAM~61_q  & ( (!\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~125_q ))) 
// # (\ra1[3]~input_o  & (((\RAM~253_q  & \ra1[2]~input_o )))) ) ) ) # ( \RAM~189_q  & ( !\RAM~61_q  & ( (!\ra1[3]~input_o  & (\RAM~125_q  & ((\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~253_q )))) ) ) ) # ( !\RAM~189_q  & ( 
// !\RAM~61_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~125_q )) # (\ra1[3]~input_o  & ((\RAM~253_q ))))) ) ) )

	.dataa(!\RAM~125_q ),
	.datab(!\RAM~253_q ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~189_q ),
	.dataf(!\RAM~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~311 .extended_lut = "off";
defparam \RAM~311 .lut_mask = 64'h00530F53F053FF53;
defparam \RAM~311 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \RAM~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~237 .is_wysiwyg = "true";
defparam \RAM~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N5
dffeas \RAM~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~45 .is_wysiwyg = "true";
defparam \RAM~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N2
dffeas \RAM~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~173 .is_wysiwyg = "true";
defparam \RAM~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N8
dffeas \RAM~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~109 .is_wysiwyg = "true";
defparam \RAM~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \RAM~310 (
// Equation(s):
// \RAM~310_combout  = ( \RAM~173_q  & ( \RAM~109_q  & ( (!\ra1[3]~input_o  & (((\ra1[2]~input_o ) # (\RAM~45_q )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~237_q ))) ) ) ) # ( !\RAM~173_q  & ( \RAM~109_q  & ( (!\ra1[3]~input_o  & 
// (((\ra1[2]~input_o ) # (\RAM~45_q )))) # (\ra1[3]~input_o  & (\RAM~237_q  & ((\ra1[2]~input_o )))) ) ) ) # ( \RAM~173_q  & ( !\RAM~109_q  & ( (!\ra1[3]~input_o  & (((\RAM~45_q  & !\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # 
// (\RAM~237_q ))) ) ) ) # ( !\RAM~173_q  & ( !\RAM~109_q  & ( (!\ra1[3]~input_o  & (((\RAM~45_q  & !\ra1[2]~input_o )))) # (\ra1[3]~input_o  & (\RAM~237_q  & ((\ra1[2]~input_o )))) ) ) )

	.dataa(!\RAM~237_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~45_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~173_q ),
	.dataf(!\RAM~109_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~310 .extended_lut = "off";
defparam \RAM~310 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \RAM~310 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N26
dffeas \RAM~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~221 .is_wysiwyg = "true";
defparam \RAM~221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N21
cyclonev_lcell_comb \RAM~29feeder (
// Equation(s):
// \RAM~29feeder_combout  = ( \wd[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~29feeder .extended_lut = "off";
defparam \RAM~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N22
dffeas \RAM~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~29 .is_wysiwyg = "true";
defparam \RAM~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N50
dffeas \RAM~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~157 .is_wysiwyg = "true";
defparam \RAM~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N45
cyclonev_lcell_comb \RAM~93feeder (
// Equation(s):
// \RAM~93feeder_combout  = \wd[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wd[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~93feeder .extended_lut = "off";
defparam \RAM~93feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N47
dffeas \RAM~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~93 .is_wysiwyg = "true";
defparam \RAM~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N48
cyclonev_lcell_comb \RAM~309 (
// Equation(s):
// \RAM~309_combout  = ( \RAM~157_q  & ( \RAM~93_q  & ( (!\ra1[2]~input_o  & (((\RAM~29_q ) # (\ra1[3]~input_o )))) # (\ra1[2]~input_o  & (((!\ra1[3]~input_o )) # (\RAM~221_q ))) ) ) ) # ( !\RAM~157_q  & ( \RAM~93_q  & ( (!\ra1[2]~input_o  & 
// (((!\ra1[3]~input_o  & \RAM~29_q )))) # (\ra1[2]~input_o  & (((!\ra1[3]~input_o )) # (\RAM~221_q ))) ) ) ) # ( \RAM~157_q  & ( !\RAM~93_q  & ( (!\ra1[2]~input_o  & (((\RAM~29_q ) # (\ra1[3]~input_o )))) # (\ra1[2]~input_o  & (\RAM~221_q  & 
// (\ra1[3]~input_o ))) ) ) ) # ( !\RAM~157_q  & ( !\RAM~93_q  & ( (!\ra1[2]~input_o  & (((!\ra1[3]~input_o  & \RAM~29_q )))) # (\ra1[2]~input_o  & (\RAM~221_q  & (\ra1[3]~input_o ))) ) ) )

	.dataa(!\RAM~221_q ),
	.datab(!\ra1[2]~input_o ),
	.datac(!\ra1[3]~input_o ),
	.datad(!\RAM~29_q ),
	.datae(!\RAM~157_q ),
	.dataf(!\RAM~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~309 .extended_lut = "off";
defparam \RAM~309 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \RAM~309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N37
dffeas \RAM~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~205 .is_wysiwyg = "true";
defparam \RAM~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N4
dffeas \RAM~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~13 .is_wysiwyg = "true";
defparam \RAM~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N37
dffeas \RAM~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~141 .is_wysiwyg = "true";
defparam \RAM~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N32
dffeas \RAM~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~77 .is_wysiwyg = "true";
defparam \RAM~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \RAM~308 (
// Equation(s):
// \RAM~308_combout  = ( \RAM~141_q  & ( \RAM~77_q  & ( (!\ra1[2]~input_o  & (((\RAM~13_q )) # (\ra1[3]~input_o ))) # (\ra1[2]~input_o  & ((!\ra1[3]~input_o ) # ((\RAM~205_q )))) ) ) ) # ( !\RAM~141_q  & ( \RAM~77_q  & ( (!\ra1[2]~input_o  & 
// (!\ra1[3]~input_o  & ((\RAM~13_q )))) # (\ra1[2]~input_o  & ((!\ra1[3]~input_o ) # ((\RAM~205_q )))) ) ) ) # ( \RAM~141_q  & ( !\RAM~77_q  & ( (!\ra1[2]~input_o  & (((\RAM~13_q )) # (\ra1[3]~input_o ))) # (\ra1[2]~input_o  & (\ra1[3]~input_o  & 
// (\RAM~205_q ))) ) ) ) # ( !\RAM~141_q  & ( !\RAM~77_q  & ( (!\ra1[2]~input_o  & (!\ra1[3]~input_o  & ((\RAM~13_q )))) # (\ra1[2]~input_o  & (\ra1[3]~input_o  & (\RAM~205_q ))) ) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\RAM~205_q ),
	.datad(!\RAM~13_q ),
	.datae(!\RAM~141_q ),
	.dataf(!\RAM~77_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~308 .extended_lut = "off";
defparam \RAM~308 .lut_mask = 64'h018923AB45CD67EF;
defparam \RAM~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \rd1~8 (
// Equation(s):
// \rd1~8_combout  = ( !\ra1[1]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~308_combout )) # (\ra1[0]~input_o  & ((\RAM~309_combout )))))) ) ) # ( \ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (((\RAM~310_combout )))) # 
// (\ra1[0]~input_o  & (\RAM~311_combout )))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\RAM~311_combout ),
	.datac(!\RAM~310_combout ),
	.datad(!\WideOr0~combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\RAM~309_combout ),
	.datag(!\RAM~308_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~8 .extended_lut = "on";
defparam \rd1~8 .lut_mask = 64'h000A001B005F001B;
defparam \rd1~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \wd[14]~input (
	.i(wd[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[14]~input_o ));
// synopsys translate_off
defparam \wd[14]~input .bus_hold = "false";
defparam \wd[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \RAM~222feeder (
// Equation(s):
// \RAM~222feeder_combout  = ( \wd[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~222feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~222feeder .extended_lut = "off";
defparam \RAM~222feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~222feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N5
dffeas \RAM~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~222 .is_wysiwyg = "true";
defparam \RAM~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N17
dffeas \RAM~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~206 .is_wysiwyg = "true";
defparam \RAM~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N20
dffeas \RAM~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~238 .is_wysiwyg = "true";
defparam \RAM~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N26
dffeas \RAM~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~254 .is_wysiwyg = "true";
defparam \RAM~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \RAM~315 (
// Equation(s):
// \RAM~315_combout  = ( \RAM~238_q  & ( \RAM~254_q  & ( ((!\ra1[0]~input_o  & ((\RAM~206_q ))) # (\ra1[0]~input_o  & (\RAM~222_q ))) # (\ra1[1]~input_o ) ) ) ) # ( !\RAM~238_q  & ( \RAM~254_q  & ( (!\ra1[0]~input_o  & (((\RAM~206_q  & !\ra1[1]~input_o )))) 
// # (\ra1[0]~input_o  & (((\ra1[1]~input_o )) # (\RAM~222_q ))) ) ) ) # ( \RAM~238_q  & ( !\RAM~254_q  & ( (!\ra1[0]~input_o  & (((\ra1[1]~input_o ) # (\RAM~206_q )))) # (\ra1[0]~input_o  & (\RAM~222_q  & ((!\ra1[1]~input_o )))) ) ) ) # ( !\RAM~238_q  & ( 
// !\RAM~254_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~206_q ))) # (\ra1[0]~input_o  & (\RAM~222_q )))) ) ) )

	.dataa(!\RAM~222_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~206_q ),
	.datad(!\ra1[1]~input_o ),
	.datae(!\RAM~238_q ),
	.dataf(!\RAM~254_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~315 .extended_lut = "off";
defparam \RAM~315 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \RAM~315 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N23
dffeas \RAM~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~158 .is_wysiwyg = "true";
defparam \RAM~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \RAM~142feeder (
// Equation(s):
// \RAM~142feeder_combout  = ( \wd[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~142feeder .extended_lut = "off";
defparam \RAM~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N32
dffeas \RAM~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~142 .is_wysiwyg = "true";
defparam \RAM~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \RAM~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~174 .is_wysiwyg = "true";
defparam \RAM~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N50
dffeas \RAM~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~190 .is_wysiwyg = "true";
defparam \RAM~190 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \RAM~314 (
// Equation(s):
// \RAM~314_combout  = ( \RAM~174_q  & ( \RAM~190_q  & ( ((!\ra1[0]~input_o  & ((\RAM~142_q ))) # (\ra1[0]~input_o  & (\RAM~158_q ))) # (\ra1[1]~input_o ) ) ) ) # ( !\RAM~174_q  & ( \RAM~190_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~142_q ))) 
// # (\ra1[0]~input_o  & (\RAM~158_q )))) # (\ra1[1]~input_o  & (\ra1[0]~input_o )) ) ) ) # ( \RAM~174_q  & ( !\RAM~190_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~142_q ))) # (\ra1[0]~input_o  & (\RAM~158_q )))) # (\ra1[1]~input_o  & 
// (!\ra1[0]~input_o )) ) ) ) # ( !\RAM~174_q  & ( !\RAM~190_q  & ( (!\ra1[1]~input_o  & ((!\ra1[0]~input_o  & ((\RAM~142_q ))) # (\ra1[0]~input_o  & (\RAM~158_q )))) ) ) )

	.dataa(!\ra1[1]~input_o ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~158_q ),
	.datad(!\RAM~142_q ),
	.datae(!\RAM~174_q ),
	.dataf(!\RAM~190_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~314 .extended_lut = "off";
defparam \RAM~314 .lut_mask = 64'h028A46CE139B57DF;
defparam \RAM~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N3
cyclonev_lcell_comb \RAM~78feeder (
// Equation(s):
// \RAM~78feeder_combout  = \wd[14]~input_o 

	.dataa(!\wd[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~78feeder .extended_lut = "off";
defparam \RAM~78feeder .lut_mask = 64'h5555555555555555;
defparam \RAM~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N5
dffeas \RAM~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~78 .is_wysiwyg = "true";
defparam \RAM~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N39
cyclonev_lcell_comb \RAM~94feeder (
// Equation(s):
// \RAM~94feeder_combout  = ( \wd[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~94feeder .extended_lut = "off";
defparam \RAM~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N41
dffeas \RAM~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~94 .is_wysiwyg = "true";
defparam \RAM~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N19
dffeas \RAM~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~126 .is_wysiwyg = "true";
defparam \RAM~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N44
dffeas \RAM~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~110 .is_wysiwyg = "true";
defparam \RAM~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N42
cyclonev_lcell_comb \RAM~313 (
// Equation(s):
// \RAM~313_combout  = ( \RAM~110_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~126_q ) ) ) ) # ( !\RAM~110_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~126_q ) ) ) ) # ( \RAM~110_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~78_q 
// )) # (\ra1[0]~input_o  & ((\RAM~94_q ))) ) ) ) # ( !\RAM~110_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~78_q )) # (\ra1[0]~input_o  & ((\RAM~94_q ))) ) ) )

	.dataa(!\RAM~78_q ),
	.datab(!\ra1[0]~input_o ),
	.datac(!\RAM~94_q ),
	.datad(!\RAM~126_q ),
	.datae(!\RAM~110_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~313 .extended_lut = "off";
defparam \RAM~313 .lut_mask = 64'h474747470033CCFF;
defparam \RAM~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N9
cyclonev_lcell_comb \RAM~14feeder (
// Equation(s):
// \RAM~14feeder_combout  = ( \wd[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~14feeder .extended_lut = "off";
defparam \RAM~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N10
dffeas \RAM~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~14 .is_wysiwyg = "true";
defparam \RAM~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N42
cyclonev_lcell_comb \RAM~30feeder (
// Equation(s):
// \RAM~30feeder_combout  = ( \wd[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~30feeder .extended_lut = "off";
defparam \RAM~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N44
dffeas \RAM~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~30 .is_wysiwyg = "true";
defparam \RAM~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N55
dffeas \RAM~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~62 .is_wysiwyg = "true";
defparam \RAM~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N50
dffeas \RAM~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~46 .is_wysiwyg = "true";
defparam \RAM~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \RAM~312 (
// Equation(s):
// \RAM~312_combout  = ( \RAM~46_q  & ( \ra1[1]~input_o  & ( (!\ra1[0]~input_o ) # (\RAM~62_q ) ) ) ) # ( !\RAM~46_q  & ( \ra1[1]~input_o  & ( (\ra1[0]~input_o  & \RAM~62_q ) ) ) ) # ( \RAM~46_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~14_q )) # 
// (\ra1[0]~input_o  & ((\RAM~30_q ))) ) ) ) # ( !\RAM~46_q  & ( !\ra1[1]~input_o  & ( (!\ra1[0]~input_o  & (\RAM~14_q )) # (\ra1[0]~input_o  & ((\RAM~30_q ))) ) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\RAM~14_q ),
	.datac(!\RAM~30_q ),
	.datad(!\RAM~62_q ),
	.datae(!\RAM~46_q ),
	.dataf(!\ra1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~312 .extended_lut = "off";
defparam \RAM~312 .lut_mask = 64'h272727270055AAFF;
defparam \RAM~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \rd1~4 (
// Equation(s):
// \rd1~4_combout  = ( !\ra1[3]~input_o  & ( ((\WideOr0~combout  & ((!\ra1[2]~input_o  & (\RAM~312_combout )) # (\ra1[2]~input_o  & ((\RAM~313_combout )))))) ) ) # ( \ra1[3]~input_o  & ( (\WideOr0~combout  & (((!\ra1[2]~input_o  & ((\RAM~314_combout ))) # 
// (\ra1[2]~input_o  & (\RAM~315_combout ))))) ) )

	.dataa(!\RAM~315_combout ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~314_combout ),
	.datad(!\RAM~313_combout ),
	.datae(!\ra1[3]~input_o ),
	.dataf(!\ra1[2]~input_o ),
	.datag(!\RAM~312_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~4 .extended_lut = "on";
defparam \rd1~4 .lut_mask = 64'h0303030300331111;
defparam \rd1~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \wd[15]~input (
	.i(wd[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wd[15]~input_o ));
// synopsys translate_off
defparam \wd[15]~input .bus_hold = "false";
defparam \wd[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y3_N44
dffeas \RAM~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~111 .is_wysiwyg = "true";
defparam \RAM~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N56
dffeas \RAM~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~398_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~239 .is_wysiwyg = "true";
defparam \RAM~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N50
dffeas \RAM~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~394_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~175 .is_wysiwyg = "true";
defparam \RAM~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N18
cyclonev_lcell_comb \RAM~47feeder (
// Equation(s):
// \RAM~47feeder_combout  = ( \wd[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~47feeder .extended_lut = "off";
defparam \RAM~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N20
dffeas \RAM~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~47 .is_wysiwyg = "true";
defparam \RAM~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \RAM~318 (
// Equation(s):
// \RAM~318_combout  = ( \RAM~175_q  & ( \RAM~47_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & (\RAM~111_q )) # (\ra1[3]~input_o  & ((\RAM~239_q )))) ) ) ) # ( !\RAM~175_q  & ( \RAM~47_q  & ( (!\ra1[2]~input_o  & (((!\ra1[3]~input_o )))) # 
// (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~111_q )) # (\ra1[3]~input_o  & ((\RAM~239_q ))))) ) ) ) # ( \RAM~175_q  & ( !\RAM~47_q  & ( (!\ra1[2]~input_o  & (((\ra1[3]~input_o )))) # (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~111_q )) # 
// (\ra1[3]~input_o  & ((\RAM~239_q ))))) ) ) ) # ( !\RAM~175_q  & ( !\RAM~47_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & (\RAM~111_q )) # (\ra1[3]~input_o  & ((\RAM~239_q ))))) ) ) )

	.dataa(!\ra1[2]~input_o ),
	.datab(!\RAM~111_q ),
	.datac(!\RAM~239_q ),
	.datad(!\ra1[3]~input_o ),
	.datae(!\RAM~175_q ),
	.dataf(!\RAM~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~318 .extended_lut = "off";
defparam \RAM~318 .lut_mask = 64'h110511AFBB05BBAF;
defparam \RAM~318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N56
dffeas \RAM~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~397_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~223 .is_wysiwyg = "true";
defparam \RAM~223 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N6
cyclonev_lcell_comb \RAM~31feeder (
// Equation(s):
// \RAM~31feeder_combout  = \wd[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wd[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~31feeder .extended_lut = "off";
defparam \RAM~31feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \RAM~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N7
dffeas \RAM~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~31 .is_wysiwyg = "true";
defparam \RAM~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N23
dffeas \RAM~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~95 .is_wysiwyg = "true";
defparam \RAM~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N20
dffeas \RAM~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~159 .is_wysiwyg = "true";
defparam \RAM~159 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N18
cyclonev_lcell_comb \RAM~317 (
// Equation(s):
// \RAM~317_combout  = ( \RAM~159_q  & ( \ra1[3]~input_o  & ( (!\ra1[2]~input_o ) # (\RAM~223_q ) ) ) ) # ( !\RAM~159_q  & ( \ra1[3]~input_o  & ( (\RAM~223_q  & \ra1[2]~input_o ) ) ) ) # ( \RAM~159_q  & ( !\ra1[3]~input_o  & ( (!\ra1[2]~input_o  & (\RAM~31_q 
// )) # (\ra1[2]~input_o  & ((\RAM~95_q ))) ) ) ) # ( !\RAM~159_q  & ( !\ra1[3]~input_o  & ( (!\ra1[2]~input_o  & (\RAM~31_q )) # (\ra1[2]~input_o  & ((\RAM~95_q ))) ) ) )

	.dataa(!\RAM~223_q ),
	.datab(!\RAM~31_q ),
	.datac(!\RAM~95_q ),
	.datad(!\ra1[2]~input_o ),
	.datae(!\RAM~159_q ),
	.dataf(!\ra1[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~317 .extended_lut = "off";
defparam \RAM~317 .lut_mask = 64'h330F330F0055FF55;
defparam \RAM~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N19
dffeas \RAM~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~399_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~255 .is_wysiwyg = "true";
defparam \RAM~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N44
dffeas \RAM~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~127 .is_wysiwyg = "true";
defparam \RAM~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N49
dffeas \RAM~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~395_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~191 .is_wysiwyg = "true";
defparam \RAM~191 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N57
cyclonev_lcell_comb \RAM~63feeder (
// Equation(s):
// \RAM~63feeder_combout  = ( \wd[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wd[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~63feeder .extended_lut = "off";
defparam \RAM~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N58
dffeas \RAM~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\RAM~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM~387_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~63 .is_wysiwyg = "true";
defparam \RAM~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \RAM~319 (
// Equation(s):
// \RAM~319_combout  = ( \RAM~191_q  & ( \RAM~63_q  & ( (!\ra1[2]~input_o ) # ((!\ra1[3]~input_o  & ((\RAM~127_q ))) # (\ra1[3]~input_o  & (\RAM~255_q ))) ) ) ) # ( !\RAM~191_q  & ( \RAM~63_q  & ( (!\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~127_q )))) 
// # (\ra1[3]~input_o  & (\RAM~255_q  & (\ra1[2]~input_o ))) ) ) ) # ( \RAM~191_q  & ( !\RAM~63_q  & ( (!\ra1[3]~input_o  & (((\ra1[2]~input_o  & \RAM~127_q )))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o )) # (\RAM~255_q ))) ) ) ) # ( !\RAM~191_q  & ( 
// !\RAM~63_q  & ( (\ra1[2]~input_o  & ((!\ra1[3]~input_o  & ((\RAM~127_q ))) # (\ra1[3]~input_o  & (\RAM~255_q )))) ) ) )

	.dataa(!\RAM~255_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\RAM~127_q ),
	.datae(!\RAM~191_q ),
	.dataf(!\RAM~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~319 .extended_lut = "off";
defparam \RAM~319 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \RAM~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N32
dffeas \RAM~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~384_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~15 .is_wysiwyg = "true";
defparam \RAM~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N14
dffeas \RAM~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~396_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~207 .is_wysiwyg = "true";
defparam \RAM~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N14
dffeas \RAM~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~143 .is_wysiwyg = "true";
defparam \RAM~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N20
dffeas \RAM~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wd[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM~79 .is_wysiwyg = "true";
defparam \RAM~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_lcell_comb \RAM~316 (
// Equation(s):
// \RAM~316_combout  = ( \RAM~143_q  & ( \RAM~79_q  & ( (!\ra1[3]~input_o  & (((\ra1[2]~input_o )) # (\RAM~15_q ))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~207_q )))) ) ) ) # ( !\RAM~143_q  & ( \RAM~79_q  & ( (!\ra1[3]~input_o  & 
// (((\ra1[2]~input_o )) # (\RAM~15_q ))) # (\ra1[3]~input_o  & (((\ra1[2]~input_o  & \RAM~207_q )))) ) ) ) # ( \RAM~143_q  & ( !\RAM~79_q  & ( (!\ra1[3]~input_o  & (\RAM~15_q  & (!\ra1[2]~input_o ))) # (\ra1[3]~input_o  & (((!\ra1[2]~input_o ) # (\RAM~207_q 
// )))) ) ) ) # ( !\RAM~143_q  & ( !\RAM~79_q  & ( (!\ra1[3]~input_o  & (\RAM~15_q  & (!\ra1[2]~input_o ))) # (\ra1[3]~input_o  & (((\ra1[2]~input_o  & \RAM~207_q )))) ) ) )

	.dataa(!\RAM~15_q ),
	.datab(!\ra1[3]~input_o ),
	.datac(!\ra1[2]~input_o ),
	.datad(!\RAM~207_q ),
	.datae(!\RAM~143_q ),
	.dataf(!\RAM~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~316 .extended_lut = "off";
defparam \RAM~316 .lut_mask = 64'h404370734C4F7C7F;
defparam \RAM~316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \rd1~0 (
// Equation(s):
// \rd1~0_combout  = ( !\ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~316_combout )) # (\ra1[0]~input_o  & (((\RAM~317_combout )))))) ) ) # ( \ra1[1]~input_o  & ( (\WideOr0~combout  & ((!\ra1[0]~input_o  & (\RAM~318_combout )) # 
// (\ra1[0]~input_o  & (((\RAM~319_combout )))))) ) )

	.dataa(!\ra1[0]~input_o ),
	.datab(!\WideOr0~combout ),
	.datac(!\RAM~318_combout ),
	.datad(!\RAM~317_combout ),
	.datae(!\ra1[1]~input_o ),
	.dataf(!\RAM~319_combout ),
	.datag(!\RAM~316_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd1~0 .extended_lut = "on";
defparam \rd1~0 .lut_mask = 64'h0213020202131313;
defparam \rd1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \ra2[0]~input (
	.i(ra2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[0]~input_o ));
// synopsys translate_off
defparam \ra2[0]~input .bus_hold = "false";
defparam \ra2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \ra2[1]~input (
	.i(ra2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[1]~input_o ));
// synopsys translate_off
defparam \ra2[1]~input .bus_hold = "false";
defparam \ra2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \RAM~323 (
// Equation(s):
// \RAM~323_combout  = ( \RAM~240_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~224_q ) ) ) ) # ( !\RAM~240_q  & ( \ra2[1]~input_o  & ( (\RAM~224_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~240_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// (\RAM~192_q )) # (\ra2[0]~input_o  & ((\RAM~208_q ))) ) ) ) # ( !\RAM~240_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~192_q )) # (\ra2[0]~input_o  & ((\RAM~208_q ))) ) ) )

	.dataa(!\RAM~192_q ),
	.datab(!\RAM~224_q ),
	.datac(!\RAM~208_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~240_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~323 .extended_lut = "off";
defparam \RAM~323 .lut_mask = 64'h550F550F330033FF;
defparam \RAM~323 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \ra2[2]~input (
	.i(ra2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[2]~input_o ));
// synopsys translate_off
defparam \ra2[2]~input .bus_hold = "false";
defparam \ra2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \ra2[3]~input (
	.i(ra2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ra2[3]~input_o ));
// synopsys translate_off
defparam \ra2[3]~input .bus_hold = "false";
defparam \ra2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb WideOr1(
// Equation(s):
// \WideOr1~combout  = ( \ra2[3]~input_o  ) # ( !\ra2[3]~input_o  & ( ((\ra2[2]~input_o ) # (\ra2[1]~input_o )) # (\ra2[0]~input_o ) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\ra2[1]~input_o ),
	.datac(!\ra2[2]~input_o ),
	.datad(gnd),
	.datae(!\ra2[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr1.extended_lut = "off";
defparam WideOr1.lut_mask = 64'h7F7FFFFF7F7FFFFF;
defparam WideOr1.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \RAM~322 (
// Equation(s):
// \RAM~322_combout  = ( \RAM~176_q  & ( \ra2[0]~input_o  & ( (\RAM~144_q ) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~176_q  & ( \ra2[0]~input_o  & ( (!\ra2[1]~input_o  & \RAM~144_q ) ) ) ) # ( \RAM~176_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & 
// (\RAM~128_q )) # (\ra2[1]~input_o  & ((\RAM~160_q ))) ) ) ) # ( !\RAM~176_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & (\RAM~128_q )) # (\ra2[1]~input_o  & ((\RAM~160_q ))) ) ) )

	.dataa(!\RAM~128_q ),
	.datab(!\ra2[1]~input_o ),
	.datac(!\RAM~160_q ),
	.datad(!\RAM~144_q ),
	.datae(!\RAM~176_q ),
	.dataf(!\ra2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~322 .extended_lut = "off";
defparam \RAM~322 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \RAM~321 (
// Equation(s):
// \RAM~321_combout  = ( \RAM~112_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~96_q ) ) ) ) # ( !\RAM~112_q  & ( \ra2[1]~input_o  & ( (\RAM~96_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~112_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~64_q 
// ))) # (\ra2[0]~input_o  & (\RAM~80_q )) ) ) ) # ( !\RAM~112_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~64_q ))) # (\ra2[0]~input_o  & (\RAM~80_q )) ) ) )

	.dataa(!\RAM~96_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\RAM~80_q ),
	.datad(!\RAM~64_q ),
	.datae(!\RAM~112_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~321 .extended_lut = "off";
defparam \RAM~321 .lut_mask = 64'h03CF03CF44447777;
defparam \RAM~321 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \RAM~320 (
// Equation(s):
// \RAM~320_combout  = ( \RAM~48_q  & ( \ra2[1]~input_o  & ( (\RAM~32_q ) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~48_q  & ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & \RAM~32_q ) ) ) ) # ( \RAM~48_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~0_q )) # 
// (\ra2[0]~input_o  & ((\RAM~16_q ))) ) ) ) # ( !\RAM~48_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~0_q )) # (\ra2[0]~input_o  & ((\RAM~16_q ))) ) ) )

	.dataa(!\RAM~0_q ),
	.datab(!\RAM~16_q ),
	.datac(!\ra2[0]~input_o ),
	.datad(!\RAM~32_q ),
	.datae(!\RAM~48_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~320 .extended_lut = "off";
defparam \RAM~320 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_lcell_comb \rd2~60 (
// Equation(s):
// \rd2~60_combout  = ( !\ra2[3]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~320_combout )) # (\ra2[2]~input_o  & ((\RAM~321_combout )))))) ) ) # ( \ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (((\RAM~322_combout )))) # 
// (\ra2[2]~input_o  & (\RAM~323_combout )))) ) )

	.dataa(!\RAM~323_combout ),
	.datab(!\WideOr1~combout ),
	.datac(!\RAM~322_combout ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\RAM~321_combout ),
	.datag(!\RAM~320_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~60 .extended_lut = "on";
defparam \rd2~60 .lut_mask = 64'h0300031103330311;
defparam \rd2~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \RAM~327 (
// Equation(s):
// \RAM~327_combout  = ( \RAM~241_q  & ( \RAM~49_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o ) # ((\RAM~177_q )))) # (\ra2[2]~input_o  & (((\RAM~113_q )) # (\ra2[3]~input_o ))) ) ) ) # ( !\RAM~241_q  & ( \RAM~49_q  & ( (!\ra2[2]~input_o  & 
// ((!\ra2[3]~input_o ) # ((\RAM~177_q )))) # (\ra2[2]~input_o  & (!\ra2[3]~input_o  & (\RAM~113_q ))) ) ) ) # ( \RAM~241_q  & ( !\RAM~49_q  & ( (!\ra2[2]~input_o  & (\ra2[3]~input_o  & ((\RAM~177_q )))) # (\ra2[2]~input_o  & (((\RAM~113_q )) # 
// (\ra2[3]~input_o ))) ) ) ) # ( !\RAM~241_q  & ( !\RAM~49_q  & ( (!\ra2[2]~input_o  & (\ra2[3]~input_o  & ((\RAM~177_q )))) # (\ra2[2]~input_o  & (!\ra2[3]~input_o  & (\RAM~113_q ))) ) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\RAM~113_q ),
	.datad(!\RAM~177_q ),
	.datae(!\RAM~241_q ),
	.dataf(!\RAM~49_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~327 .extended_lut = "off";
defparam \RAM~327 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \RAM~325 (
// Equation(s):
// \RAM~325_combout  = ( \RAM~209_q  & ( \RAM~81_q  & ( ((!\ra2[3]~input_o  & (\RAM~17_q )) # (\ra2[3]~input_o  & ((\RAM~145_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~209_q  & ( \RAM~81_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~17_q )) # 
// (\ra2[3]~input_o  & ((\RAM~145_q ))))) # (\ra2[2]~input_o  & (((!\ra2[3]~input_o )))) ) ) ) # ( \RAM~209_q  & ( !\RAM~81_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~17_q )) # (\ra2[3]~input_o  & ((\RAM~145_q ))))) # (\ra2[2]~input_o  & 
// (((\ra2[3]~input_o )))) ) ) ) # ( !\RAM~209_q  & ( !\RAM~81_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~17_q )) # (\ra2[3]~input_o  & ((\RAM~145_q ))))) ) ) )

	.dataa(!\RAM~17_q ),
	.datab(!\RAM~145_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\ra2[3]~input_o ),
	.datae(!\RAM~209_q ),
	.dataf(!\RAM~81_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~325 .extended_lut = "off";
defparam \RAM~325 .lut_mask = 64'h5030503F5F305F3F;
defparam \RAM~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N0
cyclonev_lcell_comb \RAM~326 (
// Equation(s):
// \RAM~326_combout  = ( \RAM~225_q  & ( \ra2[2]~input_o  & ( (\RAM~97_q ) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~225_q  & ( \ra2[2]~input_o  & ( (!\ra2[3]~input_o  & \RAM~97_q ) ) ) ) # ( \RAM~225_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & ((\RAM~33_q 
// ))) # (\ra2[3]~input_o  & (\RAM~161_q )) ) ) ) # ( !\RAM~225_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & ((\RAM~33_q ))) # (\ra2[3]~input_o  & (\RAM~161_q )) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\RAM~97_q ),
	.datac(!\RAM~161_q ),
	.datad(!\RAM~33_q ),
	.datae(!\RAM~225_q ),
	.dataf(!\ra2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~326 .extended_lut = "off";
defparam \RAM~326 .lut_mask = 64'h05AF05AF22227777;
defparam \RAM~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \RAM~324 (
// Equation(s):
// \RAM~324_combout  = ( \RAM~193_q  & ( \ra2[3]~input_o  & ( (\RAM~129_q ) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~193_q  & ( \ra2[3]~input_o  & ( (!\ra2[2]~input_o  & \RAM~129_q ) ) ) ) # ( \RAM~193_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & ((\RAM~1_q 
// ))) # (\ra2[2]~input_o  & (\RAM~65_q )) ) ) ) # ( !\RAM~193_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & ((\RAM~1_q ))) # (\ra2[2]~input_o  & (\RAM~65_q )) ) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\RAM~129_q ),
	.datac(!\RAM~65_q ),
	.datad(!\RAM~1_q ),
	.datae(!\RAM~193_q ),
	.dataf(!\ra2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~324 .extended_lut = "off";
defparam \RAM~324 .lut_mask = 64'h05AF05AF22227777;
defparam \RAM~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N54
cyclonev_lcell_comb \rd2~56 (
// Equation(s):
// \rd2~56_combout  = ( !\ra2[1]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[0]~input_o  & ((\RAM~324_combout ))) # (\ra2[0]~input_o  & (\RAM~325_combout ))))) ) ) # ( \ra2[1]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[0]~input_o  & ((\RAM~326_combout ))) # 
// (\ra2[0]~input_o  & (\RAM~327_combout ))))) ) )

	.dataa(!\RAM~327_combout ),
	.datab(!\RAM~325_combout ),
	.datac(!\RAM~326_combout ),
	.datad(!\WideOr1~combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\ra2[0]~input_o ),
	.datag(!\RAM~324_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~56 .extended_lut = "on";
defparam \rd2~56 .lut_mask = 64'h000F000F00330055;
defparam \rd2~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N3
cyclonev_lcell_comb \RAM~330 (
// Equation(s):
// \RAM~330_combout  = ( \RAM~178_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~162_q ) ) ) ) # ( !\RAM~178_q  & ( \ra2[1]~input_o  & ( (\RAM~162_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~178_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// (\RAM~130_q )) # (\ra2[0]~input_o  & ((\RAM~146_q ))) ) ) ) # ( !\RAM~178_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~130_q )) # (\ra2[0]~input_o  & ((\RAM~146_q ))) ) ) )

	.dataa(!\RAM~130_q ),
	.datab(!\RAM~162_q ),
	.datac(!\RAM~146_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~178_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~330 .extended_lut = "off";
defparam \RAM~330 .lut_mask = 64'h550F550F330033FF;
defparam \RAM~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N54
cyclonev_lcell_comb \RAM~331 (
// Equation(s):
// \RAM~331_combout  = ( \RAM~242_q  & ( \ra2[0]~input_o  & ( (\RAM~210_q ) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~242_q  & ( \ra2[0]~input_o  & ( (!\ra2[1]~input_o  & \RAM~210_q ) ) ) ) # ( \RAM~242_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & 
// (\RAM~194_q )) # (\ra2[1]~input_o  & ((\RAM~226_q ))) ) ) ) # ( !\RAM~242_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & (\RAM~194_q )) # (\ra2[1]~input_o  & ((\RAM~226_q ))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\RAM~194_q ),
	.datac(!\RAM~226_q ),
	.datad(!\RAM~210_q ),
	.datae(!\RAM~242_q ),
	.dataf(!\ra2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~331 .extended_lut = "off";
defparam \RAM~331 .lut_mask = 64'h2727272700AA55FF;
defparam \RAM~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N39
cyclonev_lcell_comb \RAM~329 (
// Equation(s):
// \RAM~329_combout  = ( \RAM~114_q  & ( \ra2[1]~input_o  & ( (\RAM~98_q ) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~114_q  & ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & \RAM~98_q ) ) ) ) # ( \RAM~114_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~66_q 
// )) # (\ra2[0]~input_o  & ((\RAM~82_q ))) ) ) ) # ( !\RAM~114_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~66_q )) # (\ra2[0]~input_o  & ((\RAM~82_q ))) ) ) )

	.dataa(!\RAM~66_q ),
	.datab(!\RAM~82_q ),
	.datac(!\ra2[0]~input_o ),
	.datad(!\RAM~98_q ),
	.datae(!\RAM~114_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~329 .extended_lut = "off";
defparam \RAM~329 .lut_mask = 64'h5353535300F00FFF;
defparam \RAM~329 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_lcell_comb \RAM~328 (
// Equation(s):
// \RAM~328_combout  = ( \RAM~50_q  & ( \RAM~18_q  & ( ((!\ra2[1]~input_o  & ((\RAM~2_q ))) # (\ra2[1]~input_o  & (\RAM~34_q ))) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~50_q  & ( \RAM~18_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & ((\RAM~2_q ))) # 
// (\ra2[1]~input_o  & (\RAM~34_q )))) # (\ra2[0]~input_o  & (((!\ra2[1]~input_o )))) ) ) ) # ( \RAM~50_q  & ( !\RAM~18_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & ((\RAM~2_q ))) # (\ra2[1]~input_o  & (\RAM~34_q )))) # (\ra2[0]~input_o  & 
// (((\ra2[1]~input_o )))) ) ) ) # ( !\RAM~50_q  & ( !\RAM~18_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & ((\RAM~2_q ))) # (\ra2[1]~input_o  & (\RAM~34_q )))) ) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\RAM~34_q ),
	.datac(!\RAM~2_q ),
	.datad(!\ra2[1]~input_o ),
	.datae(!\RAM~50_q ),
	.dataf(!\RAM~18_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~328 .extended_lut = "off";
defparam \RAM~328 .lut_mask = 64'h0A220A775F225F77;
defparam \RAM~328 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \rd2~52 (
// Equation(s):
// \rd2~52_combout  = ( !\ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~328_combout )) # (\ra2[2]~input_o  & (((\RAM~329_combout )))))) ) ) # ( \ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~330_combout )) # 
// (\ra2[2]~input_o  & (((\RAM~331_combout )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\WideOr1~combout ),
	.datac(!\RAM~330_combout ),
	.datad(!\RAM~331_combout ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\RAM~329_combout ),
	.datag(!\RAM~328_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~52 .extended_lut = "on";
defparam \rd2~52 .lut_mask = 64'h0202021313130213;
defparam \rd2~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N48
cyclonev_lcell_comb \RAM~333 (
// Equation(s):
// \RAM~333_combout  = ( \RAM~211_q  & ( \RAM~83_q  & ( ((!\ra2[3]~input_o  & (\RAM~19_q )) # (\ra2[3]~input_o  & ((\RAM~147_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~211_q  & ( \RAM~83_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~19_q )) # 
// (\ra2[3]~input_o  & ((\RAM~147_q ))))) # (\ra2[2]~input_o  & (((!\ra2[3]~input_o )))) ) ) ) # ( \RAM~211_q  & ( !\RAM~83_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~19_q )) # (\ra2[3]~input_o  & ((\RAM~147_q ))))) # (\ra2[2]~input_o  & 
// (((\ra2[3]~input_o )))) ) ) ) # ( !\RAM~211_q  & ( !\RAM~83_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~19_q )) # (\ra2[3]~input_o  & ((\RAM~147_q ))))) ) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\RAM~19_q ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~147_q ),
	.datae(!\RAM~211_q ),
	.dataf(!\RAM~83_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~333 .extended_lut = "off";
defparam \RAM~333 .lut_mask = 64'h202A252F707A757F;
defparam \RAM~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \RAM~334 (
// Equation(s):
// \RAM~334_combout  = ( \RAM~227_q  & ( \RAM~99_q  & ( ((!\ra2[3]~input_o  & ((\RAM~35_q ))) # (\ra2[3]~input_o  & (\RAM~163_q ))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~227_q  & ( \RAM~99_q  & ( (!\ra2[3]~input_o  & (((\RAM~35_q ) # (\ra2[2]~input_o )))) # 
// (\ra2[3]~input_o  & (\RAM~163_q  & (!\ra2[2]~input_o ))) ) ) ) # ( \RAM~227_q  & ( !\RAM~99_q  & ( (!\ra2[3]~input_o  & (((!\ra2[2]~input_o  & \RAM~35_q )))) # (\ra2[3]~input_o  & (((\ra2[2]~input_o )) # (\RAM~163_q ))) ) ) ) # ( !\RAM~227_q  & ( 
// !\RAM~99_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & ((\RAM~35_q ))) # (\ra2[3]~input_o  & (\RAM~163_q )))) ) ) )

	.dataa(!\RAM~163_q ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~35_q ),
	.datae(!\RAM~227_q ),
	.dataf(!\RAM~99_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~334 .extended_lut = "off";
defparam \RAM~334 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \RAM~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \RAM~335 (
// Equation(s):
// \RAM~335_combout  = ( \RAM~243_q  & ( \RAM~115_q  & ( ((!\ra2[3]~input_o  & ((\RAM~51_q ))) # (\ra2[3]~input_o  & (\RAM~179_q ))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~243_q  & ( \RAM~115_q  & ( (!\ra2[3]~input_o  & (((\RAM~51_q ) # (\ra2[2]~input_o )))) # 
// (\ra2[3]~input_o  & (\RAM~179_q  & (!\ra2[2]~input_o ))) ) ) ) # ( \RAM~243_q  & ( !\RAM~115_q  & ( (!\ra2[3]~input_o  & (((!\ra2[2]~input_o  & \RAM~51_q )))) # (\ra2[3]~input_o  & (((\ra2[2]~input_o )) # (\RAM~179_q ))) ) ) ) # ( !\RAM~243_q  & ( 
// !\RAM~115_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & ((\RAM~51_q ))) # (\ra2[3]~input_o  & (\RAM~179_q )))) ) ) )

	.dataa(!\RAM~179_q ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~51_q ),
	.datae(!\RAM~243_q ),
	.dataf(!\RAM~115_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~335 .extended_lut = "off";
defparam \RAM~335 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \RAM~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \RAM~332 (
// Equation(s):
// \RAM~332_combout  = ( \RAM~195_q  & ( \RAM~131_q  & ( ((!\ra2[2]~input_o  & (\RAM~3_q )) # (\ra2[2]~input_o  & ((\RAM~67_q )))) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~195_q  & ( \RAM~131_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & (\RAM~3_q )) # 
// (\ra2[2]~input_o  & ((\RAM~67_q ))))) # (\ra2[3]~input_o  & (((!\ra2[2]~input_o )))) ) ) ) # ( \RAM~195_q  & ( !\RAM~131_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & (\RAM~3_q )) # (\ra2[2]~input_o  & ((\RAM~67_q ))))) # (\ra2[3]~input_o  & 
// (((\ra2[2]~input_o )))) ) ) ) # ( !\RAM~195_q  & ( !\RAM~131_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & (\RAM~3_q )) # (\ra2[2]~input_o  & ((\RAM~67_q ))))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\RAM~3_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~67_q ),
	.datae(!\RAM~195_q ),
	.dataf(!\RAM~131_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~332 .extended_lut = "off";
defparam \RAM~332 .lut_mask = 64'h202A252F707A757F;
defparam \RAM~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \rd2~48 (
// Equation(s):
// \rd2~48_combout  = ( !\ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (((\RAM~332_combout )))) # (\ra2[0]~input_o  & (\RAM~333_combout )))) ) ) # ( \ra2[1]~input_o  & ( (\WideOr1~combout  & (((!\ra2[0]~input_o  & (\RAM~334_combout )) # 
// (\ra2[0]~input_o  & ((\RAM~335_combout )))))) ) )

	.dataa(!\WideOr1~combout ),
	.datab(!\RAM~333_combout ),
	.datac(!\RAM~334_combout ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\RAM~335_combout ),
	.datag(!\RAM~332_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~48 .extended_lut = "on";
defparam \rd2~48 .lut_mask = 64'h0511050005110555;
defparam \rd2~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N48
cyclonev_lcell_comb \RAM~337 (
// Equation(s):
// \RAM~337_combout  = ( \RAM~116_q  & ( \RAM~100_q  & ( ((!\ra2[0]~input_o  & (\RAM~68_q )) # (\ra2[0]~input_o  & ((\RAM~84_q )))) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~116_q  & ( \RAM~100_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~68_q )) # 
// (\ra2[0]~input_o  & ((\RAM~84_q ))))) # (\ra2[1]~input_o  & (((!\ra2[0]~input_o )))) ) ) ) # ( \RAM~116_q  & ( !\RAM~100_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~68_q )) # (\ra2[0]~input_o  & ((\RAM~84_q ))))) # (\ra2[1]~input_o  & 
// (((\ra2[0]~input_o )))) ) ) ) # ( !\RAM~116_q  & ( !\RAM~100_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~68_q )) # (\ra2[0]~input_o  & ((\RAM~84_q ))))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\RAM~68_q ),
	.datac(!\RAM~84_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~116_q ),
	.dataf(!\RAM~100_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~337 .extended_lut = "off";
defparam \RAM~337 .lut_mask = 64'h220A225F770A775F;
defparam \RAM~337 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N6
cyclonev_lcell_comb \RAM~338 (
// Equation(s):
// \RAM~338_combout  = ( \RAM~180_q  & ( \ra2[0]~input_o  & ( (\RAM~148_q ) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~180_q  & ( \ra2[0]~input_o  & ( (!\ra2[1]~input_o  & \RAM~148_q ) ) ) ) # ( \RAM~180_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & 
// (\RAM~132_q )) # (\ra2[1]~input_o  & ((\RAM~164_q ))) ) ) ) # ( !\RAM~180_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & (\RAM~132_q )) # (\ra2[1]~input_o  & ((\RAM~164_q ))) ) ) )

	.dataa(!\RAM~132_q ),
	.datab(!\ra2[1]~input_o ),
	.datac(!\RAM~164_q ),
	.datad(!\RAM~148_q ),
	.datae(!\RAM~180_q ),
	.dataf(!\ra2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~338 .extended_lut = "off";
defparam \RAM~338 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \RAM~339 (
// Equation(s):
// \RAM~339_combout  = ( \RAM~244_q  & ( \ra2[0]~input_o  & ( (\RAM~212_q ) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~244_q  & ( \ra2[0]~input_o  & ( (!\ra2[1]~input_o  & \RAM~212_q ) ) ) ) # ( \RAM~244_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & 
// (\RAM~196_q )) # (\ra2[1]~input_o  & ((\RAM~228_q ))) ) ) ) # ( !\RAM~244_q  & ( !\ra2[0]~input_o  & ( (!\ra2[1]~input_o  & (\RAM~196_q )) # (\ra2[1]~input_o  & ((\RAM~228_q ))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\RAM~196_q ),
	.datac(!\RAM~212_q ),
	.datad(!\RAM~228_q ),
	.datae(!\RAM~244_q ),
	.dataf(!\ra2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~339 .extended_lut = "off";
defparam \RAM~339 .lut_mask = 64'h227722770A0A5F5F;
defparam \RAM~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N12
cyclonev_lcell_comb \RAM~336 (
// Equation(s):
// \RAM~336_combout  = ( \RAM~52_q  & ( \RAM~36_q  & ( ((!\ra2[0]~input_o  & (\RAM~4_q )) # (\ra2[0]~input_o  & ((\RAM~20_q )))) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~52_q  & ( \RAM~36_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~4_q )) # 
// (\ra2[0]~input_o  & ((\RAM~20_q ))))) # (\ra2[1]~input_o  & (((!\ra2[0]~input_o )))) ) ) ) # ( \RAM~52_q  & ( !\RAM~36_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~4_q )) # (\ra2[0]~input_o  & ((\RAM~20_q ))))) # (\ra2[1]~input_o  & 
// (((\ra2[0]~input_o )))) ) ) ) # ( !\RAM~52_q  & ( !\RAM~36_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~4_q )) # (\ra2[0]~input_o  & ((\RAM~20_q ))))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\RAM~4_q ),
	.datac(!\RAM~20_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~52_q ),
	.dataf(!\RAM~36_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~336 .extended_lut = "off";
defparam \RAM~336 .lut_mask = 64'h220A225F770A775F;
defparam \RAM~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \rd2~44 (
// Equation(s):
// \rd2~44_combout  = ( !\ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (((\RAM~336_combout )))) # (\ra2[2]~input_o  & (\RAM~337_combout )))) ) ) # ( \ra2[3]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~338_combout )) # 
// (\ra2[2]~input_o  & ((\RAM~339_combout )))))) ) )

	.dataa(!\RAM~337_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\RAM~338_combout ),
	.datad(!\WideOr1~combout ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\RAM~339_combout ),
	.datag(!\RAM~336_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~44 .extended_lut = "on";
defparam \rd2~44 .lut_mask = 64'h001D000C001D003F;
defparam \rd2~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N24
cyclonev_lcell_comb \RAM~341 (
// Equation(s):
// \RAM~341_combout  = ( \RAM~213_q  & ( \RAM~85_q  & ( ((!\ra2[3]~input_o  & (\RAM~21_q )) # (\ra2[3]~input_o  & ((\RAM~149_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~213_q  & ( \RAM~85_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~21_q )) # 
// (\ra2[3]~input_o  & ((\RAM~149_q ))))) # (\ra2[2]~input_o  & (((!\ra2[3]~input_o )))) ) ) ) # ( \RAM~213_q  & ( !\RAM~85_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~21_q )) # (\ra2[3]~input_o  & ((\RAM~149_q ))))) # (\ra2[2]~input_o  & 
// (((\ra2[3]~input_o )))) ) ) ) # ( !\RAM~213_q  & ( !\RAM~85_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~21_q )) # (\ra2[3]~input_o  & ((\RAM~149_q ))))) ) ) )

	.dataa(!\RAM~21_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\RAM~149_q ),
	.datad(!\ra2[3]~input_o ),
	.datae(!\RAM~213_q ),
	.dataf(!\RAM~85_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~341 .extended_lut = "off";
defparam \RAM~341 .lut_mask = 64'h440C443F770C773F;
defparam \RAM~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \RAM~342 (
// Equation(s):
// \RAM~342_combout  = ( \RAM~229_q  & ( \ra2[3]~input_o  & ( (\ra2[2]~input_o ) # (\RAM~165_q ) ) ) ) # ( !\RAM~229_q  & ( \ra2[3]~input_o  & ( (\RAM~165_q  & !\ra2[2]~input_o ) ) ) ) # ( \RAM~229_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & 
// ((\RAM~37_q ))) # (\ra2[2]~input_o  & (\RAM~101_q )) ) ) ) # ( !\RAM~229_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & ((\RAM~37_q ))) # (\ra2[2]~input_o  & (\RAM~101_q )) ) ) )

	.dataa(!\RAM~165_q ),
	.datab(!\RAM~101_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~37_q ),
	.datae(!\RAM~229_q ),
	.dataf(!\ra2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~342 .extended_lut = "off";
defparam \RAM~342 .lut_mask = 64'h03F303F350505F5F;
defparam \RAM~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \RAM~343 (
// Equation(s):
// \RAM~343_combout  = ( \RAM~245_q  & ( \RAM~181_q  & ( ((!\ra2[2]~input_o  & (\RAM~53_q )) # (\ra2[2]~input_o  & ((\RAM~117_q )))) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~245_q  & ( \RAM~181_q  & ( (!\ra2[2]~input_o  & (((\RAM~53_q )) # (\ra2[3]~input_o ))) # 
// (\ra2[2]~input_o  & (!\ra2[3]~input_o  & ((\RAM~117_q )))) ) ) ) # ( \RAM~245_q  & ( !\RAM~181_q  & ( (!\ra2[2]~input_o  & (!\ra2[3]~input_o  & (\RAM~53_q ))) # (\ra2[2]~input_o  & (((\RAM~117_q )) # (\ra2[3]~input_o ))) ) ) ) # ( !\RAM~245_q  & ( 
// !\RAM~181_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & (\RAM~53_q )) # (\ra2[2]~input_o  & ((\RAM~117_q ))))) ) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\RAM~53_q ),
	.datad(!\RAM~117_q ),
	.datae(!\RAM~245_q ),
	.dataf(!\RAM~181_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~343 .extended_lut = "off";
defparam \RAM~343 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \RAM~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \RAM~340 (
// Equation(s):
// \RAM~340_combout  = ( \RAM~197_q  & ( \RAM~5_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o ) # ((\RAM~69_q )))) # (\ra2[3]~input_o  & (((\RAM~133_q )) # (\ra2[2]~input_o ))) ) ) ) # ( !\RAM~197_q  & ( \RAM~5_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o 
// ) # ((\RAM~69_q )))) # (\ra2[3]~input_o  & (!\ra2[2]~input_o  & ((\RAM~133_q )))) ) ) ) # ( \RAM~197_q  & ( !\RAM~5_q  & ( (!\ra2[3]~input_o  & (\ra2[2]~input_o  & (\RAM~69_q ))) # (\ra2[3]~input_o  & (((\RAM~133_q )) # (\ra2[2]~input_o ))) ) ) ) # ( 
// !\RAM~197_q  & ( !\RAM~5_q  & ( (!\ra2[3]~input_o  & (\ra2[2]~input_o  & (\RAM~69_q ))) # (\ra2[3]~input_o  & (!\ra2[2]~input_o  & ((\RAM~133_q )))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\RAM~69_q ),
	.datad(!\RAM~133_q ),
	.datae(!\RAM~197_q ),
	.dataf(!\RAM~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~340 .extended_lut = "off";
defparam \RAM~340 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \rd2~40 (
// Equation(s):
// \rd2~40_combout  = ( !\ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (((\RAM~340_combout )))) # (\ra2[0]~input_o  & (\RAM~341_combout )))) ) ) # ( \ra2[1]~input_o  & ( (\WideOr1~combout  & (((!\ra2[0]~input_o  & (\RAM~342_combout )) # 
// (\ra2[0]~input_o  & ((\RAM~343_combout )))))) ) )

	.dataa(!\WideOr1~combout ),
	.datab(!\RAM~341_combout ),
	.datac(!\RAM~342_combout ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\RAM~343_combout ),
	.datag(!\RAM~340_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~40 .extended_lut = "on";
defparam \rd2~40 .lut_mask = 64'h0511050005110555;
defparam \rd2~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \RAM~346 (
// Equation(s):
// \RAM~346_combout  = ( \RAM~182_q  & ( \ra2[1]~input_o  & ( (\RAM~166_q ) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~182_q  & ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & \RAM~166_q ) ) ) ) # ( \RAM~182_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// (\RAM~134_q )) # (\ra2[0]~input_o  & ((\RAM~150_q ))) ) ) ) # ( !\RAM~182_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~134_q )) # (\ra2[0]~input_o  & ((\RAM~150_q ))) ) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\RAM~134_q ),
	.datac(!\RAM~150_q ),
	.datad(!\RAM~166_q ),
	.datae(!\RAM~182_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~346 .extended_lut = "off";
defparam \RAM~346 .lut_mask = 64'h2727272700AA55FF;
defparam \RAM~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \RAM~347 (
// Equation(s):
// \RAM~347_combout  = ( \RAM~246_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~230_q ) ) ) ) # ( !\RAM~246_q  & ( \ra2[1]~input_o  & ( (\RAM~230_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~246_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// ((\RAM~198_q ))) # (\ra2[0]~input_o  & (\RAM~214_q )) ) ) ) # ( !\RAM~246_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~198_q ))) # (\ra2[0]~input_o  & (\RAM~214_q )) ) ) )

	.dataa(!\RAM~214_q ),
	.datab(!\RAM~198_q ),
	.datac(!\RAM~230_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~246_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~347 .extended_lut = "off";
defparam \RAM~347 .lut_mask = 64'h335533550F000FFF;
defparam \RAM~347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \RAM~345 (
// Equation(s):
// \RAM~345_combout  = ( \RAM~118_q  & ( \RAM~102_q  & ( ((!\ra2[0]~input_o  & (\RAM~70_q )) # (\ra2[0]~input_o  & ((\RAM~86_q )))) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~118_q  & ( \RAM~102_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~70_q )) # 
// (\ra2[0]~input_o  & ((\RAM~86_q ))))) # (\ra2[1]~input_o  & (!\ra2[0]~input_o )) ) ) ) # ( \RAM~118_q  & ( !\RAM~102_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~70_q )) # (\ra2[0]~input_o  & ((\RAM~86_q ))))) # (\ra2[1]~input_o  & 
// (\ra2[0]~input_o )) ) ) ) # ( !\RAM~118_q  & ( !\RAM~102_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~70_q )) # (\ra2[0]~input_o  & ((\RAM~86_q ))))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\RAM~70_q ),
	.datad(!\RAM~86_q ),
	.datae(!\RAM~118_q ),
	.dataf(!\RAM~102_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~345 .extended_lut = "off";
defparam \RAM~345 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM~345 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \RAM~344 (
// Equation(s):
// \RAM~344_combout  = ( \RAM~54_q  & ( \RAM~22_q  & ( ((!\ra2[1]~input_o  & (\RAM~6_q )) # (\ra2[1]~input_o  & ((\RAM~38_q )))) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~54_q  & ( \RAM~22_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & (\RAM~6_q )) # 
// (\ra2[1]~input_o  & ((\RAM~38_q ))))) # (\ra2[0]~input_o  & (((!\ra2[1]~input_o )))) ) ) ) # ( \RAM~54_q  & ( !\RAM~22_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & (\RAM~6_q )) # (\ra2[1]~input_o  & ((\RAM~38_q ))))) # (\ra2[0]~input_o  & 
// (((\ra2[1]~input_o )))) ) ) ) # ( !\RAM~54_q  & ( !\RAM~22_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & (\RAM~6_q )) # (\ra2[1]~input_o  & ((\RAM~38_q ))))) ) ) )

	.dataa(!\RAM~6_q ),
	.datab(!\RAM~38_q ),
	.datac(!\ra2[0]~input_o ),
	.datad(!\ra2[1]~input_o ),
	.datae(!\RAM~54_q ),
	.dataf(!\RAM~22_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~344 .extended_lut = "off";
defparam \RAM~344 .lut_mask = 64'h5030503F5F305F3F;
defparam \RAM~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \rd2~36 (
// Equation(s):
// \rd2~36_combout  = ( !\ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~344_combout )) # (\ra2[2]~input_o  & (((\RAM~345_combout )))))) ) ) # ( \ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~346_combout )) # 
// (\ra2[2]~input_o  & (((\RAM~347_combout )))))) ) )

	.dataa(!\WideOr1~combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\RAM~346_combout ),
	.datad(!\RAM~347_combout ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\RAM~345_combout ),
	.datag(!\RAM~344_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~36 .extended_lut = "on";
defparam \rd2~36 .lut_mask = 64'h0404041515150415;
defparam \rd2~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \RAM~350 (
// Equation(s):
// \RAM~350_combout  = ( \RAM~231_q  & ( \RAM~103_q  & ( ((!\ra2[3]~input_o  & (\RAM~39_q )) # (\ra2[3]~input_o  & ((\RAM~167_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~231_q  & ( \RAM~103_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~39_q )) # 
// (\ra2[3]~input_o  & ((\RAM~167_q ))))) # (\ra2[2]~input_o  & (((!\ra2[3]~input_o )))) ) ) ) # ( \RAM~231_q  & ( !\RAM~103_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~39_q )) # (\ra2[3]~input_o  & ((\RAM~167_q ))))) # (\ra2[2]~input_o  & 
// (((\ra2[3]~input_o )))) ) ) ) # ( !\RAM~231_q  & ( !\RAM~103_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~39_q )) # (\ra2[3]~input_o  & ((\RAM~167_q ))))) ) ) )

	.dataa(!\RAM~39_q ),
	.datab(!\RAM~167_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\ra2[3]~input_o ),
	.datae(!\RAM~231_q ),
	.dataf(!\RAM~103_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~350 .extended_lut = "off";
defparam \RAM~350 .lut_mask = 64'h5030503F5F305F3F;
defparam \RAM~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \RAM~351 (
// Equation(s):
// \RAM~351_combout  = ( \RAM~247_q  & ( \RAM~183_q  & ( ((!\ra2[2]~input_o  & ((\RAM~55_q ))) # (\ra2[2]~input_o  & (\RAM~119_q ))) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~247_q  & ( \RAM~183_q  & ( (!\ra2[2]~input_o  & (((\RAM~55_q )) # (\ra2[3]~input_o ))) # 
// (\ra2[2]~input_o  & (!\ra2[3]~input_o  & (\RAM~119_q ))) ) ) ) # ( \RAM~247_q  & ( !\RAM~183_q  & ( (!\ra2[2]~input_o  & (!\ra2[3]~input_o  & ((\RAM~55_q )))) # (\ra2[2]~input_o  & (((\RAM~119_q )) # (\ra2[3]~input_o ))) ) ) ) # ( !\RAM~247_q  & ( 
// !\RAM~183_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & ((\RAM~55_q ))) # (\ra2[2]~input_o  & (\RAM~119_q )))) ) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\RAM~119_q ),
	.datad(!\RAM~55_q ),
	.datae(!\RAM~247_q ),
	.dataf(!\RAM~183_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~351 .extended_lut = "off";
defparam \RAM~351 .lut_mask = 64'h048C159D26AE37BF;
defparam \RAM~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \RAM~349 (
// Equation(s):
// \RAM~349_combout  = ( \RAM~215_q  & ( \ra2[2]~input_o  & ( (\RAM~87_q ) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~215_q  & ( \ra2[2]~input_o  & ( (!\ra2[3]~input_o  & \RAM~87_q ) ) ) ) # ( \RAM~215_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & (\RAM~23_q 
// )) # (\ra2[3]~input_o  & ((\RAM~151_q ))) ) ) ) # ( !\RAM~215_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & (\RAM~23_q )) # (\ra2[3]~input_o  & ((\RAM~151_q ))) ) ) )

	.dataa(!\RAM~23_q ),
	.datab(!\ra2[3]~input_o ),
	.datac(!\RAM~151_q ),
	.datad(!\RAM~87_q ),
	.datae(!\RAM~215_q ),
	.dataf(!\ra2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~349 .extended_lut = "off";
defparam \RAM~349 .lut_mask = 64'h4747474700CC33FF;
defparam \RAM~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \RAM~348 (
// Equation(s):
// \RAM~348_combout  = ( \RAM~199_q  & ( \RAM~71_q  & ( ((!\ra2[3]~input_o  & (\RAM~7_q )) # (\ra2[3]~input_o  & ((\RAM~135_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~199_q  & ( \RAM~71_q  & ( (!\ra2[3]~input_o  & (((\ra2[2]~input_o )) # (\RAM~7_q ))) # 
// (\ra2[3]~input_o  & (((\RAM~135_q  & !\ra2[2]~input_o )))) ) ) ) # ( \RAM~199_q  & ( !\RAM~71_q  & ( (!\ra2[3]~input_o  & (\RAM~7_q  & ((!\ra2[2]~input_o )))) # (\ra2[3]~input_o  & (((\ra2[2]~input_o ) # (\RAM~135_q )))) ) ) ) # ( !\RAM~199_q  & ( 
// !\RAM~71_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~7_q )) # (\ra2[3]~input_o  & ((\RAM~135_q ))))) ) ) )

	.dataa(!\RAM~7_q ),
	.datab(!\RAM~135_q ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\ra2[2]~input_o ),
	.datae(!\RAM~199_q ),
	.dataf(!\RAM~71_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~348 .extended_lut = "off";
defparam \RAM~348 .lut_mask = 64'h5300530F53F053FF;
defparam \RAM~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N48
cyclonev_lcell_comb \rd2~32 (
// Equation(s):
// \rd2~32_combout  = ( !\ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (\RAM~348_combout )) # (\ra2[0]~input_o  & (((\RAM~349_combout )))))) ) ) # ( \ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (\RAM~350_combout )) # 
// (\ra2[0]~input_o  & (((\RAM~351_combout )))))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\WideOr1~combout ),
	.datac(!\RAM~350_combout ),
	.datad(!\RAM~351_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\RAM~349_combout ),
	.datag(!\RAM~348_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~32 .extended_lut = "on";
defparam \rd2~32 .lut_mask = 64'h0202021313130213;
defparam \rd2~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \RAM~355 (
// Equation(s):
// \RAM~355_combout  = ( \RAM~248_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~232_q ) ) ) ) # ( !\RAM~248_q  & ( \ra2[1]~input_o  & ( (\RAM~232_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~248_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// (\RAM~200_q )) # (\ra2[0]~input_o  & ((\RAM~216_q ))) ) ) ) # ( !\RAM~248_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~200_q )) # (\ra2[0]~input_o  & ((\RAM~216_q ))) ) ) )

	.dataa(!\RAM~200_q ),
	.datab(!\RAM~232_q ),
	.datac(!\RAM~216_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~248_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~355 .extended_lut = "off";
defparam \RAM~355 .lut_mask = 64'h550F550F330033FF;
defparam \RAM~355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N27
cyclonev_lcell_comb \RAM~353 (
// Equation(s):
// \RAM~353_combout  = ( \RAM~120_q  & ( \RAM~72_q  & ( (!\ra2[1]~input_o  & (((!\ra2[0]~input_o )) # (\RAM~88_q ))) # (\ra2[1]~input_o  & (((\RAM~104_q ) # (\ra2[0]~input_o )))) ) ) ) # ( !\RAM~120_q  & ( \RAM~72_q  & ( (!\ra2[1]~input_o  & 
// (((!\ra2[0]~input_o )) # (\RAM~88_q ))) # (\ra2[1]~input_o  & (((!\ra2[0]~input_o  & \RAM~104_q )))) ) ) ) # ( \RAM~120_q  & ( !\RAM~72_q  & ( (!\ra2[1]~input_o  & (\RAM~88_q  & (\ra2[0]~input_o ))) # (\ra2[1]~input_o  & (((\RAM~104_q ) # (\ra2[0]~input_o 
// )))) ) ) ) # ( !\RAM~120_q  & ( !\RAM~72_q  & ( (!\ra2[1]~input_o  & (\RAM~88_q  & (\ra2[0]~input_o ))) # (\ra2[1]~input_o  & (((!\ra2[0]~input_o  & \RAM~104_q )))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\RAM~88_q ),
	.datac(!\ra2[0]~input_o ),
	.datad(!\RAM~104_q ),
	.datae(!\RAM~120_q ),
	.dataf(!\RAM~72_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~353 .extended_lut = "off";
defparam \RAM~353 .lut_mask = 64'h02520757A2F2A7F7;
defparam \RAM~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \RAM~354 (
// Equation(s):
// \RAM~354_combout  = ( \RAM~184_q  & ( \RAM~168_q  & ( ((!\ra2[0]~input_o  & (\RAM~136_q )) # (\ra2[0]~input_o  & ((\RAM~152_q )))) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~184_q  & ( \RAM~168_q  & ( (!\ra2[0]~input_o  & (((\ra2[1]~input_o )) # (\RAM~136_q ))) 
// # (\ra2[0]~input_o  & (((\RAM~152_q  & !\ra2[1]~input_o )))) ) ) ) # ( \RAM~184_q  & ( !\RAM~168_q  & ( (!\ra2[0]~input_o  & (\RAM~136_q  & ((!\ra2[1]~input_o )))) # (\ra2[0]~input_o  & (((\ra2[1]~input_o ) # (\RAM~152_q )))) ) ) ) # ( !\RAM~184_q  & ( 
// !\RAM~168_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~136_q )) # (\ra2[0]~input_o  & ((\RAM~152_q ))))) ) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\RAM~136_q ),
	.datac(!\RAM~152_q ),
	.datad(!\ra2[1]~input_o ),
	.datae(!\RAM~184_q ),
	.dataf(!\RAM~168_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~354 .extended_lut = "off";
defparam \RAM~354 .lut_mask = 64'h2700275527AA27FF;
defparam \RAM~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \RAM~352 (
// Equation(s):
// \RAM~352_combout  = ( \RAM~56_q  & ( \ra2[1]~input_o  & ( (\RAM~40_q ) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~56_q  & ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & \RAM~40_q ) ) ) ) # ( \RAM~56_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~8_q ))) 
// # (\ra2[0]~input_o  & (\RAM~24_q )) ) ) ) # ( !\RAM~56_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~8_q ))) # (\ra2[0]~input_o  & (\RAM~24_q )) ) ) )

	.dataa(!\RAM~24_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\RAM~8_q ),
	.datad(!\RAM~40_q ),
	.datae(!\RAM~56_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~352 .extended_lut = "off";
defparam \RAM~352 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \RAM~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \rd2~28 (
// Equation(s):
// \rd2~28_combout  = ( !\ra2[3]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[2]~input_o  & ((\RAM~352_combout ))) # (\ra2[2]~input_o  & (\RAM~353_combout ))))) ) ) # ( \ra2[3]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[2]~input_o  & ((\RAM~354_combout ))) # 
// (\ra2[2]~input_o  & (\RAM~355_combout ))))) ) )

	.dataa(!\RAM~355_combout ),
	.datab(!\RAM~353_combout ),
	.datac(!\RAM~354_combout ),
	.datad(!\WideOr1~combout ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\ra2[2]~input_o ),
	.datag(!\RAM~352_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~28 .extended_lut = "on";
defparam \rd2~28 .lut_mask = 64'h000F000F00330055;
defparam \rd2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \RAM~359 (
// Equation(s):
// \RAM~359_combout  = ( \RAM~249_q  & ( \RAM~57_q  & ( (!\ra2[2]~input_o  & (((!\ra2[3]~input_o ) # (\RAM~185_q )))) # (\ra2[2]~input_o  & (((\ra2[3]~input_o )) # (\RAM~121_q ))) ) ) ) # ( !\RAM~249_q  & ( \RAM~57_q  & ( (!\ra2[2]~input_o  & 
// (((!\ra2[3]~input_o ) # (\RAM~185_q )))) # (\ra2[2]~input_o  & (\RAM~121_q  & (!\ra2[3]~input_o ))) ) ) ) # ( \RAM~249_q  & ( !\RAM~57_q  & ( (!\ra2[2]~input_o  & (((\ra2[3]~input_o  & \RAM~185_q )))) # (\ra2[2]~input_o  & (((\ra2[3]~input_o )) # 
// (\RAM~121_q ))) ) ) ) # ( !\RAM~249_q  & ( !\RAM~57_q  & ( (!\ra2[2]~input_o  & (((\ra2[3]~input_o  & \RAM~185_q )))) # (\ra2[2]~input_o  & (\RAM~121_q  & (!\ra2[3]~input_o ))) ) ) )

	.dataa(!\RAM~121_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~185_q ),
	.datae(!\RAM~249_q ),
	.dataf(!\RAM~57_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~359 .extended_lut = "off";
defparam \RAM~359 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \RAM~359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N12
cyclonev_lcell_comb \RAM~358 (
// Equation(s):
// \RAM~358_combout  = ( \RAM~233_q  & ( \ra2[2]~input_o  & ( (\RAM~105_q ) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~233_q  & ( \ra2[2]~input_o  & ( (!\ra2[3]~input_o  & \RAM~105_q ) ) ) ) # ( \RAM~233_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & 
// ((\RAM~41_q ))) # (\ra2[3]~input_o  & (\RAM~169_q )) ) ) ) # ( !\RAM~233_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & ((\RAM~41_q ))) # (\ra2[3]~input_o  & (\RAM~169_q )) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\RAM~105_q ),
	.datac(!\RAM~169_q ),
	.datad(!\RAM~41_q ),
	.datae(!\RAM~233_q ),
	.dataf(!\ra2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~358 .extended_lut = "off";
defparam \RAM~358 .lut_mask = 64'h05AF05AF22227777;
defparam \RAM~358 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N36
cyclonev_lcell_comb \RAM~357 (
// Equation(s):
// \RAM~357_combout  = ( \RAM~217_q  & ( \RAM~153_q  & ( ((!\ra2[2]~input_o  & ((\RAM~25_q ))) # (\ra2[2]~input_o  & (\RAM~89_q ))) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~217_q  & ( \RAM~153_q  & ( (!\ra2[2]~input_o  & (((\RAM~25_q ) # (\ra2[3]~input_o )))) # 
// (\ra2[2]~input_o  & (\RAM~89_q  & (!\ra2[3]~input_o ))) ) ) ) # ( \RAM~217_q  & ( !\RAM~153_q  & ( (!\ra2[2]~input_o  & (((!\ra2[3]~input_o  & \RAM~25_q )))) # (\ra2[2]~input_o  & (((\ra2[3]~input_o )) # (\RAM~89_q ))) ) ) ) # ( !\RAM~217_q  & ( 
// !\RAM~153_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & ((\RAM~25_q ))) # (\ra2[2]~input_o  & (\RAM~89_q )))) ) ) )

	.dataa(!\RAM~89_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~25_q ),
	.datae(!\RAM~217_q ),
	.dataf(!\RAM~153_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~357 .extended_lut = "off";
defparam \RAM~357 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \RAM~357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \RAM~356 (
// Equation(s):
// \RAM~356_combout  = ( \RAM~201_q  & ( \RAM~73_q  & ( ((!\ra2[3]~input_o  & (\RAM~9_q )) # (\ra2[3]~input_o  & ((\RAM~137_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~201_q  & ( \RAM~73_q  & ( (!\ra2[3]~input_o  & (((\ra2[2]~input_o )) # (\RAM~9_q ))) # 
// (\ra2[3]~input_o  & (((!\ra2[2]~input_o  & \RAM~137_q )))) ) ) ) # ( \RAM~201_q  & ( !\RAM~73_q  & ( (!\ra2[3]~input_o  & (\RAM~9_q  & (!\ra2[2]~input_o ))) # (\ra2[3]~input_o  & (((\RAM~137_q ) # (\ra2[2]~input_o )))) ) ) ) # ( !\RAM~201_q  & ( 
// !\RAM~73_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~9_q )) # (\ra2[3]~input_o  & ((\RAM~137_q ))))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\RAM~9_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~137_q ),
	.datae(!\RAM~201_q ),
	.dataf(!\RAM~73_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~356 .extended_lut = "off";
defparam \RAM~356 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N42
cyclonev_lcell_comb \rd2~24 (
// Equation(s):
// \rd2~24_combout  = ( !\ra2[1]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[0]~input_o  & (\RAM~356_combout )) # (\ra2[0]~input_o  & ((\RAM~357_combout )))))) ) ) # ( \ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (((\RAM~358_combout )))) # 
// (\ra2[0]~input_o  & (\RAM~359_combout )))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\RAM~359_combout ),
	.datac(!\RAM~358_combout ),
	.datad(!\WideOr1~combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\RAM~357_combout ),
	.datag(!\RAM~356_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~24 .extended_lut = "on";
defparam \rd2~24 .lut_mask = 64'h000A001B005F001B;
defparam \rd2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \RAM~363 (
// Equation(s):
// \RAM~363_combout  = ( \RAM~250_q  & ( \ra2[1]~input_o  & ( (\RAM~234_q ) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~250_q  & ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & \RAM~234_q ) ) ) ) # ( \RAM~250_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// (\RAM~202_q )) # (\ra2[0]~input_o  & ((\RAM~218_q ))) ) ) ) # ( !\RAM~250_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~202_q )) # (\ra2[0]~input_o  & ((\RAM~218_q ))) ) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\RAM~202_q ),
	.datac(!\RAM~218_q ),
	.datad(!\RAM~234_q ),
	.datae(!\RAM~250_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~363 .extended_lut = "off";
defparam \RAM~363 .lut_mask = 64'h2727272700AA55FF;
defparam \RAM~363 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \RAM~362 (
// Equation(s):
// \RAM~362_combout  = ( \RAM~186_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~170_q ) ) ) ) # ( !\RAM~186_q  & ( \ra2[1]~input_o  & ( (\RAM~170_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~186_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// ((\RAM~138_q ))) # (\ra2[0]~input_o  & (\RAM~154_q )) ) ) ) # ( !\RAM~186_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~138_q ))) # (\ra2[0]~input_o  & (\RAM~154_q )) ) ) )

	.dataa(!\RAM~170_q ),
	.datab(!\RAM~154_q ),
	.datac(!\RAM~138_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~186_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~362 .extended_lut = "off";
defparam \RAM~362 .lut_mask = 64'h0F330F33550055FF;
defparam \RAM~362 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \RAM~361 (
// Equation(s):
// \RAM~361_combout  = ( \RAM~122_q  & ( \RAM~90_q  & ( ((!\ra2[1]~input_o  & ((\RAM~74_q ))) # (\ra2[1]~input_o  & (\RAM~106_q ))) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~122_q  & ( \RAM~90_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & ((\RAM~74_q ))) # 
// (\ra2[1]~input_o  & (\RAM~106_q )))) # (\ra2[0]~input_o  & (((!\ra2[1]~input_o )))) ) ) ) # ( \RAM~122_q  & ( !\RAM~90_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & ((\RAM~74_q ))) # (\ra2[1]~input_o  & (\RAM~106_q )))) # (\ra2[0]~input_o  & 
// (((\ra2[1]~input_o )))) ) ) ) # ( !\RAM~122_q  & ( !\RAM~90_q  & ( (!\ra2[0]~input_o  & ((!\ra2[1]~input_o  & ((\RAM~74_q ))) # (\ra2[1]~input_o  & (\RAM~106_q )))) ) ) )

	.dataa(!\RAM~106_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\ra2[1]~input_o ),
	.datad(!\RAM~74_q ),
	.datae(!\RAM~122_q ),
	.dataf(!\RAM~90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~361 .extended_lut = "off";
defparam \RAM~361 .lut_mask = 64'h04C407C734F437F7;
defparam \RAM~361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \RAM~360 (
// Equation(s):
// \RAM~360_combout  = ( \RAM~58_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~42_q ) ) ) ) # ( !\RAM~58_q  & ( \ra2[1]~input_o  & ( (\RAM~42_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~58_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~10_q )) # 
// (\ra2[0]~input_o  & ((\RAM~26_q ))) ) ) ) # ( !\RAM~58_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~10_q )) # (\ra2[0]~input_o  & ((\RAM~26_q ))) ) ) )

	.dataa(!\RAM~42_q ),
	.datab(!\RAM~10_q ),
	.datac(!\RAM~26_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~58_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~360 .extended_lut = "off";
defparam \RAM~360 .lut_mask = 64'h330F330F550055FF;
defparam \RAM~360 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \rd2~20 (
// Equation(s):
// \rd2~20_combout  = ( !\ra2[3]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~360_combout )) # (\ra2[2]~input_o  & ((\RAM~361_combout )))))) ) ) # ( \ra2[3]~input_o  & ( (\WideOr1~combout  & (((!\ra2[2]~input_o  & ((\RAM~362_combout ))) # 
// (\ra2[2]~input_o  & (\RAM~363_combout ))))) ) )

	.dataa(!\RAM~363_combout ),
	.datab(!\WideOr1~combout ),
	.datac(!\RAM~362_combout ),
	.datad(!\RAM~361_combout ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\ra2[2]~input_o ),
	.datag(!\RAM~360_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~20 .extended_lut = "on";
defparam \rd2~20 .lut_mask = 64'h0303030300331111;
defparam \rd2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N36
cyclonev_lcell_comb \RAM~365 (
// Equation(s):
// \RAM~365_combout  = ( \RAM~219_q  & ( \RAM~91_q  & ( ((!\ra2[3]~input_o  & (\RAM~27_q )) # (\ra2[3]~input_o  & ((\RAM~155_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~219_q  & ( \RAM~91_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~27_q )) # 
// (\ra2[3]~input_o  & ((\RAM~155_q ))))) # (\ra2[2]~input_o  & (((!\ra2[3]~input_o )))) ) ) ) # ( \RAM~219_q  & ( !\RAM~91_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~27_q )) # (\ra2[3]~input_o  & ((\RAM~155_q ))))) # (\ra2[2]~input_o  & 
// (((\ra2[3]~input_o )))) ) ) ) # ( !\RAM~219_q  & ( !\RAM~91_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~27_q )) # (\ra2[3]~input_o  & ((\RAM~155_q ))))) ) ) )

	.dataa(!\RAM~27_q ),
	.datab(!\RAM~155_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\ra2[3]~input_o ),
	.datae(!\RAM~219_q ),
	.dataf(!\RAM~91_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~365 .extended_lut = "off";
defparam \RAM~365 .lut_mask = 64'h5030503F5F305F3F;
defparam \RAM~365 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \RAM~366 (
// Equation(s):
// \RAM~366_combout  = ( \RAM~235_q  & ( \RAM~171_q  & ( ((!\ra2[2]~input_o  & (\RAM~43_q )) # (\ra2[2]~input_o  & ((\RAM~107_q )))) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~235_q  & ( \RAM~171_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & (\RAM~43_q )) # 
// (\ra2[2]~input_o  & ((\RAM~107_q ))))) # (\ra2[3]~input_o  & (((!\ra2[2]~input_o )))) ) ) ) # ( \RAM~235_q  & ( !\RAM~171_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & (\RAM~43_q )) # (\ra2[2]~input_o  & ((\RAM~107_q ))))) # (\ra2[3]~input_o  & 
// (((\ra2[2]~input_o )))) ) ) ) # ( !\RAM~235_q  & ( !\RAM~171_q  & ( (!\ra2[3]~input_o  & ((!\ra2[2]~input_o  & (\RAM~43_q )) # (\ra2[2]~input_o  & ((\RAM~107_q ))))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\RAM~43_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~107_q ),
	.datae(!\RAM~235_q ),
	.dataf(!\RAM~171_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~366 .extended_lut = "off";
defparam \RAM~366 .lut_mask = 64'h202A252F707A757F;
defparam \RAM~366 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N0
cyclonev_lcell_comb \RAM~367 (
// Equation(s):
// \RAM~367_combout  = ( \RAM~251_q  & ( \RAM~59_q  & ( (!\ra2[2]~input_o  & (((!\ra2[3]~input_o ) # (\RAM~187_q )))) # (\ra2[2]~input_o  & (((\ra2[3]~input_o )) # (\RAM~123_q ))) ) ) ) # ( !\RAM~251_q  & ( \RAM~59_q  & ( (!\ra2[2]~input_o  & 
// (((!\ra2[3]~input_o ) # (\RAM~187_q )))) # (\ra2[2]~input_o  & (\RAM~123_q  & (!\ra2[3]~input_o ))) ) ) ) # ( \RAM~251_q  & ( !\RAM~59_q  & ( (!\ra2[2]~input_o  & (((\ra2[3]~input_o  & \RAM~187_q )))) # (\ra2[2]~input_o  & (((\ra2[3]~input_o )) # 
// (\RAM~123_q ))) ) ) ) # ( !\RAM~251_q  & ( !\RAM~59_q  & ( (!\ra2[2]~input_o  & (((\ra2[3]~input_o  & \RAM~187_q )))) # (\ra2[2]~input_o  & (\RAM~123_q  & (!\ra2[3]~input_o ))) ) ) )

	.dataa(!\RAM~123_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~187_q ),
	.datae(!\RAM~251_q ),
	.dataf(!\RAM~59_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~367 .extended_lut = "off";
defparam \RAM~367 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \RAM~367 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \RAM~364 (
// Equation(s):
// \RAM~364_combout  = ( \RAM~203_q  & ( \ra2[3]~input_o  & ( (\ra2[2]~input_o ) # (\RAM~139_q ) ) ) ) # ( !\RAM~203_q  & ( \ra2[3]~input_o  & ( (\RAM~139_q  & !\ra2[2]~input_o ) ) ) ) # ( \RAM~203_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & (\RAM~11_q 
// )) # (\ra2[2]~input_o  & ((\RAM~75_q ))) ) ) ) # ( !\RAM~203_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & (\RAM~11_q )) # (\ra2[2]~input_o  & ((\RAM~75_q ))) ) ) )

	.dataa(!\RAM~139_q ),
	.datab(!\RAM~11_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~75_q ),
	.datae(!\RAM~203_q ),
	.dataf(!\ra2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~364 .extended_lut = "off";
defparam \RAM~364 .lut_mask = 64'h303F303F50505F5F;
defparam \RAM~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \rd2~16 (
// Equation(s):
// \rd2~16_combout  = ( !\ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (((\RAM~364_combout )))) # (\ra2[0]~input_o  & (\RAM~365_combout )))) ) ) # ( \ra2[1]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[0]~input_o  & (\RAM~366_combout )) # 
// (\ra2[0]~input_o  & ((\RAM~367_combout )))))) ) )

	.dataa(!\RAM~365_combout ),
	.datab(!\WideOr1~combout ),
	.datac(!\RAM~366_combout ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\RAM~367_combout ),
	.datag(!\RAM~364_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~16 .extended_lut = "on";
defparam \rd2~16 .lut_mask = 64'h0311030003110333;
defparam \rd2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \RAM~370 (
// Equation(s):
// \RAM~370_combout  = ( \RAM~188_q  & ( \ra2[1]~input_o  & ( (\RAM~172_q ) # (\ra2[0]~input_o ) ) ) ) # ( !\RAM~188_q  & ( \ra2[1]~input_o  & ( (!\ra2[0]~input_o  & \RAM~172_q ) ) ) ) # ( \RAM~188_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// (\RAM~140_q )) # (\ra2[0]~input_o  & ((\RAM~156_q ))) ) ) ) # ( !\RAM~188_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & (\RAM~140_q )) # (\ra2[0]~input_o  & ((\RAM~156_q ))) ) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\RAM~140_q ),
	.datac(!\RAM~156_q ),
	.datad(!\RAM~172_q ),
	.datae(!\RAM~188_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~370 .extended_lut = "off";
defparam \RAM~370 .lut_mask = 64'h2727272700AA55FF;
defparam \RAM~370 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N54
cyclonev_lcell_comb \RAM~369 (
// Equation(s):
// \RAM~369_combout  = ( \RAM~124_q  & ( \RAM~108_q  & ( ((!\ra2[0]~input_o  & (\RAM~76_q )) # (\ra2[0]~input_o  & ((\RAM~92_q )))) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~124_q  & ( \RAM~108_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~76_q )) # 
// (\ra2[0]~input_o  & ((\RAM~92_q ))))) # (\ra2[1]~input_o  & (!\ra2[0]~input_o )) ) ) ) # ( \RAM~124_q  & ( !\RAM~108_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~76_q )) # (\ra2[0]~input_o  & ((\RAM~92_q ))))) # (\ra2[1]~input_o  & 
// (\ra2[0]~input_o )) ) ) ) # ( !\RAM~124_q  & ( !\RAM~108_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & (\RAM~76_q )) # (\ra2[0]~input_o  & ((\RAM~92_q ))))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\RAM~76_q ),
	.datad(!\RAM~92_q ),
	.datae(!\RAM~124_q ),
	.dataf(!\RAM~108_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~369 .extended_lut = "off";
defparam \RAM~369 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \RAM~369 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \RAM~371 (
// Equation(s):
// \RAM~371_combout  = ( \RAM~252_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~236_q ) ) ) ) # ( !\RAM~252_q  & ( \ra2[1]~input_o  & ( (\RAM~236_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~252_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// ((\RAM~204_q ))) # (\ra2[0]~input_o  & (\RAM~220_q )) ) ) ) # ( !\RAM~252_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~204_q ))) # (\ra2[0]~input_o  & (\RAM~220_q )) ) ) )

	.dataa(!\RAM~220_q ),
	.datab(!\RAM~236_q ),
	.datac(!\RAM~204_q ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~252_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~371 .extended_lut = "off";
defparam \RAM~371 .lut_mask = 64'h0F550F55330033FF;
defparam \RAM~371 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \RAM~368 (
// Equation(s):
// \RAM~368_combout  = ( \RAM~60_q  & ( \RAM~12_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o ) # ((\RAM~28_q )))) # (\ra2[1]~input_o  & (((\RAM~44_q )) # (\ra2[0]~input_o ))) ) ) ) # ( !\RAM~60_q  & ( \RAM~12_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o 
// ) # ((\RAM~28_q )))) # (\ra2[1]~input_o  & (!\ra2[0]~input_o  & ((\RAM~44_q )))) ) ) ) # ( \RAM~60_q  & ( !\RAM~12_q  & ( (!\ra2[1]~input_o  & (\ra2[0]~input_o  & (\RAM~28_q ))) # (\ra2[1]~input_o  & (((\RAM~44_q )) # (\ra2[0]~input_o ))) ) ) ) # ( 
// !\RAM~60_q  & ( !\RAM~12_q  & ( (!\ra2[1]~input_o  & (\ra2[0]~input_o  & (\RAM~28_q ))) # (\ra2[1]~input_o  & (!\ra2[0]~input_o  & ((\RAM~44_q )))) ) ) )

	.dataa(!\ra2[1]~input_o ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\RAM~28_q ),
	.datad(!\RAM~44_q ),
	.datae(!\RAM~60_q ),
	.dataf(!\RAM~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~368 .extended_lut = "off";
defparam \RAM~368 .lut_mask = 64'h024613578ACE9BDF;
defparam \RAM~368 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \rd2~12 (
// Equation(s):
// \rd2~12_combout  = ( !\ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~368_combout )) # (\ra2[2]~input_o  & (((\RAM~369_combout )))))) ) ) # ( \ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~370_combout )) # 
// (\ra2[2]~input_o  & (((\RAM~371_combout )))))) ) )

	.dataa(!\ra2[2]~input_o ),
	.datab(!\WideOr1~combout ),
	.datac(!\RAM~370_combout ),
	.datad(!\RAM~369_combout ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\RAM~371_combout ),
	.datag(!\RAM~368_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~12 .extended_lut = "on";
defparam \rd2~12 .lut_mask = 64'h0213020202131313;
defparam \rd2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \RAM~375 (
// Equation(s):
// \RAM~375_combout  = ( \RAM~253_q  & ( \RAM~61_q  & ( (!\ra2[2]~input_o  & (((!\ra2[3]~input_o ) # (\RAM~189_q )))) # (\ra2[2]~input_o  & (((\ra2[3]~input_o )) # (\RAM~125_q ))) ) ) ) # ( !\RAM~253_q  & ( \RAM~61_q  & ( (!\ra2[2]~input_o  & 
// (((!\ra2[3]~input_o ) # (\RAM~189_q )))) # (\ra2[2]~input_o  & (\RAM~125_q  & (!\ra2[3]~input_o ))) ) ) ) # ( \RAM~253_q  & ( !\RAM~61_q  & ( (!\ra2[2]~input_o  & (((\ra2[3]~input_o  & \RAM~189_q )))) # (\ra2[2]~input_o  & (((\ra2[3]~input_o )) # 
// (\RAM~125_q ))) ) ) ) # ( !\RAM~253_q  & ( !\RAM~61_q  & ( (!\ra2[2]~input_o  & (((\ra2[3]~input_o  & \RAM~189_q )))) # (\ra2[2]~input_o  & (\RAM~125_q  & (!\ra2[3]~input_o ))) ) ) )

	.dataa(!\RAM~125_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~189_q ),
	.datae(!\RAM~253_q ),
	.dataf(!\RAM~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~375 .extended_lut = "off";
defparam \RAM~375 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \RAM~375 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \RAM~373 (
// Equation(s):
// \RAM~373_combout  = ( \RAM~221_q  & ( \RAM~93_q  & ( ((!\ra2[3]~input_o  & ((\RAM~29_q ))) # (\ra2[3]~input_o  & (\RAM~157_q ))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~221_q  & ( \RAM~93_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & ((\RAM~29_q ))) # 
// (\ra2[3]~input_o  & (\RAM~157_q )))) # (\ra2[2]~input_o  & (((!\ra2[3]~input_o )))) ) ) ) # ( \RAM~221_q  & ( !\RAM~93_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & ((\RAM~29_q ))) # (\ra2[3]~input_o  & (\RAM~157_q )))) # (\ra2[2]~input_o  & 
// (((\ra2[3]~input_o )))) ) ) ) # ( !\RAM~221_q  & ( !\RAM~93_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & ((\RAM~29_q ))) # (\ra2[3]~input_o  & (\RAM~157_q )))) ) ) )

	.dataa(!\RAM~157_q ),
	.datab(!\RAM~29_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\ra2[3]~input_o ),
	.datae(!\RAM~221_q ),
	.dataf(!\RAM~93_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~373 .extended_lut = "off";
defparam \RAM~373 .lut_mask = 64'h3050305F3F503F5F;
defparam \RAM~373 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \RAM~374 (
// Equation(s):
// \RAM~374_combout  = ( \RAM~237_q  & ( \ra2[2]~input_o  & ( (\RAM~109_q ) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~237_q  & ( \ra2[2]~input_o  & ( (!\ra2[3]~input_o  & \RAM~109_q ) ) ) ) # ( \RAM~237_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & 
// ((\RAM~45_q ))) # (\ra2[3]~input_o  & (\RAM~173_q )) ) ) ) # ( !\RAM~237_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & ((\RAM~45_q ))) # (\ra2[3]~input_o  & (\RAM~173_q )) ) ) )

	.dataa(!\RAM~173_q ),
	.datab(!\RAM~45_q ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~109_q ),
	.datae(!\RAM~237_q ),
	.dataf(!\ra2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~374 .extended_lut = "off";
defparam \RAM~374 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM~374 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \RAM~372 (
// Equation(s):
// \RAM~372_combout  = ( \RAM~205_q  & ( \RAM~77_q  & ( ((!\ra2[3]~input_o  & (\RAM~13_q )) # (\ra2[3]~input_o  & ((\RAM~141_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~205_q  & ( \RAM~77_q  & ( (!\ra2[3]~input_o  & (((\ra2[2]~input_o )) # (\RAM~13_q ))) # 
// (\ra2[3]~input_o  & (((!\ra2[2]~input_o  & \RAM~141_q )))) ) ) ) # ( \RAM~205_q  & ( !\RAM~77_q  & ( (!\ra2[3]~input_o  & (\RAM~13_q  & (!\ra2[2]~input_o ))) # (\ra2[3]~input_o  & (((\RAM~141_q ) # (\ra2[2]~input_o )))) ) ) ) # ( !\RAM~205_q  & ( 
// !\RAM~77_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~13_q )) # (\ra2[3]~input_o  & ((\RAM~141_q ))))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\RAM~13_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~141_q ),
	.datae(!\RAM~205_q ),
	.dataf(!\RAM~77_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~372 .extended_lut = "off";
defparam \RAM~372 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \rd2~8 (
// Equation(s):
// \rd2~8_combout  = ( !\ra2[1]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[0]~input_o  & ((\RAM~372_combout ))) # (\ra2[0]~input_o  & (\RAM~373_combout ))))) ) ) # ( \ra2[1]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[0]~input_o  & ((\RAM~374_combout ))) # 
// (\ra2[0]~input_o  & (\RAM~375_combout ))))) ) )

	.dataa(!\RAM~375_combout ),
	.datab(!\RAM~373_combout ),
	.datac(!\RAM~374_combout ),
	.datad(!\WideOr1~combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\ra2[0]~input_o ),
	.datag(!\RAM~372_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~8 .extended_lut = "on";
defparam \rd2~8 .lut_mask = 64'h000F000F00330055;
defparam \rd2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N24
cyclonev_lcell_comb \RAM~379 (
// Equation(s):
// \RAM~379_combout  = ( \RAM~254_q  & ( \RAM~238_q  & ( ((!\ra2[0]~input_o  & ((\RAM~206_q ))) # (\ra2[0]~input_o  & (\RAM~222_q ))) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~254_q  & ( \RAM~238_q  & ( (!\ra2[0]~input_o  & (((\ra2[1]~input_o ) # (\RAM~206_q )))) 
// # (\ra2[0]~input_o  & (\RAM~222_q  & ((!\ra2[1]~input_o )))) ) ) ) # ( \RAM~254_q  & ( !\RAM~238_q  & ( (!\ra2[0]~input_o  & (((\RAM~206_q  & !\ra2[1]~input_o )))) # (\ra2[0]~input_o  & (((\ra2[1]~input_o )) # (\RAM~222_q ))) ) ) ) # ( !\RAM~254_q  & ( 
// !\RAM~238_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & ((\RAM~206_q ))) # (\ra2[0]~input_o  & (\RAM~222_q )))) ) ) )

	.dataa(!\RAM~222_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\RAM~206_q ),
	.datad(!\ra2[1]~input_o ),
	.datae(!\RAM~254_q ),
	.dataf(!\RAM~238_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~379 .extended_lut = "off";
defparam \RAM~379 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \RAM~379 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \RAM~378 (
// Equation(s):
// \RAM~378_combout  = ( \RAM~190_q  & ( \ra2[1]~input_o  & ( (\ra2[0]~input_o ) # (\RAM~174_q ) ) ) ) # ( !\RAM~190_q  & ( \ra2[1]~input_o  & ( (\RAM~174_q  & !\ra2[0]~input_o ) ) ) ) # ( \RAM~190_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & 
// ((\RAM~142_q ))) # (\ra2[0]~input_o  & (\RAM~158_q )) ) ) ) # ( !\RAM~190_q  & ( !\ra2[1]~input_o  & ( (!\ra2[0]~input_o  & ((\RAM~142_q ))) # (\ra2[0]~input_o  & (\RAM~158_q )) ) ) )

	.dataa(!\RAM~158_q ),
	.datab(!\RAM~174_q ),
	.datac(!\ra2[0]~input_o ),
	.datad(!\RAM~142_q ),
	.datae(!\RAM~190_q ),
	.dataf(!\ra2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~378 .extended_lut = "off";
defparam \RAM~378 .lut_mask = 64'h05F505F530303F3F;
defparam \RAM~378 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N18
cyclonev_lcell_comb \RAM~377 (
// Equation(s):
// \RAM~377_combout  = ( \RAM~126_q  & ( \RAM~78_q  & ( (!\ra2[0]~input_o  & (((!\ra2[1]~input_o ) # (\RAM~110_q )))) # (\ra2[0]~input_o  & (((\ra2[1]~input_o )) # (\RAM~94_q ))) ) ) ) # ( !\RAM~126_q  & ( \RAM~78_q  & ( (!\ra2[0]~input_o  & 
// (((!\ra2[1]~input_o ) # (\RAM~110_q )))) # (\ra2[0]~input_o  & (\RAM~94_q  & (!\ra2[1]~input_o ))) ) ) ) # ( \RAM~126_q  & ( !\RAM~78_q  & ( (!\ra2[0]~input_o  & (((\ra2[1]~input_o  & \RAM~110_q )))) # (\ra2[0]~input_o  & (((\ra2[1]~input_o )) # 
// (\RAM~94_q ))) ) ) ) # ( !\RAM~126_q  & ( !\RAM~78_q  & ( (!\ra2[0]~input_o  & (((\ra2[1]~input_o  & \RAM~110_q )))) # (\ra2[0]~input_o  & (\RAM~94_q  & (!\ra2[1]~input_o ))) ) ) )

	.dataa(!\RAM~94_q ),
	.datab(!\ra2[0]~input_o ),
	.datac(!\ra2[1]~input_o ),
	.datad(!\RAM~110_q ),
	.datae(!\RAM~126_q ),
	.dataf(!\RAM~78_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~377 .extended_lut = "off";
defparam \RAM~377 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \RAM~377 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \RAM~376 (
// Equation(s):
// \RAM~376_combout  = ( \RAM~62_q  & ( \RAM~46_q  & ( ((!\ra2[0]~input_o  & ((\RAM~14_q ))) # (\ra2[0]~input_o  & (\RAM~30_q ))) # (\ra2[1]~input_o ) ) ) ) # ( !\RAM~62_q  & ( \RAM~46_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & ((\RAM~14_q ))) # 
// (\ra2[0]~input_o  & (\RAM~30_q )))) # (\ra2[1]~input_o  & (((!\ra2[0]~input_o )))) ) ) ) # ( \RAM~62_q  & ( !\RAM~46_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & ((\RAM~14_q ))) # (\ra2[0]~input_o  & (\RAM~30_q )))) # (\ra2[1]~input_o  & 
// (((\ra2[0]~input_o )))) ) ) ) # ( !\RAM~62_q  & ( !\RAM~46_q  & ( (!\ra2[1]~input_o  & ((!\ra2[0]~input_o  & ((\RAM~14_q ))) # (\ra2[0]~input_o  & (\RAM~30_q )))) ) ) )

	.dataa(!\RAM~30_q ),
	.datab(!\RAM~14_q ),
	.datac(!\ra2[1]~input_o ),
	.datad(!\ra2[0]~input_o ),
	.datae(!\RAM~62_q ),
	.dataf(!\RAM~46_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~376 .extended_lut = "off";
defparam \RAM~376 .lut_mask = 64'h3050305F3F503F5F;
defparam \RAM~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N0
cyclonev_lcell_comb \rd2~4 (
// Equation(s):
// \rd2~4_combout  = ( !\ra2[3]~input_o  & ( ((\WideOr1~combout  & ((!\ra2[2]~input_o  & (\RAM~376_combout )) # (\ra2[2]~input_o  & ((\RAM~377_combout )))))) ) ) # ( \ra2[3]~input_o  & ( (\WideOr1~combout  & ((!\ra2[2]~input_o  & (((\RAM~378_combout )))) # 
// (\ra2[2]~input_o  & (\RAM~379_combout )))) ) )

	.dataa(!\RAM~379_combout ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\RAM~378_combout ),
	.datad(!\WideOr1~combout ),
	.datae(!\ra2[3]~input_o ),
	.dataf(!\RAM~377_combout ),
	.datag(!\RAM~376_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~4 .extended_lut = "on";
defparam \rd2~4 .lut_mask = 64'h000C001D003F001D;
defparam \rd2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N54
cyclonev_lcell_comb \RAM~382 (
// Equation(s):
// \RAM~382_combout  = ( \RAM~239_q  & ( \ra2[2]~input_o  & ( (\RAM~111_q ) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~239_q  & ( \ra2[2]~input_o  & ( (!\ra2[3]~input_o  & \RAM~111_q ) ) ) ) # ( \RAM~239_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & 
// ((\RAM~47_q ))) # (\ra2[3]~input_o  & (\RAM~175_q )) ) ) ) # ( !\RAM~239_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & ((\RAM~47_q ))) # (\ra2[3]~input_o  & (\RAM~175_q )) ) ) )

	.dataa(!\RAM~175_q ),
	.datab(!\RAM~47_q ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~111_q ),
	.datae(!\RAM~239_q ),
	.dataf(!\ra2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~382 .extended_lut = "off";
defparam \RAM~382 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM~382 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N54
cyclonev_lcell_comb \RAM~381 (
// Equation(s):
// \RAM~381_combout  = ( \RAM~223_q  & ( \ra2[3]~input_o  & ( (\ra2[2]~input_o ) # (\RAM~159_q ) ) ) ) # ( !\RAM~223_q  & ( \ra2[3]~input_o  & ( (\RAM~159_q  & !\ra2[2]~input_o ) ) ) ) # ( \RAM~223_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & 
// ((\RAM~31_q ))) # (\ra2[2]~input_o  & (\RAM~95_q )) ) ) ) # ( !\RAM~223_q  & ( !\ra2[3]~input_o  & ( (!\ra2[2]~input_o  & ((\RAM~31_q ))) # (\ra2[2]~input_o  & (\RAM~95_q )) ) ) )

	.dataa(!\RAM~159_q ),
	.datab(!\ra2[2]~input_o ),
	.datac(!\RAM~95_q ),
	.datad(!\RAM~31_q ),
	.datae(!\RAM~223_q ),
	.dataf(!\ra2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~381 .extended_lut = "off";
defparam \RAM~381 .lut_mask = 64'h03CF03CF44447777;
defparam \RAM~381 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N18
cyclonev_lcell_comb \RAM~383 (
// Equation(s):
// \RAM~383_combout  = ( \RAM~255_q  & ( \ra2[2]~input_o  & ( (\RAM~127_q ) # (\ra2[3]~input_o ) ) ) ) # ( !\RAM~255_q  & ( \ra2[2]~input_o  & ( (!\ra2[3]~input_o  & \RAM~127_q ) ) ) ) # ( \RAM~255_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & 
// ((\RAM~63_q ))) # (\ra2[3]~input_o  & (\RAM~191_q )) ) ) ) # ( !\RAM~255_q  & ( !\ra2[2]~input_o  & ( (!\ra2[3]~input_o  & ((\RAM~63_q ))) # (\ra2[3]~input_o  & (\RAM~191_q )) ) ) )

	.dataa(!\RAM~191_q ),
	.datab(!\RAM~63_q ),
	.datac(!\ra2[3]~input_o ),
	.datad(!\RAM~127_q ),
	.datae(!\RAM~255_q ),
	.dataf(!\ra2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~383 .extended_lut = "off";
defparam \RAM~383 .lut_mask = 64'h3535353500F00FFF;
defparam \RAM~383 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \RAM~380 (
// Equation(s):
// \RAM~380_combout  = ( \RAM~207_q  & ( \RAM~79_q  & ( ((!\ra2[3]~input_o  & (\RAM~15_q )) # (\ra2[3]~input_o  & ((\RAM~143_q )))) # (\ra2[2]~input_o ) ) ) ) # ( !\RAM~207_q  & ( \RAM~79_q  & ( (!\ra2[3]~input_o  & (((\ra2[2]~input_o )) # (\RAM~15_q ))) # 
// (\ra2[3]~input_o  & (((!\ra2[2]~input_o  & \RAM~143_q )))) ) ) ) # ( \RAM~207_q  & ( !\RAM~79_q  & ( (!\ra2[3]~input_o  & (\RAM~15_q  & (!\ra2[2]~input_o ))) # (\ra2[3]~input_o  & (((\RAM~143_q ) # (\ra2[2]~input_o )))) ) ) ) # ( !\RAM~207_q  & ( 
// !\RAM~79_q  & ( (!\ra2[2]~input_o  & ((!\ra2[3]~input_o  & (\RAM~15_q )) # (\ra2[3]~input_o  & ((\RAM~143_q ))))) ) ) )

	.dataa(!\ra2[3]~input_o ),
	.datab(!\RAM~15_q ),
	.datac(!\ra2[2]~input_o ),
	.datad(!\RAM~143_q ),
	.datae(!\RAM~207_q ),
	.dataf(!\RAM~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM~380 .extended_lut = "off";
defparam \RAM~380 .lut_mask = 64'h207025752A7A2F7F;
defparam \RAM~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N30
cyclonev_lcell_comb \rd2~0 (
// Equation(s):
// \rd2~0_combout  = ( !\ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (\RAM~380_combout )) # (\ra2[0]~input_o  & (((\RAM~381_combout )))))) ) ) # ( \ra2[1]~input_o  & ( (\WideOr1~combout  & ((!\ra2[0]~input_o  & (\RAM~382_combout )) # 
// (\ra2[0]~input_o  & (((\RAM~383_combout )))))) ) )

	.dataa(!\ra2[0]~input_o ),
	.datab(!\WideOr1~combout ),
	.datac(!\RAM~382_combout ),
	.datad(!\RAM~381_combout ),
	.datae(!\ra2[1]~input_o ),
	.dataf(!\RAM~383_combout ),
	.datag(!\RAM~380_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd2~0 .extended_lut = "on";
defparam \rd2~0 .lut_mask = 64'h0213020202131313;
defparam \rd2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
