
*** Running vivado
    with args -log unified_sampler.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source unified_sampler.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source unified_sampler.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1339.402 ; gain = 35.840 ; free physical = 105782 ; free virtual = 128187
Command: link_design -top unified_sampler -part xcku5p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.270 ; gain = 0.000 ; free physical = 104743 ; free virtual = 127149
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2459.922 ; gain = 0.000 ; free physical = 104710 ; free virtual = 127115
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 52 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2459.957 ; gain = 1120.555 ; free physical = 104710 ; free virtual = 127115
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2550.703 ; gain = 90.746 ; free physical = 104672 ; free virtual = 127077

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 190de6123

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2876.934 ; gain = 326.230 ; free physical = 104505 ; free virtual = 126910

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 190de6123

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126604

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 190de6123

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126604
Phase 1 Initialization | Checksum: 190de6123

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126604

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 190de6123

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126604

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 190de6123

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126604
Phase 2 Timer Update And Timing Data Collection | Checksum: 190de6123

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126604

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 145 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12ca285b5

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605
Retarget | Checksum: 12ca285b5
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a031948d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605
Constant propagation | Checksum: 1a031948d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1453cc9b9

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3183.707 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605
Sweep | Checksum: 1453cc9b9
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1453cc9b9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3215.723 ; gain = 32.016 ; free physical = 104199 ; free virtual = 126605
BUFG optimization | Checksum: 1453cc9b9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1453cc9b9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3215.723 ; gain = 32.016 ; free physical = 104199 ; free virtual = 126605
Shift Register Optimization | Checksum: 1453cc9b9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1453cc9b9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3215.723 ; gain = 32.016 ; free physical = 104199 ; free virtual = 126605
Post Processing Netlist | Checksum: 1453cc9b9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14a6349d1

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3215.723 ; gain = 32.016 ; free physical = 104199 ; free virtual = 126605

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.723 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14a6349d1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3215.723 ; gain = 32.016 ; free physical = 104199 ; free virtual = 126605
Phase 9 Finalization | Checksum: 14a6349d1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3215.723 ; gain = 32.016 ; free physical = 104199 ; free virtual = 126605
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14a6349d1

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3215.723 ; gain = 32.016 ; free physical = 104199 ; free virtual = 126605
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.723 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a6349d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3215.723 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a6349d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.723 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.723 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605
Ending Netlist Obfuscation Task | Checksum: 14a6349d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3215.723 ; gain = 0.000 ; free physical = 104199 ; free virtual = 126605
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file unified_sampler_drc_opted.rpt -pb unified_sampler_drc_opted.pb -rpx unified_sampler_drc_opted.rpx
Command: report_drc -file unified_sampler_drc_opted.rpt -pb unified_sampler_drc_opted.pb -rpx unified_sampler_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/unified_sampler_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3302.238 ; gain = 0.000 ; free physical = 104059 ; free virtual = 126464
INFO: [Common 17-1381] The checkpoint '/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/unified_sampler_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.207 ; gain = 0.000 ; free physical = 104041 ; free virtual = 126447
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cfd4af4e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3305.207 ; gain = 0.000 ; free physical = 104041 ; free virtual = 126447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.207 ; gain = 0.000 ; free physical = 104041 ; free virtual = 126447

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12c5f9627

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4214.473 ; gain = 909.266 ; free physical = 103091 ; free virtual = 125497

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1869eaeae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4253.516 ; gain = 948.309 ; free physical = 103092 ; free virtual = 125498

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1869eaeae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4253.516 ; gain = 948.309 ; free physical = 103092 ; free virtual = 125498
Phase 1 Placer Initialization | Checksum: 1869eaeae

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4253.516 ; gain = 948.309 ; free physical = 103092 ; free virtual = 125498

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 131078fb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 4253.516 ; gain = 948.309 ; free physical = 103159 ; free virtual = 125565

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 131078fb5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4253.516 ; gain = 948.309 ; free physical = 103159 ; free virtual = 125565

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 131078fb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4564.500 ; gain = 1259.293 ; free physical = 102811 ; free virtual = 125217

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1a0673468

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4596.516 ; gain = 1291.309 ; free physical = 102811 ; free virtual = 125217

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1a0673468

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4596.516 ; gain = 1291.309 ; free physical = 102811 ; free virtual = 125217
Phase 2.1.1 Partition Driven Placement | Checksum: 1a0673468

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4596.516 ; gain = 1291.309 ; free physical = 102811 ; free virtual = 125217
Phase 2.1 Floorplanning | Checksum: 2037f587d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4596.516 ; gain = 1291.309 ; free physical = 102811 ; free virtual = 125217

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2037f587d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4596.516 ; gain = 1291.309 ; free physical = 102811 ; free virtual = 125217

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2037f587d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 4596.516 ; gain = 1291.309 ; free physical = 102811 ; free virtual = 125217

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18e2ed83f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 4652.543 ; gain = 1347.336 ; free physical = 102790 ; free virtual = 125196

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4652.543 ; gain = 0.000 ; free physical = 102790 ; free virtual = 125195

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18a7216c0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 4652.543 ; gain = 1347.336 ; free physical = 102790 ; free virtual = 125195
Phase 2.4 Global Placement Core | Checksum: 19d704c69

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 4652.543 ; gain = 1347.336 ; free physical = 102781 ; free virtual = 125186
Phase 2 Global Placement | Checksum: 19d704c69

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 4652.543 ; gain = 1347.336 ; free physical = 102781 ; free virtual = 125186

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 235cfc642

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 4652.543 ; gain = 1347.336 ; free physical = 102782 ; free virtual = 125188

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ac63af9

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 4652.543 ; gain = 1347.336 ; free physical = 102781 ; free virtual = 125187

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1cbab6a5e

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102758 ; free virtual = 125164

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 18a735aac

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102758 ; free virtual = 125164
Phase 3.3.2 Slice Area Swap | Checksum: 18a735aac

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102758 ; free virtual = 125164
Phase 3.3 Small Shape DP | Checksum: 1c092efa5

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102772 ; free virtual = 125177

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1f75de3d5

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102771 ; free virtual = 125177

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 23002dd16

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102772 ; free virtual = 125177

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 146e7c32b

Time (s): cpu = 00:01:43 ; elapsed = 00:00:47 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102746 ; free virtual = 125152
Phase 3 Detail Placement | Checksum: 146e7c32b

Time (s): cpu = 00:01:43 ; elapsed = 00:00:47 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102746 ; free virtual = 125151

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17fbf0590

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-9.204 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a13f4653

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4663.543 ; gain = 0.000 ; free physical = 102730 ; free virtual = 125135
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1a13f4653

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4663.543 ; gain = 0.000 ; free physical = 102730 ; free virtual = 125135
Phase 4.1.1.1 BUFG Insertion | Checksum: 17fbf0590

Time (s): cpu = 00:02:00 ; elapsed = 00:00:53 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102730 ; free virtual = 125135

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.054. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24ac1d362

Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102741 ; free virtual = 125147

Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102741 ; free virtual = 125147
Phase 4.1 Post Commit Optimization | Checksum: 24ac1d362

Time (s): cpu = 00:02:16 ; elapsed = 00:01:08 . Memory (MB): peak = 4663.543 ; gain = 1358.336 ; free physical = 102741 ; free virtual = 125147
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102660 ; free virtual = 125066

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2613d953c

Time (s): cpu = 00:02:33 ; elapsed = 00:01:16 . Memory (MB): peak = 4710.527 ; gain = 1405.320 ; free physical = 102660 ; free virtual = 125066

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2613d953c

Time (s): cpu = 00:02:33 ; elapsed = 00:01:16 . Memory (MB): peak = 4710.527 ; gain = 1405.320 ; free physical = 102660 ; free virtual = 125066
Phase 4.3 Placer Reporting | Checksum: 2613d953c

Time (s): cpu = 00:02:33 ; elapsed = 00:01:16 . Memory (MB): peak = 4710.527 ; gain = 1405.320 ; free physical = 102660 ; free virtual = 125066

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102660 ; free virtual = 125066

Time (s): cpu = 00:02:33 ; elapsed = 00:01:16 . Memory (MB): peak = 4710.527 ; gain = 1405.320 ; free physical = 102660 ; free virtual = 125066
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2186de84f

Time (s): cpu = 00:02:33 ; elapsed = 00:01:16 . Memory (MB): peak = 4710.527 ; gain = 1405.320 ; free physical = 102660 ; free virtual = 125066
Ending Placer Task | Checksum: 138d4bf0e

Time (s): cpu = 00:02:33 ; elapsed = 00:01:16 . Memory (MB): peak = 4710.527 ; gain = 1405.320 ; free physical = 102661 ; free virtual = 125067
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:36 ; elapsed = 00:01:17 . Memory (MB): peak = 4710.527 ; gain = 1408.289 ; free physical = 102658 ; free virtual = 125064
INFO: [runtcl-4] Executing : report_io -file unified_sampler_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102653 ; free virtual = 125059
INFO: [runtcl-4] Executing : report_utilization -file unified_sampler_utilization_placed.rpt -pb unified_sampler_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file unified_sampler_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102658 ; free virtual = 125064
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125064
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125064
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125064
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102656 ; free virtual = 125066
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4710.527 ; gain = 0.000 ; free physical = 102656 ; free virtual = 125066
INFO: [Common 17-1381] The checkpoint '/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/unified_sampler_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4742.543 ; gain = 0.000 ; free physical = 102636 ; free virtual = 125043
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.12s |  WALL: 0.64s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4742.543 ; gain = 0.000 ; free physical = 102636 ; free virtual = 125043

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-0.305 |
Phase 1 Physical Synthesis Initialization | Checksum: 142e0c890

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4806.574 ; gain = 64.031 ; free physical = 102645 ; free virtual = 125052
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-0.305 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 142e0c890

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4806.574 ; gain = 64.031 ; free physical = 102645 ; free virtual = 125052

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.051 | TNS=-0.305 |
INFO: [Physopt 32-702] Processed net sample_OBUF[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net prng_reg_reg_n_0_[3].  Re-placed instance prng_reg_reg[3]
INFO: [Physopt 32-735] Processed net prng_reg_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.047 | TNS=-0.237 |
INFO: [Physopt 32-81] Processed net prng_reg_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net prng_reg_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.033 | TNS=-0.129 |
INFO: [Physopt 32-81] Processed net prng_reg_reg_n_0_[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net prng_reg_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.015 | TNS=-0.057 |
INFO: [Physopt 32-81] Processed net prng_reg_reg_n_0_[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net prng_reg_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.049 |
INFO: [Physopt 32-702] Processed net prng_reg_reg_n_0_[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net delay_result/prng_reg_reg[6][32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net delay_result/prng_reg_reg[6][32]. Critical path length was reduced through logic transformation on cell delay_result/sample[48]_i_1_comp.
INFO: [Physopt 32-735] Processed net delay_result/sample[48]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.097 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.097 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
Phase 3 Critical Path Optimization | Checksum: 142e0c890

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4806.574 ; gain = 64.031 ; free physical = 102650 ; free virtual = 125057

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.097 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.097 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
Phase 4 Critical Path Optimization | Checksum: 142e0c890

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4806.574 ; gain = 64.031 ; free physical = 102650 ; free virtual = 125057
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.097 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.148  |          0.305  |            3  |              0  |                     5  |           0  |           2  |  00:00:04  |
|  Total          |          0.148  |          0.305  |            3  |              0  |                     5  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
Ending Physical Synthesis Task | Checksum: 105beba0d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4806.574 ; gain = 64.031 ; free physical = 102650 ; free virtual = 125057
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4806.574 ; gain = 64.031 ; free physical = 102650 ; free virtual = 125057
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
Wrote PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125057
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125059
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125059
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102644 ; free virtual = 125055
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102644 ; free virtual = 125055
INFO: [Common 17-1381] The checkpoint '/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/unified_sampler_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7133f83a ConstDB: 0 ShapeSum: 2a4a1079 RouteDB: 3f9404bd
Nodegraph reading from file.  Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102644 ; free virtual = 125051
Post Restoration Checksum: NetGraph: f92d4b12 | NumContArr: a89ea732 | Constraints: 51222113 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2b5970df4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125058

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2b5970df4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125058

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2b5970df4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102650 ; free virtual = 125058

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 306e079fe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102641 ; free virtual = 125049

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e21a92e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102641 ; free virtual = 125049
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.204  | TNS=0.000  | WHS=-0.016 | THS=-0.016 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 841
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 685
  Number of Partially Routed Nets     = 156
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 283a691cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102641 ; free virtual = 125049

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 283a691cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102641 ; free virtual = 125049

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 19585c131

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102639 ; free virtual = 125047
Phase 3 Initial Routing | Checksum: 18875615f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102639 ; free virtual = 125047

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.111 | TNS=-0.583 | WHS=0.040  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1b19aa027

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102643 ; free virtual = 125051

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b6d080de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102656 ; free virtual = 125064

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.048  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 191850c0c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065
Phase 4 Rip-up And Reroute | Checksum: 191850c0c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 191850c0c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 191850c0c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065
Phase 5 Delay and Skew Optimization | Checksum: 191850c0c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e16a303a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102658 ; free virtual = 125066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.048  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e16a303a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102658 ; free virtual = 125066
Phase 6 Post Hold Fix | Checksum: 1e16a303a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102658 ; free virtual = 125066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0775305 %
  Global Horizontal Routing Utilization  = 0.057942 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e16a303a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102658 ; free virtual = 125066

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e16a303a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e16a303a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1e16a303a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.048  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1e16a303a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1337d0463

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065
Ending Routing Task | Checksum: 1337d0463

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4806.574 ; gain = 0.000 ; free physical = 102657 ; free virtual = 125065
INFO: [runtcl-4] Executing : report_drc -file unified_sampler_drc_routed.rpt -pb unified_sampler_drc_routed.pb -rpx unified_sampler_drc_routed.rpx
Command: report_drc -file unified_sampler_drc_routed.rpt -pb unified_sampler_drc_routed.pb -rpx unified_sampler_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/unified_sampler_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file unified_sampler_methodology_drc_routed.rpt -pb unified_sampler_methodology_drc_routed.pb -rpx unified_sampler_methodology_drc_routed.rpx
Command: report_methodology -file unified_sampler_methodology_drc_routed.rpt -pb unified_sampler_methodology_drc_routed.pb -rpx unified_sampler_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/unified_sampler_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file unified_sampler_power_routed.rpt -pb unified_sampler_power_summary_routed.pb -rpx unified_sampler_power_routed.rpx
Command: report_power -file unified_sampler_power_routed.rpt -pb unified_sampler_power_summary_routed.pb -rpx unified_sampler_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file unified_sampler_route_status.rpt -pb unified_sampler_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file unified_sampler_timing_summary_routed.rpt -pb unified_sampler_timing_summary_routed.pb -rpx unified_sampler_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file unified_sampler_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file unified_sampler_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file unified_sampler_bus_skew_routed.rpt -pb unified_sampler_bus_skew_routed.pb -rpx unified_sampler_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.602 ; gain = 0.000 ; free physical = 102645 ; free virtual = 125054
Wrote PlaceDB: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4862.602 ; gain = 0.000 ; free physical = 102644 ; free virtual = 125054
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.602 ; gain = 0.000 ; free physical = 102644 ; free virtual = 125054
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4862.602 ; gain = 0.000 ; free physical = 102644 ; free virtual = 125055
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.602 ; gain = 0.000 ; free physical = 102644 ; free virtual = 125055
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4862.602 ; gain = 0.000 ; free physical = 102637 ; free virtual = 125050
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4862.602 ; gain = 0.000 ; free physical = 102637 ; free virtual = 125050
INFO: [Common 17-1381] The checkpoint '/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/unified_sampler_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 09:46:01 2025...
