{
    "description": "Golden suite of benchmarks to run with Vivado.",
    "tool": "vivado",
    "vivado":
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "design27",
            "rtl_path": "RTL_Benchmark/Verilog/random_test_cases/design27/rtl",
            "top_module": "design27_35_50_top"
        },
        {
            "name": "b19",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b19/rtl",
            "top_module": "b19"
        },
        {
            "name": "dec",
            "rtl_path": "RTL_Benchmark/SVerilog/Cores/Cores-SweRV-EL2/design/dec",
            "top_module": "el2_dec"
        },
        {
            "name": "lsu",
            "rtl_path": "RTL_Benchmark/SVerilog/Cores/Cores-SweRV-EL2/design/lsu",
            "top_module": "el2_lsu"
        },
        {
            "name": "blob_merge",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/blob_merge/rtl",
            "top_module": "RLE_BlobMerging"
        },
        {
            "name": "md5_pipelined",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/md5_pipelined/trunk",
            "top_module": "Md5Core"
        },
        {
            "name": "sha3_high_throughput_core",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/crypto_core/sha3/trunk/high_throughput_core/rtl",
            "top_module": "keccak"
        },
        {
            "name": "axi_mm_a32_d128_packet",
            "rtl_path": "RTL_Benchmark/SVerilog/chipsalliance/aib_protocols/axi4-mm/axi_mm_a32_d128_packet",
            "top_module": "axi_mm_a32_d128_packet_master_top"
        },
        {
            "name": "dqpskmap",
            "rtl_path": "RTL_Benchmark/VHDL/Cores/Communication_Controller/dqpskmap/trunk/rtl",
            "top_module": "d_encoder_d_decoder"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/cf_fir_24_16_16",
            "top_module": "cf_fir_24_16_16"
        },
        {
            "name": "diffeq1",
            "rtl_path": "RTL_Benchmark/Verilog/VTR_design/diffeq1/rtl",
            "top_module": "diffeq_paj_convert"
        },
        {
            "name": "multa",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multa"
        },
        {
            "name": "multb",
            "rtl_path": "RTL_Benchmark/Verilog/Cores/OpenCores_designs/DSP_design/biquad/web_uploads",
            "top_module": "multb"
        }
    ]
}
