
Nobita_UART_NEW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095d4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08009778  08009778  00019778  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b2c  08009b2c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009b2c  08009b2c  00019b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b34  08009b34  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b34  08009b34  00019b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b38  08009b38  00019b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009b3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  200001dc  08009d18  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c8  08009d18  000204c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bde3  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b07  00000000  00000000  0002bfef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c20  00000000  00000000  0002daf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b48  00000000  00000000  0002e718  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001652b  00000000  00000000  0002f260  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000085f7  00000000  00000000  0004578b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d2de  00000000  00000000  0004dd82  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000db060  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004444  00000000  00000000  000db0dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800975c 	.word	0x0800975c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800975c 	.word	0x0800975c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <setSpeed>:
uint8_t RX2_Char[2];
uint8_t Char_Buffer[20];
uint8_t Char_Buffer_length = 0;
uint8_t Char_Buffer_isRecieving = 0;
float testval = 599;
void setSpeed(){
 8000f98:	b590      	push	{r4, r7, lr}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(GPIO)
	HAL_GPIO_WritePin(MOTOR_DIRECTION1_GPIO_Port,MOTOR_DIRECTION1_Pin,_dl);
 8000f9e:	4b3b      	ldr	r3, [pc, #236]	; (800108c <setSpeed+0xf4>)
 8000fa0:	edd3 7a00 	vldr	s15, [r3]
 8000fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fa8:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fac:	793b      	ldrb	r3, [r7, #4]
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	2110      	movs	r1, #16
 8000fb4:	4836      	ldr	r0, [pc, #216]	; (8001090 <setSpeed+0xf8>)
 8000fb6:	f001 fdd9 	bl	8002b6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_DIRECTION2_GPIO_Port,MOTOR_DIRECTION2_Pin,!_dl);
 8000fba:	4b34      	ldr	r3, [pc, #208]	; (800108c <setSpeed+0xf4>)
 8000fbc:	edd3 7a00 	vldr	s15, [r3]
 8000fc0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fc8:	bf0c      	ite	eq
 8000fca:	2301      	moveq	r3, #1
 8000fcc:	2300      	movne	r3, #0
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	2120      	movs	r1, #32
 8000fd4:	482e      	ldr	r0, [pc, #184]	; (8001090 <setSpeed+0xf8>)
 8000fd6:	f001 fdc9 	bl	8002b6c <HAL_GPIO_WritePin>
	//__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, wl*1000.0);
	//HAL_GPIO_WritePin(MOTOR_PWM_GPIO_Port,MOTOR2_PWM_Pin,direction_r);
	HAL_GPIO_WritePin(MOTOR2_DIRECTION1_GPIO_Port,MOTOR2_DIRECTION1_Pin,_dr);
 8000fda:	4b2e      	ldr	r3, [pc, #184]	; (8001094 <setSpeed+0xfc>)
 8000fdc:	edd3 7a00 	vldr	s15, [r3]
 8000fe0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fe4:	edc7 7a01 	vstr	s15, [r7, #4]
 8000fe8:	793b      	ldrb	r3, [r7, #4]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	461a      	mov	r2, r3
 8000fee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ff2:	4827      	ldr	r0, [pc, #156]	; (8001090 <setSpeed+0xf8>)
 8000ff4:	f001 fdba 	bl	8002b6c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR2_DIRECTION2_GPIO_Port,MOTOR2_DIRECTION2_Pin,!_dr);
 8000ff8:	4b26      	ldr	r3, [pc, #152]	; (8001094 <setSpeed+0xfc>)
 8000ffa:	edd3 7a00 	vldr	s15, [r3]
 8000ffe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001006:	bf0c      	ite	eq
 8001008:	2301      	moveq	r3, #1
 800100a:	2300      	movne	r3, #0
 800100c:	b2db      	uxtb	r3, r3
 800100e:	461a      	mov	r2, r3
 8001010:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001014:	481e      	ldr	r0, [pc, #120]	; (8001090 <setSpeed+0xf8>)
 8001016:	f001 fda9 	bl	8002b6c <HAL_GPIO_WritePin>
	//__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, wl*1000.0);
	//MX_TIM4_Init();
	//HAL_Delay(1);
	htim4.Instance->CCR1=_wr*1000.0;
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <setSpeed+0x100>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fa9a 	bl	8000558 <__aeabi_f2d>
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	4b1c      	ldr	r3, [pc, #112]	; (800109c <setSpeed+0x104>)
 800102a:	f7ff faed 	bl	8000608 <__aeabi_dmul>
 800102e:	4603      	mov	r3, r0
 8001030:	460c      	mov	r4, r1
 8001032:	4619      	mov	r1, r3
 8001034:	4622      	mov	r2, r4
 8001036:	4b1a      	ldr	r3, [pc, #104]	; (80010a0 <setSpeed+0x108>)
 8001038:	681c      	ldr	r4, [r3, #0]
 800103a:	4608      	mov	r0, r1
 800103c:	4611      	mov	r1, r2
 800103e:	f7ff fdbb 	bl	8000bb8 <__aeabi_d2uiz>
 8001042:	4603      	mov	r3, r0
 8001044:	6363      	str	r3, [r4, #52]	; 0x34
	htim4.Instance->CCR2=_wl*1000.0;
 8001046:	4b17      	ldr	r3, [pc, #92]	; (80010a4 <setSpeed+0x10c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff fa84 	bl	8000558 <__aeabi_f2d>
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	4b11      	ldr	r3, [pc, #68]	; (800109c <setSpeed+0x104>)
 8001056:	f7ff fad7 	bl	8000608 <__aeabi_dmul>
 800105a:	4603      	mov	r3, r0
 800105c:	460c      	mov	r4, r1
 800105e:	4619      	mov	r1, r3
 8001060:	4622      	mov	r2, r4
 8001062:	4b0f      	ldr	r3, [pc, #60]	; (80010a0 <setSpeed+0x108>)
 8001064:	681c      	ldr	r4, [r3, #0]
 8001066:	4608      	mov	r0, r1
 8001068:	4611      	mov	r1, r2
 800106a:	f7ff fda5 	bl	8000bb8 <__aeabi_d2uiz>
 800106e:	4603      	mov	r3, r0
 8001070:	63a3      	str	r3, [r4, #56]	; 0x38

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001072:	2100      	movs	r1, #0
 8001074:	480a      	ldr	r0, [pc, #40]	; (80010a0 <setSpeed+0x108>)
 8001076:	f002 faad 	bl	80035d4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800107a:	2104      	movs	r1, #4
 800107c:	4808      	ldr	r0, [pc, #32]	; (80010a0 <setSpeed+0x108>)
 800107e:	f002 faa9 	bl	80035d4 <HAL_TIM_PWM_Start>
	//HAL_Delay(1);
//	__HAL_TIM_SET_AUTORELOAD(&htim4, wl*1000.0);

}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	bd90      	pop	{r4, r7, pc}
 800108a:	bf00      	nop
 800108c:	200004b8 	.word	0x200004b8
 8001090:	40020400 	.word	0x40020400
 8001094:	200002b8 	.word	0x200002b8
 8001098:	200004b4 	.word	0x200004b4
 800109c:	408f4000 	.word	0x408f4000
 80010a0:	20000278 	.word	0x20000278
 80010a4:	200003bc 	.word	0x200003bc

080010a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a8:	b5b0      	push	{r4, r5, r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ae:	f000 fea5 	bl	8001dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b2:	f000 f8dd 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b6:	f000 faeb 	bl	8001690 <MX_GPIO_Init>
  MX_DMA_Init();
 80010ba:	f000 fac9 	bl	8001650 <MX_DMA_Init>
  MX_TIM4_Init();
 80010be:	f000 f9e5 	bl	800148c <MX_TIM4_Init>
  MX_TIM3_Init();
 80010c2:	f000 f98f 	bl	80013e4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80010c6:	f000 fa99 	bl	80015fc <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80010ca:	f000 f93b 	bl	8001344 <MX_TIM1_Init>
  MX_TIM5_Init();
 80010ce:	f000 fa41 	bl	8001554 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart2, testRxData, 27);
 80010d2:	221b      	movs	r2, #27
 80010d4:	4954      	ldr	r1, [pc, #336]	; (8001228 <main+0x180>)
 80010d6:	4855      	ldr	r0, [pc, #340]	; (800122c <main+0x184>)
 80010d8:	f003 fa84 	bl	80045e4 <HAL_UART_Receive_DMA>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80010dc:	2100      	movs	r1, #0
 80010de:	4854      	ldr	r0, [pc, #336]	; (8001230 <main+0x188>)
 80010e0:	f002 fa78 	bl	80035d4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80010e4:	2104      	movs	r1, #4
 80010e6:	4852      	ldr	r0, [pc, #328]	; (8001230 <main+0x188>)
 80010e8:	f002 fa74 	bl	80035d4 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 80010ec:	4851      	ldr	r0, [pc, #324]	; (8001234 <main+0x18c>)
 80010ee:	f002 fa22 	bl	8003536 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80010f2:	4851      	ldr	r0, [pc, #324]	; (8001238 <main+0x190>)
 80010f4:	f002 fa1f 	bl	8003536 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80010f8:	4850      	ldr	r0, [pc, #320]	; (800123c <main+0x194>)
 80010fa:	f002 fa1c 	bl	8003536 <HAL_TIM_Base_Start_IT>
  //necessary for encoder init begin
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 80010fe:	213c      	movs	r1, #60	; 0x3c
 8001100:	484d      	ldr	r0, [pc, #308]	; (8001238 <main+0x190>)
 8001102:	f002 fb2b 	bl	800375c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL);
 8001106:	213c      	movs	r1, #60	; 0x3c
 8001108:	484c      	ldr	r0, [pc, #304]	; (800123c <main+0x194>)
 800110a:	f002 fb27 	bl	800375c <HAL_TIM_Encoder_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HAL_UART_Transmit(&huart2, myTxData, 13, 100);
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800110e:	2120      	movs	r1, #32
 8001110:	484b      	ldr	r0, [pc, #300]	; (8001240 <main+0x198>)
 8001112:	f001 fd44 	bl	8002b9e <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001116:	2120      	movs	r1, #32
 8001118:	4849      	ldr	r0, [pc, #292]	; (8001240 <main+0x198>)
 800111a:	f001 fd40 	bl	8002b9e <HAL_GPIO_TogglePin>
	  encoder_value_l = htim3.Instance->CNT - 30000;
 800111e:	4b46      	ldr	r3, [pc, #280]	; (8001238 <main+0x190>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001124:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 8001128:	3b30      	subs	r3, #48	; 0x30
 800112a:	461a      	mov	r2, r3
 800112c:	4b45      	ldr	r3, [pc, #276]	; (8001244 <main+0x19c>)
 800112e:	601a      	str	r2, [r3, #0]
	  encoder_value_r = htim5.Instance->CNT - 30000;
 8001130:	4b42      	ldr	r3, [pc, #264]	; (800123c <main+0x194>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001136:	f5a3 43ea 	sub.w	r3, r3, #29952	; 0x7500
 800113a:	3b30      	subs	r3, #48	; 0x30
 800113c:	461a      	mov	r2, r3
 800113e:	4b42      	ldr	r3, [pc, #264]	; (8001248 <main+0x1a0>)
 8001140:	601a      	str	r2, [r3, #0]
	  htim3.Instance->CNT = 30000;
 8001142:	4b3d      	ldr	r3, [pc, #244]	; (8001238 <main+0x190>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f247 5230 	movw	r2, #30000	; 0x7530
 800114a:	625a      	str	r2, [r3, #36]	; 0x24
	  htim5.Instance->CNT = 30000;
 800114c:	4b3b      	ldr	r3, [pc, #236]	; (800123c <main+0x194>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f247 5230 	movw	r2, #30000	; 0x7530
 8001154:	625a      	str	r2, [r3, #36]	; 0x24

	  //RPM VALUE SHOULD BE ((EN_VAL*60)/PPR)/GEAR_RATIO
	  rpm_value_l = (encoder_value_l*60.0)/46000.0;
 8001156:	4b3b      	ldr	r3, [pc, #236]	; (8001244 <main+0x19c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f9ea 	bl	8000534 <__aeabi_i2d>
 8001160:	f04f 0200 	mov.w	r2, #0
 8001164:	4b39      	ldr	r3, [pc, #228]	; (800124c <main+0x1a4>)
 8001166:	f7ff fa4f 	bl	8000608 <__aeabi_dmul>
 800116a:	4603      	mov	r3, r0
 800116c:	460c      	mov	r4, r1
 800116e:	4618      	mov	r0, r3
 8001170:	4621      	mov	r1, r4
 8001172:	a32b      	add	r3, pc, #172	; (adr r3, 8001220 <main+0x178>)
 8001174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001178:	f7ff fb70 	bl	800085c <__aeabi_ddiv>
 800117c:	4603      	mov	r3, r0
 800117e:	460c      	mov	r4, r1
 8001180:	4618      	mov	r0, r3
 8001182:	4621      	mov	r1, r4
 8001184:	f7ff fd38 	bl	8000bf8 <__aeabi_d2f>
 8001188:	4602      	mov	r2, r0
 800118a:	4b31      	ldr	r3, [pc, #196]	; (8001250 <main+0x1a8>)
 800118c:	601a      	str	r2, [r3, #0]
	  rpm_value_r = (encoder_value_r*60.0)/46000.0;
 800118e:	4b2e      	ldr	r3, [pc, #184]	; (8001248 <main+0x1a0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f9ce 	bl	8000534 <__aeabi_i2d>
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	4b2b      	ldr	r3, [pc, #172]	; (800124c <main+0x1a4>)
 800119e:	f7ff fa33 	bl	8000608 <__aeabi_dmul>
 80011a2:	4603      	mov	r3, r0
 80011a4:	460c      	mov	r4, r1
 80011a6:	4618      	mov	r0, r3
 80011a8:	4621      	mov	r1, r4
 80011aa:	a31d      	add	r3, pc, #116	; (adr r3, 8001220 <main+0x178>)
 80011ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b0:	f7ff fb54 	bl	800085c <__aeabi_ddiv>
 80011b4:	4603      	mov	r3, r0
 80011b6:	460c      	mov	r4, r1
 80011b8:	4618      	mov	r0, r3
 80011ba:	4621      	mov	r1, r4
 80011bc:	f7ff fd1c 	bl	8000bf8 <__aeabi_d2f>
 80011c0:	4602      	mov	r2, r0
 80011c2:	4b24      	ldr	r3, [pc, #144]	; (8001254 <main+0x1ac>)
 80011c4:	601a      	str	r2, [r3, #0]
	  MSG1_length = sprintf(MSG1,"EncoderL = %d RPM = %.2f\r\n", encoder_value_l, rpm_value_l);
 80011c6:	4b1f      	ldr	r3, [pc, #124]	; (8001244 <main+0x19c>)
 80011c8:	681d      	ldr	r5, [r3, #0]
 80011ca:	4b21      	ldr	r3, [pc, #132]	; (8001250 <main+0x1a8>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f9c2 	bl	8000558 <__aeabi_f2d>
 80011d4:	4603      	mov	r3, r0
 80011d6:	460c      	mov	r4, r1
 80011d8:	e9cd 3400 	strd	r3, r4, [sp]
 80011dc:	462a      	mov	r2, r5
 80011de:	491e      	ldr	r1, [pc, #120]	; (8001258 <main+0x1b0>)
 80011e0:	481e      	ldr	r0, [pc, #120]	; (800125c <main+0x1b4>)
 80011e2:	f004 ff93 	bl	800610c <siprintf>
 80011e6:	4603      	mov	r3, r0
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <main+0x1b8>)
 80011ec:	701a      	strb	r2, [r3, #0]
	  MSG2_length = sprintf(MSG2,"EncoderR = %d RPM = %.2f\r\n", encoder_value_r, rpm_value_r);
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <main+0x1a0>)
 80011f0:	681d      	ldr	r5, [r3, #0]
 80011f2:	4b18      	ldr	r3, [pc, #96]	; (8001254 <main+0x1ac>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f9ae 	bl	8000558 <__aeabi_f2d>
 80011fc:	4603      	mov	r3, r0
 80011fe:	460c      	mov	r4, r1
 8001200:	e9cd 3400 	strd	r3, r4, [sp]
 8001204:	462a      	mov	r2, r5
 8001206:	4917      	ldr	r1, [pc, #92]	; (8001264 <main+0x1bc>)
 8001208:	4817      	ldr	r0, [pc, #92]	; (8001268 <main+0x1c0>)
 800120a:	f004 ff7f 	bl	800610c <siprintf>
 800120e:	4603      	mov	r3, r0
 8001210:	b2da      	uxtb	r2, r3
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <main+0x1c4>)
 8001214:	701a      	strb	r2, [r3, #0]

	  HAL_Delay(1000);
 8001216:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800121a:	f000 fe61 	bl	8001ee0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 800121e:	e776      	b.n	800110e <main+0x66>
 8001220:	00000000 	.word	0x00000000
 8001224:	40e67600 	.word	0x40e67600
 8001228:	200002e4 	.word	0x200002e4
 800122c:	20000440 	.word	0x20000440
 8001230:	20000278 	.word	0x20000278
 8001234:	200003f4 	.word	0x200003f4
 8001238:	20000340 	.word	0x20000340
 800123c:	20000300 	.word	0x20000300
 8001240:	40020000 	.word	0x40020000
 8001244:	200001f8 	.word	0x200001f8
 8001248:	200001fc 	.word	0x200001fc
 800124c:	404e0000 	.word	0x404e0000
 8001250:	20000200 	.word	0x20000200
 8001254:	20000204 	.word	0x20000204
 8001258:	08009778 	.word	0x08009778
 800125c:	20000480 	.word	0x20000480
 8001260:	20000384 	.word	0x20000384
 8001264:	08009794 	.word	0x08009794
 8001268:	20000388 	.word	0x20000388
 800126c:	200002d0 	.word	0x200002d0

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0320 	add.w	r3, r7, #32
 800127a:	2230      	movs	r2, #48	; 0x30
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f004 f8f8 	bl	8005474 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 030c 	add.w	r3, r7, #12
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	4b28      	ldr	r3, [pc, #160]	; (800133c <SystemClock_Config+0xcc>)
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	4a27      	ldr	r2, [pc, #156]	; (800133c <SystemClock_Config+0xcc>)
 800129e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a2:	6413      	str	r3, [r2, #64]	; 0x40
 80012a4:	4b25      	ldr	r3, [pc, #148]	; (800133c <SystemClock_Config+0xcc>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	4b22      	ldr	r3, [pc, #136]	; (8001340 <SystemClock_Config+0xd0>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a21      	ldr	r2, [pc, #132]	; (8001340 <SystemClock_Config+0xd0>)
 80012ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b1f      	ldr	r3, [pc, #124]	; (8001340 <SystemClock_Config+0xd0>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012cc:	2302      	movs	r3, #2
 80012ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d0:	2301      	movs	r3, #1
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d4:	2310      	movs	r3, #16
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d8:	2302      	movs	r3, #2
 80012da:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012dc:	2300      	movs	r3, #0
 80012de:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012e0:	2310      	movs	r3, #16
 80012e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012e4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012ea:	2304      	movs	r3, #4
 80012ec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012ee:	2304      	movs	r3, #4
 80012f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f2:	f107 0320 	add.w	r3, r7, #32
 80012f6:	4618      	mov	r0, r3
 80012f8:	f001 fc90 	bl	8002c1c <HAL_RCC_OscConfig>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001302:	f000 faed 	bl	80018e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001306:	230f      	movs	r3, #15
 8001308:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800130a:	2302      	movs	r3, #2
 800130c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800130e:	2300      	movs	r3, #0
 8001310:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001312:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001316:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800131c:	f107 030c 	add.w	r3, r7, #12
 8001320:	2102      	movs	r1, #2
 8001322:	4618      	mov	r0, r3
 8001324:	f001 feea 	bl	80030fc <HAL_RCC_ClockConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800132e:	f000 fad7 	bl	80018e0 <Error_Handler>
  }
}
 8001332:	bf00      	nop
 8001334:	3750      	adds	r7, #80	; 0x50
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	40007000 	.word	0x40007000

08001344 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001358:	463b      	mov	r3, r7
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001360:	4b1e      	ldr	r3, [pc, #120]	; (80013dc <MX_TIM1_Init+0x98>)
 8001362:	4a1f      	ldr	r2, [pc, #124]	; (80013e0 <MX_TIM1_Init+0x9c>)
 8001364:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 8001366:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <MX_TIM1_Init+0x98>)
 8001368:	2254      	movs	r2, #84	; 0x54
 800136a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800136c:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <MX_TIM1_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <MX_TIM1_Init+0x98>)
 8001374:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001378:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800137a:	4b18      	ldr	r3, [pc, #96]	; (80013dc <MX_TIM1_Init+0x98>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <MX_TIM1_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <MX_TIM1_Init+0x98>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800138c:	4813      	ldr	r0, [pc, #76]	; (80013dc <MX_TIM1_Init+0x98>)
 800138e:	f002 f8a7 	bl	80034e0 <HAL_TIM_Base_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001398:	f000 faa2 	bl	80018e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800139c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013a2:	f107 0308 	add.w	r3, r7, #8
 80013a6:	4619      	mov	r1, r3
 80013a8:	480c      	ldr	r0, [pc, #48]	; (80013dc <MX_TIM1_Init+0x98>)
 80013aa:	f002 fbfd 	bl	8003ba8 <HAL_TIM_ConfigClockSource>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80013b4:	f000 fa94 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b8:	2300      	movs	r3, #0
 80013ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013c0:	463b      	mov	r3, r7
 80013c2:	4619      	mov	r1, r3
 80013c4:	4805      	ldr	r0, [pc, #20]	; (80013dc <MX_TIM1_Init+0x98>)
 80013c6:	f002 ffa5 	bl	8004314 <HAL_TIMEx_MasterConfigSynchronization>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80013d0:	f000 fa86 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013d4:	bf00      	nop
 80013d6:	3718      	adds	r7, #24
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200003f4 	.word	0x200003f4
 80013e0:	40010000 	.word	0x40010000

080013e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08c      	sub	sp, #48	; 0x30
 80013e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013ea:	f107 030c 	add.w	r3, r7, #12
 80013ee:	2224      	movs	r2, #36	; 0x24
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f004 f83e 	bl	8005474 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001400:	4b20      	ldr	r3, [pc, #128]	; (8001484 <MX_TIM3_Init+0xa0>)
 8001402:	4a21      	ldr	r2, [pc, #132]	; (8001488 <MX_TIM3_Init+0xa4>)
 8001404:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001406:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <MX_TIM3_Init+0xa0>)
 8001408:	2200      	movs	r2, #0
 800140a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800140c:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <MX_TIM3_Init+0xa0>)
 800140e:	2200      	movs	r2, #0
 8001410:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001412:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <MX_TIM3_Init+0xa0>)
 8001414:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001418:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141a:	4b1a      	ldr	r3, [pc, #104]	; (8001484 <MX_TIM3_Init+0xa0>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001420:	4b18      	ldr	r3, [pc, #96]	; (8001484 <MX_TIM3_Init+0xa0>)
 8001422:	2200      	movs	r2, #0
 8001424:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001426:	2301      	movs	r3, #1
 8001428:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800142e:	2301      	movs	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001432:	2300      	movs	r3, #0
 8001434:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800143e:	2301      	movs	r3, #1
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	4619      	mov	r1, r3
 8001450:	480c      	ldr	r0, [pc, #48]	; (8001484 <MX_TIM3_Init+0xa0>)
 8001452:	f002 f8f1 	bl	8003638 <HAL_TIM_Encoder_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800145c:	f000 fa40 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001460:	2300      	movs	r3, #0
 8001462:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001464:	2300      	movs	r3, #0
 8001466:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	4619      	mov	r1, r3
 800146c:	4805      	ldr	r0, [pc, #20]	; (8001484 <MX_TIM3_Init+0xa0>)
 800146e:	f002 ff51 	bl	8004314 <HAL_TIMEx_MasterConfigSynchronization>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001478:	f000 fa32 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800147c:	bf00      	nop
 800147e:	3730      	adds	r7, #48	; 0x30
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000340 	.word	0x20000340
 8001488:	40000400 	.word	0x40000400

0800148c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b08a      	sub	sp, #40	; 0x28
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001492:	f107 0320 	add.w	r3, r7, #32
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]
 80014aa:	615a      	str	r2, [r3, #20]
 80014ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014ae:	4b27      	ldr	r3, [pc, #156]	; (800154c <MX_TIM4_Init+0xc0>)
 80014b0:	4a27      	ldr	r2, [pc, #156]	; (8001550 <MX_TIM4_Init+0xc4>)
 80014b2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 80014b4:	4b25      	ldr	r3, [pc, #148]	; (800154c <MX_TIM4_Init+0xc0>)
 80014b6:	2254      	movs	r2, #84	; 0x54
 80014b8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ba:	4b24      	ldr	r3, [pc, #144]	; (800154c <MX_TIM4_Init+0xc0>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 80014c0:	4b22      	ldr	r3, [pc, #136]	; (800154c <MX_TIM4_Init+0xc0>)
 80014c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014c6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <MX_TIM4_Init+0xc0>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ce:	4b1f      	ldr	r3, [pc, #124]	; (800154c <MX_TIM4_Init+0xc0>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014d4:	481d      	ldr	r0, [pc, #116]	; (800154c <MX_TIM4_Init+0xc0>)
 80014d6:	f002 f852 	bl	800357e <HAL_TIM_PWM_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80014e0:	f000 f9fe 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e4:	2300      	movs	r3, #0
 80014e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e8:	2300      	movs	r3, #0
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014ec:	f107 0320 	add.w	r3, r7, #32
 80014f0:	4619      	mov	r1, r3
 80014f2:	4816      	ldr	r0, [pc, #88]	; (800154c <MX_TIM4_Init+0xc0>)
 80014f4:	f002 ff0e 	bl	8004314 <HAL_TIMEx_MasterConfigSynchronization>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80014fe:	f000 f9ef 	bl	80018e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001502:	2360      	movs	r3, #96	; 0x60
 8001504:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2200      	movs	r2, #0
 8001516:	4619      	mov	r1, r3
 8001518:	480c      	ldr	r0, [pc, #48]	; (800154c <MX_TIM4_Init+0xc0>)
 800151a:	f002 fa7f 	bl	8003a1c <HAL_TIM_PWM_ConfigChannel>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001524:	f000 f9dc 	bl	80018e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001528:	1d3b      	adds	r3, r7, #4
 800152a:	2204      	movs	r2, #4
 800152c:	4619      	mov	r1, r3
 800152e:	4807      	ldr	r0, [pc, #28]	; (800154c <MX_TIM4_Init+0xc0>)
 8001530:	f002 fa74 	bl	8003a1c <HAL_TIM_PWM_ConfigChannel>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800153a:	f000 f9d1 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800153e:	4803      	ldr	r0, [pc, #12]	; (800154c <MX_TIM4_Init+0xc0>)
 8001540:	f000 facc 	bl	8001adc <HAL_TIM_MspPostInit>

}
 8001544:	bf00      	nop
 8001546:	3728      	adds	r7, #40	; 0x28
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20000278 	.word	0x20000278
 8001550:	40000800 	.word	0x40000800

08001554 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08c      	sub	sp, #48	; 0x30
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800155a:	f107 030c 	add.w	r3, r7, #12
 800155e:	2224      	movs	r2, #36	; 0x24
 8001560:	2100      	movs	r1, #0
 8001562:	4618      	mov	r0, r3
 8001564:	f003 ff86 	bl	8005474 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001570:	4b20      	ldr	r3, [pc, #128]	; (80015f4 <MX_TIM5_Init+0xa0>)
 8001572:	4a21      	ldr	r2, [pc, #132]	; (80015f8 <MX_TIM5_Init+0xa4>)
 8001574:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001576:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <MX_TIM5_Init+0xa0>)
 8001578:	2200      	movs	r2, #0
 800157a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b1d      	ldr	r3, [pc, #116]	; (80015f4 <MX_TIM5_Init+0xa0>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001582:	4b1c      	ldr	r3, [pc, #112]	; (80015f4 <MX_TIM5_Init+0xa0>)
 8001584:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001588:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158a:	4b1a      	ldr	r3, [pc, #104]	; (80015f4 <MX_TIM5_Init+0xa0>)
 800158c:	2200      	movs	r2, #0
 800158e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001590:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <MX_TIM5_Init+0xa0>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001596:	2301      	movs	r3, #1
 8001598:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800159a:	2300      	movs	r3, #0
 800159c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800159e:	2301      	movs	r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015aa:	2300      	movs	r3, #0
 80015ac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015ae:	2301      	movs	r3, #1
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015b2:	2300      	movs	r3, #0
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4619      	mov	r1, r3
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <MX_TIM5_Init+0xa0>)
 80015c2:	f002 f839 	bl	8003638 <HAL_TIM_Encoder_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80015cc:	f000 f988 	bl	80018e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80015d8:	1d3b      	adds	r3, r7, #4
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_TIM5_Init+0xa0>)
 80015de:	f002 fe99 	bl	8004314 <HAL_TIMEx_MasterConfigSynchronization>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80015e8:	f000 f97a 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3730      	adds	r7, #48	; 0x30
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000300 	.word	0x20000300
 80015f8:	40000c00 	.word	0x40000c00

080015fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001600:	4b11      	ldr	r3, [pc, #68]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 8001602:	4a12      	ldr	r2, [pc, #72]	; (800164c <MX_USART2_UART_Init+0x50>)
 8001604:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001606:	4b10      	ldr	r3, [pc, #64]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 8001608:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800160c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800160e:	4b0e      	ldr	r3, [pc, #56]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001620:	4b09      	ldr	r3, [pc, #36]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 8001622:	220c      	movs	r2, #12
 8001624:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001626:	4b08      	ldr	r3, [pc, #32]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800162c:	4b06      	ldr	r3, [pc, #24]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 800162e:	2200      	movs	r2, #0
 8001630:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001632:	4805      	ldr	r0, [pc, #20]	; (8001648 <MX_USART2_UART_Init+0x4c>)
 8001634:	f002 fef0 	bl	8004418 <HAL_UART_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800163e:	f000 f94f 	bl	80018e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000440 	.word	0x20000440
 800164c:	40004400 	.word	0x40004400

08001650 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	607b      	str	r3, [r7, #4]
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <MX_DMA_Init+0x3c>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a0b      	ldr	r2, [pc, #44]	; (800168c <MX_DMA_Init+0x3c>)
 8001660:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b09      	ldr	r3, [pc, #36]	; (800168c <MX_DMA_Init+0x3c>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	2010      	movs	r0, #16
 8001678:	f000 fd2f 	bl	80020da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800167c:	2010      	movs	r0, #16
 800167e:	f000 fd48 	bl	8002112 <HAL_NVIC_EnableIRQ>

}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800

08001690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08a      	sub	sp, #40	; 0x28
 8001694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001696:	f107 0314 	add.w	r3, r7, #20
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
 80016a0:	609a      	str	r2, [r3, #8]
 80016a2:	60da      	str	r2, [r3, #12]
 80016a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	4b3c      	ldr	r3, [pc, #240]	; (800179c <MX_GPIO_Init+0x10c>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	4a3b      	ldr	r2, [pc, #236]	; (800179c <MX_GPIO_Init+0x10c>)
 80016b0:	f043 0304 	orr.w	r3, r3, #4
 80016b4:	6313      	str	r3, [r2, #48]	; 0x30
 80016b6:	4b39      	ldr	r3, [pc, #228]	; (800179c <MX_GPIO_Init+0x10c>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f003 0304 	and.w	r3, r3, #4
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	60fb      	str	r3, [r7, #12]
 80016c6:	4b35      	ldr	r3, [pc, #212]	; (800179c <MX_GPIO_Init+0x10c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a34      	ldr	r2, [pc, #208]	; (800179c <MX_GPIO_Init+0x10c>)
 80016cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b32      	ldr	r3, [pc, #200]	; (800179c <MX_GPIO_Init+0x10c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	60bb      	str	r3, [r7, #8]
 80016e2:	4b2e      	ldr	r3, [pc, #184]	; (800179c <MX_GPIO_Init+0x10c>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a2d      	ldr	r2, [pc, #180]	; (800179c <MX_GPIO_Init+0x10c>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b2b      	ldr	r3, [pc, #172]	; (800179c <MX_GPIO_Init+0x10c>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	60bb      	str	r3, [r7, #8]
 80016f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	4b27      	ldr	r3, [pc, #156]	; (800179c <MX_GPIO_Init+0x10c>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a26      	ldr	r2, [pc, #152]	; (800179c <MX_GPIO_Init+0x10c>)
 8001704:	f043 0302 	orr.w	r3, r3, #2
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b24      	ldr	r3, [pc, #144]	; (800179c <MX_GPIO_Init+0x10c>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	607b      	str	r3, [r7, #4]
 8001714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|MOTOR2_PWM_Pin|MOTOR_PWM_Pin, GPIO_PIN_RESET);
 8001716:	2200      	movs	r2, #0
 8001718:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 800171c:	4820      	ldr	r0, [pc, #128]	; (80017a0 <MX_GPIO_Init+0x110>)
 800171e:	f001 fa25 	bl	8002b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_DIRECTION1_Pin|MOTOR_DIRECTION2_Pin|MOTOR2_DIRECTION1_Pin|MOTOR2_DIRECTION2_Pin, GPIO_PIN_RESET);
 8001722:	2200      	movs	r2, #0
 8001724:	f44f 714c 	mov.w	r1, #816	; 0x330
 8001728:	481e      	ldr	r0, [pc, #120]	; (80017a4 <MX_GPIO_Init+0x114>)
 800172a:	f001 fa1f 	bl	8002b6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800172e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001734:	4b1c      	ldr	r3, [pc, #112]	; (80017a8 <MX_GPIO_Init+0x118>)
 8001736:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	4619      	mov	r1, r3
 8001742:	481a      	ldr	r0, [pc, #104]	; (80017ac <MX_GPIO_Init+0x11c>)
 8001744:	f001 f890 	bl	8002868 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 MOTOR2_PWM_Pin MOTOR_PWM_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_5|MOTOR2_PWM_Pin|MOTOR_PWM_Pin;
 8001748:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 800174c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174e:	2301      	movs	r3, #1
 8001750:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	480f      	ldr	r0, [pc, #60]	; (80017a0 <MX_GPIO_Init+0x110>)
 8001762:	f001 f881 	bl	8002868 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_DIRECTION1_Pin MOTOR_DIRECTION2_Pin MOTOR2_DIRECTION1_Pin MOTOR2_DIRECTION2_Pin */
  GPIO_InitStruct.Pin = MOTOR_DIRECTION1_Pin|MOTOR_DIRECTION2_Pin|MOTOR2_DIRECTION1_Pin|MOTOR2_DIRECTION2_Pin;
 8001766:	f44f 734c 	mov.w	r3, #816	; 0x330
 800176a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176c:	2301      	movs	r3, #1
 800176e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001774:	2300      	movs	r3, #0
 8001776:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001778:	f107 0314 	add.w	r3, r7, #20
 800177c:	4619      	mov	r1, r3
 800177e:	4809      	ldr	r0, [pc, #36]	; (80017a4 <MX_GPIO_Init+0x114>)
 8001780:	f001 f872 	bl	8002868 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001784:	2200      	movs	r2, #0
 8001786:	2100      	movs	r1, #0
 8001788:	2028      	movs	r0, #40	; 0x28
 800178a:	f000 fca6 	bl	80020da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800178e:	2028      	movs	r0, #40	; 0x28
 8001790:	f000 fcbf 	bl	8002112 <HAL_NVIC_EnableIRQ>

}
 8001794:	bf00      	nop
 8001796:	3728      	adds	r7, #40	; 0x28
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40023800 	.word	0x40023800
 80017a0:	40020000 	.word	0x40020000
 80017a4:	40020400 	.word	0x40020400
 80017a8:	10110000 	.word	0x10110000
 80017ac:	40020800 	.word	0x40020800

080017b0 <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 4 */
int buffer_length;
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]

}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017c8:	b088      	sub	sp, #32
 80017ca:	af06      	add	r7, sp, #24
 80017cc:	6078      	str	r0, [r7, #4]
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */

  //set variables
  sscanf(testRxData,"%f,%f,%f,%f",&wl,&wr,&dl,&dr);
 80017ce:	4b32      	ldr	r3, [pc, #200]	; (8001898 <HAL_UART_RxCpltCallback+0xd4>)
 80017d0:	9301      	str	r3, [sp, #4]
 80017d2:	4b32      	ldr	r3, [pc, #200]	; (800189c <HAL_UART_RxCpltCallback+0xd8>)
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <HAL_UART_RxCpltCallback+0xdc>)
 80017d8:	4a32      	ldr	r2, [pc, #200]	; (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 80017da:	4933      	ldr	r1, [pc, #204]	; (80018a8 <HAL_UART_RxCpltCallback+0xe4>)
 80017dc:	4833      	ldr	r0, [pc, #204]	; (80018ac <HAL_UART_RxCpltCallback+0xe8>)
 80017de:	f004 fcb5 	bl	800614c <siscanf>
  buffer_length = sprintf(buffer, "%f,%f,%.1f,%.1f\r\n",wl,wr,dl,dr);
 80017e2:	4b30      	ldr	r3, [pc, #192]	; (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe feb6 	bl	8000558 <__aeabi_f2d>
 80017ec:	4682      	mov	sl, r0
 80017ee:	468b      	mov	fp, r1
 80017f0:	4b2b      	ldr	r3, [pc, #172]	; (80018a0 <HAL_UART_RxCpltCallback+0xdc>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe feaf 	bl	8000558 <__aeabi_f2d>
 80017fa:	4604      	mov	r4, r0
 80017fc:	460d      	mov	r5, r1
 80017fe:	4b27      	ldr	r3, [pc, #156]	; (800189c <HAL_UART_RxCpltCallback+0xd8>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fea8 	bl	8000558 <__aeabi_f2d>
 8001808:	4680      	mov	r8, r0
 800180a:	4689      	mov	r9, r1
 800180c:	4b22      	ldr	r3, [pc, #136]	; (8001898 <HAL_UART_RxCpltCallback+0xd4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f7fe fea1 	bl	8000558 <__aeabi_f2d>
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800181e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001822:	e9cd 4500 	strd	r4, r5, [sp]
 8001826:	4652      	mov	r2, sl
 8001828:	465b      	mov	r3, fp
 800182a:	4921      	ldr	r1, [pc, #132]	; (80018b0 <HAL_UART_RxCpltCallback+0xec>)
 800182c:	4821      	ldr	r0, [pc, #132]	; (80018b4 <HAL_UART_RxCpltCallback+0xf0>)
 800182e:	f004 fc6d 	bl	800610c <siprintf>
 8001832:	4602      	mov	r2, r0
 8001834:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <HAL_UART_RxCpltCallback+0xf4>)
 8001836:	601a      	str	r2, [r3, #0]
  _wl = wl;
 8001838:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <HAL_UART_RxCpltCallback+0xe0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a1f      	ldr	r2, [pc, #124]	; (80018bc <HAL_UART_RxCpltCallback+0xf8>)
 800183e:	6013      	str	r3, [r2, #0]
  _wr = wr;
 8001840:	4b17      	ldr	r3, [pc, #92]	; (80018a0 <HAL_UART_RxCpltCallback+0xdc>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a1e      	ldr	r2, [pc, #120]	; (80018c0 <HAL_UART_RxCpltCallback+0xfc>)
 8001846:	6013      	str	r3, [r2, #0]
  _dl = dl;
 8001848:	4b14      	ldr	r3, [pc, #80]	; (800189c <HAL_UART_RxCpltCallback+0xd8>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a1d      	ldr	r2, [pc, #116]	; (80018c4 <HAL_UART_RxCpltCallback+0x100>)
 800184e:	6013      	str	r3, [r2, #0]
  _dr = dr;
 8001850:	4b11      	ldr	r3, [pc, #68]	; (8001898 <HAL_UART_RxCpltCallback+0xd4>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a1c      	ldr	r2, [pc, #112]	; (80018c8 <HAL_UART_RxCpltCallback+0x104>)
 8001856:	6013      	str	r3, [r2, #0]
  HAL_UART_Transmit(&huart2, buffer, buffer_length, 100);
 8001858:	4b17      	ldr	r3, [pc, #92]	; (80018b8 <HAL_UART_RxCpltCallback+0xf4>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	b29a      	uxth	r2, r3
 800185e:	2364      	movs	r3, #100	; 0x64
 8001860:	4914      	ldr	r1, [pc, #80]	; (80018b4 <HAL_UART_RxCpltCallback+0xf0>)
 8001862:	481a      	ldr	r0, [pc, #104]	; (80018cc <HAL_UART_RxCpltCallback+0x108>)
 8001864:	f002 fe25 	bl	80044b2 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, MSG1, MSG1_length, 100);
 8001868:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <HAL_UART_RxCpltCallback+0x10c>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	b29a      	uxth	r2, r3
 800186e:	2364      	movs	r3, #100	; 0x64
 8001870:	4918      	ldr	r1, [pc, #96]	; (80018d4 <HAL_UART_RxCpltCallback+0x110>)
 8001872:	4816      	ldr	r0, [pc, #88]	; (80018cc <HAL_UART_RxCpltCallback+0x108>)
 8001874:	f002 fe1d 	bl	80044b2 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart2, MSG2, MSG2_length, 100);
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <HAL_UART_RxCpltCallback+0x114>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	b29a      	uxth	r2, r3
 800187e:	2364      	movs	r3, #100	; 0x64
 8001880:	4916      	ldr	r1, [pc, #88]	; (80018dc <HAL_UART_RxCpltCallback+0x118>)
 8001882:	4812      	ldr	r0, [pc, #72]	; (80018cc <HAL_UART_RxCpltCallback+0x108>)
 8001884:	f002 fe15 	bl	80044b2 <HAL_UART_Transmit>
  setSpeed();
 8001888:	f7ff fb86 	bl	8000f98 <setSpeed>
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001896:	bf00      	nop
 8001898:	200004bc 	.word	0x200004bc
 800189c:	20000434 	.word	0x20000434
 80018a0:	20000438 	.word	0x20000438
 80018a4:	2000043c 	.word	0x2000043c
 80018a8:	080097b0 	.word	0x080097b0
 80018ac:	200002e4 	.word	0x200002e4
 80018b0:	080097bc 	.word	0x080097bc
 80018b4:	200003c0 	.word	0x200003c0
 80018b8:	20000380 	.word	0x20000380
 80018bc:	200003bc 	.word	0x200003bc
 80018c0:	200004b4 	.word	0x200004b4
 80018c4:	200004b8 	.word	0x200004b8
 80018c8:	200002b8 	.word	0x200002b8
 80018cc:	20000440 	.word	0x20000440
 80018d0:	20000384 	.word	0x20000384
 80018d4:	20000480 	.word	0x20000480
 80018d8:	200002d0 	.word	0x200002d0
 80018dc:	20000388 	.word	0x20000388

080018e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
	...

080018f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f6:	2300      	movs	r3, #0
 80018f8:	607b      	str	r3, [r7, #4]
 80018fa:	4b10      	ldr	r3, [pc, #64]	; (800193c <HAL_MspInit+0x4c>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	4a0f      	ldr	r2, [pc, #60]	; (800193c <HAL_MspInit+0x4c>)
 8001900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001904:	6453      	str	r3, [r2, #68]	; 0x44
 8001906:	4b0d      	ldr	r3, [pc, #52]	; (800193c <HAL_MspInit+0x4c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	603b      	str	r3, [r7, #0]
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <HAL_MspInit+0x4c>)
 8001918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800191a:	4a08      	ldr	r2, [pc, #32]	; (800193c <HAL_MspInit+0x4c>)
 800191c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001920:	6413      	str	r3, [r2, #64]	; 0x40
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <HAL_MspInit+0x4c>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40023800 	.word	0x40023800

08001940 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b084      	sub	sp, #16
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a0e      	ldr	r2, [pc, #56]	; (8001988 <HAL_TIM_Base_MspInit+0x48>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d115      	bne.n	800197e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	4b0d      	ldr	r3, [pc, #52]	; (800198c <HAL_TIM_Base_MspInit+0x4c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195a:	4a0c      	ldr	r2, [pc, #48]	; (800198c <HAL_TIM_Base_MspInit+0x4c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6453      	str	r3, [r2, #68]	; 0x44
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <HAL_TIM_Base_MspInit+0x4c>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	2019      	movs	r0, #25
 8001974:	f000 fbb1 	bl	80020da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001978:	2019      	movs	r0, #25
 800197a:	f000 fbca 	bl	8002112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40010000 	.word	0x40010000
 800198c:	40023800 	.word	0x40023800

08001990 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08c      	sub	sp, #48	; 0x30
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a36      	ldr	r2, [pc, #216]	; (8001a88 <HAL_TIM_Encoder_MspInit+0xf8>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d134      	bne.n	8001a1c <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	61bb      	str	r3, [r7, #24]
 80019b6:	4b35      	ldr	r3, [pc, #212]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	4a34      	ldr	r2, [pc, #208]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6413      	str	r3, [r2, #64]	; 0x40
 80019c2:	4b32      	ldr	r3, [pc, #200]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	61bb      	str	r3, [r7, #24]
 80019cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	4b2e      	ldr	r3, [pc, #184]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	4a2d      	ldr	r2, [pc, #180]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6313      	str	r3, [r2, #48]	; 0x30
 80019de:	4b2b      	ldr	r3, [pc, #172]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ea:	23c0      	movs	r3, #192	; 0xc0
 80019ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ee:	2302      	movs	r3, #2
 80019f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80019fa:	2302      	movs	r3, #2
 80019fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019fe:	f107 031c 	add.w	r3, r7, #28
 8001a02:	4619      	mov	r1, r3
 8001a04:	4822      	ldr	r0, [pc, #136]	; (8001a90 <HAL_TIM_Encoder_MspInit+0x100>)
 8001a06:	f000 ff2f 	bl	8002868 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	201d      	movs	r0, #29
 8001a10:	f000 fb63 	bl	80020da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a14:	201d      	movs	r0, #29
 8001a16:	f000 fb7c 	bl	8002112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001a1a:	e030      	b.n	8001a7e <HAL_TIM_Encoder_MspInit+0xee>
  else if(htim_encoder->Instance==TIM5)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a1c      	ldr	r2, [pc, #112]	; (8001a94 <HAL_TIM_Encoder_MspInit+0x104>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d12b      	bne.n	8001a7e <HAL_TIM_Encoder_MspInit+0xee>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	4b18      	ldr	r3, [pc, #96]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	4a17      	ldr	r2, [pc, #92]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8001a30:	f043 0308 	orr.w	r3, r3, #8
 8001a34:	6413      	str	r3, [r2, #64]	; 0x40
 8001a36:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b11      	ldr	r3, [pc, #68]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a10      	ldr	r2, [pc, #64]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <HAL_TIM_Encoder_MspInit+0xfc>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a62:	2302      	movs	r3, #2
 8001a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a66:	2301      	movs	r3, #1
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a72:	f107 031c 	add.w	r3, r7, #28
 8001a76:	4619      	mov	r1, r3
 8001a78:	4805      	ldr	r0, [pc, #20]	; (8001a90 <HAL_TIM_Encoder_MspInit+0x100>)
 8001a7a:	f000 fef5 	bl	8002868 <HAL_GPIO_Init>
}
 8001a7e:	bf00      	nop
 8001a80:	3730      	adds	r7, #48	; 0x30
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40000400 	.word	0x40000400
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020000 	.word	0x40020000
 8001a94:	40000c00 	.word	0x40000c00

08001a98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a0b      	ldr	r2, [pc, #44]	; (8001ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d10d      	bne.n	8001ac6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	4b0a      	ldr	r3, [pc, #40]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x40>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab2:	4a09      	ldr	r2, [pc, #36]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x40>)
 8001ab4:	f043 0304 	orr.w	r3, r3, #4
 8001ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <HAL_TIM_PWM_MspInit+0x40>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	f003 0304 	and.w	r3, r3, #4
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40000800 	.word	0x40000800
 8001ad8:	40023800 	.word	0x40023800

08001adc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a12      	ldr	r2, [pc, #72]	; (8001b44 <HAL_TIM_MspPostInit+0x68>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d11d      	bne.n	8001b3a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
 8001b02:	4b11      	ldr	r3, [pc, #68]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b06:	4a10      	ldr	r2, [pc, #64]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b08:	f043 0302 	orr.w	r3, r3, #2
 8001b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	; (8001b48 <HAL_TIM_MspPostInit+0x6c>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	60bb      	str	r3, [r7, #8]
 8001b18:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b1a:	23c0      	movs	r3, #192	; 0xc0
 8001b1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	f107 030c 	add.w	r3, r7, #12
 8001b32:	4619      	mov	r1, r3
 8001b34:	4805      	ldr	r0, [pc, #20]	; (8001b4c <HAL_TIM_MspPostInit+0x70>)
 8001b36:	f000 fe97 	bl	8002868 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001b3a:	bf00      	nop
 8001b3c:	3720      	adds	r7, #32
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40000800 	.word	0x40000800
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020400 	.word	0x40020400

08001b50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08a      	sub	sp, #40	; 0x28
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a34      	ldr	r2, [pc, #208]	; (8001c40 <HAL_UART_MspInit+0xf0>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d162      	bne.n	8001c38 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	4b33      	ldr	r3, [pc, #204]	; (8001c44 <HAL_UART_MspInit+0xf4>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	4a32      	ldr	r2, [pc, #200]	; (8001c44 <HAL_UART_MspInit+0xf4>)
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b80:	6413      	str	r3, [r2, #64]	; 0x40
 8001b82:	4b30      	ldr	r3, [pc, #192]	; (8001c44 <HAL_UART_MspInit+0xf4>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	4b2c      	ldr	r3, [pc, #176]	; (8001c44 <HAL_UART_MspInit+0xf4>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	4a2b      	ldr	r2, [pc, #172]	; (8001c44 <HAL_UART_MspInit+0xf4>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9e:	4b29      	ldr	r3, [pc, #164]	; (8001c44 <HAL_UART_MspInit+0xf4>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001baa:	230c      	movs	r3, #12
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bba:	2307      	movs	r3, #7
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4820      	ldr	r0, [pc, #128]	; (8001c48 <HAL_UART_MspInit+0xf8>)
 8001bc6:	f000 fe4f 	bl	8002868 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001bca:	4b20      	ldr	r3, [pc, #128]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001bcc:	4a20      	ldr	r2, [pc, #128]	; (8001c50 <HAL_UART_MspInit+0x100>)
 8001bce:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001bd0:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001bd2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bd6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bd8:	4b1c      	ldr	r3, [pc, #112]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bde:	4b1b      	ldr	r3, [pc, #108]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001be4:	4b19      	ldr	r3, [pc, #100]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001be6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bea:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bec:	4b17      	ldr	r3, [pc, #92]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bf2:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001bfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bfe:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c00:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c06:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001c0c:	480f      	ldr	r0, [pc, #60]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001c0e:	f000 fa9b 	bl	8002148 <HAL_DMA_Init>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001c18:	f7ff fe62 	bl	80018e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a0b      	ldr	r2, [pc, #44]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001c20:	635a      	str	r2, [r3, #52]	; 0x34
 8001c22:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <HAL_UART_MspInit+0xfc>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2026      	movs	r0, #38	; 0x26
 8001c2e:	f000 fa54 	bl	80020da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c32:	2026      	movs	r0, #38	; 0x26
 8001c34:	f000 fa6d 	bl	8002112 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c38:	bf00      	nop
 8001c3a:	3728      	adds	r7, #40	; 0x28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40004400 	.word	0x40004400
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	20000214 	.word	0x20000214
 8001c50:	40026088 	.word	0x40026088

08001c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c62:	b480      	push	{r7}
 8001c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c66:	e7fe      	b.n	8001c66 <HardFault_Handler+0x4>

08001c68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <MemManage_Handler+0x4>

08001c6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c72:	e7fe      	b.n	8001c72 <BusFault_Handler+0x4>

08001c74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <UsageFault_Handler+0x4>

08001c7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ca8:	f000 f8fa 	bl	8001ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001cb4:	4802      	ldr	r0, [pc, #8]	; (8001cc0 <DMA1_Stream5_IRQHandler+0x10>)
 8001cb6:	f000 fb6f 	bl	8002398 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000214 	.word	0x20000214

08001cc4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001cca:	f001 fd9e 	bl	800380a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200003f4 	.word	0x200003f4

08001cd8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <TIM3_IRQHandler+0x10>)
 8001cde:	f001 fd94 	bl	800380a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000340 	.word	0x20000340

08001cec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cf0:	4802      	ldr	r0, [pc, #8]	; (8001cfc <USART2_IRQHandler+0x10>)
 8001cf2:	f002 fcf7 	bl	80046e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000440 	.word	0x20000440

08001d00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001d04:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d08:	f000 ff64 	bl	8002bd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d18:	4a14      	ldr	r2, [pc, #80]	; (8001d6c <_sbrk+0x5c>)
 8001d1a:	4b15      	ldr	r3, [pc, #84]	; (8001d70 <_sbrk+0x60>)
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d24:	4b13      	ldr	r3, [pc, #76]	; (8001d74 <_sbrk+0x64>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d102      	bne.n	8001d32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d2c:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <_sbrk+0x64>)
 8001d2e:	4a12      	ldr	r2, [pc, #72]	; (8001d78 <_sbrk+0x68>)
 8001d30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d32:	4b10      	ldr	r3, [pc, #64]	; (8001d74 <_sbrk+0x64>)
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4413      	add	r3, r2
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d207      	bcs.n	8001d50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d40:	f003 fb6e 	bl	8005420 <__errno>
 8001d44:	4602      	mov	r2, r0
 8001d46:	230c      	movs	r3, #12
 8001d48:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d4e:	e009      	b.n	8001d64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d50:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <_sbrk+0x64>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d56:	4b07      	ldr	r3, [pc, #28]	; (8001d74 <_sbrk+0x64>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	4a05      	ldr	r2, [pc, #20]	; (8001d74 <_sbrk+0x64>)
 8001d60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d62:	68fb      	ldr	r3, [r7, #12]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3718      	adds	r7, #24
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20020000 	.word	0x20020000
 8001d70:	00000400 	.word	0x00000400
 8001d74:	20000208 	.word	0x20000208
 8001d78:	200004c8 	.word	0x200004c8

08001d7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <SystemInit+0x28>)
 8001d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d86:	4a07      	ldr	r2, [pc, #28]	; (8001da4 <SystemInit+0x28>)
 8001d88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d90:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <SystemInit+0x28>)
 8001d92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d96:	609a      	str	r2, [r3, #8]
#endif
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001da8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001de0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001dac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001dae:	e003      	b.n	8001db8 <LoopCopyDataInit>

08001db0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001db0:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001db2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001db4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001db6:	3104      	adds	r1, #4

08001db8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001db8:	480b      	ldr	r0, [pc, #44]	; (8001de8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001dba:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001dbc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001dbe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001dc0:	d3f6      	bcc.n	8001db0 <CopyDataInit>
  ldr  r2, =_sbss
 8001dc2:	4a0b      	ldr	r2, [pc, #44]	; (8001df0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001dc4:	e002      	b.n	8001dcc <LoopFillZerobss>

08001dc6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001dc6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001dc8:	f842 3b04 	str.w	r3, [r2], #4

08001dcc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001dce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001dd0:	d3f9      	bcc.n	8001dc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dd2:	f7ff ffd3 	bl	8001d7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dd6:	f003 fb29 	bl	800542c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dda:	f7ff f965 	bl	80010a8 <main>
  bx  lr    
 8001dde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001de0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001de4:	08009b3c 	.word	0x08009b3c
  ldr  r0, =_sdata
 8001de8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001dec:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001df0:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8001df4:	200004c8 	.word	0x200004c8

08001df8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC_IRQHandler>
	...

08001dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e00:	4b0e      	ldr	r3, [pc, #56]	; (8001e3c <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a0d      	ldr	r2, [pc, #52]	; (8001e3c <HAL_Init+0x40>)
 8001e06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <HAL_Init+0x40>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a0a      	ldr	r2, [pc, #40]	; (8001e3c <HAL_Init+0x40>)
 8001e12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e18:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <HAL_Init+0x40>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a07      	ldr	r2, [pc, #28]	; (8001e3c <HAL_Init+0x40>)
 8001e1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e24:	2003      	movs	r0, #3
 8001e26:	f000 f94d 	bl	80020c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f000 f808 	bl	8001e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e30:	f7ff fd5e 	bl	80018f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40023c00 	.word	0x40023c00

08001e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e48:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <HAL_InitTick+0x54>)
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	4b12      	ldr	r3, [pc, #72]	; (8001e98 <HAL_InitTick+0x58>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	4619      	mov	r1, r3
 8001e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f965 	bl	800212e <HAL_SYSTICK_Config>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e00e      	b.n	8001e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b0f      	cmp	r3, #15
 8001e72:	d80a      	bhi.n	8001e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e74:	2200      	movs	r2, #0
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e7c:	f000 f92d 	bl	80020da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e80:	4a06      	ldr	r2, [pc, #24]	; (8001e9c <HAL_InitTick+0x5c>)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	e000      	b.n	8001e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000000 	.word	0x20000000
 8001e98:	20000008 	.word	0x20000008
 8001e9c:	20000004 	.word	0x20000004

08001ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <HAL_IncTick+0x20>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_IncTick+0x24>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4413      	add	r3, r2
 8001eb0:	4a04      	ldr	r2, [pc, #16]	; (8001ec4 <HAL_IncTick+0x24>)
 8001eb2:	6013      	str	r3, [r2, #0]
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	20000008 	.word	0x20000008
 8001ec4:	200004c0 	.word	0x200004c0

08001ec8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  return uwTick;
 8001ecc:	4b03      	ldr	r3, [pc, #12]	; (8001edc <HAL_GetTick+0x14>)
 8001ece:	681b      	ldr	r3, [r3, #0]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	200004c0 	.word	0x200004c0

08001ee0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee8:	f7ff ffee 	bl	8001ec8 <HAL_GetTick>
 8001eec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ef8:	d005      	beq.n	8001f06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_Delay+0x40>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	461a      	mov	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4413      	add	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f06:	bf00      	nop
 8001f08:	f7ff ffde 	bl	8001ec8 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d8f7      	bhi.n	8001f08 <HAL_Delay+0x28>
  {
  }
}
 8001f18:	bf00      	nop
 8001f1a:	3710      	adds	r7, #16
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000008 	.word	0x20000008

08001f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f34:	4b0c      	ldr	r3, [pc, #48]	; (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f40:	4013      	ands	r3, r2
 8001f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f56:	4a04      	ldr	r2, [pc, #16]	; (8001f68 <__NVIC_SetPriorityGrouping+0x44>)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	60d3      	str	r3, [r2, #12]
}
 8001f5c:	bf00      	nop
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000ed00 	.word	0xe000ed00

08001f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f70:	4b04      	ldr	r3, [pc, #16]	; (8001f84 <__NVIC_GetPriorityGrouping+0x18>)
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	0a1b      	lsrs	r3, r3, #8
 8001f76:	f003 0307 	and.w	r3, r3, #7
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	db0b      	blt.n	8001fb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	f003 021f 	and.w	r2, r3, #31
 8001fa0:	4907      	ldr	r1, [pc, #28]	; (8001fc0 <__NVIC_EnableIRQ+0x38>)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	095b      	lsrs	r3, r3, #5
 8001fa8:	2001      	movs	r0, #1
 8001faa:	fa00 f202 	lsl.w	r2, r0, r2
 8001fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	e000e100 	.word	0xe000e100

08001fc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	4603      	mov	r3, r0
 8001fcc:	6039      	str	r1, [r7, #0]
 8001fce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	db0a      	blt.n	8001fee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	b2da      	uxtb	r2, r3
 8001fdc:	490c      	ldr	r1, [pc, #48]	; (8002010 <__NVIC_SetPriority+0x4c>)
 8001fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe2:	0112      	lsls	r2, r2, #4
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fec:	e00a      	b.n	8002004 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	b2da      	uxtb	r2, r3
 8001ff2:	4908      	ldr	r1, [pc, #32]	; (8002014 <__NVIC_SetPriority+0x50>)
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	3b04      	subs	r3, #4
 8001ffc:	0112      	lsls	r2, r2, #4
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	440b      	add	r3, r1
 8002002:	761a      	strb	r2, [r3, #24]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000e100 	.word	0xe000e100
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002018:	b480      	push	{r7}
 800201a:	b089      	sub	sp, #36	; 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 0307 	and.w	r3, r3, #7
 800202a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f1c3 0307 	rsb	r3, r3, #7
 8002032:	2b04      	cmp	r3, #4
 8002034:	bf28      	it	cs
 8002036:	2304      	movcs	r3, #4
 8002038:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	3304      	adds	r3, #4
 800203e:	2b06      	cmp	r3, #6
 8002040:	d902      	bls.n	8002048 <NVIC_EncodePriority+0x30>
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3b03      	subs	r3, #3
 8002046:	e000      	b.n	800204a <NVIC_EncodePriority+0x32>
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800204c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	fa02 f303 	lsl.w	r3, r2, r3
 8002056:	43da      	mvns	r2, r3
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	401a      	ands	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002060:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	fa01 f303 	lsl.w	r3, r1, r3
 800206a:	43d9      	mvns	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002070:	4313      	orrs	r3, r2
         );
}
 8002072:	4618      	mov	r0, r3
 8002074:	3724      	adds	r7, #36	; 0x24
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
	...

08002080 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3b01      	subs	r3, #1
 800208c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002090:	d301      	bcc.n	8002096 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002092:	2301      	movs	r3, #1
 8002094:	e00f      	b.n	80020b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002096:	4a0a      	ldr	r2, [pc, #40]	; (80020c0 <SysTick_Config+0x40>)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3b01      	subs	r3, #1
 800209c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800209e:	210f      	movs	r1, #15
 80020a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020a4:	f7ff ff8e 	bl	8001fc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020a8:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <SysTick_Config+0x40>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ae:	4b04      	ldr	r3, [pc, #16]	; (80020c0 <SysTick_Config+0x40>)
 80020b0:	2207      	movs	r2, #7
 80020b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	e000e010 	.word	0xe000e010

080020c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff ff29 	bl	8001f24 <__NVIC_SetPriorityGrouping>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020da:	b580      	push	{r7, lr}
 80020dc:	b086      	sub	sp, #24
 80020de:	af00      	add	r7, sp, #0
 80020e0:	4603      	mov	r3, r0
 80020e2:	60b9      	str	r1, [r7, #8]
 80020e4:	607a      	str	r2, [r7, #4]
 80020e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020ec:	f7ff ff3e 	bl	8001f6c <__NVIC_GetPriorityGrouping>
 80020f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	68b9      	ldr	r1, [r7, #8]
 80020f6:	6978      	ldr	r0, [r7, #20]
 80020f8:	f7ff ff8e 	bl	8002018 <NVIC_EncodePriority>
 80020fc:	4602      	mov	r2, r0
 80020fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff ff5d 	bl	8001fc4 <__NVIC_SetPriority>
}
 800210a:	bf00      	nop
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	4603      	mov	r3, r0
 800211a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800211c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ff31 	bl	8001f88 <__NVIC_EnableIRQ>
}
 8002126:	bf00      	nop
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b082      	sub	sp, #8
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff ffa2 	bl	8002080 <SysTick_Config>
 800213c:	4603      	mov	r3, r0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
	...

08002148 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002154:	f7ff feb8 	bl	8001ec8 <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e099      	b.n	8002298 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2202      	movs	r2, #2
 8002170:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0201 	bic.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002184:	e00f      	b.n	80021a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002186:	f7ff fe9f 	bl	8001ec8 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b05      	cmp	r3, #5
 8002192:	d908      	bls.n	80021a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2220      	movs	r2, #32
 8002198:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2203      	movs	r2, #3
 800219e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e078      	b.n	8002298 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1e8      	bne.n	8002186 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	4b38      	ldr	r3, [pc, #224]	; (80022a0 <HAL_DMA_Init+0x158>)
 80021c0:	4013      	ands	r3, r2
 80021c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691b      	ldr	r3, [r3, #16]
 80021d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	2b04      	cmp	r3, #4
 80021fe:	d107      	bne.n	8002210 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002208:	4313      	orrs	r3, r2
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	4313      	orrs	r3, r2
 800220e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	f023 0307 	bic.w	r3, r3, #7
 8002226:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	4313      	orrs	r3, r2
 8002230:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002236:	2b04      	cmp	r3, #4
 8002238:	d117      	bne.n	800226a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	4313      	orrs	r3, r2
 8002242:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00e      	beq.n	800226a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 fa91 	bl	8002774 <DMA_CheckFifoParam>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d008      	beq.n	800226a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2240      	movs	r2, #64	; 0x40
 800225c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2201      	movs	r2, #1
 8002262:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002266:	2301      	movs	r3, #1
 8002268:	e016      	b.n	8002298 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	697a      	ldr	r2, [r7, #20]
 8002270:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f000 fa48 	bl	8002708 <DMA_CalcBaseAndBitshift>
 8002278:	4603      	mov	r3, r0
 800227a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002280:	223f      	movs	r2, #63	; 0x3f
 8002282:	409a      	lsls	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	f010803f 	.word	0xf010803f

080022a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	607a      	str	r2, [r7, #4]
 80022b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d101      	bne.n	80022ca <HAL_DMA_Start_IT+0x26>
 80022c6:	2302      	movs	r3, #2
 80022c8:	e040      	b.n	800234c <HAL_DMA_Start_IT+0xa8>
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2201      	movs	r2, #1
 80022ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d12f      	bne.n	800233e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2202      	movs	r2, #2
 80022e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	68b9      	ldr	r1, [r7, #8]
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f000 f9da 	bl	80026ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022fc:	223f      	movs	r2, #63	; 0x3f
 80022fe:	409a      	lsls	r2, r3
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f042 0216 	orr.w	r2, r2, #22
 8002312:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002318:	2b00      	cmp	r3, #0
 800231a:	d007      	beq.n	800232c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 0208 	orr.w	r2, r2, #8
 800232a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f042 0201 	orr.w	r2, r2, #1
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	e005      	b.n	800234a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002346:	2302      	movs	r3, #2
 8002348:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800234a:	7dfb      	ldrb	r3, [r7, #23]
}
 800234c:	4618      	mov	r0, r3
 800234e:	3718      	adds	r7, #24
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d004      	beq.n	8002372 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2280      	movs	r2, #128	; 0x80
 800236c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e00c      	b.n	800238c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2205      	movs	r2, #5
 8002376:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f022 0201 	bic.w	r2, r2, #1
 8002388:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023a4:	4b92      	ldr	r3, [pc, #584]	; (80025f0 <HAL_DMA_IRQHandler+0x258>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a92      	ldr	r2, [pc, #584]	; (80025f4 <HAL_DMA_IRQHandler+0x25c>)
 80023aa:	fba2 2303 	umull	r2, r3, r2, r3
 80023ae:	0a9b      	lsrs	r3, r3, #10
 80023b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c2:	2208      	movs	r2, #8
 80023c4:	409a      	lsls	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	4013      	ands	r3, r2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d01a      	beq.n	8002404 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d013      	beq.n	8002404 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0204 	bic.w	r2, r2, #4
 80023ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023f0:	2208      	movs	r2, #8
 80023f2:	409a      	lsls	r2, r3
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023fc:	f043 0201 	orr.w	r2, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002408:	2201      	movs	r2, #1
 800240a:	409a      	lsls	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	4013      	ands	r3, r2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d012      	beq.n	800243a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800241e:	2b00      	cmp	r3, #0
 8002420:	d00b      	beq.n	800243a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002426:	2201      	movs	r2, #1
 8002428:	409a      	lsls	r2, r3
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002432:	f043 0202 	orr.w	r2, r3, #2
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800243e:	2204      	movs	r2, #4
 8002440:	409a      	lsls	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	4013      	ands	r3, r2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d012      	beq.n	8002470 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d00b      	beq.n	8002470 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800245c:	2204      	movs	r2, #4
 800245e:	409a      	lsls	r2, r3
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002468:	f043 0204 	orr.w	r2, r3, #4
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002474:	2210      	movs	r2, #16
 8002476:	409a      	lsls	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	4013      	ands	r3, r2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d043      	beq.n	8002508 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	2b00      	cmp	r3, #0
 800248c:	d03c      	beq.n	8002508 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002492:	2210      	movs	r2, #16
 8002494:	409a      	lsls	r2, r3
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d018      	beq.n	80024da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d108      	bne.n	80024c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d024      	beq.n	8002508 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	4798      	blx	r3
 80024c6:	e01f      	b.n	8002508 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d01b      	beq.n	8002508 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	4798      	blx	r3
 80024d8:	e016      	b.n	8002508 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d107      	bne.n	80024f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f022 0208 	bic.w	r2, r2, #8
 80024f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d003      	beq.n	8002508 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800250c:	2220      	movs	r2, #32
 800250e:	409a      	lsls	r2, r3
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4013      	ands	r3, r2
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 808e 	beq.w	8002636 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0310 	and.w	r3, r3, #16
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 8086 	beq.w	8002636 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800252e:	2220      	movs	r2, #32
 8002530:	409a      	lsls	r2, r3
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b05      	cmp	r3, #5
 8002540:	d136      	bne.n	80025b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 0216 	bic.w	r2, r2, #22
 8002550:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	695a      	ldr	r2, [r3, #20]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002560:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	2b00      	cmp	r3, #0
 8002568:	d103      	bne.n	8002572 <HAL_DMA_IRQHandler+0x1da>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800256e:	2b00      	cmp	r3, #0
 8002570:	d007      	beq.n	8002582 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0208 	bic.w	r2, r2, #8
 8002580:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002586:	223f      	movs	r2, #63	; 0x3f
 8002588:	409a      	lsls	r2, r3
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d07d      	beq.n	80026a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	4798      	blx	r3
        }
        return;
 80025ae:	e078      	b.n	80026a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d01c      	beq.n	80025f8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d108      	bne.n	80025de <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d030      	beq.n	8002636 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	4798      	blx	r3
 80025dc:	e02b      	b.n	8002636 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d027      	beq.n	8002636 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4798      	blx	r3
 80025ee:	e022      	b.n	8002636 <HAL_DMA_IRQHandler+0x29e>
 80025f0:	20000000 	.word	0x20000000
 80025f4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002602:	2b00      	cmp	r3, #0
 8002604:	d10f      	bne.n	8002626 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0210 	bic.w	r2, r2, #16
 8002614:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800262a:	2b00      	cmp	r3, #0
 800262c:	d003      	beq.n	8002636 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263a:	2b00      	cmp	r3, #0
 800263c:	d032      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002642:	f003 0301 	and.w	r3, r3, #1
 8002646:	2b00      	cmp	r3, #0
 8002648:	d022      	beq.n	8002690 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2205      	movs	r2, #5
 800264e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 0201 	bic.w	r2, r2, #1
 8002660:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	3301      	adds	r3, #1
 8002666:	60bb      	str	r3, [r7, #8]
 8002668:	697a      	ldr	r2, [r7, #20]
 800266a:	429a      	cmp	r2, r3
 800266c:	d307      	bcc.n	800267e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f2      	bne.n	8002662 <HAL_DMA_IRQHandler+0x2ca>
 800267c:	e000      	b.n	8002680 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800267e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2201      	movs	r2, #1
 800268c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	4798      	blx	r3
 80026a0:	e000      	b.n	80026a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80026a2:	bf00      	nop
    }
  }
}
 80026a4:	3718      	adds	r7, #24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop

080026ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
 80026b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	683a      	ldr	r2, [r7, #0]
 80026d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	2b40      	cmp	r3, #64	; 0x40
 80026d8:	d108      	bne.n	80026ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80026ea:	e007      	b.n	80026fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68ba      	ldr	r2, [r7, #8]
 80026f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	60da      	str	r2, [r3, #12]
}
 80026fc:	bf00      	nop
 80026fe:	3714      	adds	r7, #20
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	3b10      	subs	r3, #16
 8002718:	4a14      	ldr	r2, [pc, #80]	; (800276c <DMA_CalcBaseAndBitshift+0x64>)
 800271a:	fba2 2303 	umull	r2, r3, r2, r3
 800271e:	091b      	lsrs	r3, r3, #4
 8002720:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002722:	4a13      	ldr	r2, [pc, #76]	; (8002770 <DMA_CalcBaseAndBitshift+0x68>)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	4413      	add	r3, r2
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	461a      	mov	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2b03      	cmp	r3, #3
 8002734:	d909      	bls.n	800274a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800273e:	f023 0303 	bic.w	r3, r3, #3
 8002742:	1d1a      	adds	r2, r3, #4
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	659a      	str	r2, [r3, #88]	; 0x58
 8002748:	e007      	b.n	800275a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002752:	f023 0303 	bic.w	r3, r3, #3
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800275e:	4618      	mov	r0, r3
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	aaaaaaab 	.word	0xaaaaaaab
 8002770:	080097f4 	.word	0x080097f4

08002774 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800277c:	2300      	movs	r3, #0
 800277e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002784:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d11f      	bne.n	80027ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	2b03      	cmp	r3, #3
 8002792:	d855      	bhi.n	8002840 <DMA_CheckFifoParam+0xcc>
 8002794:	a201      	add	r2, pc, #4	; (adr r2, 800279c <DMA_CheckFifoParam+0x28>)
 8002796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279a:	bf00      	nop
 800279c:	080027ad 	.word	0x080027ad
 80027a0:	080027bf 	.word	0x080027bf
 80027a4:	080027ad 	.word	0x080027ad
 80027a8:	08002841 	.word	0x08002841
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d045      	beq.n	8002844 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027bc:	e042      	b.n	8002844 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80027c6:	d13f      	bne.n	8002848 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027cc:	e03c      	b.n	8002848 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027d6:	d121      	bne.n	800281c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	2b03      	cmp	r3, #3
 80027dc:	d836      	bhi.n	800284c <DMA_CheckFifoParam+0xd8>
 80027de:	a201      	add	r2, pc, #4	; (adr r2, 80027e4 <DMA_CheckFifoParam+0x70>)
 80027e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e4:	080027f5 	.word	0x080027f5
 80027e8:	080027fb 	.word	0x080027fb
 80027ec:	080027f5 	.word	0x080027f5
 80027f0:	0800280d 	.word	0x0800280d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
      break;
 80027f8:	e02f      	b.n	800285a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d024      	beq.n	8002850 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800280a:	e021      	b.n	8002850 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002810:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002814:	d11e      	bne.n	8002854 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800281a:	e01b      	b.n	8002854 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b02      	cmp	r3, #2
 8002820:	d902      	bls.n	8002828 <DMA_CheckFifoParam+0xb4>
 8002822:	2b03      	cmp	r3, #3
 8002824:	d003      	beq.n	800282e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002826:	e018      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
      break;
 800282c:	e015      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002832:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00e      	beq.n	8002858 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	73fb      	strb	r3, [r7, #15]
      break;
 800283e:	e00b      	b.n	8002858 <DMA_CheckFifoParam+0xe4>
      break;
 8002840:	bf00      	nop
 8002842:	e00a      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      break;
 8002844:	bf00      	nop
 8002846:	e008      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      break;
 8002848:	bf00      	nop
 800284a:	e006      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      break;
 800284c:	bf00      	nop
 800284e:	e004      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      break;
 8002850:	bf00      	nop
 8002852:	e002      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      break;   
 8002854:	bf00      	nop
 8002856:	e000      	b.n	800285a <DMA_CheckFifoParam+0xe6>
      break;
 8002858:	bf00      	nop
    }
  } 
  
  return status; 
 800285a:	7bfb      	ldrb	r3, [r7, #15]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002868:	b480      	push	{r7}
 800286a:	b089      	sub	sp, #36	; 0x24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002872:	2300      	movs	r3, #0
 8002874:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002876:	2300      	movs	r3, #0
 8002878:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800287a:	2300      	movs	r3, #0
 800287c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800287e:	2300      	movs	r3, #0
 8002880:	61fb      	str	r3, [r7, #28]
 8002882:	e159      	b.n	8002b38 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002884:	2201      	movs	r2, #1
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	4013      	ands	r3, r2
 8002896:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	429a      	cmp	r2, r3
 800289e:	f040 8148 	bne.w	8002b32 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d00b      	beq.n	80028c2 <HAL_GPIO_Init+0x5a>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d007      	beq.n	80028c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028b6:	2b11      	cmp	r3, #17
 80028b8:	d003      	beq.n	80028c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b12      	cmp	r3, #18
 80028c0:	d130      	bne.n	8002924 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	2203      	movs	r2, #3
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028f8:	2201      	movs	r2, #1
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4013      	ands	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	091b      	lsrs	r3, r3, #4
 800290e:	f003 0201 	and.w	r2, r3, #1
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69ba      	ldr	r2, [r7, #24]
 8002922:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800292a:	69fb      	ldr	r3, [r7, #28]
 800292c:	005b      	lsls	r3, r3, #1
 800292e:	2203      	movs	r2, #3
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	43db      	mvns	r3, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4013      	ands	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4313      	orrs	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	2b02      	cmp	r3, #2
 800295a:	d003      	beq.n	8002964 <HAL_GPIO_Init+0xfc>
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b12      	cmp	r3, #18
 8002962:	d123      	bne.n	80029ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	08da      	lsrs	r2, r3, #3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3208      	adds	r2, #8
 800296c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	220f      	movs	r2, #15
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	691a      	ldr	r2, [r3, #16]
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	08da      	lsrs	r2, r3, #3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	3208      	adds	r2, #8
 80029a6:	69b9      	ldr	r1, [r7, #24]
 80029a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	2203      	movs	r2, #3
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 0203 	and.w	r2, r3, #3
 80029cc:	69fb      	ldr	r3, [r7, #28]
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	fa02 f303 	lsl.w	r3, r2, r3
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 80a2 	beq.w	8002b32 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	4b56      	ldr	r3, [pc, #344]	; (8002b4c <HAL_GPIO_Init+0x2e4>)
 80029f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f6:	4a55      	ldr	r2, [pc, #340]	; (8002b4c <HAL_GPIO_Init+0x2e4>)
 80029f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029fc:	6453      	str	r3, [r2, #68]	; 0x44
 80029fe:	4b53      	ldr	r3, [pc, #332]	; (8002b4c <HAL_GPIO_Init+0x2e4>)
 8002a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a0a:	4a51      	ldr	r2, [pc, #324]	; (8002b50 <HAL_GPIO_Init+0x2e8>)
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	089b      	lsrs	r3, r3, #2
 8002a10:	3302      	adds	r3, #2
 8002a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	f003 0303 	and.w	r3, r3, #3
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	220f      	movs	r2, #15
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43db      	mvns	r3, r3
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a48      	ldr	r2, [pc, #288]	; (8002b54 <HAL_GPIO_Init+0x2ec>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d019      	beq.n	8002a6a <HAL_GPIO_Init+0x202>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a47      	ldr	r2, [pc, #284]	; (8002b58 <HAL_GPIO_Init+0x2f0>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d013      	beq.n	8002a66 <HAL_GPIO_Init+0x1fe>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a46      	ldr	r2, [pc, #280]	; (8002b5c <HAL_GPIO_Init+0x2f4>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d00d      	beq.n	8002a62 <HAL_GPIO_Init+0x1fa>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a45      	ldr	r2, [pc, #276]	; (8002b60 <HAL_GPIO_Init+0x2f8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d007      	beq.n	8002a5e <HAL_GPIO_Init+0x1f6>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a44      	ldr	r2, [pc, #272]	; (8002b64 <HAL_GPIO_Init+0x2fc>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d101      	bne.n	8002a5a <HAL_GPIO_Init+0x1f2>
 8002a56:	2304      	movs	r3, #4
 8002a58:	e008      	b.n	8002a6c <HAL_GPIO_Init+0x204>
 8002a5a:	2307      	movs	r3, #7
 8002a5c:	e006      	b.n	8002a6c <HAL_GPIO_Init+0x204>
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e004      	b.n	8002a6c <HAL_GPIO_Init+0x204>
 8002a62:	2302      	movs	r3, #2
 8002a64:	e002      	b.n	8002a6c <HAL_GPIO_Init+0x204>
 8002a66:	2301      	movs	r3, #1
 8002a68:	e000      	b.n	8002a6c <HAL_GPIO_Init+0x204>
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	69fa      	ldr	r2, [r7, #28]
 8002a6e:	f002 0203 	and.w	r2, r2, #3
 8002a72:	0092      	lsls	r2, r2, #2
 8002a74:	4093      	lsls	r3, r2
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a7c:	4934      	ldr	r1, [pc, #208]	; (8002b50 <HAL_GPIO_Init+0x2e8>)
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	3302      	adds	r3, #2
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a8a:	4b37      	ldr	r3, [pc, #220]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	4013      	ands	r3, r2
 8002a98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002aae:	4a2e      	ldr	r2, [pc, #184]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ab4:	4b2c      	ldr	r3, [pc, #176]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	43db      	mvns	r3, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ad8:	4a23      	ldr	r2, [pc, #140]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ade:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4013      	ands	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b02:	4a19      	ldr	r2, [pc, #100]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b08:	4b17      	ldr	r3, [pc, #92]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b24:	69ba      	ldr	r2, [r7, #24]
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b2c:	4a0e      	ldr	r2, [pc, #56]	; (8002b68 <HAL_GPIO_Init+0x300>)
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	3301      	adds	r3, #1
 8002b36:	61fb      	str	r3, [r7, #28]
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	2b0f      	cmp	r3, #15
 8002b3c:	f67f aea2 	bls.w	8002884 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b40:	bf00      	nop
 8002b42:	3724      	adds	r7, #36	; 0x24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40013800 	.word	0x40013800
 8002b54:	40020000 	.word	0x40020000
 8002b58:	40020400 	.word	0x40020400
 8002b5c:	40020800 	.word	0x40020800
 8002b60:	40020c00 	.word	0x40020c00
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40013c00 	.word	0x40013c00

08002b6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	460b      	mov	r3, r1
 8002b76:	807b      	strh	r3, [r7, #2]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b7c:	787b      	ldrb	r3, [r7, #1]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b82:	887a      	ldrh	r2, [r7, #2]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b88:	e003      	b.n	8002b92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b8a:	887b      	ldrh	r3, [r7, #2]
 8002b8c:	041a      	lsls	r2, r3, #16
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	619a      	str	r2, [r3, #24]
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695a      	ldr	r2, [r3, #20]
 8002bae:	887b      	ldrh	r3, [r7, #2]
 8002bb0:	401a      	ands	r2, r3
 8002bb2:	887b      	ldrh	r3, [r7, #2]
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d104      	bne.n	8002bc2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002bb8:	887b      	ldrh	r3, [r7, #2]
 8002bba:	041a      	lsls	r2, r3, #16
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002bc0:	e002      	b.n	8002bc8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002bc2:	887a      	ldrh	r2, [r7, #2]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	619a      	str	r2, [r3, #24]
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002bde:	4b08      	ldr	r3, [pc, #32]	; (8002c00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002be0:	695a      	ldr	r2, [r3, #20]
 8002be2:	88fb      	ldrh	r3, [r7, #6]
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d006      	beq.n	8002bf8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bea:	4a05      	ldr	r2, [pc, #20]	; (8002c00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bec:	88fb      	ldrh	r3, [r7, #6]
 8002bee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bf0:	88fb      	ldrh	r3, [r7, #6]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 f806 	bl	8002c04 <HAL_GPIO_EXTI_Callback>
  }
}
 8002bf8:	bf00      	nop
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40013c00 	.word	0x40013c00

08002c04 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
	...

08002c1c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e25b      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d075      	beq.n	8002d26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c3a:	4ba3      	ldr	r3, [pc, #652]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d00c      	beq.n	8002c60 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c46:	4ba0      	ldr	r3, [pc, #640]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d112      	bne.n	8002c78 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c52:	4b9d      	ldr	r3, [pc, #628]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c5e:	d10b      	bne.n	8002c78 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c60:	4b99      	ldr	r3, [pc, #612]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d05b      	beq.n	8002d24 <HAL_RCC_OscConfig+0x108>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d157      	bne.n	8002d24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e236      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c80:	d106      	bne.n	8002c90 <HAL_RCC_OscConfig+0x74>
 8002c82:	4b91      	ldr	r3, [pc, #580]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a90      	ldr	r2, [pc, #576]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c8c:	6013      	str	r3, [r2, #0]
 8002c8e:	e01d      	b.n	8002ccc <HAL_RCC_OscConfig+0xb0>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c98:	d10c      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x98>
 8002c9a:	4b8b      	ldr	r3, [pc, #556]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a8a      	ldr	r2, [pc, #552]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002ca0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	4b88      	ldr	r3, [pc, #544]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a87      	ldr	r2, [pc, #540]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	e00b      	b.n	8002ccc <HAL_RCC_OscConfig+0xb0>
 8002cb4:	4b84      	ldr	r3, [pc, #528]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a83      	ldr	r2, [pc, #524]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cbe:	6013      	str	r3, [r2, #0]
 8002cc0:	4b81      	ldr	r3, [pc, #516]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a80      	ldr	r2, [pc, #512]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cc6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d013      	beq.n	8002cfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd4:	f7ff f8f8 	bl	8001ec8 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cdc:	f7ff f8f4 	bl	8001ec8 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b64      	cmp	r3, #100	; 0x64
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e1fb      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cee:	4b76      	ldr	r3, [pc, #472]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d0f0      	beq.n	8002cdc <HAL_RCC_OscConfig+0xc0>
 8002cfa:	e014      	b.n	8002d26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cfc:	f7ff f8e4 	bl	8001ec8 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d04:	f7ff f8e0 	bl	8001ec8 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b64      	cmp	r3, #100	; 0x64
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e1e7      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d16:	4b6c      	ldr	r3, [pc, #432]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f0      	bne.n	8002d04 <HAL_RCC_OscConfig+0xe8>
 8002d22:	e000      	b.n	8002d26 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d063      	beq.n	8002dfa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d32:	4b65      	ldr	r3, [pc, #404]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00b      	beq.n	8002d56 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d3e:	4b62      	ldr	r3, [pc, #392]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d46:	2b08      	cmp	r3, #8
 8002d48:	d11c      	bne.n	8002d84 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d4a:	4b5f      	ldr	r3, [pc, #380]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d116      	bne.n	8002d84 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d56:	4b5c      	ldr	r3, [pc, #368]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <HAL_RCC_OscConfig+0x152>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d001      	beq.n	8002d6e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e1bb      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6e:	4b56      	ldr	r3, [pc, #344]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	4952      	ldr	r1, [pc, #328]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d82:	e03a      	b.n	8002dfa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d020      	beq.n	8002dce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d8c:	4b4f      	ldr	r3, [pc, #316]	; (8002ecc <HAL_RCC_OscConfig+0x2b0>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d92:	f7ff f899 	bl	8001ec8 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d9a:	f7ff f895 	bl	8001ec8 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e19c      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dac:	4b46      	ldr	r3, [pc, #280]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002db8:	4b43      	ldr	r3, [pc, #268]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	00db      	lsls	r3, r3, #3
 8002dc6:	4940      	ldr	r1, [pc, #256]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	600b      	str	r3, [r1, #0]
 8002dcc:	e015      	b.n	8002dfa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dce:	4b3f      	ldr	r3, [pc, #252]	; (8002ecc <HAL_RCC_OscConfig+0x2b0>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd4:	f7ff f878 	bl	8001ec8 <HAL_GetTick>
 8002dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dda:	e008      	b.n	8002dee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ddc:	f7ff f874 	bl	8001ec8 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d901      	bls.n	8002dee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e17b      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dee:	4b36      	ldr	r3, [pc, #216]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d1f0      	bne.n	8002ddc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d030      	beq.n	8002e68 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d016      	beq.n	8002e3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e0e:	4b30      	ldr	r3, [pc, #192]	; (8002ed0 <HAL_RCC_OscConfig+0x2b4>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e14:	f7ff f858 	bl	8001ec8 <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e1c:	f7ff f854 	bl	8001ec8 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e15b      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e2e:	4b26      	ldr	r3, [pc, #152]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x200>
 8002e3a:	e015      	b.n	8002e68 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e3c:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <HAL_RCC_OscConfig+0x2b4>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e42:	f7ff f841 	bl	8001ec8 <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e48:	e008      	b.n	8002e5c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e4a:	f7ff f83d 	bl	8001ec8 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d901      	bls.n	8002e5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e144      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e5c:	4b1a      	ldr	r3, [pc, #104]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d1f0      	bne.n	8002e4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 80a0 	beq.w	8002fb6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e76:	2300      	movs	r3, #0
 8002e78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e7a:	4b13      	ldr	r3, [pc, #76]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10f      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e86:	2300      	movs	r3, #0
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	4a0e      	ldr	r2, [pc, #56]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e94:	6413      	str	r3, [r2, #64]	; 0x40
 8002e96:	4b0c      	ldr	r3, [pc, #48]	; (8002ec8 <HAL_RCC_OscConfig+0x2ac>)
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e9e:	60bb      	str	r3, [r7, #8]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea6:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <HAL_RCC_OscConfig+0x2b8>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d121      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <HAL_RCC_OscConfig+0x2b8>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a07      	ldr	r2, [pc, #28]	; (8002ed4 <HAL_RCC_OscConfig+0x2b8>)
 8002eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ebe:	f7ff f803 	bl	8001ec8 <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec4:	e011      	b.n	8002eea <HAL_RCC_OscConfig+0x2ce>
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	42470000 	.word	0x42470000
 8002ed0:	42470e80 	.word	0x42470e80
 8002ed4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed8:	f7fe fff6 	bl	8001ec8 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e0fd      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eea:	4b81      	ldr	r3, [pc, #516]	; (80030f0 <HAL_RCC_OscConfig+0x4d4>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0f0      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d106      	bne.n	8002f0c <HAL_RCC_OscConfig+0x2f0>
 8002efe:	4b7d      	ldr	r3, [pc, #500]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f02:	4a7c      	ldr	r2, [pc, #496]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f04:	f043 0301 	orr.w	r3, r3, #1
 8002f08:	6713      	str	r3, [r2, #112]	; 0x70
 8002f0a:	e01c      	b.n	8002f46 <HAL_RCC_OscConfig+0x32a>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	2b05      	cmp	r3, #5
 8002f12:	d10c      	bne.n	8002f2e <HAL_RCC_OscConfig+0x312>
 8002f14:	4b77      	ldr	r3, [pc, #476]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f18:	4a76      	ldr	r2, [pc, #472]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f1a:	f043 0304 	orr.w	r3, r3, #4
 8002f1e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f20:	4b74      	ldr	r3, [pc, #464]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f24:	4a73      	ldr	r2, [pc, #460]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f26:	f043 0301 	orr.w	r3, r3, #1
 8002f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f2c:	e00b      	b.n	8002f46 <HAL_RCC_OscConfig+0x32a>
 8002f2e:	4b71      	ldr	r3, [pc, #452]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f32:	4a70      	ldr	r2, [pc, #448]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f34:	f023 0301 	bic.w	r3, r3, #1
 8002f38:	6713      	str	r3, [r2, #112]	; 0x70
 8002f3a:	4b6e      	ldr	r3, [pc, #440]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3e:	4a6d      	ldr	r2, [pc, #436]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f40:	f023 0304 	bic.w	r3, r3, #4
 8002f44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d015      	beq.n	8002f7a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f4e:	f7fe ffbb 	bl	8001ec8 <HAL_GetTick>
 8002f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f54:	e00a      	b.n	8002f6c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f56:	f7fe ffb7 	bl	8001ec8 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e0bc      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6c:	4b61      	ldr	r3, [pc, #388]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d0ee      	beq.n	8002f56 <HAL_RCC_OscConfig+0x33a>
 8002f78:	e014      	b.n	8002fa4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f7a:	f7fe ffa5 	bl	8001ec8 <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f80:	e00a      	b.n	8002f98 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f82:	f7fe ffa1 	bl	8001ec8 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e0a6      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f98:	4b56      	ldr	r3, [pc, #344]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1ee      	bne.n	8002f82 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d105      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002faa:	4b52      	ldr	r3, [pc, #328]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	4a51      	ldr	r2, [pc, #324]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002fb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fb4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f000 8092 	beq.w	80030e4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fc0:	4b4c      	ldr	r3, [pc, #304]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f003 030c 	and.w	r3, r3, #12
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d05c      	beq.n	8003086 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d141      	bne.n	8003058 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fd4:	4b48      	ldr	r3, [pc, #288]	; (80030f8 <HAL_RCC_OscConfig+0x4dc>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fda:	f7fe ff75 	bl	8001ec8 <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fe2:	f7fe ff71 	bl	8001ec8 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e078      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff4:	4b3f      	ldr	r3, [pc, #252]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1f0      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	69da      	ldr	r2, [r3, #28]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	431a      	orrs	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	019b      	lsls	r3, r3, #6
 8003010:	431a      	orrs	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003016:	085b      	lsrs	r3, r3, #1
 8003018:	3b01      	subs	r3, #1
 800301a:	041b      	lsls	r3, r3, #16
 800301c:	431a      	orrs	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	061b      	lsls	r3, r3, #24
 8003024:	4933      	ldr	r1, [pc, #204]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8003026:	4313      	orrs	r3, r2
 8003028:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800302a:	4b33      	ldr	r3, [pc, #204]	; (80030f8 <HAL_RCC_OscConfig+0x4dc>)
 800302c:	2201      	movs	r2, #1
 800302e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003030:	f7fe ff4a 	bl	8001ec8 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003038:	f7fe ff46 	bl	8001ec8 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e04d      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304a:	4b2a      	ldr	r3, [pc, #168]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d0f0      	beq.n	8003038 <HAL_RCC_OscConfig+0x41c>
 8003056:	e045      	b.n	80030e4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003058:	4b27      	ldr	r3, [pc, #156]	; (80030f8 <HAL_RCC_OscConfig+0x4dc>)
 800305a:	2200      	movs	r2, #0
 800305c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305e:	f7fe ff33 	bl	8001ec8 <HAL_GetTick>
 8003062:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003064:	e008      	b.n	8003078 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003066:	f7fe ff2f 	bl	8001ec8 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e036      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003078:	4b1e      	ldr	r3, [pc, #120]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d1f0      	bne.n	8003066 <HAL_RCC_OscConfig+0x44a>
 8003084:	e02e      	b.n	80030e4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d101      	bne.n	8003092 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e029      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003092:	4b18      	ldr	r3, [pc, #96]	; (80030f4 <HAL_RCC_OscConfig+0x4d8>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d11c      	bne.n	80030e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d115      	bne.n	80030e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80030b4:	68fa      	ldr	r2, [r7, #12]
 80030b6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030ba:	4013      	ands	r3, r2
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d10d      	bne.n	80030e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d106      	bne.n	80030e0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e000      	b.n	80030e6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40007000 	.word	0x40007000
 80030f4:	40023800 	.word	0x40023800
 80030f8:	42470060 	.word	0x42470060

080030fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e0cc      	b.n	80032aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003110:	4b68      	ldr	r3, [pc, #416]	; (80032b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 030f 	and.w	r3, r3, #15
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	429a      	cmp	r2, r3
 800311c:	d90c      	bls.n	8003138 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800311e:	4b65      	ldr	r3, [pc, #404]	; (80032b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003126:	4b63      	ldr	r3, [pc, #396]	; (80032b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	429a      	cmp	r2, r3
 8003132:	d001      	beq.n	8003138 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e0b8      	b.n	80032aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d020      	beq.n	8003186 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	d005      	beq.n	800315c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003150:	4b59      	ldr	r3, [pc, #356]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	4a58      	ldr	r2, [pc, #352]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003156:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800315a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0308 	and.w	r3, r3, #8
 8003164:	2b00      	cmp	r3, #0
 8003166:	d005      	beq.n	8003174 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003168:	4b53      	ldr	r3, [pc, #332]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	4a52      	ldr	r2, [pc, #328]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 800316e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003172:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003174:	4b50      	ldr	r3, [pc, #320]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	494d      	ldr	r1, [pc, #308]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003182:	4313      	orrs	r3, r2
 8003184:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0301 	and.w	r3, r3, #1
 800318e:	2b00      	cmp	r3, #0
 8003190:	d044      	beq.n	800321c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	2b01      	cmp	r3, #1
 8003198:	d107      	bne.n	80031aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800319a:	4b47      	ldr	r3, [pc, #284]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d119      	bne.n	80031da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e07f      	b.n	80032aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d003      	beq.n	80031ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	d107      	bne.n	80031ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ba:	4b3f      	ldr	r3, [pc, #252]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d109      	bne.n	80031da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e06f      	b.n	80032aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ca:	4b3b      	ldr	r3, [pc, #236]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e067      	b.n	80032aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031da:	4b37      	ldr	r3, [pc, #220]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f023 0203 	bic.w	r2, r3, #3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	4934      	ldr	r1, [pc, #208]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031ec:	f7fe fe6c 	bl	8001ec8 <HAL_GetTick>
 80031f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f2:	e00a      	b.n	800320a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031f4:	f7fe fe68 	bl	8001ec8 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003202:	4293      	cmp	r3, r2
 8003204:	d901      	bls.n	800320a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e04f      	b.n	80032aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800320a:	4b2b      	ldr	r3, [pc, #172]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 020c 	and.w	r2, r3, #12
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	429a      	cmp	r2, r3
 800321a:	d1eb      	bne.n	80031f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800321c:	4b25      	ldr	r3, [pc, #148]	; (80032b4 <HAL_RCC_ClockConfig+0x1b8>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 030f 	and.w	r3, r3, #15
 8003224:	683a      	ldr	r2, [r7, #0]
 8003226:	429a      	cmp	r2, r3
 8003228:	d20c      	bcs.n	8003244 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322a:	4b22      	ldr	r3, [pc, #136]	; (80032b4 <HAL_RCC_ClockConfig+0x1b8>)
 800322c:	683a      	ldr	r2, [r7, #0]
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003232:	4b20      	ldr	r3, [pc, #128]	; (80032b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	429a      	cmp	r2, r3
 800323e:	d001      	beq.n	8003244 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e032      	b.n	80032aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0304 	and.w	r3, r3, #4
 800324c:	2b00      	cmp	r3, #0
 800324e:	d008      	beq.n	8003262 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003250:	4b19      	ldr	r3, [pc, #100]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	4916      	ldr	r1, [pc, #88]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 800325e:	4313      	orrs	r3, r2
 8003260:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0308 	and.w	r3, r3, #8
 800326a:	2b00      	cmp	r3, #0
 800326c:	d009      	beq.n	8003282 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800326e:	4b12      	ldr	r3, [pc, #72]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	490e      	ldr	r1, [pc, #56]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 800327e:	4313      	orrs	r3, r2
 8003280:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003282:	f000 f821 	bl	80032c8 <HAL_RCC_GetSysClockFreq>
 8003286:	4601      	mov	r1, r0
 8003288:	4b0b      	ldr	r3, [pc, #44]	; (80032b8 <HAL_RCC_ClockConfig+0x1bc>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	091b      	lsrs	r3, r3, #4
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	4a0a      	ldr	r2, [pc, #40]	; (80032bc <HAL_RCC_ClockConfig+0x1c0>)
 8003294:	5cd3      	ldrb	r3, [r2, r3]
 8003296:	fa21 f303 	lsr.w	r3, r1, r3
 800329a:	4a09      	ldr	r2, [pc, #36]	; (80032c0 <HAL_RCC_ClockConfig+0x1c4>)
 800329c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800329e:	4b09      	ldr	r3, [pc, #36]	; (80032c4 <HAL_RCC_ClockConfig+0x1c8>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fe fdcc 	bl	8001e40 <HAL_InitTick>

  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40023c00 	.word	0x40023c00
 80032b8:	40023800 	.word	0x40023800
 80032bc:	080097dc 	.word	0x080097dc
 80032c0:	20000000 	.word	0x20000000
 80032c4:	20000004 	.word	0x20000004

080032c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	607b      	str	r3, [r7, #4]
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	2300      	movs	r3, #0
 80032d8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80032da:	2300      	movs	r3, #0
 80032dc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032de:	4b63      	ldr	r3, [pc, #396]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 030c 	and.w	r3, r3, #12
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d007      	beq.n	80032fa <HAL_RCC_GetSysClockFreq+0x32>
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d008      	beq.n	8003300 <HAL_RCC_GetSysClockFreq+0x38>
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f040 80b4 	bne.w	800345c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032f4:	4b5e      	ldr	r3, [pc, #376]	; (8003470 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80032f6:	60bb      	str	r3, [r7, #8]
       break;
 80032f8:	e0b3      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032fa:	4b5e      	ldr	r3, [pc, #376]	; (8003474 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80032fc:	60bb      	str	r3, [r7, #8]
      break;
 80032fe:	e0b0      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003300:	4b5a      	ldr	r3, [pc, #360]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003308:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800330a:	4b58      	ldr	r3, [pc, #352]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d04a      	beq.n	80033ac <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003316:	4b55      	ldr	r3, [pc, #340]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	099b      	lsrs	r3, r3, #6
 800331c:	f04f 0400 	mov.w	r4, #0
 8003320:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	ea03 0501 	and.w	r5, r3, r1
 800332c:	ea04 0602 	and.w	r6, r4, r2
 8003330:	4629      	mov	r1, r5
 8003332:	4632      	mov	r2, r6
 8003334:	f04f 0300 	mov.w	r3, #0
 8003338:	f04f 0400 	mov.w	r4, #0
 800333c:	0154      	lsls	r4, r2, #5
 800333e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003342:	014b      	lsls	r3, r1, #5
 8003344:	4619      	mov	r1, r3
 8003346:	4622      	mov	r2, r4
 8003348:	1b49      	subs	r1, r1, r5
 800334a:	eb62 0206 	sbc.w	r2, r2, r6
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	f04f 0400 	mov.w	r4, #0
 8003356:	0194      	lsls	r4, r2, #6
 8003358:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800335c:	018b      	lsls	r3, r1, #6
 800335e:	1a5b      	subs	r3, r3, r1
 8003360:	eb64 0402 	sbc.w	r4, r4, r2
 8003364:	f04f 0100 	mov.w	r1, #0
 8003368:	f04f 0200 	mov.w	r2, #0
 800336c:	00e2      	lsls	r2, r4, #3
 800336e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003372:	00d9      	lsls	r1, r3, #3
 8003374:	460b      	mov	r3, r1
 8003376:	4614      	mov	r4, r2
 8003378:	195b      	adds	r3, r3, r5
 800337a:	eb44 0406 	adc.w	r4, r4, r6
 800337e:	f04f 0100 	mov.w	r1, #0
 8003382:	f04f 0200 	mov.w	r2, #0
 8003386:	0262      	lsls	r2, r4, #9
 8003388:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800338c:	0259      	lsls	r1, r3, #9
 800338e:	460b      	mov	r3, r1
 8003390:	4614      	mov	r4, r2
 8003392:	4618      	mov	r0, r3
 8003394:	4621      	mov	r1, r4
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f04f 0400 	mov.w	r4, #0
 800339c:	461a      	mov	r2, r3
 800339e:	4623      	mov	r3, r4
 80033a0:	f7fd fc7a 	bl	8000c98 <__aeabi_uldivmod>
 80033a4:	4603      	mov	r3, r0
 80033a6:	460c      	mov	r4, r1
 80033a8:	60fb      	str	r3, [r7, #12]
 80033aa:	e049      	b.n	8003440 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ac:	4b2f      	ldr	r3, [pc, #188]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	099b      	lsrs	r3, r3, #6
 80033b2:	f04f 0400 	mov.w	r4, #0
 80033b6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	ea03 0501 	and.w	r5, r3, r1
 80033c2:	ea04 0602 	and.w	r6, r4, r2
 80033c6:	4629      	mov	r1, r5
 80033c8:	4632      	mov	r2, r6
 80033ca:	f04f 0300 	mov.w	r3, #0
 80033ce:	f04f 0400 	mov.w	r4, #0
 80033d2:	0154      	lsls	r4, r2, #5
 80033d4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80033d8:	014b      	lsls	r3, r1, #5
 80033da:	4619      	mov	r1, r3
 80033dc:	4622      	mov	r2, r4
 80033de:	1b49      	subs	r1, r1, r5
 80033e0:	eb62 0206 	sbc.w	r2, r2, r6
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	f04f 0400 	mov.w	r4, #0
 80033ec:	0194      	lsls	r4, r2, #6
 80033ee:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80033f2:	018b      	lsls	r3, r1, #6
 80033f4:	1a5b      	subs	r3, r3, r1
 80033f6:	eb64 0402 	sbc.w	r4, r4, r2
 80033fa:	f04f 0100 	mov.w	r1, #0
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	00e2      	lsls	r2, r4, #3
 8003404:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003408:	00d9      	lsls	r1, r3, #3
 800340a:	460b      	mov	r3, r1
 800340c:	4614      	mov	r4, r2
 800340e:	195b      	adds	r3, r3, r5
 8003410:	eb44 0406 	adc.w	r4, r4, r6
 8003414:	f04f 0100 	mov.w	r1, #0
 8003418:	f04f 0200 	mov.w	r2, #0
 800341c:	02a2      	lsls	r2, r4, #10
 800341e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003422:	0299      	lsls	r1, r3, #10
 8003424:	460b      	mov	r3, r1
 8003426:	4614      	mov	r4, r2
 8003428:	4618      	mov	r0, r3
 800342a:	4621      	mov	r1, r4
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f04f 0400 	mov.w	r4, #0
 8003432:	461a      	mov	r2, r3
 8003434:	4623      	mov	r3, r4
 8003436:	f7fd fc2f 	bl	8000c98 <__aeabi_uldivmod>
 800343a:	4603      	mov	r3, r0
 800343c:	460c      	mov	r4, r1
 800343e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003440:	4b0a      	ldr	r3, [pc, #40]	; (800346c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	0c1b      	lsrs	r3, r3, #16
 8003446:	f003 0303 	and.w	r3, r3, #3
 800344a:	3301      	adds	r3, #1
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	fbb2 f3f3 	udiv	r3, r2, r3
 8003458:	60bb      	str	r3, [r7, #8]
      break;
 800345a:	e002      	b.n	8003462 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800345c:	4b04      	ldr	r3, [pc, #16]	; (8003470 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800345e:	60bb      	str	r3, [r7, #8]
      break;
 8003460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003462:	68bb      	ldr	r3, [r7, #8]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800346c:	40023800 	.word	0x40023800
 8003470:	00f42400 	.word	0x00f42400
 8003474:	007a1200 	.word	0x007a1200

08003478 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800347c:	4b03      	ldr	r3, [pc, #12]	; (800348c <HAL_RCC_GetHCLKFreq+0x14>)
 800347e:	681b      	ldr	r3, [r3, #0]
}
 8003480:	4618      	mov	r0, r3
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	20000000 	.word	0x20000000

08003490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003494:	f7ff fff0 	bl	8003478 <HAL_RCC_GetHCLKFreq>
 8003498:	4601      	mov	r1, r0
 800349a:	4b05      	ldr	r3, [pc, #20]	; (80034b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	0a9b      	lsrs	r3, r3, #10
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	4a03      	ldr	r2, [pc, #12]	; (80034b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034a6:	5cd3      	ldrb	r3, [r2, r3]
 80034a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	40023800 	.word	0x40023800
 80034b4:	080097ec 	.word	0x080097ec

080034b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034bc:	f7ff ffdc 	bl	8003478 <HAL_RCC_GetHCLKFreq>
 80034c0:	4601      	mov	r1, r0
 80034c2:	4b05      	ldr	r3, [pc, #20]	; (80034d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	0b5b      	lsrs	r3, r3, #13
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	4a03      	ldr	r2, [pc, #12]	; (80034dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80034ce:	5cd3      	ldrb	r3, [r2, r3]
 80034d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	40023800 	.word	0x40023800
 80034dc:	080097ec 	.word	0x080097ec

080034e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e01d      	b.n	800352e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fe fa1a 	bl	8001940 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2202      	movs	r2, #2
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3304      	adds	r3, #4
 800351c:	4619      	mov	r1, r3
 800351e:	4610      	mov	r0, r2
 8003520:	f000 fc2c 	bl	8003d7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2201      	movs	r2, #1
 8003528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003536:	b480      	push	{r7}
 8003538:	b085      	sub	sp, #20
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	68da      	ldr	r2, [r3, #12]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0201 	orr.w	r2, r2, #1
 800354c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2b06      	cmp	r3, #6
 800355e:	d007      	beq.n	8003570 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0201 	orr.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e01d      	b.n	80035cc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b00      	cmp	r3, #0
 800359a:	d106      	bne.n	80035aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7fe fa77 	bl	8001a98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2202      	movs	r2, #2
 80035ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	3304      	adds	r3, #4
 80035ba:	4619      	mov	r1, r3
 80035bc:	4610      	mov	r0, r2
 80035be:	f000 fbdd 	bl	8003d7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2201      	movs	r2, #1
 80035e4:	6839      	ldr	r1, [r7, #0]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fe6e 	bl	80042c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a10      	ldr	r2, [pc, #64]	; (8003634 <HAL_TIM_PWM_Start+0x60>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d107      	bne.n	8003606 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003604:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2b06      	cmp	r3, #6
 8003616:	d007      	beq.n	8003628 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f042 0201 	orr.w	r2, r2, #1
 8003626:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	40010000 	.word	0x40010000

08003638 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e083      	b.n	8003754 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	d106      	bne.n	8003666 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7fe f995 	bl	8001990 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2202      	movs	r2, #2
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800367c:	f023 0307 	bic.w	r3, r3, #7
 8003680:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	3304      	adds	r3, #4
 800368a:	4619      	mov	r1, r3
 800368c:	4610      	mov	r0, r2
 800368e:	f000 fb75 	bl	8003d7c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036ba:	f023 0303 	bic.w	r3, r3, #3
 80036be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	021b      	lsls	r3, r3, #8
 80036ca:	4313      	orrs	r3, r2
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80036d8:	f023 030c 	bic.w	r3, r3, #12
 80036dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	021b      	lsls	r3, r3, #8
 80036f4:	4313      	orrs	r3, r2
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	011a      	lsls	r2, r3, #4
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	031b      	lsls	r3, r3, #12
 8003708:	4313      	orrs	r3, r2
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4313      	orrs	r3, r2
 800370e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003716:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800371e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	695b      	ldr	r3, [r3, #20]
 8003728:	011b      	lsls	r3, r3, #4
 800372a:	4313      	orrs	r3, r2
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	4313      	orrs	r3, r2
 8003730:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	697a      	ldr	r2, [r7, #20]
 8003738:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3718      	adds	r7, #24
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <HAL_TIM_Encoder_Start_IT+0x16>
 800376c:	2b04      	cmp	r3, #4
 800376e:	d010      	beq.n	8003792 <HAL_TIM_Encoder_Start_IT+0x36>
 8003770:	e01f      	b.n	80037b2 <HAL_TIM_Encoder_Start_IT+0x56>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	2201      	movs	r2, #1
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f000 fda4 	bl	80042c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0202 	orr.w	r2, r2, #2
 800378e:	60da      	str	r2, [r3, #12]
      break;
 8003790:	e02e      	b.n	80037f0 <HAL_TIM_Encoder_Start_IT+0x94>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	2201      	movs	r2, #1
 8003798:	2104      	movs	r1, #4
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fd94 	bl	80042c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	68da      	ldr	r2, [r3, #12]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0204 	orr.w	r2, r2, #4
 80037ae:	60da      	str	r2, [r3, #12]
      break;
 80037b0:	e01e      	b.n	80037f0 <HAL_TIM_Encoder_Start_IT+0x94>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2201      	movs	r2, #1
 80037b8:	2100      	movs	r1, #0
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 fd84 	bl	80042c8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2201      	movs	r2, #1
 80037c6:	2104      	movs	r1, #4
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 fd7d 	bl	80042c8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68da      	ldr	r2, [r3, #12]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f042 0202 	orr.w	r2, r2, #2
 80037dc:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68da      	ldr	r2, [r3, #12]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0204 	orr.w	r2, r2, #4
 80037ec:	60da      	str	r2, [r3, #12]
      break;
 80037ee:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b02      	cmp	r3, #2
 800381e:	d122      	bne.n	8003866 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b02      	cmp	r3, #2
 800382c:	d11b      	bne.n	8003866 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f06f 0202 	mvn.w	r2, #2
 8003836:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	f003 0303 	and.w	r3, r3, #3
 8003848:	2b00      	cmp	r3, #0
 800384a:	d003      	beq.n	8003854 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 fa76 	bl	8003d3e <HAL_TIM_IC_CaptureCallback>
 8003852:	e005      	b.n	8003860 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 fa68 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 fa79 	bl	8003d52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	f003 0304 	and.w	r3, r3, #4
 8003870:	2b04      	cmp	r3, #4
 8003872:	d122      	bne.n	80038ba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f003 0304 	and.w	r3, r3, #4
 800387e:	2b04      	cmp	r3, #4
 8003880:	d11b      	bne.n	80038ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f06f 0204 	mvn.w	r2, #4
 800388a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800389c:	2b00      	cmp	r3, #0
 800389e:	d003      	beq.n	80038a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 fa4c 	bl	8003d3e <HAL_TIM_IC_CaptureCallback>
 80038a6:	e005      	b.n	80038b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f000 fa3e 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f000 fa4f 	bl	8003d52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	f003 0308 	and.w	r3, r3, #8
 80038c4:	2b08      	cmp	r3, #8
 80038c6:	d122      	bne.n	800390e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	f003 0308 	and.w	r3, r3, #8
 80038d2:	2b08      	cmp	r3, #8
 80038d4:	d11b      	bne.n	800390e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f06f 0208 	mvn.w	r2, #8
 80038de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2204      	movs	r2, #4
 80038e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	69db      	ldr	r3, [r3, #28]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d003      	beq.n	80038fc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fa22 	bl	8003d3e <HAL_TIM_IC_CaptureCallback>
 80038fa:	e005      	b.n	8003908 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 fa14 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 fa25 	bl	8003d52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	f003 0310 	and.w	r3, r3, #16
 8003918:	2b10      	cmp	r3, #16
 800391a:	d122      	bne.n	8003962 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f003 0310 	and.w	r3, r3, #16
 8003926:	2b10      	cmp	r3, #16
 8003928:	d11b      	bne.n	8003962 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f06f 0210 	mvn.w	r2, #16
 8003932:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2208      	movs	r2, #8
 8003938:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	69db      	ldr	r3, [r3, #28]
 8003940:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003944:	2b00      	cmp	r3, #0
 8003946:	d003      	beq.n	8003950 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f9f8 	bl	8003d3e <HAL_TIM_IC_CaptureCallback>
 800394e:	e005      	b.n	800395c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f9ea 	bl	8003d2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 f9fb 	bl	8003d52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b01      	cmp	r3, #1
 800396e:	d10e      	bne.n	800398e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b01      	cmp	r3, #1
 800397c:	d107      	bne.n	800398e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f06f 0201 	mvn.w	r2, #1
 8003986:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f9c4 	bl	8003d16 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003998:	2b80      	cmp	r3, #128	; 0x80
 800399a:	d10e      	bne.n	80039ba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a6:	2b80      	cmp	r3, #128	; 0x80
 80039a8:	d107      	bne.n	80039ba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80039b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f000 fd25 	bl	8004404 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039c4:	2b40      	cmp	r3, #64	; 0x40
 80039c6:	d10e      	bne.n	80039e6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d2:	2b40      	cmp	r3, #64	; 0x40
 80039d4:	d107      	bne.n	80039e6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80039de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 f9c0 	bl	8003d66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	f003 0320 	and.w	r3, r3, #32
 80039f0:	2b20      	cmp	r3, #32
 80039f2:	d10e      	bne.n	8003a12 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	f003 0320 	and.w	r3, r3, #32
 80039fe:	2b20      	cmp	r3, #32
 8003a00:	d107      	bne.n	8003a12 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f06f 0220 	mvn.w	r2, #32
 8003a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 fcef 	bl	80043f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a12:	bf00      	nop
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003a32:	2302      	movs	r3, #2
 8003a34:	e0b4      	b.n	8003ba0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2202      	movs	r2, #2
 8003a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2b0c      	cmp	r3, #12
 8003a4a:	f200 809f 	bhi.w	8003b8c <HAL_TIM_PWM_ConfigChannel+0x170>
 8003a4e:	a201      	add	r2, pc, #4	; (adr r2, 8003a54 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a54:	08003a89 	.word	0x08003a89
 8003a58:	08003b8d 	.word	0x08003b8d
 8003a5c:	08003b8d 	.word	0x08003b8d
 8003a60:	08003b8d 	.word	0x08003b8d
 8003a64:	08003ac9 	.word	0x08003ac9
 8003a68:	08003b8d 	.word	0x08003b8d
 8003a6c:	08003b8d 	.word	0x08003b8d
 8003a70:	08003b8d 	.word	0x08003b8d
 8003a74:	08003b0b 	.word	0x08003b0b
 8003a78:	08003b8d 	.word	0x08003b8d
 8003a7c:	08003b8d 	.word	0x08003b8d
 8003a80:	08003b8d 	.word	0x08003b8d
 8003a84:	08003b4b 	.word	0x08003b4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68b9      	ldr	r1, [r7, #8]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 f9f4 	bl	8003e7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	699a      	ldr	r2, [r3, #24]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f042 0208 	orr.w	r2, r2, #8
 8003aa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	699a      	ldr	r2, [r3, #24]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0204 	bic.w	r2, r2, #4
 8003ab2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	6999      	ldr	r1, [r3, #24]
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	691a      	ldr	r2, [r3, #16]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	619a      	str	r2, [r3, #24]
      break;
 8003ac6:	e062      	b.n	8003b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68b9      	ldr	r1, [r7, #8]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f000 fa3a 	bl	8003f48 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699a      	ldr	r2, [r3, #24]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699a      	ldr	r2, [r3, #24]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003af2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6999      	ldr	r1, [r3, #24]
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	021a      	lsls	r2, r3, #8
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	619a      	str	r2, [r3, #24]
      break;
 8003b08:	e041      	b.n	8003b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68b9      	ldr	r1, [r7, #8]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 fa85 	bl	8004020 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	69da      	ldr	r2, [r3, #28]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f042 0208 	orr.w	r2, r2, #8
 8003b24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	69da      	ldr	r2, [r3, #28]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0204 	bic.w	r2, r2, #4
 8003b34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	69d9      	ldr	r1, [r3, #28]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	691a      	ldr	r2, [r3, #16]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	61da      	str	r2, [r3, #28]
      break;
 8003b48:	e021      	b.n	8003b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68b9      	ldr	r1, [r7, #8]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 facf 	bl	80040f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	69da      	ldr	r2, [r3, #28]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	69da      	ldr	r2, [r3, #28]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69d9      	ldr	r1, [r3, #28]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	021a      	lsls	r2, r3, #8
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	61da      	str	r2, [r3, #28]
      break;
 8003b8a:	e000      	b.n	8003b8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003b8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d101      	bne.n	8003bc0 <HAL_TIM_ConfigClockSource+0x18>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	e0a6      	b.n	8003d0e <HAL_TIM_ConfigClockSource+0x166>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2202      	movs	r2, #2
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003bde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003be6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	2b40      	cmp	r3, #64	; 0x40
 8003bf6:	d067      	beq.n	8003cc8 <HAL_TIM_ConfigClockSource+0x120>
 8003bf8:	2b40      	cmp	r3, #64	; 0x40
 8003bfa:	d80b      	bhi.n	8003c14 <HAL_TIM_ConfigClockSource+0x6c>
 8003bfc:	2b10      	cmp	r3, #16
 8003bfe:	d073      	beq.n	8003ce8 <HAL_TIM_ConfigClockSource+0x140>
 8003c00:	2b10      	cmp	r3, #16
 8003c02:	d802      	bhi.n	8003c0a <HAL_TIM_ConfigClockSource+0x62>
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d06f      	beq.n	8003ce8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003c08:	e078      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003c0a:	2b20      	cmp	r3, #32
 8003c0c:	d06c      	beq.n	8003ce8 <HAL_TIM_ConfigClockSource+0x140>
 8003c0e:	2b30      	cmp	r3, #48	; 0x30
 8003c10:	d06a      	beq.n	8003ce8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003c12:	e073      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003c14:	2b70      	cmp	r3, #112	; 0x70
 8003c16:	d00d      	beq.n	8003c34 <HAL_TIM_ConfigClockSource+0x8c>
 8003c18:	2b70      	cmp	r3, #112	; 0x70
 8003c1a:	d804      	bhi.n	8003c26 <HAL_TIM_ConfigClockSource+0x7e>
 8003c1c:	2b50      	cmp	r3, #80	; 0x50
 8003c1e:	d033      	beq.n	8003c88 <HAL_TIM_ConfigClockSource+0xe0>
 8003c20:	2b60      	cmp	r3, #96	; 0x60
 8003c22:	d041      	beq.n	8003ca8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003c24:	e06a      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003c26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c2a:	d066      	beq.n	8003cfa <HAL_TIM_ConfigClockSource+0x152>
 8003c2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c30:	d017      	beq.n	8003c62 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003c32:	e063      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6818      	ldr	r0, [r3, #0]
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	6899      	ldr	r1, [r3, #8]
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	f000 fb20 	bl	8004288 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c56:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	609a      	str	r2, [r3, #8]
      break;
 8003c60:	e04c      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6818      	ldr	r0, [r3, #0]
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	6899      	ldr	r1, [r3, #8]
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	f000 fb09 	bl	8004288 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c84:	609a      	str	r2, [r3, #8]
      break;
 8003c86:	e039      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	6859      	ldr	r1, [r3, #4]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	461a      	mov	r2, r3
 8003c96:	f000 fa7d 	bl	8004194 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2150      	movs	r1, #80	; 0x50
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f000 fad6 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003ca6:	e029      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6818      	ldr	r0, [r3, #0]
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	6859      	ldr	r1, [r3, #4]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	f000 fa9c 	bl	80041f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2160      	movs	r1, #96	; 0x60
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 fac6 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003cc6:	e019      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6818      	ldr	r0, [r3, #0]
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	6859      	ldr	r1, [r3, #4]
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	f000 fa5d 	bl	8004194 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2140      	movs	r1, #64	; 0x40
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 fab6 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003ce6:	e009      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	4610      	mov	r0, r2
 8003cf4:	f000 faad 	bl	8004252 <TIM_ITRx_SetConfig>
      break;
 8003cf8:	e000      	b.n	8003cfc <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003cfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr

08003d3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b083      	sub	sp, #12
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d46:	bf00      	nop
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
	...

08003d7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a34      	ldr	r2, [pc, #208]	; (8003e60 <TIM_Base_SetConfig+0xe4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d00f      	beq.n	8003db4 <TIM_Base_SetConfig+0x38>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d9a:	d00b      	beq.n	8003db4 <TIM_Base_SetConfig+0x38>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a31      	ldr	r2, [pc, #196]	; (8003e64 <TIM_Base_SetConfig+0xe8>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d007      	beq.n	8003db4 <TIM_Base_SetConfig+0x38>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a30      	ldr	r2, [pc, #192]	; (8003e68 <TIM_Base_SetConfig+0xec>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d003      	beq.n	8003db4 <TIM_Base_SetConfig+0x38>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a2f      	ldr	r2, [pc, #188]	; (8003e6c <TIM_Base_SetConfig+0xf0>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d108      	bne.n	8003dc6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a25      	ldr	r2, [pc, #148]	; (8003e60 <TIM_Base_SetConfig+0xe4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d01b      	beq.n	8003e06 <TIM_Base_SetConfig+0x8a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd4:	d017      	beq.n	8003e06 <TIM_Base_SetConfig+0x8a>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a22      	ldr	r2, [pc, #136]	; (8003e64 <TIM_Base_SetConfig+0xe8>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d013      	beq.n	8003e06 <TIM_Base_SetConfig+0x8a>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a21      	ldr	r2, [pc, #132]	; (8003e68 <TIM_Base_SetConfig+0xec>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d00f      	beq.n	8003e06 <TIM_Base_SetConfig+0x8a>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a20      	ldr	r2, [pc, #128]	; (8003e6c <TIM_Base_SetConfig+0xf0>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d00b      	beq.n	8003e06 <TIM_Base_SetConfig+0x8a>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a1f      	ldr	r2, [pc, #124]	; (8003e70 <TIM_Base_SetConfig+0xf4>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d007      	beq.n	8003e06 <TIM_Base_SetConfig+0x8a>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a1e      	ldr	r2, [pc, #120]	; (8003e74 <TIM_Base_SetConfig+0xf8>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d003      	beq.n	8003e06 <TIM_Base_SetConfig+0x8a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a1d      	ldr	r2, [pc, #116]	; (8003e78 <TIM_Base_SetConfig+0xfc>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d108      	bne.n	8003e18 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a08      	ldr	r2, [pc, #32]	; (8003e60 <TIM_Base_SetConfig+0xe4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d103      	bne.n	8003e4c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	691a      	ldr	r2, [r3, #16]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	615a      	str	r2, [r3, #20]
}
 8003e52:	bf00      	nop
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	40010000 	.word	0x40010000
 8003e64:	40000400 	.word	0x40000400
 8003e68:	40000800 	.word	0x40000800
 8003e6c:	40000c00 	.word	0x40000c00
 8003e70:	40014000 	.word	0x40014000
 8003e74:	40014400 	.word	0x40014400
 8003e78:	40014800 	.word	0x40014800

08003e7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	f023 0201 	bic.w	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a1b      	ldr	r3, [r3, #32]
 8003e96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f023 0303 	bic.w	r3, r3, #3
 8003eb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	f023 0302 	bic.w	r3, r3, #2
 8003ec4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a1c      	ldr	r2, [pc, #112]	; (8003f44 <TIM_OC1_SetConfig+0xc8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d10c      	bne.n	8003ef2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f023 0308 	bic.w	r3, r3, #8
 8003ede:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	f023 0304 	bic.w	r3, r3, #4
 8003ef0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a13      	ldr	r2, [pc, #76]	; (8003f44 <TIM_OC1_SetConfig+0xc8>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d111      	bne.n	8003f1e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685a      	ldr	r2, [r3, #4]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	697a      	ldr	r2, [r7, #20]
 8003f36:	621a      	str	r2, [r3, #32]
}
 8003f38:	bf00      	nop
 8003f3a:	371c      	adds	r7, #28
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	40010000 	.word	0x40010000

08003f48 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a1b      	ldr	r3, [r3, #32]
 8003f56:	f023 0210 	bic.w	r2, r3, #16
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	021b      	lsls	r3, r3, #8
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f023 0320 	bic.w	r3, r3, #32
 8003f92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	011b      	lsls	r3, r3, #4
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	4a1e      	ldr	r2, [pc, #120]	; (800401c <TIM_OC2_SetConfig+0xd4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d10d      	bne.n	8003fc4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	011b      	lsls	r3, r3, #4
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a15      	ldr	r2, [pc, #84]	; (800401c <TIM_OC2_SetConfig+0xd4>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d113      	bne.n	8003ff4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fd2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fda:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	009b      	lsls	r3, r3, #2
 8003fe2:	693a      	ldr	r2, [r7, #16]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	621a      	str	r2, [r3, #32]
}
 800400e:	bf00      	nop
 8004010:	371c      	adds	r7, #28
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	40010000 	.word	0x40010000

08004020 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004020:	b480      	push	{r7}
 8004022:	b087      	sub	sp, #28
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a1b      	ldr	r3, [r3, #32]
 800402e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	685b      	ldr	r3, [r3, #4]
 8004040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800404e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f023 0303 	bic.w	r3, r3, #3
 8004056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	4313      	orrs	r3, r2
 8004060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	021b      	lsls	r3, r3, #8
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	4313      	orrs	r3, r2
 8004074:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a1d      	ldr	r2, [pc, #116]	; (80040f0 <TIM_OC3_SetConfig+0xd0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d10d      	bne.n	800409a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004084:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	021b      	lsls	r3, r3, #8
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	4313      	orrs	r3, r2
 8004090:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004098:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a14      	ldr	r2, [pc, #80]	; (80040f0 <TIM_OC3_SetConfig+0xd0>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d113      	bne.n	80040ca <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80040a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80040b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	68fa      	ldr	r2, [r7, #12]
 80040d4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	697a      	ldr	r2, [r7, #20]
 80040e2:	621a      	str	r2, [r3, #32]
}
 80040e4:	bf00      	nop
 80040e6:	371c      	adds	r7, #28
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	40010000 	.word	0x40010000

080040f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b087      	sub	sp, #28
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	69db      	ldr	r3, [r3, #28]
 800411a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800412a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	021b      	lsls	r3, r3, #8
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800413e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	031b      	lsls	r3, r3, #12
 8004146:	693a      	ldr	r2, [r7, #16]
 8004148:	4313      	orrs	r3, r2
 800414a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a10      	ldr	r2, [pc, #64]	; (8004190 <TIM_OC4_SetConfig+0x9c>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d109      	bne.n	8004168 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800415a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	019b      	lsls	r3, r3, #6
 8004162:	697a      	ldr	r2, [r7, #20]
 8004164:	4313      	orrs	r3, r2
 8004166:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	621a      	str	r2, [r3, #32]
}
 8004182:	bf00      	nop
 8004184:	371c      	adds	r7, #28
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	40010000 	.word	0x40010000

08004194 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	f023 0201 	bic.w	r2, r3, #1
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	011b      	lsls	r3, r3, #4
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	f023 030a 	bic.w	r3, r3, #10
 80041d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041d2:	697a      	ldr	r2, [r7, #20]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	621a      	str	r2, [r3, #32]
}
 80041e6:	bf00      	nop
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b087      	sub	sp, #28
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	6a1b      	ldr	r3, [r3, #32]
 8004202:	f023 0210 	bic.w	r2, r3, #16
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800421c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	031b      	lsls	r3, r3, #12
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800422e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	4313      	orrs	r3, r2
 8004238:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004252:	b480      	push	{r7}
 8004254:	b085      	sub	sp, #20
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
 800425a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004268:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	f043 0307 	orr.w	r3, r3, #7
 8004274:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	609a      	str	r2, [r3, #8]
}
 800427c:	bf00      	nop
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004288:	b480      	push	{r7}
 800428a:	b087      	sub	sp, #28
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	60b9      	str	r1, [r7, #8]
 8004292:	607a      	str	r2, [r7, #4]
 8004294:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	021a      	lsls	r2, r3, #8
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	697a      	ldr	r2, [r7, #20]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	609a      	str	r2, [r3, #8]
}
 80042bc:	bf00      	nop
 80042be:	371c      	adds	r7, #28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b087      	sub	sp, #28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f003 031f 	and.w	r3, r3, #31
 80042da:	2201      	movs	r2, #1
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6a1a      	ldr	r2, [r3, #32]
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	43db      	mvns	r3, r3
 80042ea:	401a      	ands	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a1a      	ldr	r2, [r3, #32]
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	6879      	ldr	r1, [r7, #4]
 80042fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004300:	431a      	orrs	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	621a      	str	r2, [r3, #32]
}
 8004306:	bf00      	nop
 8004308:	371c      	adds	r7, #28
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
	...

08004314 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004324:	2b01      	cmp	r3, #1
 8004326:	d101      	bne.n	800432c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004328:	2302      	movs	r3, #2
 800432a:	e050      	b.n	80043ce <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2202      	movs	r2, #2
 8004338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004352:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	4313      	orrs	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a1c      	ldr	r2, [pc, #112]	; (80043dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d018      	beq.n	80043a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004378:	d013      	beq.n	80043a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a18      	ldr	r2, [pc, #96]	; (80043e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d00e      	beq.n	80043a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a16      	ldr	r2, [pc, #88]	; (80043e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d009      	beq.n	80043a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a15      	ldr	r2, [pc, #84]	; (80043e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d004      	beq.n	80043a2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a13      	ldr	r2, [pc, #76]	; (80043ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d10c      	bne.n	80043bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3714      	adds	r7, #20
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40010000 	.word	0x40010000
 80043e0:	40000400 	.word	0x40000400
 80043e4:	40000800 	.word	0x40000800
 80043e8:	40000c00 	.word	0x40000c00
 80043ec:	40014000 	.word	0x40014000

080043f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e03f      	b.n	80044aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d106      	bne.n	8004444 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f7fd fb86 	bl	8001b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2224      	movs	r2, #36	; 0x24
 8004448:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800445a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 fc63 	bl	8004d28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	691a      	ldr	r2, [r3, #16]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004470:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	695a      	ldr	r2, [r3, #20]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004480:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68da      	ldr	r2, [r3, #12]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004490:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2220      	movs	r2, #32
 800449c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2220      	movs	r2, #32
 80044a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b088      	sub	sp, #32
 80044b6:	af02      	add	r7, sp, #8
 80044b8:	60f8      	str	r0, [r7, #12]
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	603b      	str	r3, [r7, #0]
 80044be:	4613      	mov	r3, r2
 80044c0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b20      	cmp	r3, #32
 80044d0:	f040 8083 	bne.w	80045da <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d002      	beq.n	80044e0 <HAL_UART_Transmit+0x2e>
 80044da:	88fb      	ldrh	r3, [r7, #6]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e07b      	b.n	80045dc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d101      	bne.n	80044f2 <HAL_UART_Transmit+0x40>
 80044ee:	2302      	movs	r3, #2
 80044f0:	e074      	b.n	80045dc <HAL_UART_Transmit+0x12a>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2201      	movs	r2, #1
 80044f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2221      	movs	r2, #33	; 0x21
 8004504:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004508:	f7fd fcde 	bl	8001ec8 <HAL_GetTick>
 800450c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	88fa      	ldrh	r2, [r7, #6]
 8004512:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	88fa      	ldrh	r2, [r7, #6]
 8004518:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004522:	e042      	b.n	80045aa <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004528:	b29b      	uxth	r3, r3
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800453a:	d122      	bne.n	8004582 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2200      	movs	r2, #0
 8004544:	2180      	movs	r1, #128	; 0x80
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f000 fa6c 	bl	8004a24 <UART_WaitOnFlagUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e042      	b.n	80045dc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	461a      	mov	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004568:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d103      	bne.n	800457a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	3302      	adds	r3, #2
 8004576:	60bb      	str	r3, [r7, #8]
 8004578:	e017      	b.n	80045aa <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	3301      	adds	r3, #1
 800457e:	60bb      	str	r3, [r7, #8]
 8004580:	e013      	b.n	80045aa <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2200      	movs	r2, #0
 800458a:	2180      	movs	r1, #128	; 0x80
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 fa49 	bl	8004a24 <UART_WaitOnFlagUntilTimeout>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d001      	beq.n	800459c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e01f      	b.n	80045dc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	1c5a      	adds	r2, r3, #1
 80045a0:	60ba      	str	r2, [r7, #8]
 80045a2:	781a      	ldrb	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1b7      	bne.n	8004524 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2200      	movs	r2, #0
 80045bc:	2140      	movs	r1, #64	; 0x40
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 fa30 	bl	8004a24 <UART_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d001      	beq.n	80045ce <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e006      	b.n	80045dc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	e000      	b.n	80045dc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80045da:	2302      	movs	r3, #2
  }
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3718      	adds	r7, #24
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b086      	sub	sp, #24
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	4613      	mov	r3, r2
 80045f0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	2b20      	cmp	r3, #32
 80045fc:	d166      	bne.n	80046cc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d002      	beq.n	800460a <HAL_UART_Receive_DMA+0x26>
 8004604:	88fb      	ldrh	r3, [r7, #6]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e05f      	b.n	80046ce <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004614:	2b01      	cmp	r3, #1
 8004616:	d101      	bne.n	800461c <HAL_UART_Receive_DMA+0x38>
 8004618:	2302      	movs	r3, #2
 800461a:	e058      	b.n	80046ce <HAL_UART_Receive_DMA+0xea>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	88fa      	ldrh	r2, [r7, #6]
 800462e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2222      	movs	r2, #34	; 0x22
 800463a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004642:	4a25      	ldr	r2, [pc, #148]	; (80046d8 <HAL_UART_Receive_DMA+0xf4>)
 8004644:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800464a:	4a24      	ldr	r2, [pc, #144]	; (80046dc <HAL_UART_Receive_DMA+0xf8>)
 800464c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004652:	4a23      	ldr	r2, [pc, #140]	; (80046e0 <HAL_UART_Receive_DMA+0xfc>)
 8004654:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800465a:	2200      	movs	r2, #0
 800465c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800465e:	f107 0308 	add.w	r3, r7, #8
 8004662:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	3304      	adds	r3, #4
 800466e:	4619      	mov	r1, r3
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	88fb      	ldrh	r3, [r7, #6]
 8004676:	f7fd fe15 	bl	80022a4 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800467a:	2300      	movs	r3, #0
 800467c:	613b      	str	r3, [r7, #16]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	613b      	str	r3, [r7, #16]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	613b      	str	r3, [r7, #16]
 800468e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68da      	ldr	r2, [r3, #12]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046a6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	695a      	ldr	r2, [r3, #20]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046c6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	e000      	b.n	80046ce <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80046cc:	2302      	movs	r3, #2
  }
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	0800490d 	.word	0x0800490d
 80046dc:	08004975 	.word	0x08004975
 80046e0:	08004991 	.word	0x08004991

080046e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b088      	sub	sp, #32
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004704:	2300      	movs	r3, #0
 8004706:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004708:	2300      	movs	r3, #0
 800470a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f003 030f 	and.w	r3, r3, #15
 8004712:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d10d      	bne.n	8004736 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	f003 0320 	and.w	r3, r3, #32
 8004720:	2b00      	cmp	r3, #0
 8004722:	d008      	beq.n	8004736 <HAL_UART_IRQHandler+0x52>
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	f003 0320 	and.w	r3, r3, #32
 800472a:	2b00      	cmp	r3, #0
 800472c:	d003      	beq.n	8004736 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 fa78 	bl	8004c24 <UART_Receive_IT>
      return;
 8004734:	e0d1      	b.n	80048da <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 80b0 	beq.w	800489e <HAL_UART_IRQHandler+0x1ba>
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	2b00      	cmp	r3, #0
 8004746:	d105      	bne.n	8004754 <HAL_UART_IRQHandler+0x70>
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800474e:	2b00      	cmp	r3, #0
 8004750:	f000 80a5 	beq.w	800489e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <HAL_UART_IRQHandler+0x90>
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476c:	f043 0201 	orr.w	r2, r3, #1
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	2b00      	cmp	r3, #0
 800477c:	d00a      	beq.n	8004794 <HAL_UART_IRQHandler+0xb0>
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b00      	cmp	r3, #0
 8004786:	d005      	beq.n	8004794 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800478c:	f043 0202 	orr.w	r2, r3, #2
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00a      	beq.n	80047b4 <HAL_UART_IRQHandler+0xd0>
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d005      	beq.n	80047b4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ac:	f043 0204 	orr.w	r2, r3, #4
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80047b4:	69fb      	ldr	r3, [r7, #28]
 80047b6:	f003 0308 	and.w	r3, r3, #8
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00f      	beq.n	80047de <HAL_UART_IRQHandler+0xfa>
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	f003 0320 	and.w	r3, r3, #32
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d104      	bne.n	80047d2 <HAL_UART_IRQHandler+0xee>
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d005      	beq.n	80047de <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d6:	f043 0208 	orr.w	r2, r3, #8
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d078      	beq.n	80048d8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	f003 0320 	and.w	r3, r3, #32
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d007      	beq.n	8004800 <HAL_UART_IRQHandler+0x11c>
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	f003 0320 	and.w	r3, r3, #32
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 fa12 	bl	8004c24 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800480a:	2b40      	cmp	r3, #64	; 0x40
 800480c:	bf0c      	ite	eq
 800480e:	2301      	moveq	r3, #1
 8004810:	2300      	movne	r3, #0
 8004812:	b2db      	uxtb	r3, r3
 8004814:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800481a:	f003 0308 	and.w	r3, r3, #8
 800481e:	2b00      	cmp	r3, #0
 8004820:	d102      	bne.n	8004828 <HAL_UART_IRQHandler+0x144>
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d031      	beq.n	800488c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 f95b 	bl	8004ae4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	695b      	ldr	r3, [r3, #20]
 8004834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004838:	2b40      	cmp	r3, #64	; 0x40
 800483a:	d123      	bne.n	8004884 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	695a      	ldr	r2, [r3, #20]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800484a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004850:	2b00      	cmp	r3, #0
 8004852:	d013      	beq.n	800487c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004858:	4a21      	ldr	r2, [pc, #132]	; (80048e0 <HAL_UART_IRQHandler+0x1fc>)
 800485a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004860:	4618      	mov	r0, r3
 8004862:	f7fd fd77 	bl	8002354 <HAL_DMA_Abort_IT>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d016      	beq.n	800489a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004870:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004876:	4610      	mov	r0, r2
 8004878:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800487a:	e00e      	b.n	800489a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f83b 	bl	80048f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004882:	e00a      	b.n	800489a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f837 	bl	80048f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800488a:	e006      	b.n	800489a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 f833 	bl	80048f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004898:	e01e      	b.n	80048d8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800489a:	bf00      	nop
    return;
 800489c:	e01c      	b.n	80048d8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d008      	beq.n	80048ba <HAL_UART_IRQHandler+0x1d6>
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d003      	beq.n	80048ba <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 f948 	bl	8004b48 <UART_Transmit_IT>
    return;
 80048b8:	e00f      	b.n	80048da <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00a      	beq.n	80048da <HAL_UART_IRQHandler+0x1f6>
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d005      	beq.n	80048da <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f990 	bl	8004bf4 <UART_EndTransmit_IT>
    return;
 80048d4:	bf00      	nop
 80048d6:	e000      	b.n	80048da <HAL_UART_IRQHandler+0x1f6>
    return;
 80048d8:	bf00      	nop
  }
}
 80048da:	3720      	adds	r7, #32
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	08004b21 	.word	0x08004b21

080048e4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80048ec:	bf00      	nop
 80048ee:	370c      	adds	r7, #12
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004918:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004924:	2b00      	cmp	r3, #0
 8004926:	d11e      	bne.n	8004966 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68da      	ldr	r2, [r3, #12]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800493c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	695a      	ldr	r2, [r3, #20]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 0201 	bic.w	r2, r2, #1
 800494c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	695a      	ldr	r2, [r3, #20]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800495c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f7fc ff2c 	bl	80017c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800496c:	bf00      	nop
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004980:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f7ff ffae 	bl	80048e4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004988:	bf00      	nop
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004998:	2300      	movs	r3, #0
 800499a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695b      	ldr	r3, [r3, #20]
 80049a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049ac:	2b80      	cmp	r3, #128	; 0x80
 80049ae:	bf0c      	ite	eq
 80049b0:	2301      	moveq	r3, #1
 80049b2:	2300      	movne	r3, #0
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2b21      	cmp	r3, #33	; 0x21
 80049c2:	d108      	bne.n	80049d6 <UART_DMAError+0x46>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d005      	beq.n	80049d6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	2200      	movs	r2, #0
 80049ce:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80049d0:	68b8      	ldr	r0, [r7, #8]
 80049d2:	f000 f871 	bl	8004ab8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049e0:	2b40      	cmp	r3, #64	; 0x40
 80049e2:	bf0c      	ite	eq
 80049e4:	2301      	moveq	r3, #1
 80049e6:	2300      	movne	r3, #0
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	2b22      	cmp	r3, #34	; 0x22
 80049f6:	d108      	bne.n	8004a0a <UART_DMAError+0x7a>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d005      	beq.n	8004a0a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	2200      	movs	r2, #0
 8004a02:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004a04:	68b8      	ldr	r0, [r7, #8]
 8004a06:	f000 f86d 	bl	8004ae4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0e:	f043 0210 	orr.w	r2, r3, #16
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a16:	68b8      	ldr	r0, [r7, #8]
 8004a18:	f7ff ff6e 	bl	80048f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a1c:	bf00      	nop
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	4613      	mov	r3, r2
 8004a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a34:	e02c      	b.n	8004a90 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a3c:	d028      	beq.n	8004a90 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d007      	beq.n	8004a54 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a44:	f7fd fa40 	bl	8001ec8 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d21d      	bcs.n	8004a90 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a62:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	695a      	ldr	r2, [r3, #20]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0201 	bic.w	r2, r2, #1
 8004a72:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2220      	movs	r2, #32
 8004a78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	e00f      	b.n	8004ab0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	bf0c      	ite	eq
 8004aa0:	2301      	moveq	r3, #1
 8004aa2:	2300      	movne	r3, #0
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	79fb      	ldrb	r3, [r7, #7]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d0c3      	beq.n	8004a36 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3710      	adds	r7, #16
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68da      	ldr	r2, [r3, #12]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004ace:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68da      	ldr	r2, [r3, #12]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004afa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695a      	ldr	r2, [r3, #20]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 0201 	bic.w	r2, r2, #1
 8004b0a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2200      	movs	r2, #0
 8004b38:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f7ff fedc 	bl	80048f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b40:	bf00      	nop
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b21      	cmp	r3, #33	; 0x21
 8004b5a:	d144      	bne.n	8004be6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b64:	d11a      	bne.n	8004b9c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b7a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d105      	bne.n	8004b90 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	1c9a      	adds	r2, r3, #2
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	621a      	str	r2, [r3, #32]
 8004b8e:	e00e      	b.n	8004bae <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a1b      	ldr	r3, [r3, #32]
 8004b94:	1c5a      	adds	r2, r3, #1
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	621a      	str	r2, [r3, #32]
 8004b9a:	e008      	b.n	8004bae <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	1c59      	adds	r1, r3, #1
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6211      	str	r1, [r2, #32]
 8004ba6:	781a      	ldrb	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29b      	uxth	r3, r3
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	4619      	mov	r1, r3
 8004bbc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10f      	bne.n	8004be2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68da      	ldr	r2, [r3, #12]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bd0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68da      	ldr	r2, [r3, #12]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004be0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004be2:	2300      	movs	r3, #0
 8004be4:	e000      	b.n	8004be8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004be6:	2302      	movs	r3, #2
  }
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68da      	ldr	r2, [r3, #12]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f7fc fdcb 	bl	80017b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3708      	adds	r7, #8
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b22      	cmp	r3, #34	; 0x22
 8004c36:	d171      	bne.n	8004d1c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c40:	d123      	bne.n	8004c8a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c46:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10e      	bne.n	8004c6e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c66:	1c9a      	adds	r2, r3, #2
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	629a      	str	r2, [r3, #40]	; 0x28
 8004c6c:	e029      	b.n	8004cc2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c82:	1c5a      	adds	r2, r3, #1
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	629a      	str	r2, [r3, #40]	; 0x28
 8004c88:	e01b      	b.n	8004cc2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10a      	bne.n	8004ca8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	6858      	ldr	r0, [r3, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c9c:	1c59      	adds	r1, r3, #1
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	6291      	str	r1, [r2, #40]	; 0x28
 8004ca2:	b2c2      	uxtb	r2, r0
 8004ca4:	701a      	strb	r2, [r3, #0]
 8004ca6:	e00c      	b.n	8004cc2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	b2da      	uxtb	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb4:	1c58      	adds	r0, r3, #1
 8004cb6:	6879      	ldr	r1, [r7, #4]
 8004cb8:	6288      	str	r0, [r1, #40]	; 0x28
 8004cba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004cbe:	b2d2      	uxtb	r2, r2
 8004cc0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	4619      	mov	r1, r3
 8004cd0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d120      	bne.n	8004d18 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68da      	ldr	r2, [r3, #12]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 0220 	bic.w	r2, r2, #32
 8004ce4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68da      	ldr	r2, [r3, #12]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cf4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695a      	ldr	r2, [r3, #20]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 0201 	bic.w	r2, r2, #1
 8004d04:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f7fc fd58 	bl	80017c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004d14:	2300      	movs	r3, #0
 8004d16:	e002      	b.n	8004d1e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	e000      	b.n	8004d1e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004d1c:	2302      	movs	r3, #2
  }
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
	...

08004d28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d2c:	b085      	sub	sp, #20
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	68da      	ldr	r2, [r3, #12]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	430a      	orrs	r2, r1
 8004d46:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	431a      	orrs	r2, r3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	69db      	ldr	r3, [r3, #28]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d6a:	f023 030c 	bic.w	r3, r3, #12
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6812      	ldr	r2, [r2, #0]
 8004d72:	68f9      	ldr	r1, [r7, #12]
 8004d74:	430b      	orrs	r3, r1
 8004d76:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699a      	ldr	r2, [r3, #24]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d96:	f040 818b 	bne.w	80050b0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4ac1      	ldr	r2, [pc, #772]	; (80050a4 <UART_SetConfig+0x37c>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d005      	beq.n	8004db0 <UART_SetConfig+0x88>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4abf      	ldr	r2, [pc, #764]	; (80050a8 <UART_SetConfig+0x380>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	f040 80bd 	bne.w	8004f2a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004db0:	f7fe fb82 	bl	80034b8 <HAL_RCC_GetPCLK2Freq>
 8004db4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	461d      	mov	r5, r3
 8004dba:	f04f 0600 	mov.w	r6, #0
 8004dbe:	46a8      	mov	r8, r5
 8004dc0:	46b1      	mov	r9, r6
 8004dc2:	eb18 0308 	adds.w	r3, r8, r8
 8004dc6:	eb49 0409 	adc.w	r4, r9, r9
 8004dca:	4698      	mov	r8, r3
 8004dcc:	46a1      	mov	r9, r4
 8004dce:	eb18 0805 	adds.w	r8, r8, r5
 8004dd2:	eb49 0906 	adc.w	r9, r9, r6
 8004dd6:	f04f 0100 	mov.w	r1, #0
 8004dda:	f04f 0200 	mov.w	r2, #0
 8004dde:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004de2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004de6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004dea:	4688      	mov	r8, r1
 8004dec:	4691      	mov	r9, r2
 8004dee:	eb18 0005 	adds.w	r0, r8, r5
 8004df2:	eb49 0106 	adc.w	r1, r9, r6
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	461d      	mov	r5, r3
 8004dfc:	f04f 0600 	mov.w	r6, #0
 8004e00:	196b      	adds	r3, r5, r5
 8004e02:	eb46 0406 	adc.w	r4, r6, r6
 8004e06:	461a      	mov	r2, r3
 8004e08:	4623      	mov	r3, r4
 8004e0a:	f7fb ff45 	bl	8000c98 <__aeabi_uldivmod>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	460c      	mov	r4, r1
 8004e12:	461a      	mov	r2, r3
 8004e14:	4ba5      	ldr	r3, [pc, #660]	; (80050ac <UART_SetConfig+0x384>)
 8004e16:	fba3 2302 	umull	r2, r3, r3, r2
 8004e1a:	095b      	lsrs	r3, r3, #5
 8004e1c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	461d      	mov	r5, r3
 8004e24:	f04f 0600 	mov.w	r6, #0
 8004e28:	46a9      	mov	r9, r5
 8004e2a:	46b2      	mov	sl, r6
 8004e2c:	eb19 0309 	adds.w	r3, r9, r9
 8004e30:	eb4a 040a 	adc.w	r4, sl, sl
 8004e34:	4699      	mov	r9, r3
 8004e36:	46a2      	mov	sl, r4
 8004e38:	eb19 0905 	adds.w	r9, r9, r5
 8004e3c:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e40:	f04f 0100 	mov.w	r1, #0
 8004e44:	f04f 0200 	mov.w	r2, #0
 8004e48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e4c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e50:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e54:	4689      	mov	r9, r1
 8004e56:	4692      	mov	sl, r2
 8004e58:	eb19 0005 	adds.w	r0, r9, r5
 8004e5c:	eb4a 0106 	adc.w	r1, sl, r6
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	461d      	mov	r5, r3
 8004e66:	f04f 0600 	mov.w	r6, #0
 8004e6a:	196b      	adds	r3, r5, r5
 8004e6c:	eb46 0406 	adc.w	r4, r6, r6
 8004e70:	461a      	mov	r2, r3
 8004e72:	4623      	mov	r3, r4
 8004e74:	f7fb ff10 	bl	8000c98 <__aeabi_uldivmod>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	460c      	mov	r4, r1
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	4b8b      	ldr	r3, [pc, #556]	; (80050ac <UART_SetConfig+0x384>)
 8004e80:	fba3 1302 	umull	r1, r3, r3, r2
 8004e84:	095b      	lsrs	r3, r3, #5
 8004e86:	2164      	movs	r1, #100	; 0x64
 8004e88:	fb01 f303 	mul.w	r3, r1, r3
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	3332      	adds	r3, #50	; 0x32
 8004e92:	4a86      	ldr	r2, [pc, #536]	; (80050ac <UART_SetConfig+0x384>)
 8004e94:	fba2 2303 	umull	r2, r3, r2, r3
 8004e98:	095b      	lsrs	r3, r3, #5
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ea0:	4498      	add	r8, r3
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	461d      	mov	r5, r3
 8004ea6:	f04f 0600 	mov.w	r6, #0
 8004eaa:	46a9      	mov	r9, r5
 8004eac:	46b2      	mov	sl, r6
 8004eae:	eb19 0309 	adds.w	r3, r9, r9
 8004eb2:	eb4a 040a 	adc.w	r4, sl, sl
 8004eb6:	4699      	mov	r9, r3
 8004eb8:	46a2      	mov	sl, r4
 8004eba:	eb19 0905 	adds.w	r9, r9, r5
 8004ebe:	eb4a 0a06 	adc.w	sl, sl, r6
 8004ec2:	f04f 0100 	mov.w	r1, #0
 8004ec6:	f04f 0200 	mov.w	r2, #0
 8004eca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ece:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ed2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ed6:	4689      	mov	r9, r1
 8004ed8:	4692      	mov	sl, r2
 8004eda:	eb19 0005 	adds.w	r0, r9, r5
 8004ede:	eb4a 0106 	adc.w	r1, sl, r6
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	461d      	mov	r5, r3
 8004ee8:	f04f 0600 	mov.w	r6, #0
 8004eec:	196b      	adds	r3, r5, r5
 8004eee:	eb46 0406 	adc.w	r4, r6, r6
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	4623      	mov	r3, r4
 8004ef6:	f7fb fecf 	bl	8000c98 <__aeabi_uldivmod>
 8004efa:	4603      	mov	r3, r0
 8004efc:	460c      	mov	r4, r1
 8004efe:	461a      	mov	r2, r3
 8004f00:	4b6a      	ldr	r3, [pc, #424]	; (80050ac <UART_SetConfig+0x384>)
 8004f02:	fba3 1302 	umull	r1, r3, r3, r2
 8004f06:	095b      	lsrs	r3, r3, #5
 8004f08:	2164      	movs	r1, #100	; 0x64
 8004f0a:	fb01 f303 	mul.w	r3, r1, r3
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	00db      	lsls	r3, r3, #3
 8004f12:	3332      	adds	r3, #50	; 0x32
 8004f14:	4a65      	ldr	r2, [pc, #404]	; (80050ac <UART_SetConfig+0x384>)
 8004f16:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1a:	095b      	lsrs	r3, r3, #5
 8004f1c:	f003 0207 	and.w	r2, r3, #7
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4442      	add	r2, r8
 8004f26:	609a      	str	r2, [r3, #8]
 8004f28:	e26f      	b.n	800540a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f2a:	f7fe fab1 	bl	8003490 <HAL_RCC_GetPCLK1Freq>
 8004f2e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	461d      	mov	r5, r3
 8004f34:	f04f 0600 	mov.w	r6, #0
 8004f38:	46a8      	mov	r8, r5
 8004f3a:	46b1      	mov	r9, r6
 8004f3c:	eb18 0308 	adds.w	r3, r8, r8
 8004f40:	eb49 0409 	adc.w	r4, r9, r9
 8004f44:	4698      	mov	r8, r3
 8004f46:	46a1      	mov	r9, r4
 8004f48:	eb18 0805 	adds.w	r8, r8, r5
 8004f4c:	eb49 0906 	adc.w	r9, r9, r6
 8004f50:	f04f 0100 	mov.w	r1, #0
 8004f54:	f04f 0200 	mov.w	r2, #0
 8004f58:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004f5c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004f60:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004f64:	4688      	mov	r8, r1
 8004f66:	4691      	mov	r9, r2
 8004f68:	eb18 0005 	adds.w	r0, r8, r5
 8004f6c:	eb49 0106 	adc.w	r1, r9, r6
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	461d      	mov	r5, r3
 8004f76:	f04f 0600 	mov.w	r6, #0
 8004f7a:	196b      	adds	r3, r5, r5
 8004f7c:	eb46 0406 	adc.w	r4, r6, r6
 8004f80:	461a      	mov	r2, r3
 8004f82:	4623      	mov	r3, r4
 8004f84:	f7fb fe88 	bl	8000c98 <__aeabi_uldivmod>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	460c      	mov	r4, r1
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	4b47      	ldr	r3, [pc, #284]	; (80050ac <UART_SetConfig+0x384>)
 8004f90:	fba3 2302 	umull	r2, r3, r3, r2
 8004f94:	095b      	lsrs	r3, r3, #5
 8004f96:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	461d      	mov	r5, r3
 8004f9e:	f04f 0600 	mov.w	r6, #0
 8004fa2:	46a9      	mov	r9, r5
 8004fa4:	46b2      	mov	sl, r6
 8004fa6:	eb19 0309 	adds.w	r3, r9, r9
 8004faa:	eb4a 040a 	adc.w	r4, sl, sl
 8004fae:	4699      	mov	r9, r3
 8004fb0:	46a2      	mov	sl, r4
 8004fb2:	eb19 0905 	adds.w	r9, r9, r5
 8004fb6:	eb4a 0a06 	adc.w	sl, sl, r6
 8004fba:	f04f 0100 	mov.w	r1, #0
 8004fbe:	f04f 0200 	mov.w	r2, #0
 8004fc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004fc6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004fca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004fce:	4689      	mov	r9, r1
 8004fd0:	4692      	mov	sl, r2
 8004fd2:	eb19 0005 	adds.w	r0, r9, r5
 8004fd6:	eb4a 0106 	adc.w	r1, sl, r6
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	461d      	mov	r5, r3
 8004fe0:	f04f 0600 	mov.w	r6, #0
 8004fe4:	196b      	adds	r3, r5, r5
 8004fe6:	eb46 0406 	adc.w	r4, r6, r6
 8004fea:	461a      	mov	r2, r3
 8004fec:	4623      	mov	r3, r4
 8004fee:	f7fb fe53 	bl	8000c98 <__aeabi_uldivmod>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	460c      	mov	r4, r1
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	4b2c      	ldr	r3, [pc, #176]	; (80050ac <UART_SetConfig+0x384>)
 8004ffa:	fba3 1302 	umull	r1, r3, r3, r2
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	2164      	movs	r1, #100	; 0x64
 8005002:	fb01 f303 	mul.w	r3, r1, r3
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	00db      	lsls	r3, r3, #3
 800500a:	3332      	adds	r3, #50	; 0x32
 800500c:	4a27      	ldr	r2, [pc, #156]	; (80050ac <UART_SetConfig+0x384>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	005b      	lsls	r3, r3, #1
 8005016:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800501a:	4498      	add	r8, r3
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	461d      	mov	r5, r3
 8005020:	f04f 0600 	mov.w	r6, #0
 8005024:	46a9      	mov	r9, r5
 8005026:	46b2      	mov	sl, r6
 8005028:	eb19 0309 	adds.w	r3, r9, r9
 800502c:	eb4a 040a 	adc.w	r4, sl, sl
 8005030:	4699      	mov	r9, r3
 8005032:	46a2      	mov	sl, r4
 8005034:	eb19 0905 	adds.w	r9, r9, r5
 8005038:	eb4a 0a06 	adc.w	sl, sl, r6
 800503c:	f04f 0100 	mov.w	r1, #0
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005048:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800504c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005050:	4689      	mov	r9, r1
 8005052:	4692      	mov	sl, r2
 8005054:	eb19 0005 	adds.w	r0, r9, r5
 8005058:	eb4a 0106 	adc.w	r1, sl, r6
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	461d      	mov	r5, r3
 8005062:	f04f 0600 	mov.w	r6, #0
 8005066:	196b      	adds	r3, r5, r5
 8005068:	eb46 0406 	adc.w	r4, r6, r6
 800506c:	461a      	mov	r2, r3
 800506e:	4623      	mov	r3, r4
 8005070:	f7fb fe12 	bl	8000c98 <__aeabi_uldivmod>
 8005074:	4603      	mov	r3, r0
 8005076:	460c      	mov	r4, r1
 8005078:	461a      	mov	r2, r3
 800507a:	4b0c      	ldr	r3, [pc, #48]	; (80050ac <UART_SetConfig+0x384>)
 800507c:	fba3 1302 	umull	r1, r3, r3, r2
 8005080:	095b      	lsrs	r3, r3, #5
 8005082:	2164      	movs	r1, #100	; 0x64
 8005084:	fb01 f303 	mul.w	r3, r1, r3
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	3332      	adds	r3, #50	; 0x32
 800508e:	4a07      	ldr	r2, [pc, #28]	; (80050ac <UART_SetConfig+0x384>)
 8005090:	fba2 2303 	umull	r2, r3, r2, r3
 8005094:	095b      	lsrs	r3, r3, #5
 8005096:	f003 0207 	and.w	r2, r3, #7
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4442      	add	r2, r8
 80050a0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80050a2:	e1b2      	b.n	800540a <UART_SetConfig+0x6e2>
 80050a4:	40011000 	.word	0x40011000
 80050a8:	40011400 	.word	0x40011400
 80050ac:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4ad7      	ldr	r2, [pc, #860]	; (8005414 <UART_SetConfig+0x6ec>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d005      	beq.n	80050c6 <UART_SetConfig+0x39e>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4ad6      	ldr	r2, [pc, #856]	; (8005418 <UART_SetConfig+0x6f0>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	f040 80d1 	bne.w	8005268 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80050c6:	f7fe f9f7 	bl	80034b8 <HAL_RCC_GetPCLK2Freq>
 80050ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	469a      	mov	sl, r3
 80050d0:	f04f 0b00 	mov.w	fp, #0
 80050d4:	46d0      	mov	r8, sl
 80050d6:	46d9      	mov	r9, fp
 80050d8:	eb18 0308 	adds.w	r3, r8, r8
 80050dc:	eb49 0409 	adc.w	r4, r9, r9
 80050e0:	4698      	mov	r8, r3
 80050e2:	46a1      	mov	r9, r4
 80050e4:	eb18 080a 	adds.w	r8, r8, sl
 80050e8:	eb49 090b 	adc.w	r9, r9, fp
 80050ec:	f04f 0100 	mov.w	r1, #0
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80050f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80050fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005100:	4688      	mov	r8, r1
 8005102:	4691      	mov	r9, r2
 8005104:	eb1a 0508 	adds.w	r5, sl, r8
 8005108:	eb4b 0609 	adc.w	r6, fp, r9
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	4619      	mov	r1, r3
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	f04f 0300 	mov.w	r3, #0
 800511a:	f04f 0400 	mov.w	r4, #0
 800511e:	0094      	lsls	r4, r2, #2
 8005120:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005124:	008b      	lsls	r3, r1, #2
 8005126:	461a      	mov	r2, r3
 8005128:	4623      	mov	r3, r4
 800512a:	4628      	mov	r0, r5
 800512c:	4631      	mov	r1, r6
 800512e:	f7fb fdb3 	bl	8000c98 <__aeabi_uldivmod>
 8005132:	4603      	mov	r3, r0
 8005134:	460c      	mov	r4, r1
 8005136:	461a      	mov	r2, r3
 8005138:	4bb8      	ldr	r3, [pc, #736]	; (800541c <UART_SetConfig+0x6f4>)
 800513a:	fba3 2302 	umull	r2, r3, r3, r2
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	469b      	mov	fp, r3
 8005148:	f04f 0c00 	mov.w	ip, #0
 800514c:	46d9      	mov	r9, fp
 800514e:	46e2      	mov	sl, ip
 8005150:	eb19 0309 	adds.w	r3, r9, r9
 8005154:	eb4a 040a 	adc.w	r4, sl, sl
 8005158:	4699      	mov	r9, r3
 800515a:	46a2      	mov	sl, r4
 800515c:	eb19 090b 	adds.w	r9, r9, fp
 8005160:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005164:	f04f 0100 	mov.w	r1, #0
 8005168:	f04f 0200 	mov.w	r2, #0
 800516c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005170:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005174:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005178:	4689      	mov	r9, r1
 800517a:	4692      	mov	sl, r2
 800517c:	eb1b 0509 	adds.w	r5, fp, r9
 8005180:	eb4c 060a 	adc.w	r6, ip, sl
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	4619      	mov	r1, r3
 800518a:	f04f 0200 	mov.w	r2, #0
 800518e:	f04f 0300 	mov.w	r3, #0
 8005192:	f04f 0400 	mov.w	r4, #0
 8005196:	0094      	lsls	r4, r2, #2
 8005198:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800519c:	008b      	lsls	r3, r1, #2
 800519e:	461a      	mov	r2, r3
 80051a0:	4623      	mov	r3, r4
 80051a2:	4628      	mov	r0, r5
 80051a4:	4631      	mov	r1, r6
 80051a6:	f7fb fd77 	bl	8000c98 <__aeabi_uldivmod>
 80051aa:	4603      	mov	r3, r0
 80051ac:	460c      	mov	r4, r1
 80051ae:	461a      	mov	r2, r3
 80051b0:	4b9a      	ldr	r3, [pc, #616]	; (800541c <UART_SetConfig+0x6f4>)
 80051b2:	fba3 1302 	umull	r1, r3, r3, r2
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	2164      	movs	r1, #100	; 0x64
 80051ba:	fb01 f303 	mul.w	r3, r1, r3
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	3332      	adds	r3, #50	; 0x32
 80051c4:	4a95      	ldr	r2, [pc, #596]	; (800541c <UART_SetConfig+0x6f4>)
 80051c6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ca:	095b      	lsrs	r3, r3, #5
 80051cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051d0:	4498      	add	r8, r3
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	469b      	mov	fp, r3
 80051d6:	f04f 0c00 	mov.w	ip, #0
 80051da:	46d9      	mov	r9, fp
 80051dc:	46e2      	mov	sl, ip
 80051de:	eb19 0309 	adds.w	r3, r9, r9
 80051e2:	eb4a 040a 	adc.w	r4, sl, sl
 80051e6:	4699      	mov	r9, r3
 80051e8:	46a2      	mov	sl, r4
 80051ea:	eb19 090b 	adds.w	r9, r9, fp
 80051ee:	eb4a 0a0c 	adc.w	sl, sl, ip
 80051f2:	f04f 0100 	mov.w	r1, #0
 80051f6:	f04f 0200 	mov.w	r2, #0
 80051fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051fe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005202:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005206:	4689      	mov	r9, r1
 8005208:	4692      	mov	sl, r2
 800520a:	eb1b 0509 	adds.w	r5, fp, r9
 800520e:	eb4c 060a 	adc.w	r6, ip, sl
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	4619      	mov	r1, r3
 8005218:	f04f 0200 	mov.w	r2, #0
 800521c:	f04f 0300 	mov.w	r3, #0
 8005220:	f04f 0400 	mov.w	r4, #0
 8005224:	0094      	lsls	r4, r2, #2
 8005226:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800522a:	008b      	lsls	r3, r1, #2
 800522c:	461a      	mov	r2, r3
 800522e:	4623      	mov	r3, r4
 8005230:	4628      	mov	r0, r5
 8005232:	4631      	mov	r1, r6
 8005234:	f7fb fd30 	bl	8000c98 <__aeabi_uldivmod>
 8005238:	4603      	mov	r3, r0
 800523a:	460c      	mov	r4, r1
 800523c:	461a      	mov	r2, r3
 800523e:	4b77      	ldr	r3, [pc, #476]	; (800541c <UART_SetConfig+0x6f4>)
 8005240:	fba3 1302 	umull	r1, r3, r3, r2
 8005244:	095b      	lsrs	r3, r3, #5
 8005246:	2164      	movs	r1, #100	; 0x64
 8005248:	fb01 f303 	mul.w	r3, r1, r3
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	3332      	adds	r3, #50	; 0x32
 8005252:	4a72      	ldr	r2, [pc, #456]	; (800541c <UART_SetConfig+0x6f4>)
 8005254:	fba2 2303 	umull	r2, r3, r2, r3
 8005258:	095b      	lsrs	r3, r3, #5
 800525a:	f003 020f 	and.w	r2, r3, #15
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4442      	add	r2, r8
 8005264:	609a      	str	r2, [r3, #8]
 8005266:	e0d0      	b.n	800540a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005268:	f7fe f912 	bl	8003490 <HAL_RCC_GetPCLK1Freq>
 800526c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	469a      	mov	sl, r3
 8005272:	f04f 0b00 	mov.w	fp, #0
 8005276:	46d0      	mov	r8, sl
 8005278:	46d9      	mov	r9, fp
 800527a:	eb18 0308 	adds.w	r3, r8, r8
 800527e:	eb49 0409 	adc.w	r4, r9, r9
 8005282:	4698      	mov	r8, r3
 8005284:	46a1      	mov	r9, r4
 8005286:	eb18 080a 	adds.w	r8, r8, sl
 800528a:	eb49 090b 	adc.w	r9, r9, fp
 800528e:	f04f 0100 	mov.w	r1, #0
 8005292:	f04f 0200 	mov.w	r2, #0
 8005296:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800529a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800529e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80052a2:	4688      	mov	r8, r1
 80052a4:	4691      	mov	r9, r2
 80052a6:	eb1a 0508 	adds.w	r5, sl, r8
 80052aa:	eb4b 0609 	adc.w	r6, fp, r9
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	4619      	mov	r1, r3
 80052b4:	f04f 0200 	mov.w	r2, #0
 80052b8:	f04f 0300 	mov.w	r3, #0
 80052bc:	f04f 0400 	mov.w	r4, #0
 80052c0:	0094      	lsls	r4, r2, #2
 80052c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80052c6:	008b      	lsls	r3, r1, #2
 80052c8:	461a      	mov	r2, r3
 80052ca:	4623      	mov	r3, r4
 80052cc:	4628      	mov	r0, r5
 80052ce:	4631      	mov	r1, r6
 80052d0:	f7fb fce2 	bl	8000c98 <__aeabi_uldivmod>
 80052d4:	4603      	mov	r3, r0
 80052d6:	460c      	mov	r4, r1
 80052d8:	461a      	mov	r2, r3
 80052da:	4b50      	ldr	r3, [pc, #320]	; (800541c <UART_SetConfig+0x6f4>)
 80052dc:	fba3 2302 	umull	r2, r3, r3, r2
 80052e0:	095b      	lsrs	r3, r3, #5
 80052e2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	469b      	mov	fp, r3
 80052ea:	f04f 0c00 	mov.w	ip, #0
 80052ee:	46d9      	mov	r9, fp
 80052f0:	46e2      	mov	sl, ip
 80052f2:	eb19 0309 	adds.w	r3, r9, r9
 80052f6:	eb4a 040a 	adc.w	r4, sl, sl
 80052fa:	4699      	mov	r9, r3
 80052fc:	46a2      	mov	sl, r4
 80052fe:	eb19 090b 	adds.w	r9, r9, fp
 8005302:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005306:	f04f 0100 	mov.w	r1, #0
 800530a:	f04f 0200 	mov.w	r2, #0
 800530e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005312:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005316:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800531a:	4689      	mov	r9, r1
 800531c:	4692      	mov	sl, r2
 800531e:	eb1b 0509 	adds.w	r5, fp, r9
 8005322:	eb4c 060a 	adc.w	r6, ip, sl
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	4619      	mov	r1, r3
 800532c:	f04f 0200 	mov.w	r2, #0
 8005330:	f04f 0300 	mov.w	r3, #0
 8005334:	f04f 0400 	mov.w	r4, #0
 8005338:	0094      	lsls	r4, r2, #2
 800533a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800533e:	008b      	lsls	r3, r1, #2
 8005340:	461a      	mov	r2, r3
 8005342:	4623      	mov	r3, r4
 8005344:	4628      	mov	r0, r5
 8005346:	4631      	mov	r1, r6
 8005348:	f7fb fca6 	bl	8000c98 <__aeabi_uldivmod>
 800534c:	4603      	mov	r3, r0
 800534e:	460c      	mov	r4, r1
 8005350:	461a      	mov	r2, r3
 8005352:	4b32      	ldr	r3, [pc, #200]	; (800541c <UART_SetConfig+0x6f4>)
 8005354:	fba3 1302 	umull	r1, r3, r3, r2
 8005358:	095b      	lsrs	r3, r3, #5
 800535a:	2164      	movs	r1, #100	; 0x64
 800535c:	fb01 f303 	mul.w	r3, r1, r3
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	3332      	adds	r3, #50	; 0x32
 8005366:	4a2d      	ldr	r2, [pc, #180]	; (800541c <UART_SetConfig+0x6f4>)
 8005368:	fba2 2303 	umull	r2, r3, r2, r3
 800536c:	095b      	lsrs	r3, r3, #5
 800536e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005372:	4498      	add	r8, r3
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	469b      	mov	fp, r3
 8005378:	f04f 0c00 	mov.w	ip, #0
 800537c:	46d9      	mov	r9, fp
 800537e:	46e2      	mov	sl, ip
 8005380:	eb19 0309 	adds.w	r3, r9, r9
 8005384:	eb4a 040a 	adc.w	r4, sl, sl
 8005388:	4699      	mov	r9, r3
 800538a:	46a2      	mov	sl, r4
 800538c:	eb19 090b 	adds.w	r9, r9, fp
 8005390:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005394:	f04f 0100 	mov.w	r1, #0
 8005398:	f04f 0200 	mov.w	r2, #0
 800539c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80053a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80053a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80053a8:	4689      	mov	r9, r1
 80053aa:	4692      	mov	sl, r2
 80053ac:	eb1b 0509 	adds.w	r5, fp, r9
 80053b0:	eb4c 060a 	adc.w	r6, ip, sl
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	4619      	mov	r1, r3
 80053ba:	f04f 0200 	mov.w	r2, #0
 80053be:	f04f 0300 	mov.w	r3, #0
 80053c2:	f04f 0400 	mov.w	r4, #0
 80053c6:	0094      	lsls	r4, r2, #2
 80053c8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053cc:	008b      	lsls	r3, r1, #2
 80053ce:	461a      	mov	r2, r3
 80053d0:	4623      	mov	r3, r4
 80053d2:	4628      	mov	r0, r5
 80053d4:	4631      	mov	r1, r6
 80053d6:	f7fb fc5f 	bl	8000c98 <__aeabi_uldivmod>
 80053da:	4603      	mov	r3, r0
 80053dc:	460c      	mov	r4, r1
 80053de:	461a      	mov	r2, r3
 80053e0:	4b0e      	ldr	r3, [pc, #56]	; (800541c <UART_SetConfig+0x6f4>)
 80053e2:	fba3 1302 	umull	r1, r3, r3, r2
 80053e6:	095b      	lsrs	r3, r3, #5
 80053e8:	2164      	movs	r1, #100	; 0x64
 80053ea:	fb01 f303 	mul.w	r3, r1, r3
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	011b      	lsls	r3, r3, #4
 80053f2:	3332      	adds	r3, #50	; 0x32
 80053f4:	4a09      	ldr	r2, [pc, #36]	; (800541c <UART_SetConfig+0x6f4>)
 80053f6:	fba2 2303 	umull	r2, r3, r2, r3
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	f003 020f 	and.w	r2, r3, #15
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4442      	add	r2, r8
 8005406:	609a      	str	r2, [r3, #8]
}
 8005408:	e7ff      	b.n	800540a <UART_SetConfig+0x6e2>
 800540a:	bf00      	nop
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005414:	40011000 	.word	0x40011000
 8005418:	40011400 	.word	0x40011400
 800541c:	51eb851f 	.word	0x51eb851f

08005420 <__errno>:
 8005420:	4b01      	ldr	r3, [pc, #4]	; (8005428 <__errno+0x8>)
 8005422:	6818      	ldr	r0, [r3, #0]
 8005424:	4770      	bx	lr
 8005426:	bf00      	nop
 8005428:	2000000c 	.word	0x2000000c

0800542c <__libc_init_array>:
 800542c:	b570      	push	{r4, r5, r6, lr}
 800542e:	4e0d      	ldr	r6, [pc, #52]	; (8005464 <__libc_init_array+0x38>)
 8005430:	4c0d      	ldr	r4, [pc, #52]	; (8005468 <__libc_init_array+0x3c>)
 8005432:	1ba4      	subs	r4, r4, r6
 8005434:	10a4      	asrs	r4, r4, #2
 8005436:	2500      	movs	r5, #0
 8005438:	42a5      	cmp	r5, r4
 800543a:	d109      	bne.n	8005450 <__libc_init_array+0x24>
 800543c:	4e0b      	ldr	r6, [pc, #44]	; (800546c <__libc_init_array+0x40>)
 800543e:	4c0c      	ldr	r4, [pc, #48]	; (8005470 <__libc_init_array+0x44>)
 8005440:	f004 f98c 	bl	800975c <_init>
 8005444:	1ba4      	subs	r4, r4, r6
 8005446:	10a4      	asrs	r4, r4, #2
 8005448:	2500      	movs	r5, #0
 800544a:	42a5      	cmp	r5, r4
 800544c:	d105      	bne.n	800545a <__libc_init_array+0x2e>
 800544e:	bd70      	pop	{r4, r5, r6, pc}
 8005450:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005454:	4798      	blx	r3
 8005456:	3501      	adds	r5, #1
 8005458:	e7ee      	b.n	8005438 <__libc_init_array+0xc>
 800545a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800545e:	4798      	blx	r3
 8005460:	3501      	adds	r5, #1
 8005462:	e7f2      	b.n	800544a <__libc_init_array+0x1e>
 8005464:	08009b34 	.word	0x08009b34
 8005468:	08009b34 	.word	0x08009b34
 800546c:	08009b34 	.word	0x08009b34
 8005470:	08009b38 	.word	0x08009b38

08005474 <memset>:
 8005474:	4402      	add	r2, r0
 8005476:	4603      	mov	r3, r0
 8005478:	4293      	cmp	r3, r2
 800547a:	d100      	bne.n	800547e <memset+0xa>
 800547c:	4770      	bx	lr
 800547e:	f803 1b01 	strb.w	r1, [r3], #1
 8005482:	e7f9      	b.n	8005478 <memset+0x4>

08005484 <__cvt>:
 8005484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005488:	ec55 4b10 	vmov	r4, r5, d0
 800548c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800548e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005492:	2d00      	cmp	r5, #0
 8005494:	460e      	mov	r6, r1
 8005496:	4691      	mov	r9, r2
 8005498:	4619      	mov	r1, r3
 800549a:	bfb8      	it	lt
 800549c:	4622      	movlt	r2, r4
 800549e:	462b      	mov	r3, r5
 80054a0:	f027 0720 	bic.w	r7, r7, #32
 80054a4:	bfbb      	ittet	lt
 80054a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80054aa:	461d      	movlt	r5, r3
 80054ac:	2300      	movge	r3, #0
 80054ae:	232d      	movlt	r3, #45	; 0x2d
 80054b0:	bfb8      	it	lt
 80054b2:	4614      	movlt	r4, r2
 80054b4:	2f46      	cmp	r7, #70	; 0x46
 80054b6:	700b      	strb	r3, [r1, #0]
 80054b8:	d004      	beq.n	80054c4 <__cvt+0x40>
 80054ba:	2f45      	cmp	r7, #69	; 0x45
 80054bc:	d100      	bne.n	80054c0 <__cvt+0x3c>
 80054be:	3601      	adds	r6, #1
 80054c0:	2102      	movs	r1, #2
 80054c2:	e000      	b.n	80054c6 <__cvt+0x42>
 80054c4:	2103      	movs	r1, #3
 80054c6:	ab03      	add	r3, sp, #12
 80054c8:	9301      	str	r3, [sp, #4]
 80054ca:	ab02      	add	r3, sp, #8
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	4632      	mov	r2, r6
 80054d0:	4653      	mov	r3, sl
 80054d2:	ec45 4b10 	vmov	d0, r4, r5
 80054d6:	f001 fda3 	bl	8007020 <_dtoa_r>
 80054da:	2f47      	cmp	r7, #71	; 0x47
 80054dc:	4680      	mov	r8, r0
 80054de:	d102      	bne.n	80054e6 <__cvt+0x62>
 80054e0:	f019 0f01 	tst.w	r9, #1
 80054e4:	d026      	beq.n	8005534 <__cvt+0xb0>
 80054e6:	2f46      	cmp	r7, #70	; 0x46
 80054e8:	eb08 0906 	add.w	r9, r8, r6
 80054ec:	d111      	bne.n	8005512 <__cvt+0x8e>
 80054ee:	f898 3000 	ldrb.w	r3, [r8]
 80054f2:	2b30      	cmp	r3, #48	; 0x30
 80054f4:	d10a      	bne.n	800550c <__cvt+0x88>
 80054f6:	2200      	movs	r2, #0
 80054f8:	2300      	movs	r3, #0
 80054fa:	4620      	mov	r0, r4
 80054fc:	4629      	mov	r1, r5
 80054fe:	f7fb faeb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005502:	b918      	cbnz	r0, 800550c <__cvt+0x88>
 8005504:	f1c6 0601 	rsb	r6, r6, #1
 8005508:	f8ca 6000 	str.w	r6, [sl]
 800550c:	f8da 3000 	ldr.w	r3, [sl]
 8005510:	4499      	add	r9, r3
 8005512:	2200      	movs	r2, #0
 8005514:	2300      	movs	r3, #0
 8005516:	4620      	mov	r0, r4
 8005518:	4629      	mov	r1, r5
 800551a:	f7fb fadd 	bl	8000ad8 <__aeabi_dcmpeq>
 800551e:	b938      	cbnz	r0, 8005530 <__cvt+0xac>
 8005520:	2230      	movs	r2, #48	; 0x30
 8005522:	9b03      	ldr	r3, [sp, #12]
 8005524:	454b      	cmp	r3, r9
 8005526:	d205      	bcs.n	8005534 <__cvt+0xb0>
 8005528:	1c59      	adds	r1, r3, #1
 800552a:	9103      	str	r1, [sp, #12]
 800552c:	701a      	strb	r2, [r3, #0]
 800552e:	e7f8      	b.n	8005522 <__cvt+0x9e>
 8005530:	f8cd 900c 	str.w	r9, [sp, #12]
 8005534:	9b03      	ldr	r3, [sp, #12]
 8005536:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005538:	eba3 0308 	sub.w	r3, r3, r8
 800553c:	4640      	mov	r0, r8
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	b004      	add	sp, #16
 8005542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005546 <__exponent>:
 8005546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005548:	2900      	cmp	r1, #0
 800554a:	4604      	mov	r4, r0
 800554c:	bfba      	itte	lt
 800554e:	4249      	neglt	r1, r1
 8005550:	232d      	movlt	r3, #45	; 0x2d
 8005552:	232b      	movge	r3, #43	; 0x2b
 8005554:	2909      	cmp	r1, #9
 8005556:	f804 2b02 	strb.w	r2, [r4], #2
 800555a:	7043      	strb	r3, [r0, #1]
 800555c:	dd20      	ble.n	80055a0 <__exponent+0x5a>
 800555e:	f10d 0307 	add.w	r3, sp, #7
 8005562:	461f      	mov	r7, r3
 8005564:	260a      	movs	r6, #10
 8005566:	fb91 f5f6 	sdiv	r5, r1, r6
 800556a:	fb06 1115 	mls	r1, r6, r5, r1
 800556e:	3130      	adds	r1, #48	; 0x30
 8005570:	2d09      	cmp	r5, #9
 8005572:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005576:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800557a:	4629      	mov	r1, r5
 800557c:	dc09      	bgt.n	8005592 <__exponent+0x4c>
 800557e:	3130      	adds	r1, #48	; 0x30
 8005580:	3b02      	subs	r3, #2
 8005582:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005586:	42bb      	cmp	r3, r7
 8005588:	4622      	mov	r2, r4
 800558a:	d304      	bcc.n	8005596 <__exponent+0x50>
 800558c:	1a10      	subs	r0, r2, r0
 800558e:	b003      	add	sp, #12
 8005590:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005592:	4613      	mov	r3, r2
 8005594:	e7e7      	b.n	8005566 <__exponent+0x20>
 8005596:	f813 2b01 	ldrb.w	r2, [r3], #1
 800559a:	f804 2b01 	strb.w	r2, [r4], #1
 800559e:	e7f2      	b.n	8005586 <__exponent+0x40>
 80055a0:	2330      	movs	r3, #48	; 0x30
 80055a2:	4419      	add	r1, r3
 80055a4:	7083      	strb	r3, [r0, #2]
 80055a6:	1d02      	adds	r2, r0, #4
 80055a8:	70c1      	strb	r1, [r0, #3]
 80055aa:	e7ef      	b.n	800558c <__exponent+0x46>

080055ac <_printf_float>:
 80055ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b0:	b08d      	sub	sp, #52	; 0x34
 80055b2:	460c      	mov	r4, r1
 80055b4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80055b8:	4616      	mov	r6, r2
 80055ba:	461f      	mov	r7, r3
 80055bc:	4605      	mov	r5, r0
 80055be:	f002 fe21 	bl	8008204 <_localeconv_r>
 80055c2:	6803      	ldr	r3, [r0, #0]
 80055c4:	9304      	str	r3, [sp, #16]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fa fe0a 	bl	80001e0 <strlen>
 80055cc:	2300      	movs	r3, #0
 80055ce:	930a      	str	r3, [sp, #40]	; 0x28
 80055d0:	f8d8 3000 	ldr.w	r3, [r8]
 80055d4:	9005      	str	r0, [sp, #20]
 80055d6:	3307      	adds	r3, #7
 80055d8:	f023 0307 	bic.w	r3, r3, #7
 80055dc:	f103 0208 	add.w	r2, r3, #8
 80055e0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80055e4:	f8d4 b000 	ldr.w	fp, [r4]
 80055e8:	f8c8 2000 	str.w	r2, [r8]
 80055ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055f4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80055f8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80055fc:	9307      	str	r3, [sp, #28]
 80055fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8005602:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005606:	4ba7      	ldr	r3, [pc, #668]	; (80058a4 <_printf_float+0x2f8>)
 8005608:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800560c:	f7fb fa96 	bl	8000b3c <__aeabi_dcmpun>
 8005610:	bb70      	cbnz	r0, 8005670 <_printf_float+0xc4>
 8005612:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005616:	4ba3      	ldr	r3, [pc, #652]	; (80058a4 <_printf_float+0x2f8>)
 8005618:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800561c:	f7fb fa70 	bl	8000b00 <__aeabi_dcmple>
 8005620:	bb30      	cbnz	r0, 8005670 <_printf_float+0xc4>
 8005622:	2200      	movs	r2, #0
 8005624:	2300      	movs	r3, #0
 8005626:	4640      	mov	r0, r8
 8005628:	4649      	mov	r1, r9
 800562a:	f7fb fa5f 	bl	8000aec <__aeabi_dcmplt>
 800562e:	b110      	cbz	r0, 8005636 <_printf_float+0x8a>
 8005630:	232d      	movs	r3, #45	; 0x2d
 8005632:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005636:	4a9c      	ldr	r2, [pc, #624]	; (80058a8 <_printf_float+0x2fc>)
 8005638:	4b9c      	ldr	r3, [pc, #624]	; (80058ac <_printf_float+0x300>)
 800563a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800563e:	bf8c      	ite	hi
 8005640:	4690      	movhi	r8, r2
 8005642:	4698      	movls	r8, r3
 8005644:	2303      	movs	r3, #3
 8005646:	f02b 0204 	bic.w	r2, fp, #4
 800564a:	6123      	str	r3, [r4, #16]
 800564c:	6022      	str	r2, [r4, #0]
 800564e:	f04f 0900 	mov.w	r9, #0
 8005652:	9700      	str	r7, [sp, #0]
 8005654:	4633      	mov	r3, r6
 8005656:	aa0b      	add	r2, sp, #44	; 0x2c
 8005658:	4621      	mov	r1, r4
 800565a:	4628      	mov	r0, r5
 800565c:	f000 f9e6 	bl	8005a2c <_printf_common>
 8005660:	3001      	adds	r0, #1
 8005662:	f040 808d 	bne.w	8005780 <_printf_float+0x1d4>
 8005666:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800566a:	b00d      	add	sp, #52	; 0x34
 800566c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005670:	4642      	mov	r2, r8
 8005672:	464b      	mov	r3, r9
 8005674:	4640      	mov	r0, r8
 8005676:	4649      	mov	r1, r9
 8005678:	f7fb fa60 	bl	8000b3c <__aeabi_dcmpun>
 800567c:	b110      	cbz	r0, 8005684 <_printf_float+0xd8>
 800567e:	4a8c      	ldr	r2, [pc, #560]	; (80058b0 <_printf_float+0x304>)
 8005680:	4b8c      	ldr	r3, [pc, #560]	; (80058b4 <_printf_float+0x308>)
 8005682:	e7da      	b.n	800563a <_printf_float+0x8e>
 8005684:	6861      	ldr	r1, [r4, #4]
 8005686:	1c4b      	adds	r3, r1, #1
 8005688:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800568c:	a80a      	add	r0, sp, #40	; 0x28
 800568e:	d13e      	bne.n	800570e <_printf_float+0x162>
 8005690:	2306      	movs	r3, #6
 8005692:	6063      	str	r3, [r4, #4]
 8005694:	2300      	movs	r3, #0
 8005696:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800569a:	ab09      	add	r3, sp, #36	; 0x24
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	ec49 8b10 	vmov	d0, r8, r9
 80056a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056a6:	6022      	str	r2, [r4, #0]
 80056a8:	f8cd a004 	str.w	sl, [sp, #4]
 80056ac:	6861      	ldr	r1, [r4, #4]
 80056ae:	4628      	mov	r0, r5
 80056b0:	f7ff fee8 	bl	8005484 <__cvt>
 80056b4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80056b8:	2b47      	cmp	r3, #71	; 0x47
 80056ba:	4680      	mov	r8, r0
 80056bc:	d109      	bne.n	80056d2 <_printf_float+0x126>
 80056be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056c0:	1cd8      	adds	r0, r3, #3
 80056c2:	db02      	blt.n	80056ca <_printf_float+0x11e>
 80056c4:	6862      	ldr	r2, [r4, #4]
 80056c6:	4293      	cmp	r3, r2
 80056c8:	dd47      	ble.n	800575a <_printf_float+0x1ae>
 80056ca:	f1aa 0a02 	sub.w	sl, sl, #2
 80056ce:	fa5f fa8a 	uxtb.w	sl, sl
 80056d2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80056d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056d8:	d824      	bhi.n	8005724 <_printf_float+0x178>
 80056da:	3901      	subs	r1, #1
 80056dc:	4652      	mov	r2, sl
 80056de:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056e2:	9109      	str	r1, [sp, #36]	; 0x24
 80056e4:	f7ff ff2f 	bl	8005546 <__exponent>
 80056e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056ea:	1813      	adds	r3, r2, r0
 80056ec:	2a01      	cmp	r2, #1
 80056ee:	4681      	mov	r9, r0
 80056f0:	6123      	str	r3, [r4, #16]
 80056f2:	dc02      	bgt.n	80056fa <_printf_float+0x14e>
 80056f4:	6822      	ldr	r2, [r4, #0]
 80056f6:	07d1      	lsls	r1, r2, #31
 80056f8:	d501      	bpl.n	80056fe <_printf_float+0x152>
 80056fa:	3301      	adds	r3, #1
 80056fc:	6123      	str	r3, [r4, #16]
 80056fe:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005702:	2b00      	cmp	r3, #0
 8005704:	d0a5      	beq.n	8005652 <_printf_float+0xa6>
 8005706:	232d      	movs	r3, #45	; 0x2d
 8005708:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800570c:	e7a1      	b.n	8005652 <_printf_float+0xa6>
 800570e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005712:	f000 8177 	beq.w	8005a04 <_printf_float+0x458>
 8005716:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800571a:	d1bb      	bne.n	8005694 <_printf_float+0xe8>
 800571c:	2900      	cmp	r1, #0
 800571e:	d1b9      	bne.n	8005694 <_printf_float+0xe8>
 8005720:	2301      	movs	r3, #1
 8005722:	e7b6      	b.n	8005692 <_printf_float+0xe6>
 8005724:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005728:	d119      	bne.n	800575e <_printf_float+0x1b2>
 800572a:	2900      	cmp	r1, #0
 800572c:	6863      	ldr	r3, [r4, #4]
 800572e:	dd0c      	ble.n	800574a <_printf_float+0x19e>
 8005730:	6121      	str	r1, [r4, #16]
 8005732:	b913      	cbnz	r3, 800573a <_printf_float+0x18e>
 8005734:	6822      	ldr	r2, [r4, #0]
 8005736:	07d2      	lsls	r2, r2, #31
 8005738:	d502      	bpl.n	8005740 <_printf_float+0x194>
 800573a:	3301      	adds	r3, #1
 800573c:	440b      	add	r3, r1
 800573e:	6123      	str	r3, [r4, #16]
 8005740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005742:	65a3      	str	r3, [r4, #88]	; 0x58
 8005744:	f04f 0900 	mov.w	r9, #0
 8005748:	e7d9      	b.n	80056fe <_printf_float+0x152>
 800574a:	b913      	cbnz	r3, 8005752 <_printf_float+0x1a6>
 800574c:	6822      	ldr	r2, [r4, #0]
 800574e:	07d0      	lsls	r0, r2, #31
 8005750:	d501      	bpl.n	8005756 <_printf_float+0x1aa>
 8005752:	3302      	adds	r3, #2
 8005754:	e7f3      	b.n	800573e <_printf_float+0x192>
 8005756:	2301      	movs	r3, #1
 8005758:	e7f1      	b.n	800573e <_printf_float+0x192>
 800575a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800575e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005762:	4293      	cmp	r3, r2
 8005764:	db05      	blt.n	8005772 <_printf_float+0x1c6>
 8005766:	6822      	ldr	r2, [r4, #0]
 8005768:	6123      	str	r3, [r4, #16]
 800576a:	07d1      	lsls	r1, r2, #31
 800576c:	d5e8      	bpl.n	8005740 <_printf_float+0x194>
 800576e:	3301      	adds	r3, #1
 8005770:	e7e5      	b.n	800573e <_printf_float+0x192>
 8005772:	2b00      	cmp	r3, #0
 8005774:	bfd4      	ite	le
 8005776:	f1c3 0302 	rsble	r3, r3, #2
 800577a:	2301      	movgt	r3, #1
 800577c:	4413      	add	r3, r2
 800577e:	e7de      	b.n	800573e <_printf_float+0x192>
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	055a      	lsls	r2, r3, #21
 8005784:	d407      	bmi.n	8005796 <_printf_float+0x1ea>
 8005786:	6923      	ldr	r3, [r4, #16]
 8005788:	4642      	mov	r2, r8
 800578a:	4631      	mov	r1, r6
 800578c:	4628      	mov	r0, r5
 800578e:	47b8      	blx	r7
 8005790:	3001      	adds	r0, #1
 8005792:	d12b      	bne.n	80057ec <_printf_float+0x240>
 8005794:	e767      	b.n	8005666 <_printf_float+0xba>
 8005796:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800579a:	f240 80dc 	bls.w	8005956 <_printf_float+0x3aa>
 800579e:	2200      	movs	r2, #0
 80057a0:	2300      	movs	r3, #0
 80057a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80057a6:	f7fb f997 	bl	8000ad8 <__aeabi_dcmpeq>
 80057aa:	2800      	cmp	r0, #0
 80057ac:	d033      	beq.n	8005816 <_printf_float+0x26a>
 80057ae:	2301      	movs	r3, #1
 80057b0:	4a41      	ldr	r2, [pc, #260]	; (80058b8 <_printf_float+0x30c>)
 80057b2:	4631      	mov	r1, r6
 80057b4:	4628      	mov	r0, r5
 80057b6:	47b8      	blx	r7
 80057b8:	3001      	adds	r0, #1
 80057ba:	f43f af54 	beq.w	8005666 <_printf_float+0xba>
 80057be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057c2:	429a      	cmp	r2, r3
 80057c4:	db02      	blt.n	80057cc <_printf_float+0x220>
 80057c6:	6823      	ldr	r3, [r4, #0]
 80057c8:	07d8      	lsls	r0, r3, #31
 80057ca:	d50f      	bpl.n	80057ec <_printf_float+0x240>
 80057cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057d0:	4631      	mov	r1, r6
 80057d2:	4628      	mov	r0, r5
 80057d4:	47b8      	blx	r7
 80057d6:	3001      	adds	r0, #1
 80057d8:	f43f af45 	beq.w	8005666 <_printf_float+0xba>
 80057dc:	f04f 0800 	mov.w	r8, #0
 80057e0:	f104 091a 	add.w	r9, r4, #26
 80057e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057e6:	3b01      	subs	r3, #1
 80057e8:	4543      	cmp	r3, r8
 80057ea:	dc09      	bgt.n	8005800 <_printf_float+0x254>
 80057ec:	6823      	ldr	r3, [r4, #0]
 80057ee:	079b      	lsls	r3, r3, #30
 80057f0:	f100 8103 	bmi.w	80059fa <_printf_float+0x44e>
 80057f4:	68e0      	ldr	r0, [r4, #12]
 80057f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057f8:	4298      	cmp	r0, r3
 80057fa:	bfb8      	it	lt
 80057fc:	4618      	movlt	r0, r3
 80057fe:	e734      	b.n	800566a <_printf_float+0xbe>
 8005800:	2301      	movs	r3, #1
 8005802:	464a      	mov	r2, r9
 8005804:	4631      	mov	r1, r6
 8005806:	4628      	mov	r0, r5
 8005808:	47b8      	blx	r7
 800580a:	3001      	adds	r0, #1
 800580c:	f43f af2b 	beq.w	8005666 <_printf_float+0xba>
 8005810:	f108 0801 	add.w	r8, r8, #1
 8005814:	e7e6      	b.n	80057e4 <_printf_float+0x238>
 8005816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	dc2b      	bgt.n	8005874 <_printf_float+0x2c8>
 800581c:	2301      	movs	r3, #1
 800581e:	4a26      	ldr	r2, [pc, #152]	; (80058b8 <_printf_float+0x30c>)
 8005820:	4631      	mov	r1, r6
 8005822:	4628      	mov	r0, r5
 8005824:	47b8      	blx	r7
 8005826:	3001      	adds	r0, #1
 8005828:	f43f af1d 	beq.w	8005666 <_printf_float+0xba>
 800582c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800582e:	b923      	cbnz	r3, 800583a <_printf_float+0x28e>
 8005830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005832:	b913      	cbnz	r3, 800583a <_printf_float+0x28e>
 8005834:	6823      	ldr	r3, [r4, #0]
 8005836:	07d9      	lsls	r1, r3, #31
 8005838:	d5d8      	bpl.n	80057ec <_printf_float+0x240>
 800583a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800583e:	4631      	mov	r1, r6
 8005840:	4628      	mov	r0, r5
 8005842:	47b8      	blx	r7
 8005844:	3001      	adds	r0, #1
 8005846:	f43f af0e 	beq.w	8005666 <_printf_float+0xba>
 800584a:	f04f 0900 	mov.w	r9, #0
 800584e:	f104 0a1a 	add.w	sl, r4, #26
 8005852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005854:	425b      	negs	r3, r3
 8005856:	454b      	cmp	r3, r9
 8005858:	dc01      	bgt.n	800585e <_printf_float+0x2b2>
 800585a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800585c:	e794      	b.n	8005788 <_printf_float+0x1dc>
 800585e:	2301      	movs	r3, #1
 8005860:	4652      	mov	r2, sl
 8005862:	4631      	mov	r1, r6
 8005864:	4628      	mov	r0, r5
 8005866:	47b8      	blx	r7
 8005868:	3001      	adds	r0, #1
 800586a:	f43f aefc 	beq.w	8005666 <_printf_float+0xba>
 800586e:	f109 0901 	add.w	r9, r9, #1
 8005872:	e7ee      	b.n	8005852 <_printf_float+0x2a6>
 8005874:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005876:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005878:	429a      	cmp	r2, r3
 800587a:	bfa8      	it	ge
 800587c:	461a      	movge	r2, r3
 800587e:	2a00      	cmp	r2, #0
 8005880:	4691      	mov	r9, r2
 8005882:	dd07      	ble.n	8005894 <_printf_float+0x2e8>
 8005884:	4613      	mov	r3, r2
 8005886:	4631      	mov	r1, r6
 8005888:	4642      	mov	r2, r8
 800588a:	4628      	mov	r0, r5
 800588c:	47b8      	blx	r7
 800588e:	3001      	adds	r0, #1
 8005890:	f43f aee9 	beq.w	8005666 <_printf_float+0xba>
 8005894:	f104 031a 	add.w	r3, r4, #26
 8005898:	f04f 0b00 	mov.w	fp, #0
 800589c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058a0:	9306      	str	r3, [sp, #24]
 80058a2:	e015      	b.n	80058d0 <_printf_float+0x324>
 80058a4:	7fefffff 	.word	0x7fefffff
 80058a8:	08009800 	.word	0x08009800
 80058ac:	080097fc 	.word	0x080097fc
 80058b0:	08009808 	.word	0x08009808
 80058b4:	08009804 	.word	0x08009804
 80058b8:	080099c3 	.word	0x080099c3
 80058bc:	2301      	movs	r3, #1
 80058be:	9a06      	ldr	r2, [sp, #24]
 80058c0:	4631      	mov	r1, r6
 80058c2:	4628      	mov	r0, r5
 80058c4:	47b8      	blx	r7
 80058c6:	3001      	adds	r0, #1
 80058c8:	f43f aecd 	beq.w	8005666 <_printf_float+0xba>
 80058cc:	f10b 0b01 	add.w	fp, fp, #1
 80058d0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80058d4:	ebaa 0309 	sub.w	r3, sl, r9
 80058d8:	455b      	cmp	r3, fp
 80058da:	dcef      	bgt.n	80058bc <_printf_float+0x310>
 80058dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058e0:	429a      	cmp	r2, r3
 80058e2:	44d0      	add	r8, sl
 80058e4:	db15      	blt.n	8005912 <_printf_float+0x366>
 80058e6:	6823      	ldr	r3, [r4, #0]
 80058e8:	07da      	lsls	r2, r3, #31
 80058ea:	d412      	bmi.n	8005912 <_printf_float+0x366>
 80058ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058f0:	eba3 020a 	sub.w	r2, r3, sl
 80058f4:	eba3 0a01 	sub.w	sl, r3, r1
 80058f8:	4592      	cmp	sl, r2
 80058fa:	bfa8      	it	ge
 80058fc:	4692      	movge	sl, r2
 80058fe:	f1ba 0f00 	cmp.w	sl, #0
 8005902:	dc0e      	bgt.n	8005922 <_printf_float+0x376>
 8005904:	f04f 0800 	mov.w	r8, #0
 8005908:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800590c:	f104 091a 	add.w	r9, r4, #26
 8005910:	e019      	b.n	8005946 <_printf_float+0x39a>
 8005912:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005916:	4631      	mov	r1, r6
 8005918:	4628      	mov	r0, r5
 800591a:	47b8      	blx	r7
 800591c:	3001      	adds	r0, #1
 800591e:	d1e5      	bne.n	80058ec <_printf_float+0x340>
 8005920:	e6a1      	b.n	8005666 <_printf_float+0xba>
 8005922:	4653      	mov	r3, sl
 8005924:	4642      	mov	r2, r8
 8005926:	4631      	mov	r1, r6
 8005928:	4628      	mov	r0, r5
 800592a:	47b8      	blx	r7
 800592c:	3001      	adds	r0, #1
 800592e:	d1e9      	bne.n	8005904 <_printf_float+0x358>
 8005930:	e699      	b.n	8005666 <_printf_float+0xba>
 8005932:	2301      	movs	r3, #1
 8005934:	464a      	mov	r2, r9
 8005936:	4631      	mov	r1, r6
 8005938:	4628      	mov	r0, r5
 800593a:	47b8      	blx	r7
 800593c:	3001      	adds	r0, #1
 800593e:	f43f ae92 	beq.w	8005666 <_printf_float+0xba>
 8005942:	f108 0801 	add.w	r8, r8, #1
 8005946:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800594a:	1a9b      	subs	r3, r3, r2
 800594c:	eba3 030a 	sub.w	r3, r3, sl
 8005950:	4543      	cmp	r3, r8
 8005952:	dcee      	bgt.n	8005932 <_printf_float+0x386>
 8005954:	e74a      	b.n	80057ec <_printf_float+0x240>
 8005956:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005958:	2a01      	cmp	r2, #1
 800595a:	dc01      	bgt.n	8005960 <_printf_float+0x3b4>
 800595c:	07db      	lsls	r3, r3, #31
 800595e:	d53a      	bpl.n	80059d6 <_printf_float+0x42a>
 8005960:	2301      	movs	r3, #1
 8005962:	4642      	mov	r2, r8
 8005964:	4631      	mov	r1, r6
 8005966:	4628      	mov	r0, r5
 8005968:	47b8      	blx	r7
 800596a:	3001      	adds	r0, #1
 800596c:	f43f ae7b 	beq.w	8005666 <_printf_float+0xba>
 8005970:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005974:	4631      	mov	r1, r6
 8005976:	4628      	mov	r0, r5
 8005978:	47b8      	blx	r7
 800597a:	3001      	adds	r0, #1
 800597c:	f108 0801 	add.w	r8, r8, #1
 8005980:	f43f ae71 	beq.w	8005666 <_printf_float+0xba>
 8005984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005986:	2200      	movs	r2, #0
 8005988:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800598c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005990:	2300      	movs	r3, #0
 8005992:	f7fb f8a1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005996:	b9c8      	cbnz	r0, 80059cc <_printf_float+0x420>
 8005998:	4653      	mov	r3, sl
 800599a:	4642      	mov	r2, r8
 800599c:	4631      	mov	r1, r6
 800599e:	4628      	mov	r0, r5
 80059a0:	47b8      	blx	r7
 80059a2:	3001      	adds	r0, #1
 80059a4:	d10e      	bne.n	80059c4 <_printf_float+0x418>
 80059a6:	e65e      	b.n	8005666 <_printf_float+0xba>
 80059a8:	2301      	movs	r3, #1
 80059aa:	4652      	mov	r2, sl
 80059ac:	4631      	mov	r1, r6
 80059ae:	4628      	mov	r0, r5
 80059b0:	47b8      	blx	r7
 80059b2:	3001      	adds	r0, #1
 80059b4:	f43f ae57 	beq.w	8005666 <_printf_float+0xba>
 80059b8:	f108 0801 	add.w	r8, r8, #1
 80059bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059be:	3b01      	subs	r3, #1
 80059c0:	4543      	cmp	r3, r8
 80059c2:	dcf1      	bgt.n	80059a8 <_printf_float+0x3fc>
 80059c4:	464b      	mov	r3, r9
 80059c6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059ca:	e6de      	b.n	800578a <_printf_float+0x1de>
 80059cc:	f04f 0800 	mov.w	r8, #0
 80059d0:	f104 0a1a 	add.w	sl, r4, #26
 80059d4:	e7f2      	b.n	80059bc <_printf_float+0x410>
 80059d6:	2301      	movs	r3, #1
 80059d8:	e7df      	b.n	800599a <_printf_float+0x3ee>
 80059da:	2301      	movs	r3, #1
 80059dc:	464a      	mov	r2, r9
 80059de:	4631      	mov	r1, r6
 80059e0:	4628      	mov	r0, r5
 80059e2:	47b8      	blx	r7
 80059e4:	3001      	adds	r0, #1
 80059e6:	f43f ae3e 	beq.w	8005666 <_printf_float+0xba>
 80059ea:	f108 0801 	add.w	r8, r8, #1
 80059ee:	68e3      	ldr	r3, [r4, #12]
 80059f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80059f2:	1a9b      	subs	r3, r3, r2
 80059f4:	4543      	cmp	r3, r8
 80059f6:	dcf0      	bgt.n	80059da <_printf_float+0x42e>
 80059f8:	e6fc      	b.n	80057f4 <_printf_float+0x248>
 80059fa:	f04f 0800 	mov.w	r8, #0
 80059fe:	f104 0919 	add.w	r9, r4, #25
 8005a02:	e7f4      	b.n	80059ee <_printf_float+0x442>
 8005a04:	2900      	cmp	r1, #0
 8005a06:	f43f ae8b 	beq.w	8005720 <_printf_float+0x174>
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005a10:	ab09      	add	r3, sp, #36	; 0x24
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	ec49 8b10 	vmov	d0, r8, r9
 8005a18:	6022      	str	r2, [r4, #0]
 8005a1a:	f8cd a004 	str.w	sl, [sp, #4]
 8005a1e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005a22:	4628      	mov	r0, r5
 8005a24:	f7ff fd2e 	bl	8005484 <__cvt>
 8005a28:	4680      	mov	r8, r0
 8005a2a:	e648      	b.n	80056be <_printf_float+0x112>

08005a2c <_printf_common>:
 8005a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a30:	4691      	mov	r9, r2
 8005a32:	461f      	mov	r7, r3
 8005a34:	688a      	ldr	r2, [r1, #8]
 8005a36:	690b      	ldr	r3, [r1, #16]
 8005a38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	bfb8      	it	lt
 8005a40:	4613      	movlt	r3, r2
 8005a42:	f8c9 3000 	str.w	r3, [r9]
 8005a46:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a4a:	4606      	mov	r6, r0
 8005a4c:	460c      	mov	r4, r1
 8005a4e:	b112      	cbz	r2, 8005a56 <_printf_common+0x2a>
 8005a50:	3301      	adds	r3, #1
 8005a52:	f8c9 3000 	str.w	r3, [r9]
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	0699      	lsls	r1, r3, #26
 8005a5a:	bf42      	ittt	mi
 8005a5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005a60:	3302      	addmi	r3, #2
 8005a62:	f8c9 3000 	strmi.w	r3, [r9]
 8005a66:	6825      	ldr	r5, [r4, #0]
 8005a68:	f015 0506 	ands.w	r5, r5, #6
 8005a6c:	d107      	bne.n	8005a7e <_printf_common+0x52>
 8005a6e:	f104 0a19 	add.w	sl, r4, #25
 8005a72:	68e3      	ldr	r3, [r4, #12]
 8005a74:	f8d9 2000 	ldr.w	r2, [r9]
 8005a78:	1a9b      	subs	r3, r3, r2
 8005a7a:	42ab      	cmp	r3, r5
 8005a7c:	dc28      	bgt.n	8005ad0 <_printf_common+0xa4>
 8005a7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005a82:	6822      	ldr	r2, [r4, #0]
 8005a84:	3300      	adds	r3, #0
 8005a86:	bf18      	it	ne
 8005a88:	2301      	movne	r3, #1
 8005a8a:	0692      	lsls	r2, r2, #26
 8005a8c:	d42d      	bmi.n	8005aea <_printf_common+0xbe>
 8005a8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a92:	4639      	mov	r1, r7
 8005a94:	4630      	mov	r0, r6
 8005a96:	47c0      	blx	r8
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d020      	beq.n	8005ade <_printf_common+0xb2>
 8005a9c:	6823      	ldr	r3, [r4, #0]
 8005a9e:	68e5      	ldr	r5, [r4, #12]
 8005aa0:	f8d9 2000 	ldr.w	r2, [r9]
 8005aa4:	f003 0306 	and.w	r3, r3, #6
 8005aa8:	2b04      	cmp	r3, #4
 8005aaa:	bf08      	it	eq
 8005aac:	1aad      	subeq	r5, r5, r2
 8005aae:	68a3      	ldr	r3, [r4, #8]
 8005ab0:	6922      	ldr	r2, [r4, #16]
 8005ab2:	bf0c      	ite	eq
 8005ab4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ab8:	2500      	movne	r5, #0
 8005aba:	4293      	cmp	r3, r2
 8005abc:	bfc4      	itt	gt
 8005abe:	1a9b      	subgt	r3, r3, r2
 8005ac0:	18ed      	addgt	r5, r5, r3
 8005ac2:	f04f 0900 	mov.w	r9, #0
 8005ac6:	341a      	adds	r4, #26
 8005ac8:	454d      	cmp	r5, r9
 8005aca:	d11a      	bne.n	8005b02 <_printf_common+0xd6>
 8005acc:	2000      	movs	r0, #0
 8005ace:	e008      	b.n	8005ae2 <_printf_common+0xb6>
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	4652      	mov	r2, sl
 8005ad4:	4639      	mov	r1, r7
 8005ad6:	4630      	mov	r0, r6
 8005ad8:	47c0      	blx	r8
 8005ada:	3001      	adds	r0, #1
 8005adc:	d103      	bne.n	8005ae6 <_printf_common+0xba>
 8005ade:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ae6:	3501      	adds	r5, #1
 8005ae8:	e7c3      	b.n	8005a72 <_printf_common+0x46>
 8005aea:	18e1      	adds	r1, r4, r3
 8005aec:	1c5a      	adds	r2, r3, #1
 8005aee:	2030      	movs	r0, #48	; 0x30
 8005af0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005af4:	4422      	add	r2, r4
 8005af6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005afa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005afe:	3302      	adds	r3, #2
 8005b00:	e7c5      	b.n	8005a8e <_printf_common+0x62>
 8005b02:	2301      	movs	r3, #1
 8005b04:	4622      	mov	r2, r4
 8005b06:	4639      	mov	r1, r7
 8005b08:	4630      	mov	r0, r6
 8005b0a:	47c0      	blx	r8
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	d0e6      	beq.n	8005ade <_printf_common+0xb2>
 8005b10:	f109 0901 	add.w	r9, r9, #1
 8005b14:	e7d8      	b.n	8005ac8 <_printf_common+0x9c>
	...

08005b18 <_printf_i>:
 8005b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005b1c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005b20:	460c      	mov	r4, r1
 8005b22:	7e09      	ldrb	r1, [r1, #24]
 8005b24:	b085      	sub	sp, #20
 8005b26:	296e      	cmp	r1, #110	; 0x6e
 8005b28:	4617      	mov	r7, r2
 8005b2a:	4606      	mov	r6, r0
 8005b2c:	4698      	mov	r8, r3
 8005b2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b30:	f000 80b3 	beq.w	8005c9a <_printf_i+0x182>
 8005b34:	d822      	bhi.n	8005b7c <_printf_i+0x64>
 8005b36:	2963      	cmp	r1, #99	; 0x63
 8005b38:	d036      	beq.n	8005ba8 <_printf_i+0x90>
 8005b3a:	d80a      	bhi.n	8005b52 <_printf_i+0x3a>
 8005b3c:	2900      	cmp	r1, #0
 8005b3e:	f000 80b9 	beq.w	8005cb4 <_printf_i+0x19c>
 8005b42:	2958      	cmp	r1, #88	; 0x58
 8005b44:	f000 8083 	beq.w	8005c4e <_printf_i+0x136>
 8005b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b4c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005b50:	e032      	b.n	8005bb8 <_printf_i+0xa0>
 8005b52:	2964      	cmp	r1, #100	; 0x64
 8005b54:	d001      	beq.n	8005b5a <_printf_i+0x42>
 8005b56:	2969      	cmp	r1, #105	; 0x69
 8005b58:	d1f6      	bne.n	8005b48 <_printf_i+0x30>
 8005b5a:	6820      	ldr	r0, [r4, #0]
 8005b5c:	6813      	ldr	r3, [r2, #0]
 8005b5e:	0605      	lsls	r5, r0, #24
 8005b60:	f103 0104 	add.w	r1, r3, #4
 8005b64:	d52a      	bpl.n	8005bbc <_printf_i+0xa4>
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	6011      	str	r1, [r2, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	da03      	bge.n	8005b76 <_printf_i+0x5e>
 8005b6e:	222d      	movs	r2, #45	; 0x2d
 8005b70:	425b      	negs	r3, r3
 8005b72:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005b76:	486f      	ldr	r0, [pc, #444]	; (8005d34 <_printf_i+0x21c>)
 8005b78:	220a      	movs	r2, #10
 8005b7a:	e039      	b.n	8005bf0 <_printf_i+0xd8>
 8005b7c:	2973      	cmp	r1, #115	; 0x73
 8005b7e:	f000 809d 	beq.w	8005cbc <_printf_i+0x1a4>
 8005b82:	d808      	bhi.n	8005b96 <_printf_i+0x7e>
 8005b84:	296f      	cmp	r1, #111	; 0x6f
 8005b86:	d020      	beq.n	8005bca <_printf_i+0xb2>
 8005b88:	2970      	cmp	r1, #112	; 0x70
 8005b8a:	d1dd      	bne.n	8005b48 <_printf_i+0x30>
 8005b8c:	6823      	ldr	r3, [r4, #0]
 8005b8e:	f043 0320 	orr.w	r3, r3, #32
 8005b92:	6023      	str	r3, [r4, #0]
 8005b94:	e003      	b.n	8005b9e <_printf_i+0x86>
 8005b96:	2975      	cmp	r1, #117	; 0x75
 8005b98:	d017      	beq.n	8005bca <_printf_i+0xb2>
 8005b9a:	2978      	cmp	r1, #120	; 0x78
 8005b9c:	d1d4      	bne.n	8005b48 <_printf_i+0x30>
 8005b9e:	2378      	movs	r3, #120	; 0x78
 8005ba0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ba4:	4864      	ldr	r0, [pc, #400]	; (8005d38 <_printf_i+0x220>)
 8005ba6:	e055      	b.n	8005c54 <_printf_i+0x13c>
 8005ba8:	6813      	ldr	r3, [r2, #0]
 8005baa:	1d19      	adds	r1, r3, #4
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	6011      	str	r1, [r2, #0]
 8005bb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e08c      	b.n	8005cd6 <_printf_i+0x1be>
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6011      	str	r1, [r2, #0]
 8005bc0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005bc4:	bf18      	it	ne
 8005bc6:	b21b      	sxthne	r3, r3
 8005bc8:	e7cf      	b.n	8005b6a <_printf_i+0x52>
 8005bca:	6813      	ldr	r3, [r2, #0]
 8005bcc:	6825      	ldr	r5, [r4, #0]
 8005bce:	1d18      	adds	r0, r3, #4
 8005bd0:	6010      	str	r0, [r2, #0]
 8005bd2:	0628      	lsls	r0, r5, #24
 8005bd4:	d501      	bpl.n	8005bda <_printf_i+0xc2>
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	e002      	b.n	8005be0 <_printf_i+0xc8>
 8005bda:	0668      	lsls	r0, r5, #25
 8005bdc:	d5fb      	bpl.n	8005bd6 <_printf_i+0xbe>
 8005bde:	881b      	ldrh	r3, [r3, #0]
 8005be0:	4854      	ldr	r0, [pc, #336]	; (8005d34 <_printf_i+0x21c>)
 8005be2:	296f      	cmp	r1, #111	; 0x6f
 8005be4:	bf14      	ite	ne
 8005be6:	220a      	movne	r2, #10
 8005be8:	2208      	moveq	r2, #8
 8005bea:	2100      	movs	r1, #0
 8005bec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bf0:	6865      	ldr	r5, [r4, #4]
 8005bf2:	60a5      	str	r5, [r4, #8]
 8005bf4:	2d00      	cmp	r5, #0
 8005bf6:	f2c0 8095 	blt.w	8005d24 <_printf_i+0x20c>
 8005bfa:	6821      	ldr	r1, [r4, #0]
 8005bfc:	f021 0104 	bic.w	r1, r1, #4
 8005c00:	6021      	str	r1, [r4, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d13d      	bne.n	8005c82 <_printf_i+0x16a>
 8005c06:	2d00      	cmp	r5, #0
 8005c08:	f040 808e 	bne.w	8005d28 <_printf_i+0x210>
 8005c0c:	4665      	mov	r5, ip
 8005c0e:	2a08      	cmp	r2, #8
 8005c10:	d10b      	bne.n	8005c2a <_printf_i+0x112>
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	07db      	lsls	r3, r3, #31
 8005c16:	d508      	bpl.n	8005c2a <_printf_i+0x112>
 8005c18:	6923      	ldr	r3, [r4, #16]
 8005c1a:	6862      	ldr	r2, [r4, #4]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	bfde      	ittt	le
 8005c20:	2330      	movle	r3, #48	; 0x30
 8005c22:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c26:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005c2a:	ebac 0305 	sub.w	r3, ip, r5
 8005c2e:	6123      	str	r3, [r4, #16]
 8005c30:	f8cd 8000 	str.w	r8, [sp]
 8005c34:	463b      	mov	r3, r7
 8005c36:	aa03      	add	r2, sp, #12
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	f7ff fef6 	bl	8005a2c <_printf_common>
 8005c40:	3001      	adds	r0, #1
 8005c42:	d14d      	bne.n	8005ce0 <_printf_i+0x1c8>
 8005c44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c48:	b005      	add	sp, #20
 8005c4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c4e:	4839      	ldr	r0, [pc, #228]	; (8005d34 <_printf_i+0x21c>)
 8005c50:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005c54:	6813      	ldr	r3, [r2, #0]
 8005c56:	6821      	ldr	r1, [r4, #0]
 8005c58:	1d1d      	adds	r5, r3, #4
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6015      	str	r5, [r2, #0]
 8005c5e:	060a      	lsls	r2, r1, #24
 8005c60:	d50b      	bpl.n	8005c7a <_printf_i+0x162>
 8005c62:	07ca      	lsls	r2, r1, #31
 8005c64:	bf44      	itt	mi
 8005c66:	f041 0120 	orrmi.w	r1, r1, #32
 8005c6a:	6021      	strmi	r1, [r4, #0]
 8005c6c:	b91b      	cbnz	r3, 8005c76 <_printf_i+0x15e>
 8005c6e:	6822      	ldr	r2, [r4, #0]
 8005c70:	f022 0220 	bic.w	r2, r2, #32
 8005c74:	6022      	str	r2, [r4, #0]
 8005c76:	2210      	movs	r2, #16
 8005c78:	e7b7      	b.n	8005bea <_printf_i+0xd2>
 8005c7a:	064d      	lsls	r5, r1, #25
 8005c7c:	bf48      	it	mi
 8005c7e:	b29b      	uxthmi	r3, r3
 8005c80:	e7ef      	b.n	8005c62 <_printf_i+0x14a>
 8005c82:	4665      	mov	r5, ip
 8005c84:	fbb3 f1f2 	udiv	r1, r3, r2
 8005c88:	fb02 3311 	mls	r3, r2, r1, r3
 8005c8c:	5cc3      	ldrb	r3, [r0, r3]
 8005c8e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005c92:	460b      	mov	r3, r1
 8005c94:	2900      	cmp	r1, #0
 8005c96:	d1f5      	bne.n	8005c84 <_printf_i+0x16c>
 8005c98:	e7b9      	b.n	8005c0e <_printf_i+0xf6>
 8005c9a:	6813      	ldr	r3, [r2, #0]
 8005c9c:	6825      	ldr	r5, [r4, #0]
 8005c9e:	6961      	ldr	r1, [r4, #20]
 8005ca0:	1d18      	adds	r0, r3, #4
 8005ca2:	6010      	str	r0, [r2, #0]
 8005ca4:	0628      	lsls	r0, r5, #24
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	d501      	bpl.n	8005cae <_printf_i+0x196>
 8005caa:	6019      	str	r1, [r3, #0]
 8005cac:	e002      	b.n	8005cb4 <_printf_i+0x19c>
 8005cae:	066a      	lsls	r2, r5, #25
 8005cb0:	d5fb      	bpl.n	8005caa <_printf_i+0x192>
 8005cb2:	8019      	strh	r1, [r3, #0]
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	6123      	str	r3, [r4, #16]
 8005cb8:	4665      	mov	r5, ip
 8005cba:	e7b9      	b.n	8005c30 <_printf_i+0x118>
 8005cbc:	6813      	ldr	r3, [r2, #0]
 8005cbe:	1d19      	adds	r1, r3, #4
 8005cc0:	6011      	str	r1, [r2, #0]
 8005cc2:	681d      	ldr	r5, [r3, #0]
 8005cc4:	6862      	ldr	r2, [r4, #4]
 8005cc6:	2100      	movs	r1, #0
 8005cc8:	4628      	mov	r0, r5
 8005cca:	f7fa fa91 	bl	80001f0 <memchr>
 8005cce:	b108      	cbz	r0, 8005cd4 <_printf_i+0x1bc>
 8005cd0:	1b40      	subs	r0, r0, r5
 8005cd2:	6060      	str	r0, [r4, #4]
 8005cd4:	6863      	ldr	r3, [r4, #4]
 8005cd6:	6123      	str	r3, [r4, #16]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cde:	e7a7      	b.n	8005c30 <_printf_i+0x118>
 8005ce0:	6923      	ldr	r3, [r4, #16]
 8005ce2:	462a      	mov	r2, r5
 8005ce4:	4639      	mov	r1, r7
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	47c0      	blx	r8
 8005cea:	3001      	adds	r0, #1
 8005cec:	d0aa      	beq.n	8005c44 <_printf_i+0x12c>
 8005cee:	6823      	ldr	r3, [r4, #0]
 8005cf0:	079b      	lsls	r3, r3, #30
 8005cf2:	d413      	bmi.n	8005d1c <_printf_i+0x204>
 8005cf4:	68e0      	ldr	r0, [r4, #12]
 8005cf6:	9b03      	ldr	r3, [sp, #12]
 8005cf8:	4298      	cmp	r0, r3
 8005cfa:	bfb8      	it	lt
 8005cfc:	4618      	movlt	r0, r3
 8005cfe:	e7a3      	b.n	8005c48 <_printf_i+0x130>
 8005d00:	2301      	movs	r3, #1
 8005d02:	464a      	mov	r2, r9
 8005d04:	4639      	mov	r1, r7
 8005d06:	4630      	mov	r0, r6
 8005d08:	47c0      	blx	r8
 8005d0a:	3001      	adds	r0, #1
 8005d0c:	d09a      	beq.n	8005c44 <_printf_i+0x12c>
 8005d0e:	3501      	adds	r5, #1
 8005d10:	68e3      	ldr	r3, [r4, #12]
 8005d12:	9a03      	ldr	r2, [sp, #12]
 8005d14:	1a9b      	subs	r3, r3, r2
 8005d16:	42ab      	cmp	r3, r5
 8005d18:	dcf2      	bgt.n	8005d00 <_printf_i+0x1e8>
 8005d1a:	e7eb      	b.n	8005cf4 <_printf_i+0x1dc>
 8005d1c:	2500      	movs	r5, #0
 8005d1e:	f104 0919 	add.w	r9, r4, #25
 8005d22:	e7f5      	b.n	8005d10 <_printf_i+0x1f8>
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1ac      	bne.n	8005c82 <_printf_i+0x16a>
 8005d28:	7803      	ldrb	r3, [r0, #0]
 8005d2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d32:	e76c      	b.n	8005c0e <_printf_i+0xf6>
 8005d34:	0800980c 	.word	0x0800980c
 8005d38:	0800981d 	.word	0x0800981d

08005d3c <_scanf_float>:
 8005d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d40:	469a      	mov	sl, r3
 8005d42:	688b      	ldr	r3, [r1, #8]
 8005d44:	4616      	mov	r6, r2
 8005d46:	1e5a      	subs	r2, r3, #1
 8005d48:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005d4c:	b087      	sub	sp, #28
 8005d4e:	bf83      	ittte	hi
 8005d50:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8005d54:	189b      	addhi	r3, r3, r2
 8005d56:	9301      	strhi	r3, [sp, #4]
 8005d58:	2300      	movls	r3, #0
 8005d5a:	bf86      	itte	hi
 8005d5c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005d60:	608b      	strhi	r3, [r1, #8]
 8005d62:	9301      	strls	r3, [sp, #4]
 8005d64:	680b      	ldr	r3, [r1, #0]
 8005d66:	4688      	mov	r8, r1
 8005d68:	f04f 0b00 	mov.w	fp, #0
 8005d6c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005d70:	f848 3b1c 	str.w	r3, [r8], #28
 8005d74:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8005d78:	4607      	mov	r7, r0
 8005d7a:	460c      	mov	r4, r1
 8005d7c:	4645      	mov	r5, r8
 8005d7e:	465a      	mov	r2, fp
 8005d80:	46d9      	mov	r9, fp
 8005d82:	f8cd b008 	str.w	fp, [sp, #8]
 8005d86:	68a1      	ldr	r1, [r4, #8]
 8005d88:	b181      	cbz	r1, 8005dac <_scanf_float+0x70>
 8005d8a:	6833      	ldr	r3, [r6, #0]
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	2b49      	cmp	r3, #73	; 0x49
 8005d90:	d071      	beq.n	8005e76 <_scanf_float+0x13a>
 8005d92:	d84d      	bhi.n	8005e30 <_scanf_float+0xf4>
 8005d94:	2b39      	cmp	r3, #57	; 0x39
 8005d96:	d840      	bhi.n	8005e1a <_scanf_float+0xde>
 8005d98:	2b31      	cmp	r3, #49	; 0x31
 8005d9a:	f080 8088 	bcs.w	8005eae <_scanf_float+0x172>
 8005d9e:	2b2d      	cmp	r3, #45	; 0x2d
 8005da0:	f000 8090 	beq.w	8005ec4 <_scanf_float+0x188>
 8005da4:	d815      	bhi.n	8005dd2 <_scanf_float+0x96>
 8005da6:	2b2b      	cmp	r3, #43	; 0x2b
 8005da8:	f000 808c 	beq.w	8005ec4 <_scanf_float+0x188>
 8005dac:	f1b9 0f00 	cmp.w	r9, #0
 8005db0:	d003      	beq.n	8005dba <_scanf_float+0x7e>
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005db8:	6023      	str	r3, [r4, #0]
 8005dba:	3a01      	subs	r2, #1
 8005dbc:	2a01      	cmp	r2, #1
 8005dbe:	f200 80ea 	bhi.w	8005f96 <_scanf_float+0x25a>
 8005dc2:	4545      	cmp	r5, r8
 8005dc4:	f200 80dc 	bhi.w	8005f80 <_scanf_float+0x244>
 8005dc8:	2601      	movs	r6, #1
 8005dca:	4630      	mov	r0, r6
 8005dcc:	b007      	add	sp, #28
 8005dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd2:	2b2e      	cmp	r3, #46	; 0x2e
 8005dd4:	f000 809f 	beq.w	8005f16 <_scanf_float+0x1da>
 8005dd8:	2b30      	cmp	r3, #48	; 0x30
 8005dda:	d1e7      	bne.n	8005dac <_scanf_float+0x70>
 8005ddc:	6820      	ldr	r0, [r4, #0]
 8005dde:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005de2:	d064      	beq.n	8005eae <_scanf_float+0x172>
 8005de4:	9b01      	ldr	r3, [sp, #4]
 8005de6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8005dea:	6020      	str	r0, [r4, #0]
 8005dec:	f109 0901 	add.w	r9, r9, #1
 8005df0:	b11b      	cbz	r3, 8005dfa <_scanf_float+0xbe>
 8005df2:	3b01      	subs	r3, #1
 8005df4:	3101      	adds	r1, #1
 8005df6:	9301      	str	r3, [sp, #4]
 8005df8:	60a1      	str	r1, [r4, #8]
 8005dfa:	68a3      	ldr	r3, [r4, #8]
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	60a3      	str	r3, [r4, #8]
 8005e00:	6923      	ldr	r3, [r4, #16]
 8005e02:	3301      	adds	r3, #1
 8005e04:	6123      	str	r3, [r4, #16]
 8005e06:	6873      	ldr	r3, [r6, #4]
 8005e08:	3b01      	subs	r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	6073      	str	r3, [r6, #4]
 8005e0e:	f340 80ac 	ble.w	8005f6a <_scanf_float+0x22e>
 8005e12:	6833      	ldr	r3, [r6, #0]
 8005e14:	3301      	adds	r3, #1
 8005e16:	6033      	str	r3, [r6, #0]
 8005e18:	e7b5      	b.n	8005d86 <_scanf_float+0x4a>
 8005e1a:	2b45      	cmp	r3, #69	; 0x45
 8005e1c:	f000 8085 	beq.w	8005f2a <_scanf_float+0x1ee>
 8005e20:	2b46      	cmp	r3, #70	; 0x46
 8005e22:	d06a      	beq.n	8005efa <_scanf_float+0x1be>
 8005e24:	2b41      	cmp	r3, #65	; 0x41
 8005e26:	d1c1      	bne.n	8005dac <_scanf_float+0x70>
 8005e28:	2a01      	cmp	r2, #1
 8005e2a:	d1bf      	bne.n	8005dac <_scanf_float+0x70>
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	e046      	b.n	8005ebe <_scanf_float+0x182>
 8005e30:	2b65      	cmp	r3, #101	; 0x65
 8005e32:	d07a      	beq.n	8005f2a <_scanf_float+0x1ee>
 8005e34:	d818      	bhi.n	8005e68 <_scanf_float+0x12c>
 8005e36:	2b54      	cmp	r3, #84	; 0x54
 8005e38:	d066      	beq.n	8005f08 <_scanf_float+0x1cc>
 8005e3a:	d811      	bhi.n	8005e60 <_scanf_float+0x124>
 8005e3c:	2b4e      	cmp	r3, #78	; 0x4e
 8005e3e:	d1b5      	bne.n	8005dac <_scanf_float+0x70>
 8005e40:	2a00      	cmp	r2, #0
 8005e42:	d146      	bne.n	8005ed2 <_scanf_float+0x196>
 8005e44:	f1b9 0f00 	cmp.w	r9, #0
 8005e48:	d145      	bne.n	8005ed6 <_scanf_float+0x19a>
 8005e4a:	6821      	ldr	r1, [r4, #0]
 8005e4c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005e50:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005e54:	d13f      	bne.n	8005ed6 <_scanf_float+0x19a>
 8005e56:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005e5a:	6021      	str	r1, [r4, #0]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	e02e      	b.n	8005ebe <_scanf_float+0x182>
 8005e60:	2b59      	cmp	r3, #89	; 0x59
 8005e62:	d01e      	beq.n	8005ea2 <_scanf_float+0x166>
 8005e64:	2b61      	cmp	r3, #97	; 0x61
 8005e66:	e7de      	b.n	8005e26 <_scanf_float+0xea>
 8005e68:	2b6e      	cmp	r3, #110	; 0x6e
 8005e6a:	d0e9      	beq.n	8005e40 <_scanf_float+0x104>
 8005e6c:	d815      	bhi.n	8005e9a <_scanf_float+0x15e>
 8005e6e:	2b66      	cmp	r3, #102	; 0x66
 8005e70:	d043      	beq.n	8005efa <_scanf_float+0x1be>
 8005e72:	2b69      	cmp	r3, #105	; 0x69
 8005e74:	d19a      	bne.n	8005dac <_scanf_float+0x70>
 8005e76:	f1bb 0f00 	cmp.w	fp, #0
 8005e7a:	d138      	bne.n	8005eee <_scanf_float+0x1b2>
 8005e7c:	f1b9 0f00 	cmp.w	r9, #0
 8005e80:	d197      	bne.n	8005db2 <_scanf_float+0x76>
 8005e82:	6821      	ldr	r1, [r4, #0]
 8005e84:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8005e88:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8005e8c:	d195      	bne.n	8005dba <_scanf_float+0x7e>
 8005e8e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005e92:	6021      	str	r1, [r4, #0]
 8005e94:	f04f 0b01 	mov.w	fp, #1
 8005e98:	e011      	b.n	8005ebe <_scanf_float+0x182>
 8005e9a:	2b74      	cmp	r3, #116	; 0x74
 8005e9c:	d034      	beq.n	8005f08 <_scanf_float+0x1cc>
 8005e9e:	2b79      	cmp	r3, #121	; 0x79
 8005ea0:	d184      	bne.n	8005dac <_scanf_float+0x70>
 8005ea2:	f1bb 0f07 	cmp.w	fp, #7
 8005ea6:	d181      	bne.n	8005dac <_scanf_float+0x70>
 8005ea8:	f04f 0b08 	mov.w	fp, #8
 8005eac:	e007      	b.n	8005ebe <_scanf_float+0x182>
 8005eae:	eb12 0f0b 	cmn.w	r2, fp
 8005eb2:	f47f af7b 	bne.w	8005dac <_scanf_float+0x70>
 8005eb6:	6821      	ldr	r1, [r4, #0]
 8005eb8:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8005ebc:	6021      	str	r1, [r4, #0]
 8005ebe:	702b      	strb	r3, [r5, #0]
 8005ec0:	3501      	adds	r5, #1
 8005ec2:	e79a      	b.n	8005dfa <_scanf_float+0xbe>
 8005ec4:	6821      	ldr	r1, [r4, #0]
 8005ec6:	0608      	lsls	r0, r1, #24
 8005ec8:	f57f af70 	bpl.w	8005dac <_scanf_float+0x70>
 8005ecc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005ed0:	e7f4      	b.n	8005ebc <_scanf_float+0x180>
 8005ed2:	2a02      	cmp	r2, #2
 8005ed4:	d047      	beq.n	8005f66 <_scanf_float+0x22a>
 8005ed6:	f1bb 0f01 	cmp.w	fp, #1
 8005eda:	d003      	beq.n	8005ee4 <_scanf_float+0x1a8>
 8005edc:	f1bb 0f04 	cmp.w	fp, #4
 8005ee0:	f47f af64 	bne.w	8005dac <_scanf_float+0x70>
 8005ee4:	f10b 0b01 	add.w	fp, fp, #1
 8005ee8:	fa5f fb8b 	uxtb.w	fp, fp
 8005eec:	e7e7      	b.n	8005ebe <_scanf_float+0x182>
 8005eee:	f1bb 0f03 	cmp.w	fp, #3
 8005ef2:	d0f7      	beq.n	8005ee4 <_scanf_float+0x1a8>
 8005ef4:	f1bb 0f05 	cmp.w	fp, #5
 8005ef8:	e7f2      	b.n	8005ee0 <_scanf_float+0x1a4>
 8005efa:	f1bb 0f02 	cmp.w	fp, #2
 8005efe:	f47f af55 	bne.w	8005dac <_scanf_float+0x70>
 8005f02:	f04f 0b03 	mov.w	fp, #3
 8005f06:	e7da      	b.n	8005ebe <_scanf_float+0x182>
 8005f08:	f1bb 0f06 	cmp.w	fp, #6
 8005f0c:	f47f af4e 	bne.w	8005dac <_scanf_float+0x70>
 8005f10:	f04f 0b07 	mov.w	fp, #7
 8005f14:	e7d3      	b.n	8005ebe <_scanf_float+0x182>
 8005f16:	6821      	ldr	r1, [r4, #0]
 8005f18:	0588      	lsls	r0, r1, #22
 8005f1a:	f57f af47 	bpl.w	8005dac <_scanf_float+0x70>
 8005f1e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8005f22:	6021      	str	r1, [r4, #0]
 8005f24:	f8cd 9008 	str.w	r9, [sp, #8]
 8005f28:	e7c9      	b.n	8005ebe <_scanf_float+0x182>
 8005f2a:	6821      	ldr	r1, [r4, #0]
 8005f2c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8005f30:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8005f34:	d006      	beq.n	8005f44 <_scanf_float+0x208>
 8005f36:	0548      	lsls	r0, r1, #21
 8005f38:	f57f af38 	bpl.w	8005dac <_scanf_float+0x70>
 8005f3c:	f1b9 0f00 	cmp.w	r9, #0
 8005f40:	f43f af3b 	beq.w	8005dba <_scanf_float+0x7e>
 8005f44:	0588      	lsls	r0, r1, #22
 8005f46:	bf58      	it	pl
 8005f48:	9802      	ldrpl	r0, [sp, #8]
 8005f4a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005f4e:	bf58      	it	pl
 8005f50:	eba9 0000 	subpl.w	r0, r9, r0
 8005f54:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8005f58:	bf58      	it	pl
 8005f5a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8005f5e:	6021      	str	r1, [r4, #0]
 8005f60:	f04f 0900 	mov.w	r9, #0
 8005f64:	e7ab      	b.n	8005ebe <_scanf_float+0x182>
 8005f66:	2203      	movs	r2, #3
 8005f68:	e7a9      	b.n	8005ebe <_scanf_float+0x182>
 8005f6a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005f6e:	9205      	str	r2, [sp, #20]
 8005f70:	4631      	mov	r1, r6
 8005f72:	4638      	mov	r0, r7
 8005f74:	4798      	blx	r3
 8005f76:	9a05      	ldr	r2, [sp, #20]
 8005f78:	2800      	cmp	r0, #0
 8005f7a:	f43f af04 	beq.w	8005d86 <_scanf_float+0x4a>
 8005f7e:	e715      	b.n	8005dac <_scanf_float+0x70>
 8005f80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005f84:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005f88:	4632      	mov	r2, r6
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	4798      	blx	r3
 8005f8e:	6923      	ldr	r3, [r4, #16]
 8005f90:	3b01      	subs	r3, #1
 8005f92:	6123      	str	r3, [r4, #16]
 8005f94:	e715      	b.n	8005dc2 <_scanf_float+0x86>
 8005f96:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8005f9a:	2b06      	cmp	r3, #6
 8005f9c:	d80a      	bhi.n	8005fb4 <_scanf_float+0x278>
 8005f9e:	f1bb 0f02 	cmp.w	fp, #2
 8005fa2:	d968      	bls.n	8006076 <_scanf_float+0x33a>
 8005fa4:	f1ab 0b03 	sub.w	fp, fp, #3
 8005fa8:	fa5f fb8b 	uxtb.w	fp, fp
 8005fac:	eba5 0b0b 	sub.w	fp, r5, fp
 8005fb0:	455d      	cmp	r5, fp
 8005fb2:	d14b      	bne.n	800604c <_scanf_float+0x310>
 8005fb4:	6823      	ldr	r3, [r4, #0]
 8005fb6:	05da      	lsls	r2, r3, #23
 8005fb8:	d51f      	bpl.n	8005ffa <_scanf_float+0x2be>
 8005fba:	055b      	lsls	r3, r3, #21
 8005fbc:	d468      	bmi.n	8006090 <_scanf_float+0x354>
 8005fbe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005fc2:	6923      	ldr	r3, [r4, #16]
 8005fc4:	2965      	cmp	r1, #101	; 0x65
 8005fc6:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8005fca:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8005fce:	6123      	str	r3, [r4, #16]
 8005fd0:	d00d      	beq.n	8005fee <_scanf_float+0x2b2>
 8005fd2:	2945      	cmp	r1, #69	; 0x45
 8005fd4:	d00b      	beq.n	8005fee <_scanf_float+0x2b2>
 8005fd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fda:	4632      	mov	r2, r6
 8005fdc:	4638      	mov	r0, r7
 8005fde:	4798      	blx	r3
 8005fe0:	6923      	ldr	r3, [r4, #16]
 8005fe2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	f1a5 0b02 	sub.w	fp, r5, #2
 8005fec:	6123      	str	r3, [r4, #16]
 8005fee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ff2:	4632      	mov	r2, r6
 8005ff4:	4638      	mov	r0, r7
 8005ff6:	4798      	blx	r3
 8005ff8:	465d      	mov	r5, fp
 8005ffa:	6826      	ldr	r6, [r4, #0]
 8005ffc:	f016 0610 	ands.w	r6, r6, #16
 8006000:	d17a      	bne.n	80060f8 <_scanf_float+0x3bc>
 8006002:	702e      	strb	r6, [r5, #0]
 8006004:	6823      	ldr	r3, [r4, #0]
 8006006:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800600a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800600e:	d142      	bne.n	8006096 <_scanf_float+0x35a>
 8006010:	9b02      	ldr	r3, [sp, #8]
 8006012:	eba9 0303 	sub.w	r3, r9, r3
 8006016:	425a      	negs	r2, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	d149      	bne.n	80060b0 <_scanf_float+0x374>
 800601c:	2200      	movs	r2, #0
 800601e:	4641      	mov	r1, r8
 8006020:	4638      	mov	r0, r7
 8006022:	f000 fed1 	bl	8006dc8 <_strtod_r>
 8006026:	6825      	ldr	r5, [r4, #0]
 8006028:	f8da 3000 	ldr.w	r3, [sl]
 800602c:	f015 0f02 	tst.w	r5, #2
 8006030:	f103 0204 	add.w	r2, r3, #4
 8006034:	ec59 8b10 	vmov	r8, r9, d0
 8006038:	f8ca 2000 	str.w	r2, [sl]
 800603c:	d043      	beq.n	80060c6 <_scanf_float+0x38a>
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	e9c3 8900 	strd	r8, r9, [r3]
 8006044:	68e3      	ldr	r3, [r4, #12]
 8006046:	3301      	adds	r3, #1
 8006048:	60e3      	str	r3, [r4, #12]
 800604a:	e6be      	b.n	8005dca <_scanf_float+0x8e>
 800604c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006050:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006054:	4632      	mov	r2, r6
 8006056:	4638      	mov	r0, r7
 8006058:	4798      	blx	r3
 800605a:	6923      	ldr	r3, [r4, #16]
 800605c:	3b01      	subs	r3, #1
 800605e:	6123      	str	r3, [r4, #16]
 8006060:	e7a6      	b.n	8005fb0 <_scanf_float+0x274>
 8006062:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006066:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800606a:	4632      	mov	r2, r6
 800606c:	4638      	mov	r0, r7
 800606e:	4798      	blx	r3
 8006070:	6923      	ldr	r3, [r4, #16]
 8006072:	3b01      	subs	r3, #1
 8006074:	6123      	str	r3, [r4, #16]
 8006076:	4545      	cmp	r5, r8
 8006078:	d8f3      	bhi.n	8006062 <_scanf_float+0x326>
 800607a:	e6a5      	b.n	8005dc8 <_scanf_float+0x8c>
 800607c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006080:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006084:	4632      	mov	r2, r6
 8006086:	4638      	mov	r0, r7
 8006088:	4798      	blx	r3
 800608a:	6923      	ldr	r3, [r4, #16]
 800608c:	3b01      	subs	r3, #1
 800608e:	6123      	str	r3, [r4, #16]
 8006090:	4545      	cmp	r5, r8
 8006092:	d8f3      	bhi.n	800607c <_scanf_float+0x340>
 8006094:	e698      	b.n	8005dc8 <_scanf_float+0x8c>
 8006096:	9b03      	ldr	r3, [sp, #12]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d0bf      	beq.n	800601c <_scanf_float+0x2e0>
 800609c:	9904      	ldr	r1, [sp, #16]
 800609e:	230a      	movs	r3, #10
 80060a0:	4632      	mov	r2, r6
 80060a2:	3101      	adds	r1, #1
 80060a4:	4638      	mov	r0, r7
 80060a6:	f000 ff1b 	bl	8006ee0 <_strtol_r>
 80060aa:	9b03      	ldr	r3, [sp, #12]
 80060ac:	9d04      	ldr	r5, [sp, #16]
 80060ae:	1ac2      	subs	r2, r0, r3
 80060b0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80060b4:	429d      	cmp	r5, r3
 80060b6:	bf28      	it	cs
 80060b8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80060bc:	490f      	ldr	r1, [pc, #60]	; (80060fc <_scanf_float+0x3c0>)
 80060be:	4628      	mov	r0, r5
 80060c0:	f000 f824 	bl	800610c <siprintf>
 80060c4:	e7aa      	b.n	800601c <_scanf_float+0x2e0>
 80060c6:	f015 0504 	ands.w	r5, r5, #4
 80060ca:	d1b8      	bne.n	800603e <_scanf_float+0x302>
 80060cc:	681f      	ldr	r7, [r3, #0]
 80060ce:	ee10 2a10 	vmov	r2, s0
 80060d2:	464b      	mov	r3, r9
 80060d4:	ee10 0a10 	vmov	r0, s0
 80060d8:	4649      	mov	r1, r9
 80060da:	f7fa fd2f 	bl	8000b3c <__aeabi_dcmpun>
 80060de:	b128      	cbz	r0, 80060ec <_scanf_float+0x3b0>
 80060e0:	4628      	mov	r0, r5
 80060e2:	f000 f80d 	bl	8006100 <nanf>
 80060e6:	ed87 0a00 	vstr	s0, [r7]
 80060ea:	e7ab      	b.n	8006044 <_scanf_float+0x308>
 80060ec:	4640      	mov	r0, r8
 80060ee:	4649      	mov	r1, r9
 80060f0:	f7fa fd82 	bl	8000bf8 <__aeabi_d2f>
 80060f4:	6038      	str	r0, [r7, #0]
 80060f6:	e7a5      	b.n	8006044 <_scanf_float+0x308>
 80060f8:	2600      	movs	r6, #0
 80060fa:	e666      	b.n	8005dca <_scanf_float+0x8e>
 80060fc:	0800982e 	.word	0x0800982e

08006100 <nanf>:
 8006100:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006108 <nanf+0x8>
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	7fc00000 	.word	0x7fc00000

0800610c <siprintf>:
 800610c:	b40e      	push	{r1, r2, r3}
 800610e:	b500      	push	{lr}
 8006110:	b09c      	sub	sp, #112	; 0x70
 8006112:	ab1d      	add	r3, sp, #116	; 0x74
 8006114:	9002      	str	r0, [sp, #8]
 8006116:	9006      	str	r0, [sp, #24]
 8006118:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800611c:	4809      	ldr	r0, [pc, #36]	; (8006144 <siprintf+0x38>)
 800611e:	9107      	str	r1, [sp, #28]
 8006120:	9104      	str	r1, [sp, #16]
 8006122:	4909      	ldr	r1, [pc, #36]	; (8006148 <siprintf+0x3c>)
 8006124:	f853 2b04 	ldr.w	r2, [r3], #4
 8006128:	9105      	str	r1, [sp, #20]
 800612a:	6800      	ldr	r0, [r0, #0]
 800612c:	9301      	str	r3, [sp, #4]
 800612e:	a902      	add	r1, sp, #8
 8006130:	f002 fdaa 	bl	8008c88 <_svfiprintf_r>
 8006134:	9b02      	ldr	r3, [sp, #8]
 8006136:	2200      	movs	r2, #0
 8006138:	701a      	strb	r2, [r3, #0]
 800613a:	b01c      	add	sp, #112	; 0x70
 800613c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006140:	b003      	add	sp, #12
 8006142:	4770      	bx	lr
 8006144:	2000000c 	.word	0x2000000c
 8006148:	ffff0208 	.word	0xffff0208

0800614c <siscanf>:
 800614c:	b40e      	push	{r1, r2, r3}
 800614e:	b530      	push	{r4, r5, lr}
 8006150:	b09c      	sub	sp, #112	; 0x70
 8006152:	ac1f      	add	r4, sp, #124	; 0x7c
 8006154:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006158:	f854 5b04 	ldr.w	r5, [r4], #4
 800615c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006160:	9002      	str	r0, [sp, #8]
 8006162:	9006      	str	r0, [sp, #24]
 8006164:	f7fa f83c 	bl	80001e0 <strlen>
 8006168:	4b0b      	ldr	r3, [pc, #44]	; (8006198 <siscanf+0x4c>)
 800616a:	9003      	str	r0, [sp, #12]
 800616c:	9007      	str	r0, [sp, #28]
 800616e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006170:	480a      	ldr	r0, [pc, #40]	; (800619c <siscanf+0x50>)
 8006172:	9401      	str	r4, [sp, #4]
 8006174:	2300      	movs	r3, #0
 8006176:	930f      	str	r3, [sp, #60]	; 0x3c
 8006178:	9314      	str	r3, [sp, #80]	; 0x50
 800617a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800617e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006182:	462a      	mov	r2, r5
 8006184:	4623      	mov	r3, r4
 8006186:	a902      	add	r1, sp, #8
 8006188:	6800      	ldr	r0, [r0, #0]
 800618a:	f002 fecf 	bl	8008f2c <__ssvfiscanf_r>
 800618e:	b01c      	add	sp, #112	; 0x70
 8006190:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006194:	b003      	add	sp, #12
 8006196:	4770      	bx	lr
 8006198:	080061a1 	.word	0x080061a1
 800619c:	2000000c 	.word	0x2000000c

080061a0 <__seofread>:
 80061a0:	2000      	movs	r0, #0
 80061a2:	4770      	bx	lr

080061a4 <sulp>:
 80061a4:	b570      	push	{r4, r5, r6, lr}
 80061a6:	4604      	mov	r4, r0
 80061a8:	460d      	mov	r5, r1
 80061aa:	ec45 4b10 	vmov	d0, r4, r5
 80061ae:	4616      	mov	r6, r2
 80061b0:	f002 fb26 	bl	8008800 <__ulp>
 80061b4:	ec51 0b10 	vmov	r0, r1, d0
 80061b8:	b17e      	cbz	r6, 80061da <sulp+0x36>
 80061ba:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80061be:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	dd09      	ble.n	80061da <sulp+0x36>
 80061c6:	051b      	lsls	r3, r3, #20
 80061c8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80061cc:	2400      	movs	r4, #0
 80061ce:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80061d2:	4622      	mov	r2, r4
 80061d4:	462b      	mov	r3, r5
 80061d6:	f7fa fa17 	bl	8000608 <__aeabi_dmul>
 80061da:	bd70      	pop	{r4, r5, r6, pc}
 80061dc:	0000      	movs	r0, r0
	...

080061e0 <_strtod_l>:
 80061e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e4:	461f      	mov	r7, r3
 80061e6:	b0a1      	sub	sp, #132	; 0x84
 80061e8:	2300      	movs	r3, #0
 80061ea:	4681      	mov	r9, r0
 80061ec:	4638      	mov	r0, r7
 80061ee:	460e      	mov	r6, r1
 80061f0:	9217      	str	r2, [sp, #92]	; 0x5c
 80061f2:	931c      	str	r3, [sp, #112]	; 0x70
 80061f4:	f002 f804 	bl	8008200 <__localeconv_l>
 80061f8:	4680      	mov	r8, r0
 80061fa:	6800      	ldr	r0, [r0, #0]
 80061fc:	f7f9 fff0 	bl	80001e0 <strlen>
 8006200:	f04f 0a00 	mov.w	sl, #0
 8006204:	4604      	mov	r4, r0
 8006206:	f04f 0b00 	mov.w	fp, #0
 800620a:	961b      	str	r6, [sp, #108]	; 0x6c
 800620c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800620e:	781a      	ldrb	r2, [r3, #0]
 8006210:	2a0d      	cmp	r2, #13
 8006212:	d832      	bhi.n	800627a <_strtod_l+0x9a>
 8006214:	2a09      	cmp	r2, #9
 8006216:	d236      	bcs.n	8006286 <_strtod_l+0xa6>
 8006218:	2a00      	cmp	r2, #0
 800621a:	d03e      	beq.n	800629a <_strtod_l+0xba>
 800621c:	2300      	movs	r3, #0
 800621e:	930d      	str	r3, [sp, #52]	; 0x34
 8006220:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006222:	782b      	ldrb	r3, [r5, #0]
 8006224:	2b30      	cmp	r3, #48	; 0x30
 8006226:	f040 80ac 	bne.w	8006382 <_strtod_l+0x1a2>
 800622a:	786b      	ldrb	r3, [r5, #1]
 800622c:	2b58      	cmp	r3, #88	; 0x58
 800622e:	d001      	beq.n	8006234 <_strtod_l+0x54>
 8006230:	2b78      	cmp	r3, #120	; 0x78
 8006232:	d167      	bne.n	8006304 <_strtod_l+0x124>
 8006234:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	ab1c      	add	r3, sp, #112	; 0x70
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	9702      	str	r7, [sp, #8]
 800623e:	ab1d      	add	r3, sp, #116	; 0x74
 8006240:	4a88      	ldr	r2, [pc, #544]	; (8006464 <_strtod_l+0x284>)
 8006242:	a91b      	add	r1, sp, #108	; 0x6c
 8006244:	4648      	mov	r0, r9
 8006246:	f001 fcf2 	bl	8007c2e <__gethex>
 800624a:	f010 0407 	ands.w	r4, r0, #7
 800624e:	4606      	mov	r6, r0
 8006250:	d005      	beq.n	800625e <_strtod_l+0x7e>
 8006252:	2c06      	cmp	r4, #6
 8006254:	d12b      	bne.n	80062ae <_strtod_l+0xce>
 8006256:	3501      	adds	r5, #1
 8006258:	2300      	movs	r3, #0
 800625a:	951b      	str	r5, [sp, #108]	; 0x6c
 800625c:	930d      	str	r3, [sp, #52]	; 0x34
 800625e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006260:	2b00      	cmp	r3, #0
 8006262:	f040 859a 	bne.w	8006d9a <_strtod_l+0xbba>
 8006266:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006268:	b1e3      	cbz	r3, 80062a4 <_strtod_l+0xc4>
 800626a:	4652      	mov	r2, sl
 800626c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006270:	ec43 2b10 	vmov	d0, r2, r3
 8006274:	b021      	add	sp, #132	; 0x84
 8006276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627a:	2a2b      	cmp	r2, #43	; 0x2b
 800627c:	d015      	beq.n	80062aa <_strtod_l+0xca>
 800627e:	2a2d      	cmp	r2, #45	; 0x2d
 8006280:	d004      	beq.n	800628c <_strtod_l+0xac>
 8006282:	2a20      	cmp	r2, #32
 8006284:	d1ca      	bne.n	800621c <_strtod_l+0x3c>
 8006286:	3301      	adds	r3, #1
 8006288:	931b      	str	r3, [sp, #108]	; 0x6c
 800628a:	e7bf      	b.n	800620c <_strtod_l+0x2c>
 800628c:	2201      	movs	r2, #1
 800628e:	920d      	str	r2, [sp, #52]	; 0x34
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	921b      	str	r2, [sp, #108]	; 0x6c
 8006294:	785b      	ldrb	r3, [r3, #1]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1c2      	bne.n	8006220 <_strtod_l+0x40>
 800629a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800629c:	961b      	str	r6, [sp, #108]	; 0x6c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f040 8579 	bne.w	8006d96 <_strtod_l+0xbb6>
 80062a4:	4652      	mov	r2, sl
 80062a6:	465b      	mov	r3, fp
 80062a8:	e7e2      	b.n	8006270 <_strtod_l+0x90>
 80062aa:	2200      	movs	r2, #0
 80062ac:	e7ef      	b.n	800628e <_strtod_l+0xae>
 80062ae:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80062b0:	b13a      	cbz	r2, 80062c2 <_strtod_l+0xe2>
 80062b2:	2135      	movs	r1, #53	; 0x35
 80062b4:	a81e      	add	r0, sp, #120	; 0x78
 80062b6:	f002 fb9b 	bl	80089f0 <__copybits>
 80062ba:	991c      	ldr	r1, [sp, #112]	; 0x70
 80062bc:	4648      	mov	r0, r9
 80062be:	f002 f808 	bl	80082d2 <_Bfree>
 80062c2:	3c01      	subs	r4, #1
 80062c4:	2c04      	cmp	r4, #4
 80062c6:	d806      	bhi.n	80062d6 <_strtod_l+0xf6>
 80062c8:	e8df f004 	tbb	[pc, r4]
 80062cc:	1714030a 	.word	0x1714030a
 80062d0:	0a          	.byte	0x0a
 80062d1:	00          	.byte	0x00
 80062d2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80062d6:	0730      	lsls	r0, r6, #28
 80062d8:	d5c1      	bpl.n	800625e <_strtod_l+0x7e>
 80062da:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80062de:	e7be      	b.n	800625e <_strtod_l+0x7e>
 80062e0:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 80062e4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80062e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80062ea:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80062ee:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80062f2:	e7f0      	b.n	80062d6 <_strtod_l+0xf6>
 80062f4:	f8df b170 	ldr.w	fp, [pc, #368]	; 8006468 <_strtod_l+0x288>
 80062f8:	e7ed      	b.n	80062d6 <_strtod_l+0xf6>
 80062fa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80062fe:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006302:	e7e8      	b.n	80062d6 <_strtod_l+0xf6>
 8006304:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006306:	1c5a      	adds	r2, r3, #1
 8006308:	921b      	str	r2, [sp, #108]	; 0x6c
 800630a:	785b      	ldrb	r3, [r3, #1]
 800630c:	2b30      	cmp	r3, #48	; 0x30
 800630e:	d0f9      	beq.n	8006304 <_strtod_l+0x124>
 8006310:	2b00      	cmp	r3, #0
 8006312:	d0a4      	beq.n	800625e <_strtod_l+0x7e>
 8006314:	2301      	movs	r3, #1
 8006316:	2500      	movs	r5, #0
 8006318:	9306      	str	r3, [sp, #24]
 800631a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800631c:	9308      	str	r3, [sp, #32]
 800631e:	9507      	str	r5, [sp, #28]
 8006320:	9505      	str	r5, [sp, #20]
 8006322:	220a      	movs	r2, #10
 8006324:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006326:	7807      	ldrb	r7, [r0, #0]
 8006328:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800632c:	b2d9      	uxtb	r1, r3
 800632e:	2909      	cmp	r1, #9
 8006330:	d929      	bls.n	8006386 <_strtod_l+0x1a6>
 8006332:	4622      	mov	r2, r4
 8006334:	f8d8 1000 	ldr.w	r1, [r8]
 8006338:	f003 f8e2 	bl	8009500 <strncmp>
 800633c:	2800      	cmp	r0, #0
 800633e:	d031      	beq.n	80063a4 <_strtod_l+0x1c4>
 8006340:	2000      	movs	r0, #0
 8006342:	9c05      	ldr	r4, [sp, #20]
 8006344:	9004      	str	r0, [sp, #16]
 8006346:	463b      	mov	r3, r7
 8006348:	4602      	mov	r2, r0
 800634a:	2b65      	cmp	r3, #101	; 0x65
 800634c:	d001      	beq.n	8006352 <_strtod_l+0x172>
 800634e:	2b45      	cmp	r3, #69	; 0x45
 8006350:	d114      	bne.n	800637c <_strtod_l+0x19c>
 8006352:	b924      	cbnz	r4, 800635e <_strtod_l+0x17e>
 8006354:	b910      	cbnz	r0, 800635c <_strtod_l+0x17c>
 8006356:	9b06      	ldr	r3, [sp, #24]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d09e      	beq.n	800629a <_strtod_l+0xba>
 800635c:	2400      	movs	r4, #0
 800635e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006360:	1c73      	adds	r3, r6, #1
 8006362:	931b      	str	r3, [sp, #108]	; 0x6c
 8006364:	7873      	ldrb	r3, [r6, #1]
 8006366:	2b2b      	cmp	r3, #43	; 0x2b
 8006368:	d078      	beq.n	800645c <_strtod_l+0x27c>
 800636a:	2b2d      	cmp	r3, #45	; 0x2d
 800636c:	d070      	beq.n	8006450 <_strtod_l+0x270>
 800636e:	f04f 0c00 	mov.w	ip, #0
 8006372:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006376:	2f09      	cmp	r7, #9
 8006378:	d97c      	bls.n	8006474 <_strtod_l+0x294>
 800637a:	961b      	str	r6, [sp, #108]	; 0x6c
 800637c:	f04f 0e00 	mov.w	lr, #0
 8006380:	e09a      	b.n	80064b8 <_strtod_l+0x2d8>
 8006382:	2300      	movs	r3, #0
 8006384:	e7c7      	b.n	8006316 <_strtod_l+0x136>
 8006386:	9905      	ldr	r1, [sp, #20]
 8006388:	2908      	cmp	r1, #8
 800638a:	bfdd      	ittte	le
 800638c:	9907      	ldrle	r1, [sp, #28]
 800638e:	fb02 3301 	mlale	r3, r2, r1, r3
 8006392:	9307      	strle	r3, [sp, #28]
 8006394:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006398:	9b05      	ldr	r3, [sp, #20]
 800639a:	3001      	adds	r0, #1
 800639c:	3301      	adds	r3, #1
 800639e:	9305      	str	r3, [sp, #20]
 80063a0:	901b      	str	r0, [sp, #108]	; 0x6c
 80063a2:	e7bf      	b.n	8006324 <_strtod_l+0x144>
 80063a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063a6:	191a      	adds	r2, r3, r4
 80063a8:	921b      	str	r2, [sp, #108]	; 0x6c
 80063aa:	9a05      	ldr	r2, [sp, #20]
 80063ac:	5d1b      	ldrb	r3, [r3, r4]
 80063ae:	2a00      	cmp	r2, #0
 80063b0:	d037      	beq.n	8006422 <_strtod_l+0x242>
 80063b2:	9c05      	ldr	r4, [sp, #20]
 80063b4:	4602      	mov	r2, r0
 80063b6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80063ba:	2909      	cmp	r1, #9
 80063bc:	d913      	bls.n	80063e6 <_strtod_l+0x206>
 80063be:	2101      	movs	r1, #1
 80063c0:	9104      	str	r1, [sp, #16]
 80063c2:	e7c2      	b.n	800634a <_strtod_l+0x16a>
 80063c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80063c6:	1c5a      	adds	r2, r3, #1
 80063c8:	921b      	str	r2, [sp, #108]	; 0x6c
 80063ca:	785b      	ldrb	r3, [r3, #1]
 80063cc:	3001      	adds	r0, #1
 80063ce:	2b30      	cmp	r3, #48	; 0x30
 80063d0:	d0f8      	beq.n	80063c4 <_strtod_l+0x1e4>
 80063d2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80063d6:	2a08      	cmp	r2, #8
 80063d8:	f200 84e4 	bhi.w	8006da4 <_strtod_l+0xbc4>
 80063dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80063de:	9208      	str	r2, [sp, #32]
 80063e0:	4602      	mov	r2, r0
 80063e2:	2000      	movs	r0, #0
 80063e4:	4604      	mov	r4, r0
 80063e6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80063ea:	f100 0101 	add.w	r1, r0, #1
 80063ee:	d012      	beq.n	8006416 <_strtod_l+0x236>
 80063f0:	440a      	add	r2, r1
 80063f2:	eb00 0c04 	add.w	ip, r0, r4
 80063f6:	4621      	mov	r1, r4
 80063f8:	270a      	movs	r7, #10
 80063fa:	458c      	cmp	ip, r1
 80063fc:	d113      	bne.n	8006426 <_strtod_l+0x246>
 80063fe:	1821      	adds	r1, r4, r0
 8006400:	2908      	cmp	r1, #8
 8006402:	f104 0401 	add.w	r4, r4, #1
 8006406:	4404      	add	r4, r0
 8006408:	dc19      	bgt.n	800643e <_strtod_l+0x25e>
 800640a:	9b07      	ldr	r3, [sp, #28]
 800640c:	210a      	movs	r1, #10
 800640e:	fb01 e303 	mla	r3, r1, r3, lr
 8006412:	9307      	str	r3, [sp, #28]
 8006414:	2100      	movs	r1, #0
 8006416:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006418:	1c58      	adds	r0, r3, #1
 800641a:	901b      	str	r0, [sp, #108]	; 0x6c
 800641c:	785b      	ldrb	r3, [r3, #1]
 800641e:	4608      	mov	r0, r1
 8006420:	e7c9      	b.n	80063b6 <_strtod_l+0x1d6>
 8006422:	9805      	ldr	r0, [sp, #20]
 8006424:	e7d3      	b.n	80063ce <_strtod_l+0x1ee>
 8006426:	2908      	cmp	r1, #8
 8006428:	f101 0101 	add.w	r1, r1, #1
 800642c:	dc03      	bgt.n	8006436 <_strtod_l+0x256>
 800642e:	9b07      	ldr	r3, [sp, #28]
 8006430:	437b      	muls	r3, r7
 8006432:	9307      	str	r3, [sp, #28]
 8006434:	e7e1      	b.n	80063fa <_strtod_l+0x21a>
 8006436:	2910      	cmp	r1, #16
 8006438:	bfd8      	it	le
 800643a:	437d      	mulle	r5, r7
 800643c:	e7dd      	b.n	80063fa <_strtod_l+0x21a>
 800643e:	2c10      	cmp	r4, #16
 8006440:	bfdc      	itt	le
 8006442:	210a      	movle	r1, #10
 8006444:	fb01 e505 	mlale	r5, r1, r5, lr
 8006448:	e7e4      	b.n	8006414 <_strtod_l+0x234>
 800644a:	2301      	movs	r3, #1
 800644c:	9304      	str	r3, [sp, #16]
 800644e:	e781      	b.n	8006354 <_strtod_l+0x174>
 8006450:	f04f 0c01 	mov.w	ip, #1
 8006454:	1cb3      	adds	r3, r6, #2
 8006456:	931b      	str	r3, [sp, #108]	; 0x6c
 8006458:	78b3      	ldrb	r3, [r6, #2]
 800645a:	e78a      	b.n	8006372 <_strtod_l+0x192>
 800645c:	f04f 0c00 	mov.w	ip, #0
 8006460:	e7f8      	b.n	8006454 <_strtod_l+0x274>
 8006462:	bf00      	nop
 8006464:	08009834 	.word	0x08009834
 8006468:	7ff00000 	.word	0x7ff00000
 800646c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800646e:	1c5f      	adds	r7, r3, #1
 8006470:	971b      	str	r7, [sp, #108]	; 0x6c
 8006472:	785b      	ldrb	r3, [r3, #1]
 8006474:	2b30      	cmp	r3, #48	; 0x30
 8006476:	d0f9      	beq.n	800646c <_strtod_l+0x28c>
 8006478:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800647c:	2f08      	cmp	r7, #8
 800647e:	f63f af7d 	bhi.w	800637c <_strtod_l+0x19c>
 8006482:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006486:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006488:	930a      	str	r3, [sp, #40]	; 0x28
 800648a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800648c:	1c5f      	adds	r7, r3, #1
 800648e:	971b      	str	r7, [sp, #108]	; 0x6c
 8006490:	785b      	ldrb	r3, [r3, #1]
 8006492:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006496:	f1b8 0f09 	cmp.w	r8, #9
 800649a:	d937      	bls.n	800650c <_strtod_l+0x32c>
 800649c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800649e:	1a7f      	subs	r7, r7, r1
 80064a0:	2f08      	cmp	r7, #8
 80064a2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80064a6:	dc37      	bgt.n	8006518 <_strtod_l+0x338>
 80064a8:	45be      	cmp	lr, r7
 80064aa:	bfa8      	it	ge
 80064ac:	46be      	movge	lr, r7
 80064ae:	f1bc 0f00 	cmp.w	ip, #0
 80064b2:	d001      	beq.n	80064b8 <_strtod_l+0x2d8>
 80064b4:	f1ce 0e00 	rsb	lr, lr, #0
 80064b8:	2c00      	cmp	r4, #0
 80064ba:	d151      	bne.n	8006560 <_strtod_l+0x380>
 80064bc:	2800      	cmp	r0, #0
 80064be:	f47f aece 	bne.w	800625e <_strtod_l+0x7e>
 80064c2:	9a06      	ldr	r2, [sp, #24]
 80064c4:	2a00      	cmp	r2, #0
 80064c6:	f47f aeca 	bne.w	800625e <_strtod_l+0x7e>
 80064ca:	9a04      	ldr	r2, [sp, #16]
 80064cc:	2a00      	cmp	r2, #0
 80064ce:	f47f aee4 	bne.w	800629a <_strtod_l+0xba>
 80064d2:	2b4e      	cmp	r3, #78	; 0x4e
 80064d4:	d027      	beq.n	8006526 <_strtod_l+0x346>
 80064d6:	dc21      	bgt.n	800651c <_strtod_l+0x33c>
 80064d8:	2b49      	cmp	r3, #73	; 0x49
 80064da:	f47f aede 	bne.w	800629a <_strtod_l+0xba>
 80064de:	49a0      	ldr	r1, [pc, #640]	; (8006760 <_strtod_l+0x580>)
 80064e0:	a81b      	add	r0, sp, #108	; 0x6c
 80064e2:	f001 fdd7 	bl	8008094 <__match>
 80064e6:	2800      	cmp	r0, #0
 80064e8:	f43f aed7 	beq.w	800629a <_strtod_l+0xba>
 80064ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064ee:	499d      	ldr	r1, [pc, #628]	; (8006764 <_strtod_l+0x584>)
 80064f0:	3b01      	subs	r3, #1
 80064f2:	a81b      	add	r0, sp, #108	; 0x6c
 80064f4:	931b      	str	r3, [sp, #108]	; 0x6c
 80064f6:	f001 fdcd 	bl	8008094 <__match>
 80064fa:	b910      	cbnz	r0, 8006502 <_strtod_l+0x322>
 80064fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064fe:	3301      	adds	r3, #1
 8006500:	931b      	str	r3, [sp, #108]	; 0x6c
 8006502:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006778 <_strtod_l+0x598>
 8006506:	f04f 0a00 	mov.w	sl, #0
 800650a:	e6a8      	b.n	800625e <_strtod_l+0x7e>
 800650c:	210a      	movs	r1, #10
 800650e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006512:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006516:	e7b8      	b.n	800648a <_strtod_l+0x2aa>
 8006518:	46be      	mov	lr, r7
 800651a:	e7c8      	b.n	80064ae <_strtod_l+0x2ce>
 800651c:	2b69      	cmp	r3, #105	; 0x69
 800651e:	d0de      	beq.n	80064de <_strtod_l+0x2fe>
 8006520:	2b6e      	cmp	r3, #110	; 0x6e
 8006522:	f47f aeba 	bne.w	800629a <_strtod_l+0xba>
 8006526:	4990      	ldr	r1, [pc, #576]	; (8006768 <_strtod_l+0x588>)
 8006528:	a81b      	add	r0, sp, #108	; 0x6c
 800652a:	f001 fdb3 	bl	8008094 <__match>
 800652e:	2800      	cmp	r0, #0
 8006530:	f43f aeb3 	beq.w	800629a <_strtod_l+0xba>
 8006534:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006536:	781b      	ldrb	r3, [r3, #0]
 8006538:	2b28      	cmp	r3, #40	; 0x28
 800653a:	d10e      	bne.n	800655a <_strtod_l+0x37a>
 800653c:	aa1e      	add	r2, sp, #120	; 0x78
 800653e:	498b      	ldr	r1, [pc, #556]	; (800676c <_strtod_l+0x58c>)
 8006540:	a81b      	add	r0, sp, #108	; 0x6c
 8006542:	f001 fdbb 	bl	80080bc <__hexnan>
 8006546:	2805      	cmp	r0, #5
 8006548:	d107      	bne.n	800655a <_strtod_l+0x37a>
 800654a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800654c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8006550:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006554:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006558:	e681      	b.n	800625e <_strtod_l+0x7e>
 800655a:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006780 <_strtod_l+0x5a0>
 800655e:	e7d2      	b.n	8006506 <_strtod_l+0x326>
 8006560:	ebae 0302 	sub.w	r3, lr, r2
 8006564:	9306      	str	r3, [sp, #24]
 8006566:	9b05      	ldr	r3, [sp, #20]
 8006568:	9807      	ldr	r0, [sp, #28]
 800656a:	2b00      	cmp	r3, #0
 800656c:	bf08      	it	eq
 800656e:	4623      	moveq	r3, r4
 8006570:	2c10      	cmp	r4, #16
 8006572:	9305      	str	r3, [sp, #20]
 8006574:	46a0      	mov	r8, r4
 8006576:	bfa8      	it	ge
 8006578:	f04f 0810 	movge.w	r8, #16
 800657c:	f7f9 ffca 	bl	8000514 <__aeabi_ui2d>
 8006580:	2c09      	cmp	r4, #9
 8006582:	4682      	mov	sl, r0
 8006584:	468b      	mov	fp, r1
 8006586:	dc13      	bgt.n	80065b0 <_strtod_l+0x3d0>
 8006588:	9b06      	ldr	r3, [sp, #24]
 800658a:	2b00      	cmp	r3, #0
 800658c:	f43f ae67 	beq.w	800625e <_strtod_l+0x7e>
 8006590:	9b06      	ldr	r3, [sp, #24]
 8006592:	dd7a      	ble.n	800668a <_strtod_l+0x4aa>
 8006594:	2b16      	cmp	r3, #22
 8006596:	dc61      	bgt.n	800665c <_strtod_l+0x47c>
 8006598:	4a75      	ldr	r2, [pc, #468]	; (8006770 <_strtod_l+0x590>)
 800659a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800659e:	e9de 0100 	ldrd	r0, r1, [lr]
 80065a2:	4652      	mov	r2, sl
 80065a4:	465b      	mov	r3, fp
 80065a6:	f7fa f82f 	bl	8000608 <__aeabi_dmul>
 80065aa:	4682      	mov	sl, r0
 80065ac:	468b      	mov	fp, r1
 80065ae:	e656      	b.n	800625e <_strtod_l+0x7e>
 80065b0:	4b6f      	ldr	r3, [pc, #444]	; (8006770 <_strtod_l+0x590>)
 80065b2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80065b6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80065ba:	f7fa f825 	bl	8000608 <__aeabi_dmul>
 80065be:	4606      	mov	r6, r0
 80065c0:	4628      	mov	r0, r5
 80065c2:	460f      	mov	r7, r1
 80065c4:	f7f9 ffa6 	bl	8000514 <__aeabi_ui2d>
 80065c8:	4602      	mov	r2, r0
 80065ca:	460b      	mov	r3, r1
 80065cc:	4630      	mov	r0, r6
 80065ce:	4639      	mov	r1, r7
 80065d0:	f7f9 fe64 	bl	800029c <__adddf3>
 80065d4:	2c0f      	cmp	r4, #15
 80065d6:	4682      	mov	sl, r0
 80065d8:	468b      	mov	fp, r1
 80065da:	ddd5      	ble.n	8006588 <_strtod_l+0x3a8>
 80065dc:	9b06      	ldr	r3, [sp, #24]
 80065de:	eba4 0808 	sub.w	r8, r4, r8
 80065e2:	4498      	add	r8, r3
 80065e4:	f1b8 0f00 	cmp.w	r8, #0
 80065e8:	f340 8096 	ble.w	8006718 <_strtod_l+0x538>
 80065ec:	f018 030f 	ands.w	r3, r8, #15
 80065f0:	d00a      	beq.n	8006608 <_strtod_l+0x428>
 80065f2:	495f      	ldr	r1, [pc, #380]	; (8006770 <_strtod_l+0x590>)
 80065f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80065f8:	4652      	mov	r2, sl
 80065fa:	465b      	mov	r3, fp
 80065fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006600:	f7fa f802 	bl	8000608 <__aeabi_dmul>
 8006604:	4682      	mov	sl, r0
 8006606:	468b      	mov	fp, r1
 8006608:	f038 080f 	bics.w	r8, r8, #15
 800660c:	d073      	beq.n	80066f6 <_strtod_l+0x516>
 800660e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006612:	dd47      	ble.n	80066a4 <_strtod_l+0x4c4>
 8006614:	2400      	movs	r4, #0
 8006616:	46a0      	mov	r8, r4
 8006618:	9407      	str	r4, [sp, #28]
 800661a:	9405      	str	r4, [sp, #20]
 800661c:	2322      	movs	r3, #34	; 0x22
 800661e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006778 <_strtod_l+0x598>
 8006622:	f8c9 3000 	str.w	r3, [r9]
 8006626:	f04f 0a00 	mov.w	sl, #0
 800662a:	9b07      	ldr	r3, [sp, #28]
 800662c:	2b00      	cmp	r3, #0
 800662e:	f43f ae16 	beq.w	800625e <_strtod_l+0x7e>
 8006632:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006634:	4648      	mov	r0, r9
 8006636:	f001 fe4c 	bl	80082d2 <_Bfree>
 800663a:	9905      	ldr	r1, [sp, #20]
 800663c:	4648      	mov	r0, r9
 800663e:	f001 fe48 	bl	80082d2 <_Bfree>
 8006642:	4641      	mov	r1, r8
 8006644:	4648      	mov	r0, r9
 8006646:	f001 fe44 	bl	80082d2 <_Bfree>
 800664a:	9907      	ldr	r1, [sp, #28]
 800664c:	4648      	mov	r0, r9
 800664e:	f001 fe40 	bl	80082d2 <_Bfree>
 8006652:	4621      	mov	r1, r4
 8006654:	4648      	mov	r0, r9
 8006656:	f001 fe3c 	bl	80082d2 <_Bfree>
 800665a:	e600      	b.n	800625e <_strtod_l+0x7e>
 800665c:	9a06      	ldr	r2, [sp, #24]
 800665e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006662:	4293      	cmp	r3, r2
 8006664:	dbba      	blt.n	80065dc <_strtod_l+0x3fc>
 8006666:	4d42      	ldr	r5, [pc, #264]	; (8006770 <_strtod_l+0x590>)
 8006668:	f1c4 040f 	rsb	r4, r4, #15
 800666c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006670:	4652      	mov	r2, sl
 8006672:	465b      	mov	r3, fp
 8006674:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006678:	f7f9 ffc6 	bl	8000608 <__aeabi_dmul>
 800667c:	9b06      	ldr	r3, [sp, #24]
 800667e:	1b1c      	subs	r4, r3, r4
 8006680:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006684:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006688:	e78d      	b.n	80065a6 <_strtod_l+0x3c6>
 800668a:	f113 0f16 	cmn.w	r3, #22
 800668e:	dba5      	blt.n	80065dc <_strtod_l+0x3fc>
 8006690:	4a37      	ldr	r2, [pc, #220]	; (8006770 <_strtod_l+0x590>)
 8006692:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8006696:	e9d2 2300 	ldrd	r2, r3, [r2]
 800669a:	4650      	mov	r0, sl
 800669c:	4659      	mov	r1, fp
 800669e:	f7fa f8dd 	bl	800085c <__aeabi_ddiv>
 80066a2:	e782      	b.n	80065aa <_strtod_l+0x3ca>
 80066a4:	2300      	movs	r3, #0
 80066a6:	4e33      	ldr	r6, [pc, #204]	; (8006774 <_strtod_l+0x594>)
 80066a8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80066ac:	4650      	mov	r0, sl
 80066ae:	4659      	mov	r1, fp
 80066b0:	461d      	mov	r5, r3
 80066b2:	f1b8 0f01 	cmp.w	r8, #1
 80066b6:	dc21      	bgt.n	80066fc <_strtod_l+0x51c>
 80066b8:	b10b      	cbz	r3, 80066be <_strtod_l+0x4de>
 80066ba:	4682      	mov	sl, r0
 80066bc:	468b      	mov	fp, r1
 80066be:	4b2d      	ldr	r3, [pc, #180]	; (8006774 <_strtod_l+0x594>)
 80066c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80066c4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80066c8:	4652      	mov	r2, sl
 80066ca:	465b      	mov	r3, fp
 80066cc:	e9d5 0100 	ldrd	r0, r1, [r5]
 80066d0:	f7f9 ff9a 	bl	8000608 <__aeabi_dmul>
 80066d4:	4b28      	ldr	r3, [pc, #160]	; (8006778 <_strtod_l+0x598>)
 80066d6:	460a      	mov	r2, r1
 80066d8:	400b      	ands	r3, r1
 80066da:	4928      	ldr	r1, [pc, #160]	; (800677c <_strtod_l+0x59c>)
 80066dc:	428b      	cmp	r3, r1
 80066de:	4682      	mov	sl, r0
 80066e0:	d898      	bhi.n	8006614 <_strtod_l+0x434>
 80066e2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80066e6:	428b      	cmp	r3, r1
 80066e8:	bf86      	itte	hi
 80066ea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006784 <_strtod_l+0x5a4>
 80066ee:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 80066f2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80066f6:	2300      	movs	r3, #0
 80066f8:	9304      	str	r3, [sp, #16]
 80066fa:	e077      	b.n	80067ec <_strtod_l+0x60c>
 80066fc:	f018 0f01 	tst.w	r8, #1
 8006700:	d006      	beq.n	8006710 <_strtod_l+0x530>
 8006702:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8006706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670a:	f7f9 ff7d 	bl	8000608 <__aeabi_dmul>
 800670e:	2301      	movs	r3, #1
 8006710:	3501      	adds	r5, #1
 8006712:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006716:	e7cc      	b.n	80066b2 <_strtod_l+0x4d2>
 8006718:	d0ed      	beq.n	80066f6 <_strtod_l+0x516>
 800671a:	f1c8 0800 	rsb	r8, r8, #0
 800671e:	f018 020f 	ands.w	r2, r8, #15
 8006722:	d00a      	beq.n	800673a <_strtod_l+0x55a>
 8006724:	4b12      	ldr	r3, [pc, #72]	; (8006770 <_strtod_l+0x590>)
 8006726:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800672a:	4650      	mov	r0, sl
 800672c:	4659      	mov	r1, fp
 800672e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006732:	f7fa f893 	bl	800085c <__aeabi_ddiv>
 8006736:	4682      	mov	sl, r0
 8006738:	468b      	mov	fp, r1
 800673a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800673e:	d0da      	beq.n	80066f6 <_strtod_l+0x516>
 8006740:	f1b8 0f1f 	cmp.w	r8, #31
 8006744:	dd20      	ble.n	8006788 <_strtod_l+0x5a8>
 8006746:	2400      	movs	r4, #0
 8006748:	46a0      	mov	r8, r4
 800674a:	9407      	str	r4, [sp, #28]
 800674c:	9405      	str	r4, [sp, #20]
 800674e:	2322      	movs	r3, #34	; 0x22
 8006750:	f04f 0a00 	mov.w	sl, #0
 8006754:	f04f 0b00 	mov.w	fp, #0
 8006758:	f8c9 3000 	str.w	r3, [r9]
 800675c:	e765      	b.n	800662a <_strtod_l+0x44a>
 800675e:	bf00      	nop
 8006760:	08009801 	.word	0x08009801
 8006764:	0800988b 	.word	0x0800988b
 8006768:	08009809 	.word	0x08009809
 800676c:	08009848 	.word	0x08009848
 8006770:	080098c8 	.word	0x080098c8
 8006774:	080098a0 	.word	0x080098a0
 8006778:	7ff00000 	.word	0x7ff00000
 800677c:	7ca00000 	.word	0x7ca00000
 8006780:	fff80000 	.word	0xfff80000
 8006784:	7fefffff 	.word	0x7fefffff
 8006788:	f018 0310 	ands.w	r3, r8, #16
 800678c:	bf18      	it	ne
 800678e:	236a      	movne	r3, #106	; 0x6a
 8006790:	4da0      	ldr	r5, [pc, #640]	; (8006a14 <_strtod_l+0x834>)
 8006792:	9304      	str	r3, [sp, #16]
 8006794:	4650      	mov	r0, sl
 8006796:	4659      	mov	r1, fp
 8006798:	2300      	movs	r3, #0
 800679a:	f1b8 0f00 	cmp.w	r8, #0
 800679e:	f300 810a 	bgt.w	80069b6 <_strtod_l+0x7d6>
 80067a2:	b10b      	cbz	r3, 80067a8 <_strtod_l+0x5c8>
 80067a4:	4682      	mov	sl, r0
 80067a6:	468b      	mov	fp, r1
 80067a8:	9b04      	ldr	r3, [sp, #16]
 80067aa:	b1bb      	cbz	r3, 80067dc <_strtod_l+0x5fc>
 80067ac:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80067b0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	4659      	mov	r1, fp
 80067b8:	dd10      	ble.n	80067dc <_strtod_l+0x5fc>
 80067ba:	2b1f      	cmp	r3, #31
 80067bc:	f340 8107 	ble.w	80069ce <_strtod_l+0x7ee>
 80067c0:	2b34      	cmp	r3, #52	; 0x34
 80067c2:	bfde      	ittt	le
 80067c4:	3b20      	suble	r3, #32
 80067c6:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80067ca:	fa02 f303 	lslle.w	r3, r2, r3
 80067ce:	f04f 0a00 	mov.w	sl, #0
 80067d2:	bfcc      	ite	gt
 80067d4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80067d8:	ea03 0b01 	andle.w	fp, r3, r1
 80067dc:	2200      	movs	r2, #0
 80067de:	2300      	movs	r3, #0
 80067e0:	4650      	mov	r0, sl
 80067e2:	4659      	mov	r1, fp
 80067e4:	f7fa f978 	bl	8000ad8 <__aeabi_dcmpeq>
 80067e8:	2800      	cmp	r0, #0
 80067ea:	d1ac      	bne.n	8006746 <_strtod_l+0x566>
 80067ec:	9b07      	ldr	r3, [sp, #28]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	9a05      	ldr	r2, [sp, #20]
 80067f2:	9908      	ldr	r1, [sp, #32]
 80067f4:	4623      	mov	r3, r4
 80067f6:	4648      	mov	r0, r9
 80067f8:	f001 fdbd 	bl	8008376 <__s2b>
 80067fc:	9007      	str	r0, [sp, #28]
 80067fe:	2800      	cmp	r0, #0
 8006800:	f43f af08 	beq.w	8006614 <_strtod_l+0x434>
 8006804:	9a06      	ldr	r2, [sp, #24]
 8006806:	9b06      	ldr	r3, [sp, #24]
 8006808:	2a00      	cmp	r2, #0
 800680a:	f1c3 0300 	rsb	r3, r3, #0
 800680e:	bfa8      	it	ge
 8006810:	2300      	movge	r3, #0
 8006812:	930e      	str	r3, [sp, #56]	; 0x38
 8006814:	2400      	movs	r4, #0
 8006816:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800681a:	9316      	str	r3, [sp, #88]	; 0x58
 800681c:	46a0      	mov	r8, r4
 800681e:	9b07      	ldr	r3, [sp, #28]
 8006820:	4648      	mov	r0, r9
 8006822:	6859      	ldr	r1, [r3, #4]
 8006824:	f001 fd21 	bl	800826a <_Balloc>
 8006828:	9005      	str	r0, [sp, #20]
 800682a:	2800      	cmp	r0, #0
 800682c:	f43f aef6 	beq.w	800661c <_strtod_l+0x43c>
 8006830:	9b07      	ldr	r3, [sp, #28]
 8006832:	691a      	ldr	r2, [r3, #16]
 8006834:	3202      	adds	r2, #2
 8006836:	f103 010c 	add.w	r1, r3, #12
 800683a:	0092      	lsls	r2, r2, #2
 800683c:	300c      	adds	r0, #12
 800683e:	f001 fd09 	bl	8008254 <memcpy>
 8006842:	aa1e      	add	r2, sp, #120	; 0x78
 8006844:	a91d      	add	r1, sp, #116	; 0x74
 8006846:	ec4b ab10 	vmov	d0, sl, fp
 800684a:	4648      	mov	r0, r9
 800684c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006850:	f002 f84c 	bl	80088ec <__d2b>
 8006854:	901c      	str	r0, [sp, #112]	; 0x70
 8006856:	2800      	cmp	r0, #0
 8006858:	f43f aee0 	beq.w	800661c <_strtod_l+0x43c>
 800685c:	2101      	movs	r1, #1
 800685e:	4648      	mov	r0, r9
 8006860:	f001 fe15 	bl	800848e <__i2b>
 8006864:	4680      	mov	r8, r0
 8006866:	2800      	cmp	r0, #0
 8006868:	f43f aed8 	beq.w	800661c <_strtod_l+0x43c>
 800686c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800686e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006870:	2e00      	cmp	r6, #0
 8006872:	bfab      	itete	ge
 8006874:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006876:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006878:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800687a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800687c:	bfac      	ite	ge
 800687e:	18f7      	addge	r7, r6, r3
 8006880:	1b9d      	sublt	r5, r3, r6
 8006882:	9b04      	ldr	r3, [sp, #16]
 8006884:	1af6      	subs	r6, r6, r3
 8006886:	4416      	add	r6, r2
 8006888:	4b63      	ldr	r3, [pc, #396]	; (8006a18 <_strtod_l+0x838>)
 800688a:	3e01      	subs	r6, #1
 800688c:	429e      	cmp	r6, r3
 800688e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006892:	f280 80af 	bge.w	80069f4 <_strtod_l+0x814>
 8006896:	1b9b      	subs	r3, r3, r6
 8006898:	2b1f      	cmp	r3, #31
 800689a:	eba2 0203 	sub.w	r2, r2, r3
 800689e:	f04f 0101 	mov.w	r1, #1
 80068a2:	f300 809b 	bgt.w	80069dc <_strtod_l+0x7fc>
 80068a6:	fa01 f303 	lsl.w	r3, r1, r3
 80068aa:	930f      	str	r3, [sp, #60]	; 0x3c
 80068ac:	2300      	movs	r3, #0
 80068ae:	930a      	str	r3, [sp, #40]	; 0x28
 80068b0:	18be      	adds	r6, r7, r2
 80068b2:	9b04      	ldr	r3, [sp, #16]
 80068b4:	42b7      	cmp	r7, r6
 80068b6:	4415      	add	r5, r2
 80068b8:	441d      	add	r5, r3
 80068ba:	463b      	mov	r3, r7
 80068bc:	bfa8      	it	ge
 80068be:	4633      	movge	r3, r6
 80068c0:	42ab      	cmp	r3, r5
 80068c2:	bfa8      	it	ge
 80068c4:	462b      	movge	r3, r5
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	bfc2      	ittt	gt
 80068ca:	1af6      	subgt	r6, r6, r3
 80068cc:	1aed      	subgt	r5, r5, r3
 80068ce:	1aff      	subgt	r7, r7, r3
 80068d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068d2:	b1bb      	cbz	r3, 8006904 <_strtod_l+0x724>
 80068d4:	4641      	mov	r1, r8
 80068d6:	461a      	mov	r2, r3
 80068d8:	4648      	mov	r0, r9
 80068da:	f001 fe77 	bl	80085cc <__pow5mult>
 80068de:	4680      	mov	r8, r0
 80068e0:	2800      	cmp	r0, #0
 80068e2:	f43f ae9b 	beq.w	800661c <_strtod_l+0x43c>
 80068e6:	4601      	mov	r1, r0
 80068e8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80068ea:	4648      	mov	r0, r9
 80068ec:	f001 fdd8 	bl	80084a0 <__multiply>
 80068f0:	900c      	str	r0, [sp, #48]	; 0x30
 80068f2:	2800      	cmp	r0, #0
 80068f4:	f43f ae92 	beq.w	800661c <_strtod_l+0x43c>
 80068f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80068fa:	4648      	mov	r0, r9
 80068fc:	f001 fce9 	bl	80082d2 <_Bfree>
 8006900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006902:	931c      	str	r3, [sp, #112]	; 0x70
 8006904:	2e00      	cmp	r6, #0
 8006906:	dc7a      	bgt.n	80069fe <_strtod_l+0x81e>
 8006908:	9b06      	ldr	r3, [sp, #24]
 800690a:	2b00      	cmp	r3, #0
 800690c:	dd08      	ble.n	8006920 <_strtod_l+0x740>
 800690e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006910:	9905      	ldr	r1, [sp, #20]
 8006912:	4648      	mov	r0, r9
 8006914:	f001 fe5a 	bl	80085cc <__pow5mult>
 8006918:	9005      	str	r0, [sp, #20]
 800691a:	2800      	cmp	r0, #0
 800691c:	f43f ae7e 	beq.w	800661c <_strtod_l+0x43c>
 8006920:	2d00      	cmp	r5, #0
 8006922:	dd08      	ble.n	8006936 <_strtod_l+0x756>
 8006924:	462a      	mov	r2, r5
 8006926:	9905      	ldr	r1, [sp, #20]
 8006928:	4648      	mov	r0, r9
 800692a:	f001 fe9d 	bl	8008668 <__lshift>
 800692e:	9005      	str	r0, [sp, #20]
 8006930:	2800      	cmp	r0, #0
 8006932:	f43f ae73 	beq.w	800661c <_strtod_l+0x43c>
 8006936:	2f00      	cmp	r7, #0
 8006938:	dd08      	ble.n	800694c <_strtod_l+0x76c>
 800693a:	4641      	mov	r1, r8
 800693c:	463a      	mov	r2, r7
 800693e:	4648      	mov	r0, r9
 8006940:	f001 fe92 	bl	8008668 <__lshift>
 8006944:	4680      	mov	r8, r0
 8006946:	2800      	cmp	r0, #0
 8006948:	f43f ae68 	beq.w	800661c <_strtod_l+0x43c>
 800694c:	9a05      	ldr	r2, [sp, #20]
 800694e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006950:	4648      	mov	r0, r9
 8006952:	f001 fef7 	bl	8008744 <__mdiff>
 8006956:	4604      	mov	r4, r0
 8006958:	2800      	cmp	r0, #0
 800695a:	f43f ae5f 	beq.w	800661c <_strtod_l+0x43c>
 800695e:	68c3      	ldr	r3, [r0, #12]
 8006960:	930c      	str	r3, [sp, #48]	; 0x30
 8006962:	2300      	movs	r3, #0
 8006964:	60c3      	str	r3, [r0, #12]
 8006966:	4641      	mov	r1, r8
 8006968:	f001 fed2 	bl	8008710 <__mcmp>
 800696c:	2800      	cmp	r0, #0
 800696e:	da55      	bge.n	8006a1c <_strtod_l+0x83c>
 8006970:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006972:	b9e3      	cbnz	r3, 80069ae <_strtod_l+0x7ce>
 8006974:	f1ba 0f00 	cmp.w	sl, #0
 8006978:	d119      	bne.n	80069ae <_strtod_l+0x7ce>
 800697a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800697e:	b9b3      	cbnz	r3, 80069ae <_strtod_l+0x7ce>
 8006980:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006984:	0d1b      	lsrs	r3, r3, #20
 8006986:	051b      	lsls	r3, r3, #20
 8006988:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800698c:	d90f      	bls.n	80069ae <_strtod_l+0x7ce>
 800698e:	6963      	ldr	r3, [r4, #20]
 8006990:	b913      	cbnz	r3, 8006998 <_strtod_l+0x7b8>
 8006992:	6923      	ldr	r3, [r4, #16]
 8006994:	2b01      	cmp	r3, #1
 8006996:	dd0a      	ble.n	80069ae <_strtod_l+0x7ce>
 8006998:	4621      	mov	r1, r4
 800699a:	2201      	movs	r2, #1
 800699c:	4648      	mov	r0, r9
 800699e:	f001 fe63 	bl	8008668 <__lshift>
 80069a2:	4641      	mov	r1, r8
 80069a4:	4604      	mov	r4, r0
 80069a6:	f001 feb3 	bl	8008710 <__mcmp>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	dc67      	bgt.n	8006a7e <_strtod_l+0x89e>
 80069ae:	9b04      	ldr	r3, [sp, #16]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d171      	bne.n	8006a98 <_strtod_l+0x8b8>
 80069b4:	e63d      	b.n	8006632 <_strtod_l+0x452>
 80069b6:	f018 0f01 	tst.w	r8, #1
 80069ba:	d004      	beq.n	80069c6 <_strtod_l+0x7e6>
 80069bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80069c0:	f7f9 fe22 	bl	8000608 <__aeabi_dmul>
 80069c4:	2301      	movs	r3, #1
 80069c6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80069ca:	3508      	adds	r5, #8
 80069cc:	e6e5      	b.n	800679a <_strtod_l+0x5ba>
 80069ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069d2:	fa02 f303 	lsl.w	r3, r2, r3
 80069d6:	ea03 0a0a 	and.w	sl, r3, sl
 80069da:	e6ff      	b.n	80067dc <_strtod_l+0x5fc>
 80069dc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80069e0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80069e4:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80069e8:	36e2      	adds	r6, #226	; 0xe2
 80069ea:	fa01 f306 	lsl.w	r3, r1, r6
 80069ee:	930a      	str	r3, [sp, #40]	; 0x28
 80069f0:	910f      	str	r1, [sp, #60]	; 0x3c
 80069f2:	e75d      	b.n	80068b0 <_strtod_l+0x6d0>
 80069f4:	2300      	movs	r3, #0
 80069f6:	930a      	str	r3, [sp, #40]	; 0x28
 80069f8:	2301      	movs	r3, #1
 80069fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80069fc:	e758      	b.n	80068b0 <_strtod_l+0x6d0>
 80069fe:	4632      	mov	r2, r6
 8006a00:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006a02:	4648      	mov	r0, r9
 8006a04:	f001 fe30 	bl	8008668 <__lshift>
 8006a08:	901c      	str	r0, [sp, #112]	; 0x70
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	f47f af7c 	bne.w	8006908 <_strtod_l+0x728>
 8006a10:	e604      	b.n	800661c <_strtod_l+0x43c>
 8006a12:	bf00      	nop
 8006a14:	08009860 	.word	0x08009860
 8006a18:	fffffc02 	.word	0xfffffc02
 8006a1c:	465d      	mov	r5, fp
 8006a1e:	f040 8086 	bne.w	8006b2e <_strtod_l+0x94e>
 8006a22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a28:	b32a      	cbz	r2, 8006a76 <_strtod_l+0x896>
 8006a2a:	4aaf      	ldr	r2, [pc, #700]	; (8006ce8 <_strtod_l+0xb08>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d153      	bne.n	8006ad8 <_strtod_l+0x8f8>
 8006a30:	9b04      	ldr	r3, [sp, #16]
 8006a32:	4650      	mov	r0, sl
 8006a34:	b1d3      	cbz	r3, 8006a6c <_strtod_l+0x88c>
 8006a36:	4aad      	ldr	r2, [pc, #692]	; (8006cec <_strtod_l+0xb0c>)
 8006a38:	402a      	ands	r2, r5
 8006a3a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006a3e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006a42:	d816      	bhi.n	8006a72 <_strtod_l+0x892>
 8006a44:	0d12      	lsrs	r2, r2, #20
 8006a46:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8006a4e:	4298      	cmp	r0, r3
 8006a50:	d142      	bne.n	8006ad8 <_strtod_l+0x8f8>
 8006a52:	4ba7      	ldr	r3, [pc, #668]	; (8006cf0 <_strtod_l+0xb10>)
 8006a54:	429d      	cmp	r5, r3
 8006a56:	d102      	bne.n	8006a5e <_strtod_l+0x87e>
 8006a58:	3001      	adds	r0, #1
 8006a5a:	f43f addf 	beq.w	800661c <_strtod_l+0x43c>
 8006a5e:	4ba3      	ldr	r3, [pc, #652]	; (8006cec <_strtod_l+0xb0c>)
 8006a60:	402b      	ands	r3, r5
 8006a62:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006a66:	f04f 0a00 	mov.w	sl, #0
 8006a6a:	e7a0      	b.n	80069ae <_strtod_l+0x7ce>
 8006a6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a70:	e7ed      	b.n	8006a4e <_strtod_l+0x86e>
 8006a72:	460b      	mov	r3, r1
 8006a74:	e7eb      	b.n	8006a4e <_strtod_l+0x86e>
 8006a76:	bb7b      	cbnz	r3, 8006ad8 <_strtod_l+0x8f8>
 8006a78:	f1ba 0f00 	cmp.w	sl, #0
 8006a7c:	d12c      	bne.n	8006ad8 <_strtod_l+0x8f8>
 8006a7e:	9904      	ldr	r1, [sp, #16]
 8006a80:	4a9a      	ldr	r2, [pc, #616]	; (8006cec <_strtod_l+0xb0c>)
 8006a82:	465b      	mov	r3, fp
 8006a84:	b1f1      	cbz	r1, 8006ac4 <_strtod_l+0x8e4>
 8006a86:	ea02 010b 	and.w	r1, r2, fp
 8006a8a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006a8e:	dc19      	bgt.n	8006ac4 <_strtod_l+0x8e4>
 8006a90:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006a94:	f77f ae5b 	ble.w	800674e <_strtod_l+0x56e>
 8006a98:	4a96      	ldr	r2, [pc, #600]	; (8006cf4 <_strtod_l+0xb14>)
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006aa0:	4650      	mov	r0, sl
 8006aa2:	4659      	mov	r1, fp
 8006aa4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006aa8:	f7f9 fdae 	bl	8000608 <__aeabi_dmul>
 8006aac:	4682      	mov	sl, r0
 8006aae:	468b      	mov	fp, r1
 8006ab0:	2900      	cmp	r1, #0
 8006ab2:	f47f adbe 	bne.w	8006632 <_strtod_l+0x452>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	f47f adbb 	bne.w	8006632 <_strtod_l+0x452>
 8006abc:	2322      	movs	r3, #34	; 0x22
 8006abe:	f8c9 3000 	str.w	r3, [r9]
 8006ac2:	e5b6      	b.n	8006632 <_strtod_l+0x452>
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006aca:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006ace:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006ad2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006ad6:	e76a      	b.n	80069ae <_strtod_l+0x7ce>
 8006ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ada:	b193      	cbz	r3, 8006b02 <_strtod_l+0x922>
 8006adc:	422b      	tst	r3, r5
 8006ade:	f43f af66 	beq.w	80069ae <_strtod_l+0x7ce>
 8006ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ae4:	9a04      	ldr	r2, [sp, #16]
 8006ae6:	4650      	mov	r0, sl
 8006ae8:	4659      	mov	r1, fp
 8006aea:	b173      	cbz	r3, 8006b0a <_strtod_l+0x92a>
 8006aec:	f7ff fb5a 	bl	80061a4 <sulp>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006af8:	f7f9 fbd0 	bl	800029c <__adddf3>
 8006afc:	4682      	mov	sl, r0
 8006afe:	468b      	mov	fp, r1
 8006b00:	e755      	b.n	80069ae <_strtod_l+0x7ce>
 8006b02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b04:	ea13 0f0a 	tst.w	r3, sl
 8006b08:	e7e9      	b.n	8006ade <_strtod_l+0x8fe>
 8006b0a:	f7ff fb4b 	bl	80061a4 <sulp>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	460b      	mov	r3, r1
 8006b12:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b16:	f7f9 fbbf 	bl	8000298 <__aeabi_dsub>
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4682      	mov	sl, r0
 8006b20:	468b      	mov	fp, r1
 8006b22:	f7f9 ffd9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b26:	2800      	cmp	r0, #0
 8006b28:	f47f ae11 	bne.w	800674e <_strtod_l+0x56e>
 8006b2c:	e73f      	b.n	80069ae <_strtod_l+0x7ce>
 8006b2e:	4641      	mov	r1, r8
 8006b30:	4620      	mov	r0, r4
 8006b32:	f001 ff2a 	bl	800898a <__ratio>
 8006b36:	ec57 6b10 	vmov	r6, r7, d0
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b40:	ee10 0a10 	vmov	r0, s0
 8006b44:	4639      	mov	r1, r7
 8006b46:	f7f9 ffdb 	bl	8000b00 <__aeabi_dcmple>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d077      	beq.n	8006c3e <_strtod_l+0xa5e>
 8006b4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d04a      	beq.n	8006bea <_strtod_l+0xa0a>
 8006b54:	4b68      	ldr	r3, [pc, #416]	; (8006cf8 <_strtod_l+0xb18>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006b5c:	4f66      	ldr	r7, [pc, #408]	; (8006cf8 <_strtod_l+0xb18>)
 8006b5e:	2600      	movs	r6, #0
 8006b60:	4b62      	ldr	r3, [pc, #392]	; (8006cec <_strtod_l+0xb0c>)
 8006b62:	402b      	ands	r3, r5
 8006b64:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b68:	4b64      	ldr	r3, [pc, #400]	; (8006cfc <_strtod_l+0xb1c>)
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	f040 80ce 	bne.w	8006d0c <_strtod_l+0xb2c>
 8006b70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b78:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006b7c:	ec4b ab10 	vmov	d0, sl, fp
 8006b80:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006b84:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006b88:	f001 fe3a 	bl	8008800 <__ulp>
 8006b8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006b90:	ec53 2b10 	vmov	r2, r3, d0
 8006b94:	f7f9 fd38 	bl	8000608 <__aeabi_dmul>
 8006b98:	4652      	mov	r2, sl
 8006b9a:	465b      	mov	r3, fp
 8006b9c:	f7f9 fb7e 	bl	800029c <__adddf3>
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	4952      	ldr	r1, [pc, #328]	; (8006cec <_strtod_l+0xb0c>)
 8006ba4:	4a56      	ldr	r2, [pc, #344]	; (8006d00 <_strtod_l+0xb20>)
 8006ba6:	4019      	ands	r1, r3
 8006ba8:	4291      	cmp	r1, r2
 8006baa:	4682      	mov	sl, r0
 8006bac:	d95b      	bls.n	8006c66 <_strtod_l+0xa86>
 8006bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d103      	bne.n	8006bc0 <_strtod_l+0x9e0>
 8006bb8:	9b08      	ldr	r3, [sp, #32]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	f43f ad2e 	beq.w	800661c <_strtod_l+0x43c>
 8006bc0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006cf0 <_strtod_l+0xb10>
 8006bc4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006bc8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006bca:	4648      	mov	r0, r9
 8006bcc:	f001 fb81 	bl	80082d2 <_Bfree>
 8006bd0:	9905      	ldr	r1, [sp, #20]
 8006bd2:	4648      	mov	r0, r9
 8006bd4:	f001 fb7d 	bl	80082d2 <_Bfree>
 8006bd8:	4641      	mov	r1, r8
 8006bda:	4648      	mov	r0, r9
 8006bdc:	f001 fb79 	bl	80082d2 <_Bfree>
 8006be0:	4621      	mov	r1, r4
 8006be2:	4648      	mov	r0, r9
 8006be4:	f001 fb75 	bl	80082d2 <_Bfree>
 8006be8:	e619      	b.n	800681e <_strtod_l+0x63e>
 8006bea:	f1ba 0f00 	cmp.w	sl, #0
 8006bee:	d11a      	bne.n	8006c26 <_strtod_l+0xa46>
 8006bf0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bf4:	b9eb      	cbnz	r3, 8006c32 <_strtod_l+0xa52>
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	4b3f      	ldr	r3, [pc, #252]	; (8006cf8 <_strtod_l+0xb18>)
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	4639      	mov	r1, r7
 8006bfe:	f7f9 ff75 	bl	8000aec <__aeabi_dcmplt>
 8006c02:	b9c8      	cbnz	r0, 8006c38 <_strtod_l+0xa58>
 8006c04:	4630      	mov	r0, r6
 8006c06:	4639      	mov	r1, r7
 8006c08:	2200      	movs	r2, #0
 8006c0a:	4b3e      	ldr	r3, [pc, #248]	; (8006d04 <_strtod_l+0xb24>)
 8006c0c:	f7f9 fcfc 	bl	8000608 <__aeabi_dmul>
 8006c10:	4606      	mov	r6, r0
 8006c12:	460f      	mov	r7, r1
 8006c14:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006c18:	9618      	str	r6, [sp, #96]	; 0x60
 8006c1a:	9319      	str	r3, [sp, #100]	; 0x64
 8006c1c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8006c20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006c24:	e79c      	b.n	8006b60 <_strtod_l+0x980>
 8006c26:	f1ba 0f01 	cmp.w	sl, #1
 8006c2a:	d102      	bne.n	8006c32 <_strtod_l+0xa52>
 8006c2c:	2d00      	cmp	r5, #0
 8006c2e:	f43f ad8e 	beq.w	800674e <_strtod_l+0x56e>
 8006c32:	2200      	movs	r2, #0
 8006c34:	4b34      	ldr	r3, [pc, #208]	; (8006d08 <_strtod_l+0xb28>)
 8006c36:	e78f      	b.n	8006b58 <_strtod_l+0x978>
 8006c38:	2600      	movs	r6, #0
 8006c3a:	4f32      	ldr	r7, [pc, #200]	; (8006d04 <_strtod_l+0xb24>)
 8006c3c:	e7ea      	b.n	8006c14 <_strtod_l+0xa34>
 8006c3e:	4b31      	ldr	r3, [pc, #196]	; (8006d04 <_strtod_l+0xb24>)
 8006c40:	4630      	mov	r0, r6
 8006c42:	4639      	mov	r1, r7
 8006c44:	2200      	movs	r2, #0
 8006c46:	f7f9 fcdf 	bl	8000608 <__aeabi_dmul>
 8006c4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c4c:	4606      	mov	r6, r0
 8006c4e:	460f      	mov	r7, r1
 8006c50:	b933      	cbnz	r3, 8006c60 <_strtod_l+0xa80>
 8006c52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c56:	9010      	str	r0, [sp, #64]	; 0x40
 8006c58:	9311      	str	r3, [sp, #68]	; 0x44
 8006c5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c5e:	e7df      	b.n	8006c20 <_strtod_l+0xa40>
 8006c60:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8006c64:	e7f9      	b.n	8006c5a <_strtod_l+0xa7a>
 8006c66:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006c6a:	9b04      	ldr	r3, [sp, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1ab      	bne.n	8006bc8 <_strtod_l+0x9e8>
 8006c70:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006c74:	0d1b      	lsrs	r3, r3, #20
 8006c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c78:	051b      	lsls	r3, r3, #20
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	465d      	mov	r5, fp
 8006c7e:	d1a3      	bne.n	8006bc8 <_strtod_l+0x9e8>
 8006c80:	4639      	mov	r1, r7
 8006c82:	4630      	mov	r0, r6
 8006c84:	f7f9 ff70 	bl	8000b68 <__aeabi_d2iz>
 8006c88:	f7f9 fc54 	bl	8000534 <__aeabi_i2d>
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4602      	mov	r2, r0
 8006c90:	4639      	mov	r1, r7
 8006c92:	4630      	mov	r0, r6
 8006c94:	f7f9 fb00 	bl	8000298 <__aeabi_dsub>
 8006c98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c9a:	4606      	mov	r6, r0
 8006c9c:	460f      	mov	r7, r1
 8006c9e:	b933      	cbnz	r3, 8006cae <_strtod_l+0xace>
 8006ca0:	f1ba 0f00 	cmp.w	sl, #0
 8006ca4:	d103      	bne.n	8006cae <_strtod_l+0xace>
 8006ca6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006caa:	2d00      	cmp	r5, #0
 8006cac:	d06d      	beq.n	8006d8a <_strtod_l+0xbaa>
 8006cae:	a30a      	add	r3, pc, #40	; (adr r3, 8006cd8 <_strtod_l+0xaf8>)
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	f7f9 ff18 	bl	8000aec <__aeabi_dcmplt>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	f47f acb8 	bne.w	8006632 <_strtod_l+0x452>
 8006cc2:	a307      	add	r3, pc, #28	; (adr r3, 8006ce0 <_strtod_l+0xb00>)
 8006cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc8:	4630      	mov	r0, r6
 8006cca:	4639      	mov	r1, r7
 8006ccc:	f7f9 ff2c 	bl	8000b28 <__aeabi_dcmpgt>
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	f43f af79 	beq.w	8006bc8 <_strtod_l+0x9e8>
 8006cd6:	e4ac      	b.n	8006632 <_strtod_l+0x452>
 8006cd8:	94a03595 	.word	0x94a03595
 8006cdc:	3fdfffff 	.word	0x3fdfffff
 8006ce0:	35afe535 	.word	0x35afe535
 8006ce4:	3fe00000 	.word	0x3fe00000
 8006ce8:	000fffff 	.word	0x000fffff
 8006cec:	7ff00000 	.word	0x7ff00000
 8006cf0:	7fefffff 	.word	0x7fefffff
 8006cf4:	39500000 	.word	0x39500000
 8006cf8:	3ff00000 	.word	0x3ff00000
 8006cfc:	7fe00000 	.word	0x7fe00000
 8006d00:	7c9fffff 	.word	0x7c9fffff
 8006d04:	3fe00000 	.word	0x3fe00000
 8006d08:	bff00000 	.word	0xbff00000
 8006d0c:	9b04      	ldr	r3, [sp, #16]
 8006d0e:	b333      	cbz	r3, 8006d5e <_strtod_l+0xb7e>
 8006d10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d12:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006d16:	d822      	bhi.n	8006d5e <_strtod_l+0xb7e>
 8006d18:	a327      	add	r3, pc, #156	; (adr r3, 8006db8 <_strtod_l+0xbd8>)
 8006d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1e:	4630      	mov	r0, r6
 8006d20:	4639      	mov	r1, r7
 8006d22:	f7f9 feed 	bl	8000b00 <__aeabi_dcmple>
 8006d26:	b1a0      	cbz	r0, 8006d52 <_strtod_l+0xb72>
 8006d28:	4639      	mov	r1, r7
 8006d2a:	4630      	mov	r0, r6
 8006d2c:	f7f9 ff44 	bl	8000bb8 <__aeabi_d2uiz>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	bf08      	it	eq
 8006d34:	2001      	moveq	r0, #1
 8006d36:	f7f9 fbed 	bl	8000514 <__aeabi_ui2d>
 8006d3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d3c:	4606      	mov	r6, r0
 8006d3e:	460f      	mov	r7, r1
 8006d40:	bb03      	cbnz	r3, 8006d84 <_strtod_l+0xba4>
 8006d42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d46:	9012      	str	r0, [sp, #72]	; 0x48
 8006d48:	9313      	str	r3, [sp, #76]	; 0x4c
 8006d4a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006d4e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d56:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006d5a:	1a9b      	subs	r3, r3, r2
 8006d5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d5e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8006d62:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8006d66:	f001 fd4b 	bl	8008800 <__ulp>
 8006d6a:	4650      	mov	r0, sl
 8006d6c:	ec53 2b10 	vmov	r2, r3, d0
 8006d70:	4659      	mov	r1, fp
 8006d72:	f7f9 fc49 	bl	8000608 <__aeabi_dmul>
 8006d76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d7a:	f7f9 fa8f 	bl	800029c <__adddf3>
 8006d7e:	4682      	mov	sl, r0
 8006d80:	468b      	mov	fp, r1
 8006d82:	e772      	b.n	8006c6a <_strtod_l+0xa8a>
 8006d84:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006d88:	e7df      	b.n	8006d4a <_strtod_l+0xb6a>
 8006d8a:	a30d      	add	r3, pc, #52	; (adr r3, 8006dc0 <_strtod_l+0xbe0>)
 8006d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d90:	f7f9 feac 	bl	8000aec <__aeabi_dcmplt>
 8006d94:	e79c      	b.n	8006cd0 <_strtod_l+0xaf0>
 8006d96:	2300      	movs	r3, #0
 8006d98:	930d      	str	r3, [sp, #52]	; 0x34
 8006d9a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d9e:	6013      	str	r3, [r2, #0]
 8006da0:	f7ff ba61 	b.w	8006266 <_strtod_l+0x86>
 8006da4:	2b65      	cmp	r3, #101	; 0x65
 8006da6:	f04f 0200 	mov.w	r2, #0
 8006daa:	f43f ab4e 	beq.w	800644a <_strtod_l+0x26a>
 8006dae:	2101      	movs	r1, #1
 8006db0:	4614      	mov	r4, r2
 8006db2:	9104      	str	r1, [sp, #16]
 8006db4:	f7ff bacb 	b.w	800634e <_strtod_l+0x16e>
 8006db8:	ffc00000 	.word	0xffc00000
 8006dbc:	41dfffff 	.word	0x41dfffff
 8006dc0:	94a03595 	.word	0x94a03595
 8006dc4:	3fcfffff 	.word	0x3fcfffff

08006dc8 <_strtod_r>:
 8006dc8:	4b05      	ldr	r3, [pc, #20]	; (8006de0 <_strtod_r+0x18>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	b410      	push	{r4}
 8006dce:	6a1b      	ldr	r3, [r3, #32]
 8006dd0:	4c04      	ldr	r4, [pc, #16]	; (8006de4 <_strtod_r+0x1c>)
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	bf08      	it	eq
 8006dd6:	4623      	moveq	r3, r4
 8006dd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ddc:	f7ff ba00 	b.w	80061e0 <_strtod_l>
 8006de0:	2000000c 	.word	0x2000000c
 8006de4:	20000070 	.word	0x20000070

08006de8 <_strtol_l.isra.0>:
 8006de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dec:	4680      	mov	r8, r0
 8006dee:	4689      	mov	r9, r1
 8006df0:	4692      	mov	sl, r2
 8006df2:	461e      	mov	r6, r3
 8006df4:	460f      	mov	r7, r1
 8006df6:	463d      	mov	r5, r7
 8006df8:	9808      	ldr	r0, [sp, #32]
 8006dfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006dfe:	f001 f9ed 	bl	80081dc <__locale_ctype_ptr_l>
 8006e02:	4420      	add	r0, r4
 8006e04:	7843      	ldrb	r3, [r0, #1]
 8006e06:	f013 0308 	ands.w	r3, r3, #8
 8006e0a:	d132      	bne.n	8006e72 <_strtol_l.isra.0+0x8a>
 8006e0c:	2c2d      	cmp	r4, #45	; 0x2d
 8006e0e:	d132      	bne.n	8006e76 <_strtol_l.isra.0+0x8e>
 8006e10:	787c      	ldrb	r4, [r7, #1]
 8006e12:	1cbd      	adds	r5, r7, #2
 8006e14:	2201      	movs	r2, #1
 8006e16:	2e00      	cmp	r6, #0
 8006e18:	d05d      	beq.n	8006ed6 <_strtol_l.isra.0+0xee>
 8006e1a:	2e10      	cmp	r6, #16
 8006e1c:	d109      	bne.n	8006e32 <_strtol_l.isra.0+0x4a>
 8006e1e:	2c30      	cmp	r4, #48	; 0x30
 8006e20:	d107      	bne.n	8006e32 <_strtol_l.isra.0+0x4a>
 8006e22:	782b      	ldrb	r3, [r5, #0]
 8006e24:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006e28:	2b58      	cmp	r3, #88	; 0x58
 8006e2a:	d14f      	bne.n	8006ecc <_strtol_l.isra.0+0xe4>
 8006e2c:	786c      	ldrb	r4, [r5, #1]
 8006e2e:	2610      	movs	r6, #16
 8006e30:	3502      	adds	r5, #2
 8006e32:	2a00      	cmp	r2, #0
 8006e34:	bf14      	ite	ne
 8006e36:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006e3a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006e3e:	2700      	movs	r7, #0
 8006e40:	fbb1 fcf6 	udiv	ip, r1, r6
 8006e44:	4638      	mov	r0, r7
 8006e46:	fb06 1e1c 	mls	lr, r6, ip, r1
 8006e4a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006e4e:	2b09      	cmp	r3, #9
 8006e50:	d817      	bhi.n	8006e82 <_strtol_l.isra.0+0x9a>
 8006e52:	461c      	mov	r4, r3
 8006e54:	42a6      	cmp	r6, r4
 8006e56:	dd23      	ble.n	8006ea0 <_strtol_l.isra.0+0xb8>
 8006e58:	1c7b      	adds	r3, r7, #1
 8006e5a:	d007      	beq.n	8006e6c <_strtol_l.isra.0+0x84>
 8006e5c:	4584      	cmp	ip, r0
 8006e5e:	d31c      	bcc.n	8006e9a <_strtol_l.isra.0+0xb2>
 8006e60:	d101      	bne.n	8006e66 <_strtol_l.isra.0+0x7e>
 8006e62:	45a6      	cmp	lr, r4
 8006e64:	db19      	blt.n	8006e9a <_strtol_l.isra.0+0xb2>
 8006e66:	fb00 4006 	mla	r0, r0, r6, r4
 8006e6a:	2701      	movs	r7, #1
 8006e6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e70:	e7eb      	b.n	8006e4a <_strtol_l.isra.0+0x62>
 8006e72:	462f      	mov	r7, r5
 8006e74:	e7bf      	b.n	8006df6 <_strtol_l.isra.0+0xe>
 8006e76:	2c2b      	cmp	r4, #43	; 0x2b
 8006e78:	bf04      	itt	eq
 8006e7a:	1cbd      	addeq	r5, r7, #2
 8006e7c:	787c      	ldrbeq	r4, [r7, #1]
 8006e7e:	461a      	mov	r2, r3
 8006e80:	e7c9      	b.n	8006e16 <_strtol_l.isra.0+0x2e>
 8006e82:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006e86:	2b19      	cmp	r3, #25
 8006e88:	d801      	bhi.n	8006e8e <_strtol_l.isra.0+0xa6>
 8006e8a:	3c37      	subs	r4, #55	; 0x37
 8006e8c:	e7e2      	b.n	8006e54 <_strtol_l.isra.0+0x6c>
 8006e8e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006e92:	2b19      	cmp	r3, #25
 8006e94:	d804      	bhi.n	8006ea0 <_strtol_l.isra.0+0xb8>
 8006e96:	3c57      	subs	r4, #87	; 0x57
 8006e98:	e7dc      	b.n	8006e54 <_strtol_l.isra.0+0x6c>
 8006e9a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006e9e:	e7e5      	b.n	8006e6c <_strtol_l.isra.0+0x84>
 8006ea0:	1c7b      	adds	r3, r7, #1
 8006ea2:	d108      	bne.n	8006eb6 <_strtol_l.isra.0+0xce>
 8006ea4:	2322      	movs	r3, #34	; 0x22
 8006ea6:	f8c8 3000 	str.w	r3, [r8]
 8006eaa:	4608      	mov	r0, r1
 8006eac:	f1ba 0f00 	cmp.w	sl, #0
 8006eb0:	d107      	bne.n	8006ec2 <_strtol_l.isra.0+0xda>
 8006eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eb6:	b102      	cbz	r2, 8006eba <_strtol_l.isra.0+0xd2>
 8006eb8:	4240      	negs	r0, r0
 8006eba:	f1ba 0f00 	cmp.w	sl, #0
 8006ebe:	d0f8      	beq.n	8006eb2 <_strtol_l.isra.0+0xca>
 8006ec0:	b10f      	cbz	r7, 8006ec6 <_strtol_l.isra.0+0xde>
 8006ec2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8006ec6:	f8ca 9000 	str.w	r9, [sl]
 8006eca:	e7f2      	b.n	8006eb2 <_strtol_l.isra.0+0xca>
 8006ecc:	2430      	movs	r4, #48	; 0x30
 8006ece:	2e00      	cmp	r6, #0
 8006ed0:	d1af      	bne.n	8006e32 <_strtol_l.isra.0+0x4a>
 8006ed2:	2608      	movs	r6, #8
 8006ed4:	e7ad      	b.n	8006e32 <_strtol_l.isra.0+0x4a>
 8006ed6:	2c30      	cmp	r4, #48	; 0x30
 8006ed8:	d0a3      	beq.n	8006e22 <_strtol_l.isra.0+0x3a>
 8006eda:	260a      	movs	r6, #10
 8006edc:	e7a9      	b.n	8006e32 <_strtol_l.isra.0+0x4a>
	...

08006ee0 <_strtol_r>:
 8006ee0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ee2:	4c06      	ldr	r4, [pc, #24]	; (8006efc <_strtol_r+0x1c>)
 8006ee4:	4d06      	ldr	r5, [pc, #24]	; (8006f00 <_strtol_r+0x20>)
 8006ee6:	6824      	ldr	r4, [r4, #0]
 8006ee8:	6a24      	ldr	r4, [r4, #32]
 8006eea:	2c00      	cmp	r4, #0
 8006eec:	bf08      	it	eq
 8006eee:	462c      	moveq	r4, r5
 8006ef0:	9400      	str	r4, [sp, #0]
 8006ef2:	f7ff ff79 	bl	8006de8 <_strtol_l.isra.0>
 8006ef6:	b003      	add	sp, #12
 8006ef8:	bd30      	pop	{r4, r5, pc}
 8006efa:	bf00      	nop
 8006efc:	2000000c 	.word	0x2000000c
 8006f00:	20000070 	.word	0x20000070

08006f04 <quorem>:
 8006f04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f08:	6903      	ldr	r3, [r0, #16]
 8006f0a:	690c      	ldr	r4, [r1, #16]
 8006f0c:	42a3      	cmp	r3, r4
 8006f0e:	4680      	mov	r8, r0
 8006f10:	f2c0 8082 	blt.w	8007018 <quorem+0x114>
 8006f14:	3c01      	subs	r4, #1
 8006f16:	f101 0714 	add.w	r7, r1, #20
 8006f1a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006f1e:	f100 0614 	add.w	r6, r0, #20
 8006f22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006f26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006f2a:	eb06 030c 	add.w	r3, r6, ip
 8006f2e:	3501      	adds	r5, #1
 8006f30:	eb07 090c 	add.w	r9, r7, ip
 8006f34:	9301      	str	r3, [sp, #4]
 8006f36:	fbb0 f5f5 	udiv	r5, r0, r5
 8006f3a:	b395      	cbz	r5, 8006fa2 <quorem+0x9e>
 8006f3c:	f04f 0a00 	mov.w	sl, #0
 8006f40:	4638      	mov	r0, r7
 8006f42:	46b6      	mov	lr, r6
 8006f44:	46d3      	mov	fp, sl
 8006f46:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f4a:	b293      	uxth	r3, r2
 8006f4c:	fb05 a303 	mla	r3, r5, r3, sl
 8006f50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	ebab 0303 	sub.w	r3, fp, r3
 8006f5a:	0c12      	lsrs	r2, r2, #16
 8006f5c:	f8de b000 	ldr.w	fp, [lr]
 8006f60:	fb05 a202 	mla	r2, r5, r2, sl
 8006f64:	fa13 f38b 	uxtah	r3, r3, fp
 8006f68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006f6c:	fa1f fb82 	uxth.w	fp, r2
 8006f70:	f8de 2000 	ldr.w	r2, [lr]
 8006f74:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006f78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f82:	4581      	cmp	r9, r0
 8006f84:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006f88:	f84e 3b04 	str.w	r3, [lr], #4
 8006f8c:	d2db      	bcs.n	8006f46 <quorem+0x42>
 8006f8e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006f92:	b933      	cbnz	r3, 8006fa2 <quorem+0x9e>
 8006f94:	9b01      	ldr	r3, [sp, #4]
 8006f96:	3b04      	subs	r3, #4
 8006f98:	429e      	cmp	r6, r3
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	d330      	bcc.n	8007000 <quorem+0xfc>
 8006f9e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006fa2:	4640      	mov	r0, r8
 8006fa4:	f001 fbb4 	bl	8008710 <__mcmp>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	db25      	blt.n	8006ff8 <quorem+0xf4>
 8006fac:	3501      	adds	r5, #1
 8006fae:	4630      	mov	r0, r6
 8006fb0:	f04f 0c00 	mov.w	ip, #0
 8006fb4:	f857 2b04 	ldr.w	r2, [r7], #4
 8006fb8:	f8d0 e000 	ldr.w	lr, [r0]
 8006fbc:	b293      	uxth	r3, r2
 8006fbe:	ebac 0303 	sub.w	r3, ip, r3
 8006fc2:	0c12      	lsrs	r2, r2, #16
 8006fc4:	fa13 f38e 	uxtah	r3, r3, lr
 8006fc8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006fcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fd6:	45b9      	cmp	r9, r7
 8006fd8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006fdc:	f840 3b04 	str.w	r3, [r0], #4
 8006fe0:	d2e8      	bcs.n	8006fb4 <quorem+0xb0>
 8006fe2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006fe6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006fea:	b92a      	cbnz	r2, 8006ff8 <quorem+0xf4>
 8006fec:	3b04      	subs	r3, #4
 8006fee:	429e      	cmp	r6, r3
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	d30b      	bcc.n	800700c <quorem+0x108>
 8006ff4:	f8c8 4010 	str.w	r4, [r8, #16]
 8006ff8:	4628      	mov	r0, r5
 8006ffa:	b003      	add	sp, #12
 8006ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007000:	6812      	ldr	r2, [r2, #0]
 8007002:	3b04      	subs	r3, #4
 8007004:	2a00      	cmp	r2, #0
 8007006:	d1ca      	bne.n	8006f9e <quorem+0x9a>
 8007008:	3c01      	subs	r4, #1
 800700a:	e7c5      	b.n	8006f98 <quorem+0x94>
 800700c:	6812      	ldr	r2, [r2, #0]
 800700e:	3b04      	subs	r3, #4
 8007010:	2a00      	cmp	r2, #0
 8007012:	d1ef      	bne.n	8006ff4 <quorem+0xf0>
 8007014:	3c01      	subs	r4, #1
 8007016:	e7ea      	b.n	8006fee <quorem+0xea>
 8007018:	2000      	movs	r0, #0
 800701a:	e7ee      	b.n	8006ffa <quorem+0xf6>
 800701c:	0000      	movs	r0, r0
	...

08007020 <_dtoa_r>:
 8007020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007024:	ec57 6b10 	vmov	r6, r7, d0
 8007028:	b097      	sub	sp, #92	; 0x5c
 800702a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800702c:	9106      	str	r1, [sp, #24]
 800702e:	4604      	mov	r4, r0
 8007030:	920b      	str	r2, [sp, #44]	; 0x2c
 8007032:	9312      	str	r3, [sp, #72]	; 0x48
 8007034:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007038:	e9cd 6700 	strd	r6, r7, [sp]
 800703c:	b93d      	cbnz	r5, 800704e <_dtoa_r+0x2e>
 800703e:	2010      	movs	r0, #16
 8007040:	f001 f8ee 	bl	8008220 <malloc>
 8007044:	6260      	str	r0, [r4, #36]	; 0x24
 8007046:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800704a:	6005      	str	r5, [r0, #0]
 800704c:	60c5      	str	r5, [r0, #12]
 800704e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007050:	6819      	ldr	r1, [r3, #0]
 8007052:	b151      	cbz	r1, 800706a <_dtoa_r+0x4a>
 8007054:	685a      	ldr	r2, [r3, #4]
 8007056:	604a      	str	r2, [r1, #4]
 8007058:	2301      	movs	r3, #1
 800705a:	4093      	lsls	r3, r2
 800705c:	608b      	str	r3, [r1, #8]
 800705e:	4620      	mov	r0, r4
 8007060:	f001 f937 	bl	80082d2 <_Bfree>
 8007064:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007066:	2200      	movs	r2, #0
 8007068:	601a      	str	r2, [r3, #0]
 800706a:	1e3b      	subs	r3, r7, #0
 800706c:	bfbb      	ittet	lt
 800706e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007072:	9301      	strlt	r3, [sp, #4]
 8007074:	2300      	movge	r3, #0
 8007076:	2201      	movlt	r2, #1
 8007078:	bfac      	ite	ge
 800707a:	f8c8 3000 	strge.w	r3, [r8]
 800707e:	f8c8 2000 	strlt.w	r2, [r8]
 8007082:	4baf      	ldr	r3, [pc, #700]	; (8007340 <_dtoa_r+0x320>)
 8007084:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007088:	ea33 0308 	bics.w	r3, r3, r8
 800708c:	d114      	bne.n	80070b8 <_dtoa_r+0x98>
 800708e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007090:	f242 730f 	movw	r3, #9999	; 0x270f
 8007094:	6013      	str	r3, [r2, #0]
 8007096:	9b00      	ldr	r3, [sp, #0]
 8007098:	b923      	cbnz	r3, 80070a4 <_dtoa_r+0x84>
 800709a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800709e:	2800      	cmp	r0, #0
 80070a0:	f000 8542 	beq.w	8007b28 <_dtoa_r+0xb08>
 80070a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070a6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007354 <_dtoa_r+0x334>
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f000 8544 	beq.w	8007b38 <_dtoa_r+0xb18>
 80070b0:	f10b 0303 	add.w	r3, fp, #3
 80070b4:	f000 bd3e 	b.w	8007b34 <_dtoa_r+0xb14>
 80070b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80070bc:	2200      	movs	r2, #0
 80070be:	2300      	movs	r3, #0
 80070c0:	4630      	mov	r0, r6
 80070c2:	4639      	mov	r1, r7
 80070c4:	f7f9 fd08 	bl	8000ad8 <__aeabi_dcmpeq>
 80070c8:	4681      	mov	r9, r0
 80070ca:	b168      	cbz	r0, 80070e8 <_dtoa_r+0xc8>
 80070cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070ce:	2301      	movs	r3, #1
 80070d0:	6013      	str	r3, [r2, #0]
 80070d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	f000 8524 	beq.w	8007b22 <_dtoa_r+0xb02>
 80070da:	4b9a      	ldr	r3, [pc, #616]	; (8007344 <_dtoa_r+0x324>)
 80070dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070de:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80070e2:	6013      	str	r3, [r2, #0]
 80070e4:	f000 bd28 	b.w	8007b38 <_dtoa_r+0xb18>
 80070e8:	aa14      	add	r2, sp, #80	; 0x50
 80070ea:	a915      	add	r1, sp, #84	; 0x54
 80070ec:	ec47 6b10 	vmov	d0, r6, r7
 80070f0:	4620      	mov	r0, r4
 80070f2:	f001 fbfb 	bl	80088ec <__d2b>
 80070f6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80070fa:	9004      	str	r0, [sp, #16]
 80070fc:	2d00      	cmp	r5, #0
 80070fe:	d07c      	beq.n	80071fa <_dtoa_r+0x1da>
 8007100:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007104:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007108:	46b2      	mov	sl, r6
 800710a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800710e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007112:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007116:	2200      	movs	r2, #0
 8007118:	4b8b      	ldr	r3, [pc, #556]	; (8007348 <_dtoa_r+0x328>)
 800711a:	4650      	mov	r0, sl
 800711c:	4659      	mov	r1, fp
 800711e:	f7f9 f8bb 	bl	8000298 <__aeabi_dsub>
 8007122:	a381      	add	r3, pc, #516	; (adr r3, 8007328 <_dtoa_r+0x308>)
 8007124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007128:	f7f9 fa6e 	bl	8000608 <__aeabi_dmul>
 800712c:	a380      	add	r3, pc, #512	; (adr r3, 8007330 <_dtoa_r+0x310>)
 800712e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007132:	f7f9 f8b3 	bl	800029c <__adddf3>
 8007136:	4606      	mov	r6, r0
 8007138:	4628      	mov	r0, r5
 800713a:	460f      	mov	r7, r1
 800713c:	f7f9 f9fa 	bl	8000534 <__aeabi_i2d>
 8007140:	a37d      	add	r3, pc, #500	; (adr r3, 8007338 <_dtoa_r+0x318>)
 8007142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007146:	f7f9 fa5f 	bl	8000608 <__aeabi_dmul>
 800714a:	4602      	mov	r2, r0
 800714c:	460b      	mov	r3, r1
 800714e:	4630      	mov	r0, r6
 8007150:	4639      	mov	r1, r7
 8007152:	f7f9 f8a3 	bl	800029c <__adddf3>
 8007156:	4606      	mov	r6, r0
 8007158:	460f      	mov	r7, r1
 800715a:	f7f9 fd05 	bl	8000b68 <__aeabi_d2iz>
 800715e:	2200      	movs	r2, #0
 8007160:	4682      	mov	sl, r0
 8007162:	2300      	movs	r3, #0
 8007164:	4630      	mov	r0, r6
 8007166:	4639      	mov	r1, r7
 8007168:	f7f9 fcc0 	bl	8000aec <__aeabi_dcmplt>
 800716c:	b148      	cbz	r0, 8007182 <_dtoa_r+0x162>
 800716e:	4650      	mov	r0, sl
 8007170:	f7f9 f9e0 	bl	8000534 <__aeabi_i2d>
 8007174:	4632      	mov	r2, r6
 8007176:	463b      	mov	r3, r7
 8007178:	f7f9 fcae 	bl	8000ad8 <__aeabi_dcmpeq>
 800717c:	b908      	cbnz	r0, 8007182 <_dtoa_r+0x162>
 800717e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007182:	f1ba 0f16 	cmp.w	sl, #22
 8007186:	d859      	bhi.n	800723c <_dtoa_r+0x21c>
 8007188:	4970      	ldr	r1, [pc, #448]	; (800734c <_dtoa_r+0x32c>)
 800718a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800718e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007192:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007196:	f7f9 fcc7 	bl	8000b28 <__aeabi_dcmpgt>
 800719a:	2800      	cmp	r0, #0
 800719c:	d050      	beq.n	8007240 <_dtoa_r+0x220>
 800719e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80071a2:	2300      	movs	r3, #0
 80071a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80071a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80071a8:	1b5d      	subs	r5, r3, r5
 80071aa:	f1b5 0801 	subs.w	r8, r5, #1
 80071ae:	bf49      	itett	mi
 80071b0:	f1c5 0301 	rsbmi	r3, r5, #1
 80071b4:	2300      	movpl	r3, #0
 80071b6:	9305      	strmi	r3, [sp, #20]
 80071b8:	f04f 0800 	movmi.w	r8, #0
 80071bc:	bf58      	it	pl
 80071be:	9305      	strpl	r3, [sp, #20]
 80071c0:	f1ba 0f00 	cmp.w	sl, #0
 80071c4:	db3e      	blt.n	8007244 <_dtoa_r+0x224>
 80071c6:	2300      	movs	r3, #0
 80071c8:	44d0      	add	r8, sl
 80071ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80071ce:	9307      	str	r3, [sp, #28]
 80071d0:	9b06      	ldr	r3, [sp, #24]
 80071d2:	2b09      	cmp	r3, #9
 80071d4:	f200 8090 	bhi.w	80072f8 <_dtoa_r+0x2d8>
 80071d8:	2b05      	cmp	r3, #5
 80071da:	bfc4      	itt	gt
 80071dc:	3b04      	subgt	r3, #4
 80071de:	9306      	strgt	r3, [sp, #24]
 80071e0:	9b06      	ldr	r3, [sp, #24]
 80071e2:	f1a3 0302 	sub.w	r3, r3, #2
 80071e6:	bfcc      	ite	gt
 80071e8:	2500      	movgt	r5, #0
 80071ea:	2501      	movle	r5, #1
 80071ec:	2b03      	cmp	r3, #3
 80071ee:	f200 808f 	bhi.w	8007310 <_dtoa_r+0x2f0>
 80071f2:	e8df f003 	tbb	[pc, r3]
 80071f6:	7f7d      	.short	0x7f7d
 80071f8:	7131      	.short	0x7131
 80071fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80071fe:	441d      	add	r5, r3
 8007200:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007204:	2820      	cmp	r0, #32
 8007206:	dd13      	ble.n	8007230 <_dtoa_r+0x210>
 8007208:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800720c:	9b00      	ldr	r3, [sp, #0]
 800720e:	fa08 f800 	lsl.w	r8, r8, r0
 8007212:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007216:	fa23 f000 	lsr.w	r0, r3, r0
 800721a:	ea48 0000 	orr.w	r0, r8, r0
 800721e:	f7f9 f979 	bl	8000514 <__aeabi_ui2d>
 8007222:	2301      	movs	r3, #1
 8007224:	4682      	mov	sl, r0
 8007226:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800722a:	3d01      	subs	r5, #1
 800722c:	9313      	str	r3, [sp, #76]	; 0x4c
 800722e:	e772      	b.n	8007116 <_dtoa_r+0xf6>
 8007230:	9b00      	ldr	r3, [sp, #0]
 8007232:	f1c0 0020 	rsb	r0, r0, #32
 8007236:	fa03 f000 	lsl.w	r0, r3, r0
 800723a:	e7f0      	b.n	800721e <_dtoa_r+0x1fe>
 800723c:	2301      	movs	r3, #1
 800723e:	e7b1      	b.n	80071a4 <_dtoa_r+0x184>
 8007240:	900f      	str	r0, [sp, #60]	; 0x3c
 8007242:	e7b0      	b.n	80071a6 <_dtoa_r+0x186>
 8007244:	9b05      	ldr	r3, [sp, #20]
 8007246:	eba3 030a 	sub.w	r3, r3, sl
 800724a:	9305      	str	r3, [sp, #20]
 800724c:	f1ca 0300 	rsb	r3, sl, #0
 8007250:	9307      	str	r3, [sp, #28]
 8007252:	2300      	movs	r3, #0
 8007254:	930e      	str	r3, [sp, #56]	; 0x38
 8007256:	e7bb      	b.n	80071d0 <_dtoa_r+0x1b0>
 8007258:	2301      	movs	r3, #1
 800725a:	930a      	str	r3, [sp, #40]	; 0x28
 800725c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800725e:	2b00      	cmp	r3, #0
 8007260:	dd59      	ble.n	8007316 <_dtoa_r+0x2f6>
 8007262:	9302      	str	r3, [sp, #8]
 8007264:	4699      	mov	r9, r3
 8007266:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007268:	2200      	movs	r2, #0
 800726a:	6072      	str	r2, [r6, #4]
 800726c:	2204      	movs	r2, #4
 800726e:	f102 0014 	add.w	r0, r2, #20
 8007272:	4298      	cmp	r0, r3
 8007274:	6871      	ldr	r1, [r6, #4]
 8007276:	d953      	bls.n	8007320 <_dtoa_r+0x300>
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fff6 	bl	800826a <_Balloc>
 800727e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007280:	6030      	str	r0, [r6, #0]
 8007282:	f1b9 0f0e 	cmp.w	r9, #14
 8007286:	f8d3 b000 	ldr.w	fp, [r3]
 800728a:	f200 80e6 	bhi.w	800745a <_dtoa_r+0x43a>
 800728e:	2d00      	cmp	r5, #0
 8007290:	f000 80e3 	beq.w	800745a <_dtoa_r+0x43a>
 8007294:	ed9d 7b00 	vldr	d7, [sp]
 8007298:	f1ba 0f00 	cmp.w	sl, #0
 800729c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80072a0:	dd74      	ble.n	800738c <_dtoa_r+0x36c>
 80072a2:	4a2a      	ldr	r2, [pc, #168]	; (800734c <_dtoa_r+0x32c>)
 80072a4:	f00a 030f 	and.w	r3, sl, #15
 80072a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80072ac:	ed93 7b00 	vldr	d7, [r3]
 80072b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80072b4:	06f0      	lsls	r0, r6, #27
 80072b6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80072ba:	d565      	bpl.n	8007388 <_dtoa_r+0x368>
 80072bc:	4b24      	ldr	r3, [pc, #144]	; (8007350 <_dtoa_r+0x330>)
 80072be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072c6:	f7f9 fac9 	bl	800085c <__aeabi_ddiv>
 80072ca:	e9cd 0100 	strd	r0, r1, [sp]
 80072ce:	f006 060f 	and.w	r6, r6, #15
 80072d2:	2503      	movs	r5, #3
 80072d4:	4f1e      	ldr	r7, [pc, #120]	; (8007350 <_dtoa_r+0x330>)
 80072d6:	e04c      	b.n	8007372 <_dtoa_r+0x352>
 80072d8:	2301      	movs	r3, #1
 80072da:	930a      	str	r3, [sp, #40]	; 0x28
 80072dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072de:	4453      	add	r3, sl
 80072e0:	f103 0901 	add.w	r9, r3, #1
 80072e4:	9302      	str	r3, [sp, #8]
 80072e6:	464b      	mov	r3, r9
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	bfb8      	it	lt
 80072ec:	2301      	movlt	r3, #1
 80072ee:	e7ba      	b.n	8007266 <_dtoa_r+0x246>
 80072f0:	2300      	movs	r3, #0
 80072f2:	e7b2      	b.n	800725a <_dtoa_r+0x23a>
 80072f4:	2300      	movs	r3, #0
 80072f6:	e7f0      	b.n	80072da <_dtoa_r+0x2ba>
 80072f8:	2501      	movs	r5, #1
 80072fa:	2300      	movs	r3, #0
 80072fc:	9306      	str	r3, [sp, #24]
 80072fe:	950a      	str	r5, [sp, #40]	; 0x28
 8007300:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007304:	9302      	str	r3, [sp, #8]
 8007306:	4699      	mov	r9, r3
 8007308:	2200      	movs	r2, #0
 800730a:	2312      	movs	r3, #18
 800730c:	920b      	str	r2, [sp, #44]	; 0x2c
 800730e:	e7aa      	b.n	8007266 <_dtoa_r+0x246>
 8007310:	2301      	movs	r3, #1
 8007312:	930a      	str	r3, [sp, #40]	; 0x28
 8007314:	e7f4      	b.n	8007300 <_dtoa_r+0x2e0>
 8007316:	2301      	movs	r3, #1
 8007318:	9302      	str	r3, [sp, #8]
 800731a:	4699      	mov	r9, r3
 800731c:	461a      	mov	r2, r3
 800731e:	e7f5      	b.n	800730c <_dtoa_r+0x2ec>
 8007320:	3101      	adds	r1, #1
 8007322:	6071      	str	r1, [r6, #4]
 8007324:	0052      	lsls	r2, r2, #1
 8007326:	e7a2      	b.n	800726e <_dtoa_r+0x24e>
 8007328:	636f4361 	.word	0x636f4361
 800732c:	3fd287a7 	.word	0x3fd287a7
 8007330:	8b60c8b3 	.word	0x8b60c8b3
 8007334:	3fc68a28 	.word	0x3fc68a28
 8007338:	509f79fb 	.word	0x509f79fb
 800733c:	3fd34413 	.word	0x3fd34413
 8007340:	7ff00000 	.word	0x7ff00000
 8007344:	080099c4 	.word	0x080099c4
 8007348:	3ff80000 	.word	0x3ff80000
 800734c:	080098c8 	.word	0x080098c8
 8007350:	080098a0 	.word	0x080098a0
 8007354:	08009891 	.word	0x08009891
 8007358:	07f1      	lsls	r1, r6, #31
 800735a:	d508      	bpl.n	800736e <_dtoa_r+0x34e>
 800735c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007360:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007364:	f7f9 f950 	bl	8000608 <__aeabi_dmul>
 8007368:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800736c:	3501      	adds	r5, #1
 800736e:	1076      	asrs	r6, r6, #1
 8007370:	3708      	adds	r7, #8
 8007372:	2e00      	cmp	r6, #0
 8007374:	d1f0      	bne.n	8007358 <_dtoa_r+0x338>
 8007376:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800737a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800737e:	f7f9 fa6d 	bl	800085c <__aeabi_ddiv>
 8007382:	e9cd 0100 	strd	r0, r1, [sp]
 8007386:	e01a      	b.n	80073be <_dtoa_r+0x39e>
 8007388:	2502      	movs	r5, #2
 800738a:	e7a3      	b.n	80072d4 <_dtoa_r+0x2b4>
 800738c:	f000 80a0 	beq.w	80074d0 <_dtoa_r+0x4b0>
 8007390:	f1ca 0600 	rsb	r6, sl, #0
 8007394:	4b9f      	ldr	r3, [pc, #636]	; (8007614 <_dtoa_r+0x5f4>)
 8007396:	4fa0      	ldr	r7, [pc, #640]	; (8007618 <_dtoa_r+0x5f8>)
 8007398:	f006 020f 	and.w	r2, r6, #15
 800739c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073a8:	f7f9 f92e 	bl	8000608 <__aeabi_dmul>
 80073ac:	e9cd 0100 	strd	r0, r1, [sp]
 80073b0:	1136      	asrs	r6, r6, #4
 80073b2:	2300      	movs	r3, #0
 80073b4:	2502      	movs	r5, #2
 80073b6:	2e00      	cmp	r6, #0
 80073b8:	d17f      	bne.n	80074ba <_dtoa_r+0x49a>
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1e1      	bne.n	8007382 <_dtoa_r+0x362>
 80073be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	f000 8087 	beq.w	80074d4 <_dtoa_r+0x4b4>
 80073c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80073ca:	2200      	movs	r2, #0
 80073cc:	4b93      	ldr	r3, [pc, #588]	; (800761c <_dtoa_r+0x5fc>)
 80073ce:	4630      	mov	r0, r6
 80073d0:	4639      	mov	r1, r7
 80073d2:	f7f9 fb8b 	bl	8000aec <__aeabi_dcmplt>
 80073d6:	2800      	cmp	r0, #0
 80073d8:	d07c      	beq.n	80074d4 <_dtoa_r+0x4b4>
 80073da:	f1b9 0f00 	cmp.w	r9, #0
 80073de:	d079      	beq.n	80074d4 <_dtoa_r+0x4b4>
 80073e0:	9b02      	ldr	r3, [sp, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	dd35      	ble.n	8007452 <_dtoa_r+0x432>
 80073e6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80073ea:	9308      	str	r3, [sp, #32]
 80073ec:	4639      	mov	r1, r7
 80073ee:	2200      	movs	r2, #0
 80073f0:	4b8b      	ldr	r3, [pc, #556]	; (8007620 <_dtoa_r+0x600>)
 80073f2:	4630      	mov	r0, r6
 80073f4:	f7f9 f908 	bl	8000608 <__aeabi_dmul>
 80073f8:	e9cd 0100 	strd	r0, r1, [sp]
 80073fc:	9f02      	ldr	r7, [sp, #8]
 80073fe:	3501      	adds	r5, #1
 8007400:	4628      	mov	r0, r5
 8007402:	f7f9 f897 	bl	8000534 <__aeabi_i2d>
 8007406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800740a:	f7f9 f8fd 	bl	8000608 <__aeabi_dmul>
 800740e:	2200      	movs	r2, #0
 8007410:	4b84      	ldr	r3, [pc, #528]	; (8007624 <_dtoa_r+0x604>)
 8007412:	f7f8 ff43 	bl	800029c <__adddf3>
 8007416:	4605      	mov	r5, r0
 8007418:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800741c:	2f00      	cmp	r7, #0
 800741e:	d15d      	bne.n	80074dc <_dtoa_r+0x4bc>
 8007420:	2200      	movs	r2, #0
 8007422:	4b81      	ldr	r3, [pc, #516]	; (8007628 <_dtoa_r+0x608>)
 8007424:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007428:	f7f8 ff36 	bl	8000298 <__aeabi_dsub>
 800742c:	462a      	mov	r2, r5
 800742e:	4633      	mov	r3, r6
 8007430:	e9cd 0100 	strd	r0, r1, [sp]
 8007434:	f7f9 fb78 	bl	8000b28 <__aeabi_dcmpgt>
 8007438:	2800      	cmp	r0, #0
 800743a:	f040 8288 	bne.w	800794e <_dtoa_r+0x92e>
 800743e:	462a      	mov	r2, r5
 8007440:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007444:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007448:	f7f9 fb50 	bl	8000aec <__aeabi_dcmplt>
 800744c:	2800      	cmp	r0, #0
 800744e:	f040 827c 	bne.w	800794a <_dtoa_r+0x92a>
 8007452:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007456:	e9cd 2300 	strd	r2, r3, [sp]
 800745a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800745c:	2b00      	cmp	r3, #0
 800745e:	f2c0 8150 	blt.w	8007702 <_dtoa_r+0x6e2>
 8007462:	f1ba 0f0e 	cmp.w	sl, #14
 8007466:	f300 814c 	bgt.w	8007702 <_dtoa_r+0x6e2>
 800746a:	4b6a      	ldr	r3, [pc, #424]	; (8007614 <_dtoa_r+0x5f4>)
 800746c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007470:	ed93 7b00 	vldr	d7, [r3]
 8007474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007476:	2b00      	cmp	r3, #0
 8007478:	ed8d 7b02 	vstr	d7, [sp, #8]
 800747c:	f280 80d8 	bge.w	8007630 <_dtoa_r+0x610>
 8007480:	f1b9 0f00 	cmp.w	r9, #0
 8007484:	f300 80d4 	bgt.w	8007630 <_dtoa_r+0x610>
 8007488:	f040 825e 	bne.w	8007948 <_dtoa_r+0x928>
 800748c:	2200      	movs	r2, #0
 800748e:	4b66      	ldr	r3, [pc, #408]	; (8007628 <_dtoa_r+0x608>)
 8007490:	ec51 0b17 	vmov	r0, r1, d7
 8007494:	f7f9 f8b8 	bl	8000608 <__aeabi_dmul>
 8007498:	e9dd 2300 	ldrd	r2, r3, [sp]
 800749c:	f7f9 fb3a 	bl	8000b14 <__aeabi_dcmpge>
 80074a0:	464f      	mov	r7, r9
 80074a2:	464e      	mov	r6, r9
 80074a4:	2800      	cmp	r0, #0
 80074a6:	f040 8234 	bne.w	8007912 <_dtoa_r+0x8f2>
 80074aa:	2331      	movs	r3, #49	; 0x31
 80074ac:	f10b 0501 	add.w	r5, fp, #1
 80074b0:	f88b 3000 	strb.w	r3, [fp]
 80074b4:	f10a 0a01 	add.w	sl, sl, #1
 80074b8:	e22f      	b.n	800791a <_dtoa_r+0x8fa>
 80074ba:	07f2      	lsls	r2, r6, #31
 80074bc:	d505      	bpl.n	80074ca <_dtoa_r+0x4aa>
 80074be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074c2:	f7f9 f8a1 	bl	8000608 <__aeabi_dmul>
 80074c6:	3501      	adds	r5, #1
 80074c8:	2301      	movs	r3, #1
 80074ca:	1076      	asrs	r6, r6, #1
 80074cc:	3708      	adds	r7, #8
 80074ce:	e772      	b.n	80073b6 <_dtoa_r+0x396>
 80074d0:	2502      	movs	r5, #2
 80074d2:	e774      	b.n	80073be <_dtoa_r+0x39e>
 80074d4:	f8cd a020 	str.w	sl, [sp, #32]
 80074d8:	464f      	mov	r7, r9
 80074da:	e791      	b.n	8007400 <_dtoa_r+0x3e0>
 80074dc:	4b4d      	ldr	r3, [pc, #308]	; (8007614 <_dtoa_r+0x5f4>)
 80074de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80074e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80074e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d047      	beq.n	800757c <_dtoa_r+0x55c>
 80074ec:	4602      	mov	r2, r0
 80074ee:	460b      	mov	r3, r1
 80074f0:	2000      	movs	r0, #0
 80074f2:	494e      	ldr	r1, [pc, #312]	; (800762c <_dtoa_r+0x60c>)
 80074f4:	f7f9 f9b2 	bl	800085c <__aeabi_ddiv>
 80074f8:	462a      	mov	r2, r5
 80074fa:	4633      	mov	r3, r6
 80074fc:	f7f8 fecc 	bl	8000298 <__aeabi_dsub>
 8007500:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007504:	465d      	mov	r5, fp
 8007506:	e9dd 0100 	ldrd	r0, r1, [sp]
 800750a:	f7f9 fb2d 	bl	8000b68 <__aeabi_d2iz>
 800750e:	4606      	mov	r6, r0
 8007510:	f7f9 f810 	bl	8000534 <__aeabi_i2d>
 8007514:	4602      	mov	r2, r0
 8007516:	460b      	mov	r3, r1
 8007518:	e9dd 0100 	ldrd	r0, r1, [sp]
 800751c:	f7f8 febc 	bl	8000298 <__aeabi_dsub>
 8007520:	3630      	adds	r6, #48	; 0x30
 8007522:	f805 6b01 	strb.w	r6, [r5], #1
 8007526:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800752a:	e9cd 0100 	strd	r0, r1, [sp]
 800752e:	f7f9 fadd 	bl	8000aec <__aeabi_dcmplt>
 8007532:	2800      	cmp	r0, #0
 8007534:	d163      	bne.n	80075fe <_dtoa_r+0x5de>
 8007536:	e9dd 2300 	ldrd	r2, r3, [sp]
 800753a:	2000      	movs	r0, #0
 800753c:	4937      	ldr	r1, [pc, #220]	; (800761c <_dtoa_r+0x5fc>)
 800753e:	f7f8 feab 	bl	8000298 <__aeabi_dsub>
 8007542:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007546:	f7f9 fad1 	bl	8000aec <__aeabi_dcmplt>
 800754a:	2800      	cmp	r0, #0
 800754c:	f040 80b7 	bne.w	80076be <_dtoa_r+0x69e>
 8007550:	eba5 030b 	sub.w	r3, r5, fp
 8007554:	429f      	cmp	r7, r3
 8007556:	f77f af7c 	ble.w	8007452 <_dtoa_r+0x432>
 800755a:	2200      	movs	r2, #0
 800755c:	4b30      	ldr	r3, [pc, #192]	; (8007620 <_dtoa_r+0x600>)
 800755e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007562:	f7f9 f851 	bl	8000608 <__aeabi_dmul>
 8007566:	2200      	movs	r2, #0
 8007568:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800756c:	4b2c      	ldr	r3, [pc, #176]	; (8007620 <_dtoa_r+0x600>)
 800756e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007572:	f7f9 f849 	bl	8000608 <__aeabi_dmul>
 8007576:	e9cd 0100 	strd	r0, r1, [sp]
 800757a:	e7c4      	b.n	8007506 <_dtoa_r+0x4e6>
 800757c:	462a      	mov	r2, r5
 800757e:	4633      	mov	r3, r6
 8007580:	f7f9 f842 	bl	8000608 <__aeabi_dmul>
 8007584:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007588:	eb0b 0507 	add.w	r5, fp, r7
 800758c:	465e      	mov	r6, fp
 800758e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007592:	f7f9 fae9 	bl	8000b68 <__aeabi_d2iz>
 8007596:	4607      	mov	r7, r0
 8007598:	f7f8 ffcc 	bl	8000534 <__aeabi_i2d>
 800759c:	3730      	adds	r7, #48	; 0x30
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075a6:	f7f8 fe77 	bl	8000298 <__aeabi_dsub>
 80075aa:	f806 7b01 	strb.w	r7, [r6], #1
 80075ae:	42ae      	cmp	r6, r5
 80075b0:	e9cd 0100 	strd	r0, r1, [sp]
 80075b4:	f04f 0200 	mov.w	r2, #0
 80075b8:	d126      	bne.n	8007608 <_dtoa_r+0x5e8>
 80075ba:	4b1c      	ldr	r3, [pc, #112]	; (800762c <_dtoa_r+0x60c>)
 80075bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075c0:	f7f8 fe6c 	bl	800029c <__adddf3>
 80075c4:	4602      	mov	r2, r0
 80075c6:	460b      	mov	r3, r1
 80075c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075cc:	f7f9 faac 	bl	8000b28 <__aeabi_dcmpgt>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	d174      	bne.n	80076be <_dtoa_r+0x69e>
 80075d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80075d8:	2000      	movs	r0, #0
 80075da:	4914      	ldr	r1, [pc, #80]	; (800762c <_dtoa_r+0x60c>)
 80075dc:	f7f8 fe5c 	bl	8000298 <__aeabi_dsub>
 80075e0:	4602      	mov	r2, r0
 80075e2:	460b      	mov	r3, r1
 80075e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80075e8:	f7f9 fa80 	bl	8000aec <__aeabi_dcmplt>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	f43f af30 	beq.w	8007452 <_dtoa_r+0x432>
 80075f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075f6:	2b30      	cmp	r3, #48	; 0x30
 80075f8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80075fc:	d002      	beq.n	8007604 <_dtoa_r+0x5e4>
 80075fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007602:	e04a      	b.n	800769a <_dtoa_r+0x67a>
 8007604:	4615      	mov	r5, r2
 8007606:	e7f4      	b.n	80075f2 <_dtoa_r+0x5d2>
 8007608:	4b05      	ldr	r3, [pc, #20]	; (8007620 <_dtoa_r+0x600>)
 800760a:	f7f8 fffd 	bl	8000608 <__aeabi_dmul>
 800760e:	e9cd 0100 	strd	r0, r1, [sp]
 8007612:	e7bc      	b.n	800758e <_dtoa_r+0x56e>
 8007614:	080098c8 	.word	0x080098c8
 8007618:	080098a0 	.word	0x080098a0
 800761c:	3ff00000 	.word	0x3ff00000
 8007620:	40240000 	.word	0x40240000
 8007624:	401c0000 	.word	0x401c0000
 8007628:	40140000 	.word	0x40140000
 800762c:	3fe00000 	.word	0x3fe00000
 8007630:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007634:	465d      	mov	r5, fp
 8007636:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800763a:	4630      	mov	r0, r6
 800763c:	4639      	mov	r1, r7
 800763e:	f7f9 f90d 	bl	800085c <__aeabi_ddiv>
 8007642:	f7f9 fa91 	bl	8000b68 <__aeabi_d2iz>
 8007646:	4680      	mov	r8, r0
 8007648:	f7f8 ff74 	bl	8000534 <__aeabi_i2d>
 800764c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007650:	f7f8 ffda 	bl	8000608 <__aeabi_dmul>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	4630      	mov	r0, r6
 800765a:	4639      	mov	r1, r7
 800765c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007660:	f7f8 fe1a 	bl	8000298 <__aeabi_dsub>
 8007664:	f805 6b01 	strb.w	r6, [r5], #1
 8007668:	eba5 060b 	sub.w	r6, r5, fp
 800766c:	45b1      	cmp	r9, r6
 800766e:	4602      	mov	r2, r0
 8007670:	460b      	mov	r3, r1
 8007672:	d139      	bne.n	80076e8 <_dtoa_r+0x6c8>
 8007674:	f7f8 fe12 	bl	800029c <__adddf3>
 8007678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800767c:	4606      	mov	r6, r0
 800767e:	460f      	mov	r7, r1
 8007680:	f7f9 fa52 	bl	8000b28 <__aeabi_dcmpgt>
 8007684:	b9c8      	cbnz	r0, 80076ba <_dtoa_r+0x69a>
 8007686:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800768a:	4630      	mov	r0, r6
 800768c:	4639      	mov	r1, r7
 800768e:	f7f9 fa23 	bl	8000ad8 <__aeabi_dcmpeq>
 8007692:	b110      	cbz	r0, 800769a <_dtoa_r+0x67a>
 8007694:	f018 0f01 	tst.w	r8, #1
 8007698:	d10f      	bne.n	80076ba <_dtoa_r+0x69a>
 800769a:	9904      	ldr	r1, [sp, #16]
 800769c:	4620      	mov	r0, r4
 800769e:	f000 fe18 	bl	80082d2 <_Bfree>
 80076a2:	2300      	movs	r3, #0
 80076a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076a6:	702b      	strb	r3, [r5, #0]
 80076a8:	f10a 0301 	add.w	r3, sl, #1
 80076ac:	6013      	str	r3, [r2, #0]
 80076ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 8241 	beq.w	8007b38 <_dtoa_r+0xb18>
 80076b6:	601d      	str	r5, [r3, #0]
 80076b8:	e23e      	b.n	8007b38 <_dtoa_r+0xb18>
 80076ba:	f8cd a020 	str.w	sl, [sp, #32]
 80076be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80076c2:	2a39      	cmp	r2, #57	; 0x39
 80076c4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80076c8:	d108      	bne.n	80076dc <_dtoa_r+0x6bc>
 80076ca:	459b      	cmp	fp, r3
 80076cc:	d10a      	bne.n	80076e4 <_dtoa_r+0x6c4>
 80076ce:	9b08      	ldr	r3, [sp, #32]
 80076d0:	3301      	adds	r3, #1
 80076d2:	9308      	str	r3, [sp, #32]
 80076d4:	2330      	movs	r3, #48	; 0x30
 80076d6:	f88b 3000 	strb.w	r3, [fp]
 80076da:	465b      	mov	r3, fp
 80076dc:	781a      	ldrb	r2, [r3, #0]
 80076de:	3201      	adds	r2, #1
 80076e0:	701a      	strb	r2, [r3, #0]
 80076e2:	e78c      	b.n	80075fe <_dtoa_r+0x5de>
 80076e4:	461d      	mov	r5, r3
 80076e6:	e7ea      	b.n	80076be <_dtoa_r+0x69e>
 80076e8:	2200      	movs	r2, #0
 80076ea:	4b9b      	ldr	r3, [pc, #620]	; (8007958 <_dtoa_r+0x938>)
 80076ec:	f7f8 ff8c 	bl	8000608 <__aeabi_dmul>
 80076f0:	2200      	movs	r2, #0
 80076f2:	2300      	movs	r3, #0
 80076f4:	4606      	mov	r6, r0
 80076f6:	460f      	mov	r7, r1
 80076f8:	f7f9 f9ee 	bl	8000ad8 <__aeabi_dcmpeq>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	d09a      	beq.n	8007636 <_dtoa_r+0x616>
 8007700:	e7cb      	b.n	800769a <_dtoa_r+0x67a>
 8007702:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007704:	2a00      	cmp	r2, #0
 8007706:	f000 808b 	beq.w	8007820 <_dtoa_r+0x800>
 800770a:	9a06      	ldr	r2, [sp, #24]
 800770c:	2a01      	cmp	r2, #1
 800770e:	dc6e      	bgt.n	80077ee <_dtoa_r+0x7ce>
 8007710:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007712:	2a00      	cmp	r2, #0
 8007714:	d067      	beq.n	80077e6 <_dtoa_r+0x7c6>
 8007716:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800771a:	9f07      	ldr	r7, [sp, #28]
 800771c:	9d05      	ldr	r5, [sp, #20]
 800771e:	9a05      	ldr	r2, [sp, #20]
 8007720:	2101      	movs	r1, #1
 8007722:	441a      	add	r2, r3
 8007724:	4620      	mov	r0, r4
 8007726:	9205      	str	r2, [sp, #20]
 8007728:	4498      	add	r8, r3
 800772a:	f000 feb0 	bl	800848e <__i2b>
 800772e:	4606      	mov	r6, r0
 8007730:	2d00      	cmp	r5, #0
 8007732:	dd0c      	ble.n	800774e <_dtoa_r+0x72e>
 8007734:	f1b8 0f00 	cmp.w	r8, #0
 8007738:	dd09      	ble.n	800774e <_dtoa_r+0x72e>
 800773a:	4545      	cmp	r5, r8
 800773c:	9a05      	ldr	r2, [sp, #20]
 800773e:	462b      	mov	r3, r5
 8007740:	bfa8      	it	ge
 8007742:	4643      	movge	r3, r8
 8007744:	1ad2      	subs	r2, r2, r3
 8007746:	9205      	str	r2, [sp, #20]
 8007748:	1aed      	subs	r5, r5, r3
 800774a:	eba8 0803 	sub.w	r8, r8, r3
 800774e:	9b07      	ldr	r3, [sp, #28]
 8007750:	b1eb      	cbz	r3, 800778e <_dtoa_r+0x76e>
 8007752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007754:	2b00      	cmp	r3, #0
 8007756:	d067      	beq.n	8007828 <_dtoa_r+0x808>
 8007758:	b18f      	cbz	r7, 800777e <_dtoa_r+0x75e>
 800775a:	4631      	mov	r1, r6
 800775c:	463a      	mov	r2, r7
 800775e:	4620      	mov	r0, r4
 8007760:	f000 ff34 	bl	80085cc <__pow5mult>
 8007764:	9a04      	ldr	r2, [sp, #16]
 8007766:	4601      	mov	r1, r0
 8007768:	4606      	mov	r6, r0
 800776a:	4620      	mov	r0, r4
 800776c:	f000 fe98 	bl	80084a0 <__multiply>
 8007770:	9904      	ldr	r1, [sp, #16]
 8007772:	9008      	str	r0, [sp, #32]
 8007774:	4620      	mov	r0, r4
 8007776:	f000 fdac 	bl	80082d2 <_Bfree>
 800777a:	9b08      	ldr	r3, [sp, #32]
 800777c:	9304      	str	r3, [sp, #16]
 800777e:	9b07      	ldr	r3, [sp, #28]
 8007780:	1bda      	subs	r2, r3, r7
 8007782:	d004      	beq.n	800778e <_dtoa_r+0x76e>
 8007784:	9904      	ldr	r1, [sp, #16]
 8007786:	4620      	mov	r0, r4
 8007788:	f000 ff20 	bl	80085cc <__pow5mult>
 800778c:	9004      	str	r0, [sp, #16]
 800778e:	2101      	movs	r1, #1
 8007790:	4620      	mov	r0, r4
 8007792:	f000 fe7c 	bl	800848e <__i2b>
 8007796:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007798:	4607      	mov	r7, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	f000 81d0 	beq.w	8007b40 <_dtoa_r+0xb20>
 80077a0:	461a      	mov	r2, r3
 80077a2:	4601      	mov	r1, r0
 80077a4:	4620      	mov	r0, r4
 80077a6:	f000 ff11 	bl	80085cc <__pow5mult>
 80077aa:	9b06      	ldr	r3, [sp, #24]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	4607      	mov	r7, r0
 80077b0:	dc40      	bgt.n	8007834 <_dtoa_r+0x814>
 80077b2:	9b00      	ldr	r3, [sp, #0]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d139      	bne.n	800782c <_dtoa_r+0x80c>
 80077b8:	9b01      	ldr	r3, [sp, #4]
 80077ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d136      	bne.n	8007830 <_dtoa_r+0x810>
 80077c2:	9b01      	ldr	r3, [sp, #4]
 80077c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80077c8:	0d1b      	lsrs	r3, r3, #20
 80077ca:	051b      	lsls	r3, r3, #20
 80077cc:	b12b      	cbz	r3, 80077da <_dtoa_r+0x7ba>
 80077ce:	9b05      	ldr	r3, [sp, #20]
 80077d0:	3301      	adds	r3, #1
 80077d2:	9305      	str	r3, [sp, #20]
 80077d4:	f108 0801 	add.w	r8, r8, #1
 80077d8:	2301      	movs	r3, #1
 80077da:	9307      	str	r3, [sp, #28]
 80077dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d12a      	bne.n	8007838 <_dtoa_r+0x818>
 80077e2:	2001      	movs	r0, #1
 80077e4:	e030      	b.n	8007848 <_dtoa_r+0x828>
 80077e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80077e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077ec:	e795      	b.n	800771a <_dtoa_r+0x6fa>
 80077ee:	9b07      	ldr	r3, [sp, #28]
 80077f0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80077f4:	42bb      	cmp	r3, r7
 80077f6:	bfbf      	itttt	lt
 80077f8:	9b07      	ldrlt	r3, [sp, #28]
 80077fa:	9707      	strlt	r7, [sp, #28]
 80077fc:	1afa      	sublt	r2, r7, r3
 80077fe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007800:	bfbb      	ittet	lt
 8007802:	189b      	addlt	r3, r3, r2
 8007804:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007806:	1bdf      	subge	r7, r3, r7
 8007808:	2700      	movlt	r7, #0
 800780a:	f1b9 0f00 	cmp.w	r9, #0
 800780e:	bfb5      	itete	lt
 8007810:	9b05      	ldrlt	r3, [sp, #20]
 8007812:	9d05      	ldrge	r5, [sp, #20]
 8007814:	eba3 0509 	sublt.w	r5, r3, r9
 8007818:	464b      	movge	r3, r9
 800781a:	bfb8      	it	lt
 800781c:	2300      	movlt	r3, #0
 800781e:	e77e      	b.n	800771e <_dtoa_r+0x6fe>
 8007820:	9f07      	ldr	r7, [sp, #28]
 8007822:	9d05      	ldr	r5, [sp, #20]
 8007824:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007826:	e783      	b.n	8007730 <_dtoa_r+0x710>
 8007828:	9a07      	ldr	r2, [sp, #28]
 800782a:	e7ab      	b.n	8007784 <_dtoa_r+0x764>
 800782c:	2300      	movs	r3, #0
 800782e:	e7d4      	b.n	80077da <_dtoa_r+0x7ba>
 8007830:	9b00      	ldr	r3, [sp, #0]
 8007832:	e7d2      	b.n	80077da <_dtoa_r+0x7ba>
 8007834:	2300      	movs	r3, #0
 8007836:	9307      	str	r3, [sp, #28]
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800783e:	6918      	ldr	r0, [r3, #16]
 8007840:	f000 fdd7 	bl	80083f2 <__hi0bits>
 8007844:	f1c0 0020 	rsb	r0, r0, #32
 8007848:	4440      	add	r0, r8
 800784a:	f010 001f 	ands.w	r0, r0, #31
 800784e:	d047      	beq.n	80078e0 <_dtoa_r+0x8c0>
 8007850:	f1c0 0320 	rsb	r3, r0, #32
 8007854:	2b04      	cmp	r3, #4
 8007856:	dd3b      	ble.n	80078d0 <_dtoa_r+0x8b0>
 8007858:	9b05      	ldr	r3, [sp, #20]
 800785a:	f1c0 001c 	rsb	r0, r0, #28
 800785e:	4403      	add	r3, r0
 8007860:	9305      	str	r3, [sp, #20]
 8007862:	4405      	add	r5, r0
 8007864:	4480      	add	r8, r0
 8007866:	9b05      	ldr	r3, [sp, #20]
 8007868:	2b00      	cmp	r3, #0
 800786a:	dd05      	ble.n	8007878 <_dtoa_r+0x858>
 800786c:	461a      	mov	r2, r3
 800786e:	9904      	ldr	r1, [sp, #16]
 8007870:	4620      	mov	r0, r4
 8007872:	f000 fef9 	bl	8008668 <__lshift>
 8007876:	9004      	str	r0, [sp, #16]
 8007878:	f1b8 0f00 	cmp.w	r8, #0
 800787c:	dd05      	ble.n	800788a <_dtoa_r+0x86a>
 800787e:	4639      	mov	r1, r7
 8007880:	4642      	mov	r2, r8
 8007882:	4620      	mov	r0, r4
 8007884:	f000 fef0 	bl	8008668 <__lshift>
 8007888:	4607      	mov	r7, r0
 800788a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800788c:	b353      	cbz	r3, 80078e4 <_dtoa_r+0x8c4>
 800788e:	4639      	mov	r1, r7
 8007890:	9804      	ldr	r0, [sp, #16]
 8007892:	f000 ff3d 	bl	8008710 <__mcmp>
 8007896:	2800      	cmp	r0, #0
 8007898:	da24      	bge.n	80078e4 <_dtoa_r+0x8c4>
 800789a:	2300      	movs	r3, #0
 800789c:	220a      	movs	r2, #10
 800789e:	9904      	ldr	r1, [sp, #16]
 80078a0:	4620      	mov	r0, r4
 80078a2:	f000 fd2d 	bl	8008300 <__multadd>
 80078a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078a8:	9004      	str	r0, [sp, #16]
 80078aa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f000 814d 	beq.w	8007b4e <_dtoa_r+0xb2e>
 80078b4:	2300      	movs	r3, #0
 80078b6:	4631      	mov	r1, r6
 80078b8:	220a      	movs	r2, #10
 80078ba:	4620      	mov	r0, r4
 80078bc:	f000 fd20 	bl	8008300 <__multadd>
 80078c0:	9b02      	ldr	r3, [sp, #8]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	4606      	mov	r6, r0
 80078c6:	dc4f      	bgt.n	8007968 <_dtoa_r+0x948>
 80078c8:	9b06      	ldr	r3, [sp, #24]
 80078ca:	2b02      	cmp	r3, #2
 80078cc:	dd4c      	ble.n	8007968 <_dtoa_r+0x948>
 80078ce:	e011      	b.n	80078f4 <_dtoa_r+0x8d4>
 80078d0:	d0c9      	beq.n	8007866 <_dtoa_r+0x846>
 80078d2:	9a05      	ldr	r2, [sp, #20]
 80078d4:	331c      	adds	r3, #28
 80078d6:	441a      	add	r2, r3
 80078d8:	9205      	str	r2, [sp, #20]
 80078da:	441d      	add	r5, r3
 80078dc:	4498      	add	r8, r3
 80078de:	e7c2      	b.n	8007866 <_dtoa_r+0x846>
 80078e0:	4603      	mov	r3, r0
 80078e2:	e7f6      	b.n	80078d2 <_dtoa_r+0x8b2>
 80078e4:	f1b9 0f00 	cmp.w	r9, #0
 80078e8:	dc38      	bgt.n	800795c <_dtoa_r+0x93c>
 80078ea:	9b06      	ldr	r3, [sp, #24]
 80078ec:	2b02      	cmp	r3, #2
 80078ee:	dd35      	ble.n	800795c <_dtoa_r+0x93c>
 80078f0:	f8cd 9008 	str.w	r9, [sp, #8]
 80078f4:	9b02      	ldr	r3, [sp, #8]
 80078f6:	b963      	cbnz	r3, 8007912 <_dtoa_r+0x8f2>
 80078f8:	4639      	mov	r1, r7
 80078fa:	2205      	movs	r2, #5
 80078fc:	4620      	mov	r0, r4
 80078fe:	f000 fcff 	bl	8008300 <__multadd>
 8007902:	4601      	mov	r1, r0
 8007904:	4607      	mov	r7, r0
 8007906:	9804      	ldr	r0, [sp, #16]
 8007908:	f000 ff02 	bl	8008710 <__mcmp>
 800790c:	2800      	cmp	r0, #0
 800790e:	f73f adcc 	bgt.w	80074aa <_dtoa_r+0x48a>
 8007912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007914:	465d      	mov	r5, fp
 8007916:	ea6f 0a03 	mvn.w	sl, r3
 800791a:	f04f 0900 	mov.w	r9, #0
 800791e:	4639      	mov	r1, r7
 8007920:	4620      	mov	r0, r4
 8007922:	f000 fcd6 	bl	80082d2 <_Bfree>
 8007926:	2e00      	cmp	r6, #0
 8007928:	f43f aeb7 	beq.w	800769a <_dtoa_r+0x67a>
 800792c:	f1b9 0f00 	cmp.w	r9, #0
 8007930:	d005      	beq.n	800793e <_dtoa_r+0x91e>
 8007932:	45b1      	cmp	r9, r6
 8007934:	d003      	beq.n	800793e <_dtoa_r+0x91e>
 8007936:	4649      	mov	r1, r9
 8007938:	4620      	mov	r0, r4
 800793a:	f000 fcca 	bl	80082d2 <_Bfree>
 800793e:	4631      	mov	r1, r6
 8007940:	4620      	mov	r0, r4
 8007942:	f000 fcc6 	bl	80082d2 <_Bfree>
 8007946:	e6a8      	b.n	800769a <_dtoa_r+0x67a>
 8007948:	2700      	movs	r7, #0
 800794a:	463e      	mov	r6, r7
 800794c:	e7e1      	b.n	8007912 <_dtoa_r+0x8f2>
 800794e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007952:	463e      	mov	r6, r7
 8007954:	e5a9      	b.n	80074aa <_dtoa_r+0x48a>
 8007956:	bf00      	nop
 8007958:	40240000 	.word	0x40240000
 800795c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800795e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007962:	2b00      	cmp	r3, #0
 8007964:	f000 80fa 	beq.w	8007b5c <_dtoa_r+0xb3c>
 8007968:	2d00      	cmp	r5, #0
 800796a:	dd05      	ble.n	8007978 <_dtoa_r+0x958>
 800796c:	4631      	mov	r1, r6
 800796e:	462a      	mov	r2, r5
 8007970:	4620      	mov	r0, r4
 8007972:	f000 fe79 	bl	8008668 <__lshift>
 8007976:	4606      	mov	r6, r0
 8007978:	9b07      	ldr	r3, [sp, #28]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d04c      	beq.n	8007a18 <_dtoa_r+0x9f8>
 800797e:	6871      	ldr	r1, [r6, #4]
 8007980:	4620      	mov	r0, r4
 8007982:	f000 fc72 	bl	800826a <_Balloc>
 8007986:	6932      	ldr	r2, [r6, #16]
 8007988:	3202      	adds	r2, #2
 800798a:	4605      	mov	r5, r0
 800798c:	0092      	lsls	r2, r2, #2
 800798e:	f106 010c 	add.w	r1, r6, #12
 8007992:	300c      	adds	r0, #12
 8007994:	f000 fc5e 	bl	8008254 <memcpy>
 8007998:	2201      	movs	r2, #1
 800799a:	4629      	mov	r1, r5
 800799c:	4620      	mov	r0, r4
 800799e:	f000 fe63 	bl	8008668 <__lshift>
 80079a2:	9b00      	ldr	r3, [sp, #0]
 80079a4:	f8cd b014 	str.w	fp, [sp, #20]
 80079a8:	f003 0301 	and.w	r3, r3, #1
 80079ac:	46b1      	mov	r9, r6
 80079ae:	9307      	str	r3, [sp, #28]
 80079b0:	4606      	mov	r6, r0
 80079b2:	4639      	mov	r1, r7
 80079b4:	9804      	ldr	r0, [sp, #16]
 80079b6:	f7ff faa5 	bl	8006f04 <quorem>
 80079ba:	4649      	mov	r1, r9
 80079bc:	4605      	mov	r5, r0
 80079be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80079c2:	9804      	ldr	r0, [sp, #16]
 80079c4:	f000 fea4 	bl	8008710 <__mcmp>
 80079c8:	4632      	mov	r2, r6
 80079ca:	9000      	str	r0, [sp, #0]
 80079cc:	4639      	mov	r1, r7
 80079ce:	4620      	mov	r0, r4
 80079d0:	f000 feb8 	bl	8008744 <__mdiff>
 80079d4:	68c3      	ldr	r3, [r0, #12]
 80079d6:	4602      	mov	r2, r0
 80079d8:	bb03      	cbnz	r3, 8007a1c <_dtoa_r+0x9fc>
 80079da:	4601      	mov	r1, r0
 80079dc:	9008      	str	r0, [sp, #32]
 80079de:	9804      	ldr	r0, [sp, #16]
 80079e0:	f000 fe96 	bl	8008710 <__mcmp>
 80079e4:	9a08      	ldr	r2, [sp, #32]
 80079e6:	4603      	mov	r3, r0
 80079e8:	4611      	mov	r1, r2
 80079ea:	4620      	mov	r0, r4
 80079ec:	9308      	str	r3, [sp, #32]
 80079ee:	f000 fc70 	bl	80082d2 <_Bfree>
 80079f2:	9b08      	ldr	r3, [sp, #32]
 80079f4:	b9a3      	cbnz	r3, 8007a20 <_dtoa_r+0xa00>
 80079f6:	9a06      	ldr	r2, [sp, #24]
 80079f8:	b992      	cbnz	r2, 8007a20 <_dtoa_r+0xa00>
 80079fa:	9a07      	ldr	r2, [sp, #28]
 80079fc:	b982      	cbnz	r2, 8007a20 <_dtoa_r+0xa00>
 80079fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007a02:	d029      	beq.n	8007a58 <_dtoa_r+0xa38>
 8007a04:	9b00      	ldr	r3, [sp, #0]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	dd01      	ble.n	8007a0e <_dtoa_r+0x9ee>
 8007a0a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007a0e:	9b05      	ldr	r3, [sp, #20]
 8007a10:	1c5d      	adds	r5, r3, #1
 8007a12:	f883 8000 	strb.w	r8, [r3]
 8007a16:	e782      	b.n	800791e <_dtoa_r+0x8fe>
 8007a18:	4630      	mov	r0, r6
 8007a1a:	e7c2      	b.n	80079a2 <_dtoa_r+0x982>
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e7e3      	b.n	80079e8 <_dtoa_r+0x9c8>
 8007a20:	9a00      	ldr	r2, [sp, #0]
 8007a22:	2a00      	cmp	r2, #0
 8007a24:	db04      	blt.n	8007a30 <_dtoa_r+0xa10>
 8007a26:	d125      	bne.n	8007a74 <_dtoa_r+0xa54>
 8007a28:	9a06      	ldr	r2, [sp, #24]
 8007a2a:	bb1a      	cbnz	r2, 8007a74 <_dtoa_r+0xa54>
 8007a2c:	9a07      	ldr	r2, [sp, #28]
 8007a2e:	bb0a      	cbnz	r2, 8007a74 <_dtoa_r+0xa54>
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	ddec      	ble.n	8007a0e <_dtoa_r+0x9ee>
 8007a34:	2201      	movs	r2, #1
 8007a36:	9904      	ldr	r1, [sp, #16]
 8007a38:	4620      	mov	r0, r4
 8007a3a:	f000 fe15 	bl	8008668 <__lshift>
 8007a3e:	4639      	mov	r1, r7
 8007a40:	9004      	str	r0, [sp, #16]
 8007a42:	f000 fe65 	bl	8008710 <__mcmp>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	dc03      	bgt.n	8007a52 <_dtoa_r+0xa32>
 8007a4a:	d1e0      	bne.n	8007a0e <_dtoa_r+0x9ee>
 8007a4c:	f018 0f01 	tst.w	r8, #1
 8007a50:	d0dd      	beq.n	8007a0e <_dtoa_r+0x9ee>
 8007a52:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007a56:	d1d8      	bne.n	8007a0a <_dtoa_r+0x9ea>
 8007a58:	9b05      	ldr	r3, [sp, #20]
 8007a5a:	9a05      	ldr	r2, [sp, #20]
 8007a5c:	1c5d      	adds	r5, r3, #1
 8007a5e:	2339      	movs	r3, #57	; 0x39
 8007a60:	7013      	strb	r3, [r2, #0]
 8007a62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a66:	2b39      	cmp	r3, #57	; 0x39
 8007a68:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007a6c:	d04f      	beq.n	8007b0e <_dtoa_r+0xaee>
 8007a6e:	3301      	adds	r3, #1
 8007a70:	7013      	strb	r3, [r2, #0]
 8007a72:	e754      	b.n	800791e <_dtoa_r+0x8fe>
 8007a74:	9a05      	ldr	r2, [sp, #20]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f102 0501 	add.w	r5, r2, #1
 8007a7c:	dd06      	ble.n	8007a8c <_dtoa_r+0xa6c>
 8007a7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007a82:	d0e9      	beq.n	8007a58 <_dtoa_r+0xa38>
 8007a84:	f108 0801 	add.w	r8, r8, #1
 8007a88:	9b05      	ldr	r3, [sp, #20]
 8007a8a:	e7c2      	b.n	8007a12 <_dtoa_r+0x9f2>
 8007a8c:	9a02      	ldr	r2, [sp, #8]
 8007a8e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007a92:	eba5 030b 	sub.w	r3, r5, fp
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d021      	beq.n	8007ade <_dtoa_r+0xabe>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	220a      	movs	r2, #10
 8007a9e:	9904      	ldr	r1, [sp, #16]
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f000 fc2d 	bl	8008300 <__multadd>
 8007aa6:	45b1      	cmp	r9, r6
 8007aa8:	9004      	str	r0, [sp, #16]
 8007aaa:	f04f 0300 	mov.w	r3, #0
 8007aae:	f04f 020a 	mov.w	r2, #10
 8007ab2:	4649      	mov	r1, r9
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	d105      	bne.n	8007ac4 <_dtoa_r+0xaa4>
 8007ab8:	f000 fc22 	bl	8008300 <__multadd>
 8007abc:	4681      	mov	r9, r0
 8007abe:	4606      	mov	r6, r0
 8007ac0:	9505      	str	r5, [sp, #20]
 8007ac2:	e776      	b.n	80079b2 <_dtoa_r+0x992>
 8007ac4:	f000 fc1c 	bl	8008300 <__multadd>
 8007ac8:	4631      	mov	r1, r6
 8007aca:	4681      	mov	r9, r0
 8007acc:	2300      	movs	r3, #0
 8007ace:	220a      	movs	r2, #10
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 fc15 	bl	8008300 <__multadd>
 8007ad6:	4606      	mov	r6, r0
 8007ad8:	e7f2      	b.n	8007ac0 <_dtoa_r+0xaa0>
 8007ada:	f04f 0900 	mov.w	r9, #0
 8007ade:	2201      	movs	r2, #1
 8007ae0:	9904      	ldr	r1, [sp, #16]
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	f000 fdc0 	bl	8008668 <__lshift>
 8007ae8:	4639      	mov	r1, r7
 8007aea:	9004      	str	r0, [sp, #16]
 8007aec:	f000 fe10 	bl	8008710 <__mcmp>
 8007af0:	2800      	cmp	r0, #0
 8007af2:	dcb6      	bgt.n	8007a62 <_dtoa_r+0xa42>
 8007af4:	d102      	bne.n	8007afc <_dtoa_r+0xadc>
 8007af6:	f018 0f01 	tst.w	r8, #1
 8007afa:	d1b2      	bne.n	8007a62 <_dtoa_r+0xa42>
 8007afc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b00:	2b30      	cmp	r3, #48	; 0x30
 8007b02:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007b06:	f47f af0a 	bne.w	800791e <_dtoa_r+0x8fe>
 8007b0a:	4615      	mov	r5, r2
 8007b0c:	e7f6      	b.n	8007afc <_dtoa_r+0xadc>
 8007b0e:	4593      	cmp	fp, r2
 8007b10:	d105      	bne.n	8007b1e <_dtoa_r+0xafe>
 8007b12:	2331      	movs	r3, #49	; 0x31
 8007b14:	f10a 0a01 	add.w	sl, sl, #1
 8007b18:	f88b 3000 	strb.w	r3, [fp]
 8007b1c:	e6ff      	b.n	800791e <_dtoa_r+0x8fe>
 8007b1e:	4615      	mov	r5, r2
 8007b20:	e79f      	b.n	8007a62 <_dtoa_r+0xa42>
 8007b22:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007b88 <_dtoa_r+0xb68>
 8007b26:	e007      	b.n	8007b38 <_dtoa_r+0xb18>
 8007b28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b2a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007b8c <_dtoa_r+0xb6c>
 8007b2e:	b11b      	cbz	r3, 8007b38 <_dtoa_r+0xb18>
 8007b30:	f10b 0308 	add.w	r3, fp, #8
 8007b34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b36:	6013      	str	r3, [r2, #0]
 8007b38:	4658      	mov	r0, fp
 8007b3a:	b017      	add	sp, #92	; 0x5c
 8007b3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b40:	9b06      	ldr	r3, [sp, #24]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	f77f ae35 	ble.w	80077b2 <_dtoa_r+0x792>
 8007b48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b4a:	9307      	str	r3, [sp, #28]
 8007b4c:	e649      	b.n	80077e2 <_dtoa_r+0x7c2>
 8007b4e:	9b02      	ldr	r3, [sp, #8]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	dc03      	bgt.n	8007b5c <_dtoa_r+0xb3c>
 8007b54:	9b06      	ldr	r3, [sp, #24]
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	f73f aecc 	bgt.w	80078f4 <_dtoa_r+0x8d4>
 8007b5c:	465d      	mov	r5, fp
 8007b5e:	4639      	mov	r1, r7
 8007b60:	9804      	ldr	r0, [sp, #16]
 8007b62:	f7ff f9cf 	bl	8006f04 <quorem>
 8007b66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007b6a:	f805 8b01 	strb.w	r8, [r5], #1
 8007b6e:	9a02      	ldr	r2, [sp, #8]
 8007b70:	eba5 030b 	sub.w	r3, r5, fp
 8007b74:	429a      	cmp	r2, r3
 8007b76:	ddb0      	ble.n	8007ada <_dtoa_r+0xaba>
 8007b78:	2300      	movs	r3, #0
 8007b7a:	220a      	movs	r2, #10
 8007b7c:	9904      	ldr	r1, [sp, #16]
 8007b7e:	4620      	mov	r0, r4
 8007b80:	f000 fbbe 	bl	8008300 <__multadd>
 8007b84:	9004      	str	r0, [sp, #16]
 8007b86:	e7ea      	b.n	8007b5e <_dtoa_r+0xb3e>
 8007b88:	080099c3 	.word	0x080099c3
 8007b8c:	08009888 	.word	0x08009888

08007b90 <rshift>:
 8007b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b92:	6906      	ldr	r6, [r0, #16]
 8007b94:	114b      	asrs	r3, r1, #5
 8007b96:	429e      	cmp	r6, r3
 8007b98:	f100 0414 	add.w	r4, r0, #20
 8007b9c:	dd30      	ble.n	8007c00 <rshift+0x70>
 8007b9e:	f011 011f 	ands.w	r1, r1, #31
 8007ba2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007ba6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007baa:	d108      	bne.n	8007bbe <rshift+0x2e>
 8007bac:	4621      	mov	r1, r4
 8007bae:	42b2      	cmp	r2, r6
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	d211      	bcs.n	8007bd8 <rshift+0x48>
 8007bb4:	f852 3b04 	ldr.w	r3, [r2], #4
 8007bb8:	f841 3b04 	str.w	r3, [r1], #4
 8007bbc:	e7f7      	b.n	8007bae <rshift+0x1e>
 8007bbe:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007bc2:	f1c1 0c20 	rsb	ip, r1, #32
 8007bc6:	40cd      	lsrs	r5, r1
 8007bc8:	3204      	adds	r2, #4
 8007bca:	4623      	mov	r3, r4
 8007bcc:	42b2      	cmp	r2, r6
 8007bce:	4617      	mov	r7, r2
 8007bd0:	d30c      	bcc.n	8007bec <rshift+0x5c>
 8007bd2:	601d      	str	r5, [r3, #0]
 8007bd4:	b105      	cbz	r5, 8007bd8 <rshift+0x48>
 8007bd6:	3304      	adds	r3, #4
 8007bd8:	1b1a      	subs	r2, r3, r4
 8007bda:	42a3      	cmp	r3, r4
 8007bdc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007be0:	bf08      	it	eq
 8007be2:	2300      	moveq	r3, #0
 8007be4:	6102      	str	r2, [r0, #16]
 8007be6:	bf08      	it	eq
 8007be8:	6143      	streq	r3, [r0, #20]
 8007bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bec:	683f      	ldr	r7, [r7, #0]
 8007bee:	fa07 f70c 	lsl.w	r7, r7, ip
 8007bf2:	433d      	orrs	r5, r7
 8007bf4:	f843 5b04 	str.w	r5, [r3], #4
 8007bf8:	f852 5b04 	ldr.w	r5, [r2], #4
 8007bfc:	40cd      	lsrs	r5, r1
 8007bfe:	e7e5      	b.n	8007bcc <rshift+0x3c>
 8007c00:	4623      	mov	r3, r4
 8007c02:	e7e9      	b.n	8007bd8 <rshift+0x48>

08007c04 <__hexdig_fun>:
 8007c04:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007c08:	2b09      	cmp	r3, #9
 8007c0a:	d802      	bhi.n	8007c12 <__hexdig_fun+0xe>
 8007c0c:	3820      	subs	r0, #32
 8007c0e:	b2c0      	uxtb	r0, r0
 8007c10:	4770      	bx	lr
 8007c12:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007c16:	2b05      	cmp	r3, #5
 8007c18:	d801      	bhi.n	8007c1e <__hexdig_fun+0x1a>
 8007c1a:	3847      	subs	r0, #71	; 0x47
 8007c1c:	e7f7      	b.n	8007c0e <__hexdig_fun+0xa>
 8007c1e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007c22:	2b05      	cmp	r3, #5
 8007c24:	d801      	bhi.n	8007c2a <__hexdig_fun+0x26>
 8007c26:	3827      	subs	r0, #39	; 0x27
 8007c28:	e7f1      	b.n	8007c0e <__hexdig_fun+0xa>
 8007c2a:	2000      	movs	r0, #0
 8007c2c:	4770      	bx	lr

08007c2e <__gethex>:
 8007c2e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c32:	b08b      	sub	sp, #44	; 0x2c
 8007c34:	468a      	mov	sl, r1
 8007c36:	9002      	str	r0, [sp, #8]
 8007c38:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007c3a:	9306      	str	r3, [sp, #24]
 8007c3c:	4690      	mov	r8, r2
 8007c3e:	f000 fadf 	bl	8008200 <__localeconv_l>
 8007c42:	6803      	ldr	r3, [r0, #0]
 8007c44:	9303      	str	r3, [sp, #12]
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7f8 faca 	bl	80001e0 <strlen>
 8007c4c:	9b03      	ldr	r3, [sp, #12]
 8007c4e:	9001      	str	r0, [sp, #4]
 8007c50:	4403      	add	r3, r0
 8007c52:	f04f 0b00 	mov.w	fp, #0
 8007c56:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007c5a:	9307      	str	r3, [sp, #28]
 8007c5c:	f8da 3000 	ldr.w	r3, [sl]
 8007c60:	3302      	adds	r3, #2
 8007c62:	461f      	mov	r7, r3
 8007c64:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007c68:	2830      	cmp	r0, #48	; 0x30
 8007c6a:	d06c      	beq.n	8007d46 <__gethex+0x118>
 8007c6c:	f7ff ffca 	bl	8007c04 <__hexdig_fun>
 8007c70:	4604      	mov	r4, r0
 8007c72:	2800      	cmp	r0, #0
 8007c74:	d16a      	bne.n	8007d4c <__gethex+0x11e>
 8007c76:	9a01      	ldr	r2, [sp, #4]
 8007c78:	9903      	ldr	r1, [sp, #12]
 8007c7a:	4638      	mov	r0, r7
 8007c7c:	f001 fc40 	bl	8009500 <strncmp>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d166      	bne.n	8007d52 <__gethex+0x124>
 8007c84:	9b01      	ldr	r3, [sp, #4]
 8007c86:	5cf8      	ldrb	r0, [r7, r3]
 8007c88:	18fe      	adds	r6, r7, r3
 8007c8a:	f7ff ffbb 	bl	8007c04 <__hexdig_fun>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d062      	beq.n	8007d58 <__gethex+0x12a>
 8007c92:	4633      	mov	r3, r6
 8007c94:	7818      	ldrb	r0, [r3, #0]
 8007c96:	2830      	cmp	r0, #48	; 0x30
 8007c98:	461f      	mov	r7, r3
 8007c9a:	f103 0301 	add.w	r3, r3, #1
 8007c9e:	d0f9      	beq.n	8007c94 <__gethex+0x66>
 8007ca0:	f7ff ffb0 	bl	8007c04 <__hexdig_fun>
 8007ca4:	fab0 f580 	clz	r5, r0
 8007ca8:	096d      	lsrs	r5, r5, #5
 8007caa:	4634      	mov	r4, r6
 8007cac:	f04f 0b01 	mov.w	fp, #1
 8007cb0:	463a      	mov	r2, r7
 8007cb2:	4616      	mov	r6, r2
 8007cb4:	3201      	adds	r2, #1
 8007cb6:	7830      	ldrb	r0, [r6, #0]
 8007cb8:	f7ff ffa4 	bl	8007c04 <__hexdig_fun>
 8007cbc:	2800      	cmp	r0, #0
 8007cbe:	d1f8      	bne.n	8007cb2 <__gethex+0x84>
 8007cc0:	9a01      	ldr	r2, [sp, #4]
 8007cc2:	9903      	ldr	r1, [sp, #12]
 8007cc4:	4630      	mov	r0, r6
 8007cc6:	f001 fc1b 	bl	8009500 <strncmp>
 8007cca:	b950      	cbnz	r0, 8007ce2 <__gethex+0xb4>
 8007ccc:	b954      	cbnz	r4, 8007ce4 <__gethex+0xb6>
 8007cce:	9b01      	ldr	r3, [sp, #4]
 8007cd0:	18f4      	adds	r4, r6, r3
 8007cd2:	4622      	mov	r2, r4
 8007cd4:	4616      	mov	r6, r2
 8007cd6:	3201      	adds	r2, #1
 8007cd8:	7830      	ldrb	r0, [r6, #0]
 8007cda:	f7ff ff93 	bl	8007c04 <__hexdig_fun>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	d1f8      	bne.n	8007cd4 <__gethex+0xa6>
 8007ce2:	b10c      	cbz	r4, 8007ce8 <__gethex+0xba>
 8007ce4:	1ba4      	subs	r4, r4, r6
 8007ce6:	00a4      	lsls	r4, r4, #2
 8007ce8:	7833      	ldrb	r3, [r6, #0]
 8007cea:	2b50      	cmp	r3, #80	; 0x50
 8007cec:	d001      	beq.n	8007cf2 <__gethex+0xc4>
 8007cee:	2b70      	cmp	r3, #112	; 0x70
 8007cf0:	d140      	bne.n	8007d74 <__gethex+0x146>
 8007cf2:	7873      	ldrb	r3, [r6, #1]
 8007cf4:	2b2b      	cmp	r3, #43	; 0x2b
 8007cf6:	d031      	beq.n	8007d5c <__gethex+0x12e>
 8007cf8:	2b2d      	cmp	r3, #45	; 0x2d
 8007cfa:	d033      	beq.n	8007d64 <__gethex+0x136>
 8007cfc:	1c71      	adds	r1, r6, #1
 8007cfe:	f04f 0900 	mov.w	r9, #0
 8007d02:	7808      	ldrb	r0, [r1, #0]
 8007d04:	f7ff ff7e 	bl	8007c04 <__hexdig_fun>
 8007d08:	1e43      	subs	r3, r0, #1
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	2b18      	cmp	r3, #24
 8007d0e:	d831      	bhi.n	8007d74 <__gethex+0x146>
 8007d10:	f1a0 0210 	sub.w	r2, r0, #16
 8007d14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007d18:	f7ff ff74 	bl	8007c04 <__hexdig_fun>
 8007d1c:	1e43      	subs	r3, r0, #1
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	2b18      	cmp	r3, #24
 8007d22:	d922      	bls.n	8007d6a <__gethex+0x13c>
 8007d24:	f1b9 0f00 	cmp.w	r9, #0
 8007d28:	d000      	beq.n	8007d2c <__gethex+0xfe>
 8007d2a:	4252      	negs	r2, r2
 8007d2c:	4414      	add	r4, r2
 8007d2e:	f8ca 1000 	str.w	r1, [sl]
 8007d32:	b30d      	cbz	r5, 8007d78 <__gethex+0x14a>
 8007d34:	f1bb 0f00 	cmp.w	fp, #0
 8007d38:	bf0c      	ite	eq
 8007d3a:	2706      	moveq	r7, #6
 8007d3c:	2700      	movne	r7, #0
 8007d3e:	4638      	mov	r0, r7
 8007d40:	b00b      	add	sp, #44	; 0x2c
 8007d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d46:	f10b 0b01 	add.w	fp, fp, #1
 8007d4a:	e78a      	b.n	8007c62 <__gethex+0x34>
 8007d4c:	2500      	movs	r5, #0
 8007d4e:	462c      	mov	r4, r5
 8007d50:	e7ae      	b.n	8007cb0 <__gethex+0x82>
 8007d52:	463e      	mov	r6, r7
 8007d54:	2501      	movs	r5, #1
 8007d56:	e7c7      	b.n	8007ce8 <__gethex+0xba>
 8007d58:	4604      	mov	r4, r0
 8007d5a:	e7fb      	b.n	8007d54 <__gethex+0x126>
 8007d5c:	f04f 0900 	mov.w	r9, #0
 8007d60:	1cb1      	adds	r1, r6, #2
 8007d62:	e7ce      	b.n	8007d02 <__gethex+0xd4>
 8007d64:	f04f 0901 	mov.w	r9, #1
 8007d68:	e7fa      	b.n	8007d60 <__gethex+0x132>
 8007d6a:	230a      	movs	r3, #10
 8007d6c:	fb03 0202 	mla	r2, r3, r2, r0
 8007d70:	3a10      	subs	r2, #16
 8007d72:	e7cf      	b.n	8007d14 <__gethex+0xe6>
 8007d74:	4631      	mov	r1, r6
 8007d76:	e7da      	b.n	8007d2e <__gethex+0x100>
 8007d78:	1bf3      	subs	r3, r6, r7
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	2b07      	cmp	r3, #7
 8007d80:	dc49      	bgt.n	8007e16 <__gethex+0x1e8>
 8007d82:	9802      	ldr	r0, [sp, #8]
 8007d84:	f000 fa71 	bl	800826a <_Balloc>
 8007d88:	9b01      	ldr	r3, [sp, #4]
 8007d8a:	f100 0914 	add.w	r9, r0, #20
 8007d8e:	f04f 0b00 	mov.w	fp, #0
 8007d92:	f1c3 0301 	rsb	r3, r3, #1
 8007d96:	4605      	mov	r5, r0
 8007d98:	f8cd 9010 	str.w	r9, [sp, #16]
 8007d9c:	46da      	mov	sl, fp
 8007d9e:	9308      	str	r3, [sp, #32]
 8007da0:	42b7      	cmp	r7, r6
 8007da2:	d33b      	bcc.n	8007e1c <__gethex+0x1ee>
 8007da4:	9804      	ldr	r0, [sp, #16]
 8007da6:	f840 ab04 	str.w	sl, [r0], #4
 8007daa:	eba0 0009 	sub.w	r0, r0, r9
 8007dae:	1080      	asrs	r0, r0, #2
 8007db0:	6128      	str	r0, [r5, #16]
 8007db2:	0147      	lsls	r7, r0, #5
 8007db4:	4650      	mov	r0, sl
 8007db6:	f000 fb1c 	bl	80083f2 <__hi0bits>
 8007dba:	f8d8 6000 	ldr.w	r6, [r8]
 8007dbe:	1a3f      	subs	r7, r7, r0
 8007dc0:	42b7      	cmp	r7, r6
 8007dc2:	dd64      	ble.n	8007e8e <__gethex+0x260>
 8007dc4:	1bbf      	subs	r7, r7, r6
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	4628      	mov	r0, r5
 8007dca:	f000 fe2b 	bl	8008a24 <__any_on>
 8007dce:	4682      	mov	sl, r0
 8007dd0:	b178      	cbz	r0, 8007df2 <__gethex+0x1c4>
 8007dd2:	1e7b      	subs	r3, r7, #1
 8007dd4:	1159      	asrs	r1, r3, #5
 8007dd6:	f003 021f 	and.w	r2, r3, #31
 8007dda:	f04f 0a01 	mov.w	sl, #1
 8007dde:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007de2:	fa0a f202 	lsl.w	r2, sl, r2
 8007de6:	420a      	tst	r2, r1
 8007de8:	d003      	beq.n	8007df2 <__gethex+0x1c4>
 8007dea:	4553      	cmp	r3, sl
 8007dec:	dc46      	bgt.n	8007e7c <__gethex+0x24e>
 8007dee:	f04f 0a02 	mov.w	sl, #2
 8007df2:	4639      	mov	r1, r7
 8007df4:	4628      	mov	r0, r5
 8007df6:	f7ff fecb 	bl	8007b90 <rshift>
 8007dfa:	443c      	add	r4, r7
 8007dfc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e00:	42a3      	cmp	r3, r4
 8007e02:	da52      	bge.n	8007eaa <__gethex+0x27c>
 8007e04:	4629      	mov	r1, r5
 8007e06:	9802      	ldr	r0, [sp, #8]
 8007e08:	f000 fa63 	bl	80082d2 <_Bfree>
 8007e0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007e0e:	2300      	movs	r3, #0
 8007e10:	6013      	str	r3, [r2, #0]
 8007e12:	27a3      	movs	r7, #163	; 0xa3
 8007e14:	e793      	b.n	8007d3e <__gethex+0x110>
 8007e16:	3101      	adds	r1, #1
 8007e18:	105b      	asrs	r3, r3, #1
 8007e1a:	e7b0      	b.n	8007d7e <__gethex+0x150>
 8007e1c:	1e73      	subs	r3, r6, #1
 8007e1e:	9305      	str	r3, [sp, #20]
 8007e20:	9a07      	ldr	r2, [sp, #28]
 8007e22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d018      	beq.n	8007e5c <__gethex+0x22e>
 8007e2a:	f1bb 0f20 	cmp.w	fp, #32
 8007e2e:	d107      	bne.n	8007e40 <__gethex+0x212>
 8007e30:	9b04      	ldr	r3, [sp, #16]
 8007e32:	f8c3 a000 	str.w	sl, [r3]
 8007e36:	3304      	adds	r3, #4
 8007e38:	f04f 0a00 	mov.w	sl, #0
 8007e3c:	9304      	str	r3, [sp, #16]
 8007e3e:	46d3      	mov	fp, sl
 8007e40:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007e44:	f7ff fede 	bl	8007c04 <__hexdig_fun>
 8007e48:	f000 000f 	and.w	r0, r0, #15
 8007e4c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007e50:	ea4a 0a00 	orr.w	sl, sl, r0
 8007e54:	f10b 0b04 	add.w	fp, fp, #4
 8007e58:	9b05      	ldr	r3, [sp, #20]
 8007e5a:	e00d      	b.n	8007e78 <__gethex+0x24a>
 8007e5c:	9b05      	ldr	r3, [sp, #20]
 8007e5e:	9a08      	ldr	r2, [sp, #32]
 8007e60:	4413      	add	r3, r2
 8007e62:	42bb      	cmp	r3, r7
 8007e64:	d3e1      	bcc.n	8007e2a <__gethex+0x1fc>
 8007e66:	4618      	mov	r0, r3
 8007e68:	9a01      	ldr	r2, [sp, #4]
 8007e6a:	9903      	ldr	r1, [sp, #12]
 8007e6c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e6e:	f001 fb47 	bl	8009500 <strncmp>
 8007e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e74:	2800      	cmp	r0, #0
 8007e76:	d1d8      	bne.n	8007e2a <__gethex+0x1fc>
 8007e78:	461e      	mov	r6, r3
 8007e7a:	e791      	b.n	8007da0 <__gethex+0x172>
 8007e7c:	1eb9      	subs	r1, r7, #2
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f000 fdd0 	bl	8008a24 <__any_on>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	d0b2      	beq.n	8007dee <__gethex+0x1c0>
 8007e88:	f04f 0a03 	mov.w	sl, #3
 8007e8c:	e7b1      	b.n	8007df2 <__gethex+0x1c4>
 8007e8e:	da09      	bge.n	8007ea4 <__gethex+0x276>
 8007e90:	1bf7      	subs	r7, r6, r7
 8007e92:	4629      	mov	r1, r5
 8007e94:	463a      	mov	r2, r7
 8007e96:	9802      	ldr	r0, [sp, #8]
 8007e98:	f000 fbe6 	bl	8008668 <__lshift>
 8007e9c:	1be4      	subs	r4, r4, r7
 8007e9e:	4605      	mov	r5, r0
 8007ea0:	f100 0914 	add.w	r9, r0, #20
 8007ea4:	f04f 0a00 	mov.w	sl, #0
 8007ea8:	e7a8      	b.n	8007dfc <__gethex+0x1ce>
 8007eaa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007eae:	42a0      	cmp	r0, r4
 8007eb0:	dd6a      	ble.n	8007f88 <__gethex+0x35a>
 8007eb2:	1b04      	subs	r4, r0, r4
 8007eb4:	42a6      	cmp	r6, r4
 8007eb6:	dc2e      	bgt.n	8007f16 <__gethex+0x2e8>
 8007eb8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ebc:	2b02      	cmp	r3, #2
 8007ebe:	d022      	beq.n	8007f06 <__gethex+0x2d8>
 8007ec0:	2b03      	cmp	r3, #3
 8007ec2:	d024      	beq.n	8007f0e <__gethex+0x2e0>
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d115      	bne.n	8007ef4 <__gethex+0x2c6>
 8007ec8:	42a6      	cmp	r6, r4
 8007eca:	d113      	bne.n	8007ef4 <__gethex+0x2c6>
 8007ecc:	2e01      	cmp	r6, #1
 8007ece:	dc0b      	bgt.n	8007ee8 <__gethex+0x2ba>
 8007ed0:	9a06      	ldr	r2, [sp, #24]
 8007ed2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007ed6:	6013      	str	r3, [r2, #0]
 8007ed8:	2301      	movs	r3, #1
 8007eda:	612b      	str	r3, [r5, #16]
 8007edc:	f8c9 3000 	str.w	r3, [r9]
 8007ee0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ee2:	2762      	movs	r7, #98	; 0x62
 8007ee4:	601d      	str	r5, [r3, #0]
 8007ee6:	e72a      	b.n	8007d3e <__gethex+0x110>
 8007ee8:	1e71      	subs	r1, r6, #1
 8007eea:	4628      	mov	r0, r5
 8007eec:	f000 fd9a 	bl	8008a24 <__any_on>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	d1ed      	bne.n	8007ed0 <__gethex+0x2a2>
 8007ef4:	4629      	mov	r1, r5
 8007ef6:	9802      	ldr	r0, [sp, #8]
 8007ef8:	f000 f9eb 	bl	80082d2 <_Bfree>
 8007efc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007efe:	2300      	movs	r3, #0
 8007f00:	6013      	str	r3, [r2, #0]
 8007f02:	2750      	movs	r7, #80	; 0x50
 8007f04:	e71b      	b.n	8007d3e <__gethex+0x110>
 8007f06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d0e1      	beq.n	8007ed0 <__gethex+0x2a2>
 8007f0c:	e7f2      	b.n	8007ef4 <__gethex+0x2c6>
 8007f0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d1dd      	bne.n	8007ed0 <__gethex+0x2a2>
 8007f14:	e7ee      	b.n	8007ef4 <__gethex+0x2c6>
 8007f16:	1e67      	subs	r7, r4, #1
 8007f18:	f1ba 0f00 	cmp.w	sl, #0
 8007f1c:	d131      	bne.n	8007f82 <__gethex+0x354>
 8007f1e:	b127      	cbz	r7, 8007f2a <__gethex+0x2fc>
 8007f20:	4639      	mov	r1, r7
 8007f22:	4628      	mov	r0, r5
 8007f24:	f000 fd7e 	bl	8008a24 <__any_on>
 8007f28:	4682      	mov	sl, r0
 8007f2a:	117a      	asrs	r2, r7, #5
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	f007 071f 	and.w	r7, r7, #31
 8007f32:	fa03 f707 	lsl.w	r7, r3, r7
 8007f36:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	421f      	tst	r7, r3
 8007f3e:	4628      	mov	r0, r5
 8007f40:	bf18      	it	ne
 8007f42:	f04a 0a02 	orrne.w	sl, sl, #2
 8007f46:	1b36      	subs	r6, r6, r4
 8007f48:	f7ff fe22 	bl	8007b90 <rshift>
 8007f4c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8007f50:	2702      	movs	r7, #2
 8007f52:	f1ba 0f00 	cmp.w	sl, #0
 8007f56:	d048      	beq.n	8007fea <__gethex+0x3bc>
 8007f58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f5c:	2b02      	cmp	r3, #2
 8007f5e:	d015      	beq.n	8007f8c <__gethex+0x35e>
 8007f60:	2b03      	cmp	r3, #3
 8007f62:	d017      	beq.n	8007f94 <__gethex+0x366>
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d109      	bne.n	8007f7c <__gethex+0x34e>
 8007f68:	f01a 0f02 	tst.w	sl, #2
 8007f6c:	d006      	beq.n	8007f7c <__gethex+0x34e>
 8007f6e:	f8d9 3000 	ldr.w	r3, [r9]
 8007f72:	ea4a 0a03 	orr.w	sl, sl, r3
 8007f76:	f01a 0f01 	tst.w	sl, #1
 8007f7a:	d10e      	bne.n	8007f9a <__gethex+0x36c>
 8007f7c:	f047 0710 	orr.w	r7, r7, #16
 8007f80:	e033      	b.n	8007fea <__gethex+0x3bc>
 8007f82:	f04f 0a01 	mov.w	sl, #1
 8007f86:	e7d0      	b.n	8007f2a <__gethex+0x2fc>
 8007f88:	2701      	movs	r7, #1
 8007f8a:	e7e2      	b.n	8007f52 <__gethex+0x324>
 8007f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f8e:	f1c3 0301 	rsb	r3, r3, #1
 8007f92:	9315      	str	r3, [sp, #84]	; 0x54
 8007f94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d0f0      	beq.n	8007f7c <__gethex+0x34e>
 8007f9a:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8007f9e:	f105 0314 	add.w	r3, r5, #20
 8007fa2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8007fa6:	eb03 010a 	add.w	r1, r3, sl
 8007faa:	f04f 0c00 	mov.w	ip, #0
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fb4:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8007fb8:	d01c      	beq.n	8007ff4 <__gethex+0x3c6>
 8007fba:	3201      	adds	r2, #1
 8007fbc:	6002      	str	r2, [r0, #0]
 8007fbe:	2f02      	cmp	r7, #2
 8007fc0:	f105 0314 	add.w	r3, r5, #20
 8007fc4:	d138      	bne.n	8008038 <__gethex+0x40a>
 8007fc6:	f8d8 2000 	ldr.w	r2, [r8]
 8007fca:	3a01      	subs	r2, #1
 8007fcc:	42b2      	cmp	r2, r6
 8007fce:	d10a      	bne.n	8007fe6 <__gethex+0x3b8>
 8007fd0:	1171      	asrs	r1, r6, #5
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f006 061f 	and.w	r6, r6, #31
 8007fd8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007fdc:	fa02 f606 	lsl.w	r6, r2, r6
 8007fe0:	421e      	tst	r6, r3
 8007fe2:	bf18      	it	ne
 8007fe4:	4617      	movne	r7, r2
 8007fe6:	f047 0720 	orr.w	r7, r7, #32
 8007fea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007fec:	601d      	str	r5, [r3, #0]
 8007fee:	9b06      	ldr	r3, [sp, #24]
 8007ff0:	601c      	str	r4, [r3, #0]
 8007ff2:	e6a4      	b.n	8007d3e <__gethex+0x110>
 8007ff4:	4299      	cmp	r1, r3
 8007ff6:	f843 cc04 	str.w	ip, [r3, #-4]
 8007ffa:	d8d8      	bhi.n	8007fae <__gethex+0x380>
 8007ffc:	68ab      	ldr	r3, [r5, #8]
 8007ffe:	4599      	cmp	r9, r3
 8008000:	db12      	blt.n	8008028 <__gethex+0x3fa>
 8008002:	6869      	ldr	r1, [r5, #4]
 8008004:	9802      	ldr	r0, [sp, #8]
 8008006:	3101      	adds	r1, #1
 8008008:	f000 f92f 	bl	800826a <_Balloc>
 800800c:	692a      	ldr	r2, [r5, #16]
 800800e:	3202      	adds	r2, #2
 8008010:	f105 010c 	add.w	r1, r5, #12
 8008014:	4683      	mov	fp, r0
 8008016:	0092      	lsls	r2, r2, #2
 8008018:	300c      	adds	r0, #12
 800801a:	f000 f91b 	bl	8008254 <memcpy>
 800801e:	4629      	mov	r1, r5
 8008020:	9802      	ldr	r0, [sp, #8]
 8008022:	f000 f956 	bl	80082d2 <_Bfree>
 8008026:	465d      	mov	r5, fp
 8008028:	692b      	ldr	r3, [r5, #16]
 800802a:	1c5a      	adds	r2, r3, #1
 800802c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008030:	612a      	str	r2, [r5, #16]
 8008032:	2201      	movs	r2, #1
 8008034:	615a      	str	r2, [r3, #20]
 8008036:	e7c2      	b.n	8007fbe <__gethex+0x390>
 8008038:	692a      	ldr	r2, [r5, #16]
 800803a:	454a      	cmp	r2, r9
 800803c:	dd0b      	ble.n	8008056 <__gethex+0x428>
 800803e:	2101      	movs	r1, #1
 8008040:	4628      	mov	r0, r5
 8008042:	f7ff fda5 	bl	8007b90 <rshift>
 8008046:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800804a:	3401      	adds	r4, #1
 800804c:	42a3      	cmp	r3, r4
 800804e:	f6ff aed9 	blt.w	8007e04 <__gethex+0x1d6>
 8008052:	2701      	movs	r7, #1
 8008054:	e7c7      	b.n	8007fe6 <__gethex+0x3b8>
 8008056:	f016 061f 	ands.w	r6, r6, #31
 800805a:	d0fa      	beq.n	8008052 <__gethex+0x424>
 800805c:	449a      	add	sl, r3
 800805e:	f1c6 0620 	rsb	r6, r6, #32
 8008062:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008066:	f000 f9c4 	bl	80083f2 <__hi0bits>
 800806a:	42b0      	cmp	r0, r6
 800806c:	dbe7      	blt.n	800803e <__gethex+0x410>
 800806e:	e7f0      	b.n	8008052 <__gethex+0x424>

08008070 <L_shift>:
 8008070:	f1c2 0208 	rsb	r2, r2, #8
 8008074:	0092      	lsls	r2, r2, #2
 8008076:	b570      	push	{r4, r5, r6, lr}
 8008078:	f1c2 0620 	rsb	r6, r2, #32
 800807c:	6843      	ldr	r3, [r0, #4]
 800807e:	6804      	ldr	r4, [r0, #0]
 8008080:	fa03 f506 	lsl.w	r5, r3, r6
 8008084:	432c      	orrs	r4, r5
 8008086:	40d3      	lsrs	r3, r2
 8008088:	6004      	str	r4, [r0, #0]
 800808a:	f840 3f04 	str.w	r3, [r0, #4]!
 800808e:	4288      	cmp	r0, r1
 8008090:	d3f4      	bcc.n	800807c <L_shift+0xc>
 8008092:	bd70      	pop	{r4, r5, r6, pc}

08008094 <__match>:
 8008094:	b530      	push	{r4, r5, lr}
 8008096:	6803      	ldr	r3, [r0, #0]
 8008098:	3301      	adds	r3, #1
 800809a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800809e:	b914      	cbnz	r4, 80080a6 <__match+0x12>
 80080a0:	6003      	str	r3, [r0, #0]
 80080a2:	2001      	movs	r0, #1
 80080a4:	bd30      	pop	{r4, r5, pc}
 80080a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80080ae:	2d19      	cmp	r5, #25
 80080b0:	bf98      	it	ls
 80080b2:	3220      	addls	r2, #32
 80080b4:	42a2      	cmp	r2, r4
 80080b6:	d0f0      	beq.n	800809a <__match+0x6>
 80080b8:	2000      	movs	r0, #0
 80080ba:	e7f3      	b.n	80080a4 <__match+0x10>

080080bc <__hexnan>:
 80080bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c0:	680b      	ldr	r3, [r1, #0]
 80080c2:	6801      	ldr	r1, [r0, #0]
 80080c4:	115f      	asrs	r7, r3, #5
 80080c6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80080ca:	f013 031f 	ands.w	r3, r3, #31
 80080ce:	b087      	sub	sp, #28
 80080d0:	bf18      	it	ne
 80080d2:	3704      	addne	r7, #4
 80080d4:	2500      	movs	r5, #0
 80080d6:	1f3e      	subs	r6, r7, #4
 80080d8:	4682      	mov	sl, r0
 80080da:	4690      	mov	r8, r2
 80080dc:	9301      	str	r3, [sp, #4]
 80080de:	f847 5c04 	str.w	r5, [r7, #-4]
 80080e2:	46b1      	mov	r9, r6
 80080e4:	4634      	mov	r4, r6
 80080e6:	9502      	str	r5, [sp, #8]
 80080e8:	46ab      	mov	fp, r5
 80080ea:	784a      	ldrb	r2, [r1, #1]
 80080ec:	1c4b      	adds	r3, r1, #1
 80080ee:	9303      	str	r3, [sp, #12]
 80080f0:	b342      	cbz	r2, 8008144 <__hexnan+0x88>
 80080f2:	4610      	mov	r0, r2
 80080f4:	9105      	str	r1, [sp, #20]
 80080f6:	9204      	str	r2, [sp, #16]
 80080f8:	f7ff fd84 	bl	8007c04 <__hexdig_fun>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d143      	bne.n	8008188 <__hexnan+0xcc>
 8008100:	9a04      	ldr	r2, [sp, #16]
 8008102:	9905      	ldr	r1, [sp, #20]
 8008104:	2a20      	cmp	r2, #32
 8008106:	d818      	bhi.n	800813a <__hexnan+0x7e>
 8008108:	9b02      	ldr	r3, [sp, #8]
 800810a:	459b      	cmp	fp, r3
 800810c:	dd13      	ble.n	8008136 <__hexnan+0x7a>
 800810e:	454c      	cmp	r4, r9
 8008110:	d206      	bcs.n	8008120 <__hexnan+0x64>
 8008112:	2d07      	cmp	r5, #7
 8008114:	dc04      	bgt.n	8008120 <__hexnan+0x64>
 8008116:	462a      	mov	r2, r5
 8008118:	4649      	mov	r1, r9
 800811a:	4620      	mov	r0, r4
 800811c:	f7ff ffa8 	bl	8008070 <L_shift>
 8008120:	4544      	cmp	r4, r8
 8008122:	d944      	bls.n	80081ae <__hexnan+0xf2>
 8008124:	2300      	movs	r3, #0
 8008126:	f1a4 0904 	sub.w	r9, r4, #4
 800812a:	f844 3c04 	str.w	r3, [r4, #-4]
 800812e:	f8cd b008 	str.w	fp, [sp, #8]
 8008132:	464c      	mov	r4, r9
 8008134:	461d      	mov	r5, r3
 8008136:	9903      	ldr	r1, [sp, #12]
 8008138:	e7d7      	b.n	80080ea <__hexnan+0x2e>
 800813a:	2a29      	cmp	r2, #41	; 0x29
 800813c:	d14a      	bne.n	80081d4 <__hexnan+0x118>
 800813e:	3102      	adds	r1, #2
 8008140:	f8ca 1000 	str.w	r1, [sl]
 8008144:	f1bb 0f00 	cmp.w	fp, #0
 8008148:	d044      	beq.n	80081d4 <__hexnan+0x118>
 800814a:	454c      	cmp	r4, r9
 800814c:	d206      	bcs.n	800815c <__hexnan+0xa0>
 800814e:	2d07      	cmp	r5, #7
 8008150:	dc04      	bgt.n	800815c <__hexnan+0xa0>
 8008152:	462a      	mov	r2, r5
 8008154:	4649      	mov	r1, r9
 8008156:	4620      	mov	r0, r4
 8008158:	f7ff ff8a 	bl	8008070 <L_shift>
 800815c:	4544      	cmp	r4, r8
 800815e:	d928      	bls.n	80081b2 <__hexnan+0xf6>
 8008160:	4643      	mov	r3, r8
 8008162:	f854 2b04 	ldr.w	r2, [r4], #4
 8008166:	f843 2b04 	str.w	r2, [r3], #4
 800816a:	42a6      	cmp	r6, r4
 800816c:	d2f9      	bcs.n	8008162 <__hexnan+0xa6>
 800816e:	2200      	movs	r2, #0
 8008170:	f843 2b04 	str.w	r2, [r3], #4
 8008174:	429e      	cmp	r6, r3
 8008176:	d2fb      	bcs.n	8008170 <__hexnan+0xb4>
 8008178:	6833      	ldr	r3, [r6, #0]
 800817a:	b91b      	cbnz	r3, 8008184 <__hexnan+0xc8>
 800817c:	4546      	cmp	r6, r8
 800817e:	d127      	bne.n	80081d0 <__hexnan+0x114>
 8008180:	2301      	movs	r3, #1
 8008182:	6033      	str	r3, [r6, #0]
 8008184:	2005      	movs	r0, #5
 8008186:	e026      	b.n	80081d6 <__hexnan+0x11a>
 8008188:	3501      	adds	r5, #1
 800818a:	2d08      	cmp	r5, #8
 800818c:	f10b 0b01 	add.w	fp, fp, #1
 8008190:	dd06      	ble.n	80081a0 <__hexnan+0xe4>
 8008192:	4544      	cmp	r4, r8
 8008194:	d9cf      	bls.n	8008136 <__hexnan+0x7a>
 8008196:	2300      	movs	r3, #0
 8008198:	f844 3c04 	str.w	r3, [r4, #-4]
 800819c:	2501      	movs	r5, #1
 800819e:	3c04      	subs	r4, #4
 80081a0:	6822      	ldr	r2, [r4, #0]
 80081a2:	f000 000f 	and.w	r0, r0, #15
 80081a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80081aa:	6020      	str	r0, [r4, #0]
 80081ac:	e7c3      	b.n	8008136 <__hexnan+0x7a>
 80081ae:	2508      	movs	r5, #8
 80081b0:	e7c1      	b.n	8008136 <__hexnan+0x7a>
 80081b2:	9b01      	ldr	r3, [sp, #4]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d0df      	beq.n	8008178 <__hexnan+0xbc>
 80081b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081bc:	f1c3 0320 	rsb	r3, r3, #32
 80081c0:	fa22 f303 	lsr.w	r3, r2, r3
 80081c4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80081c8:	401a      	ands	r2, r3
 80081ca:	f847 2c04 	str.w	r2, [r7, #-4]
 80081ce:	e7d3      	b.n	8008178 <__hexnan+0xbc>
 80081d0:	3e04      	subs	r6, #4
 80081d2:	e7d1      	b.n	8008178 <__hexnan+0xbc>
 80081d4:	2004      	movs	r0, #4
 80081d6:	b007      	add	sp, #28
 80081d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080081dc <__locale_ctype_ptr_l>:
 80081dc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80081e0:	4770      	bx	lr
	...

080081e4 <__locale_ctype_ptr>:
 80081e4:	4b04      	ldr	r3, [pc, #16]	; (80081f8 <__locale_ctype_ptr+0x14>)
 80081e6:	4a05      	ldr	r2, [pc, #20]	; (80081fc <__locale_ctype_ptr+0x18>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	6a1b      	ldr	r3, [r3, #32]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	bf08      	it	eq
 80081f0:	4613      	moveq	r3, r2
 80081f2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80081f6:	4770      	bx	lr
 80081f8:	2000000c 	.word	0x2000000c
 80081fc:	20000070 	.word	0x20000070

08008200 <__localeconv_l>:
 8008200:	30f0      	adds	r0, #240	; 0xf0
 8008202:	4770      	bx	lr

08008204 <_localeconv_r>:
 8008204:	4b04      	ldr	r3, [pc, #16]	; (8008218 <_localeconv_r+0x14>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	6a18      	ldr	r0, [r3, #32]
 800820a:	4b04      	ldr	r3, [pc, #16]	; (800821c <_localeconv_r+0x18>)
 800820c:	2800      	cmp	r0, #0
 800820e:	bf08      	it	eq
 8008210:	4618      	moveq	r0, r3
 8008212:	30f0      	adds	r0, #240	; 0xf0
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	2000000c 	.word	0x2000000c
 800821c:	20000070 	.word	0x20000070

08008220 <malloc>:
 8008220:	4b02      	ldr	r3, [pc, #8]	; (800822c <malloc+0xc>)
 8008222:	4601      	mov	r1, r0
 8008224:	6818      	ldr	r0, [r3, #0]
 8008226:	f000 bc7b 	b.w	8008b20 <_malloc_r>
 800822a:	bf00      	nop
 800822c:	2000000c 	.word	0x2000000c

08008230 <__ascii_mbtowc>:
 8008230:	b082      	sub	sp, #8
 8008232:	b901      	cbnz	r1, 8008236 <__ascii_mbtowc+0x6>
 8008234:	a901      	add	r1, sp, #4
 8008236:	b142      	cbz	r2, 800824a <__ascii_mbtowc+0x1a>
 8008238:	b14b      	cbz	r3, 800824e <__ascii_mbtowc+0x1e>
 800823a:	7813      	ldrb	r3, [r2, #0]
 800823c:	600b      	str	r3, [r1, #0]
 800823e:	7812      	ldrb	r2, [r2, #0]
 8008240:	1c10      	adds	r0, r2, #0
 8008242:	bf18      	it	ne
 8008244:	2001      	movne	r0, #1
 8008246:	b002      	add	sp, #8
 8008248:	4770      	bx	lr
 800824a:	4610      	mov	r0, r2
 800824c:	e7fb      	b.n	8008246 <__ascii_mbtowc+0x16>
 800824e:	f06f 0001 	mvn.w	r0, #1
 8008252:	e7f8      	b.n	8008246 <__ascii_mbtowc+0x16>

08008254 <memcpy>:
 8008254:	b510      	push	{r4, lr}
 8008256:	1e43      	subs	r3, r0, #1
 8008258:	440a      	add	r2, r1
 800825a:	4291      	cmp	r1, r2
 800825c:	d100      	bne.n	8008260 <memcpy+0xc>
 800825e:	bd10      	pop	{r4, pc}
 8008260:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008264:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008268:	e7f7      	b.n	800825a <memcpy+0x6>

0800826a <_Balloc>:
 800826a:	b570      	push	{r4, r5, r6, lr}
 800826c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800826e:	4604      	mov	r4, r0
 8008270:	460e      	mov	r6, r1
 8008272:	b93d      	cbnz	r5, 8008284 <_Balloc+0x1a>
 8008274:	2010      	movs	r0, #16
 8008276:	f7ff ffd3 	bl	8008220 <malloc>
 800827a:	6260      	str	r0, [r4, #36]	; 0x24
 800827c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008280:	6005      	str	r5, [r0, #0]
 8008282:	60c5      	str	r5, [r0, #12]
 8008284:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008286:	68eb      	ldr	r3, [r5, #12]
 8008288:	b183      	cbz	r3, 80082ac <_Balloc+0x42>
 800828a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008292:	b9b8      	cbnz	r0, 80082c4 <_Balloc+0x5a>
 8008294:	2101      	movs	r1, #1
 8008296:	fa01 f506 	lsl.w	r5, r1, r6
 800829a:	1d6a      	adds	r2, r5, #5
 800829c:	0092      	lsls	r2, r2, #2
 800829e:	4620      	mov	r0, r4
 80082a0:	f000 fbe1 	bl	8008a66 <_calloc_r>
 80082a4:	b160      	cbz	r0, 80082c0 <_Balloc+0x56>
 80082a6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80082aa:	e00e      	b.n	80082ca <_Balloc+0x60>
 80082ac:	2221      	movs	r2, #33	; 0x21
 80082ae:	2104      	movs	r1, #4
 80082b0:	4620      	mov	r0, r4
 80082b2:	f000 fbd8 	bl	8008a66 <_calloc_r>
 80082b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082b8:	60e8      	str	r0, [r5, #12]
 80082ba:	68db      	ldr	r3, [r3, #12]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d1e4      	bne.n	800828a <_Balloc+0x20>
 80082c0:	2000      	movs	r0, #0
 80082c2:	bd70      	pop	{r4, r5, r6, pc}
 80082c4:	6802      	ldr	r2, [r0, #0]
 80082c6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80082ca:	2300      	movs	r3, #0
 80082cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082d0:	e7f7      	b.n	80082c2 <_Balloc+0x58>

080082d2 <_Bfree>:
 80082d2:	b570      	push	{r4, r5, r6, lr}
 80082d4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80082d6:	4606      	mov	r6, r0
 80082d8:	460d      	mov	r5, r1
 80082da:	b93c      	cbnz	r4, 80082ec <_Bfree+0x1a>
 80082dc:	2010      	movs	r0, #16
 80082de:	f7ff ff9f 	bl	8008220 <malloc>
 80082e2:	6270      	str	r0, [r6, #36]	; 0x24
 80082e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082e8:	6004      	str	r4, [r0, #0]
 80082ea:	60c4      	str	r4, [r0, #12]
 80082ec:	b13d      	cbz	r5, 80082fe <_Bfree+0x2c>
 80082ee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80082f0:	686a      	ldr	r2, [r5, #4]
 80082f2:	68db      	ldr	r3, [r3, #12]
 80082f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082f8:	6029      	str	r1, [r5, #0]
 80082fa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80082fe:	bd70      	pop	{r4, r5, r6, pc}

08008300 <__multadd>:
 8008300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008304:	690d      	ldr	r5, [r1, #16]
 8008306:	461f      	mov	r7, r3
 8008308:	4606      	mov	r6, r0
 800830a:	460c      	mov	r4, r1
 800830c:	f101 0c14 	add.w	ip, r1, #20
 8008310:	2300      	movs	r3, #0
 8008312:	f8dc 0000 	ldr.w	r0, [ip]
 8008316:	b281      	uxth	r1, r0
 8008318:	fb02 7101 	mla	r1, r2, r1, r7
 800831c:	0c0f      	lsrs	r7, r1, #16
 800831e:	0c00      	lsrs	r0, r0, #16
 8008320:	fb02 7000 	mla	r0, r2, r0, r7
 8008324:	b289      	uxth	r1, r1
 8008326:	3301      	adds	r3, #1
 8008328:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800832c:	429d      	cmp	r5, r3
 800832e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008332:	f84c 1b04 	str.w	r1, [ip], #4
 8008336:	dcec      	bgt.n	8008312 <__multadd+0x12>
 8008338:	b1d7      	cbz	r7, 8008370 <__multadd+0x70>
 800833a:	68a3      	ldr	r3, [r4, #8]
 800833c:	42ab      	cmp	r3, r5
 800833e:	dc12      	bgt.n	8008366 <__multadd+0x66>
 8008340:	6861      	ldr	r1, [r4, #4]
 8008342:	4630      	mov	r0, r6
 8008344:	3101      	adds	r1, #1
 8008346:	f7ff ff90 	bl	800826a <_Balloc>
 800834a:	6922      	ldr	r2, [r4, #16]
 800834c:	3202      	adds	r2, #2
 800834e:	f104 010c 	add.w	r1, r4, #12
 8008352:	4680      	mov	r8, r0
 8008354:	0092      	lsls	r2, r2, #2
 8008356:	300c      	adds	r0, #12
 8008358:	f7ff ff7c 	bl	8008254 <memcpy>
 800835c:	4621      	mov	r1, r4
 800835e:	4630      	mov	r0, r6
 8008360:	f7ff ffb7 	bl	80082d2 <_Bfree>
 8008364:	4644      	mov	r4, r8
 8008366:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800836a:	3501      	adds	r5, #1
 800836c:	615f      	str	r7, [r3, #20]
 800836e:	6125      	str	r5, [r4, #16]
 8008370:	4620      	mov	r0, r4
 8008372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008376 <__s2b>:
 8008376:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800837a:	460c      	mov	r4, r1
 800837c:	4615      	mov	r5, r2
 800837e:	461f      	mov	r7, r3
 8008380:	2209      	movs	r2, #9
 8008382:	3308      	adds	r3, #8
 8008384:	4606      	mov	r6, r0
 8008386:	fb93 f3f2 	sdiv	r3, r3, r2
 800838a:	2100      	movs	r1, #0
 800838c:	2201      	movs	r2, #1
 800838e:	429a      	cmp	r2, r3
 8008390:	db20      	blt.n	80083d4 <__s2b+0x5e>
 8008392:	4630      	mov	r0, r6
 8008394:	f7ff ff69 	bl	800826a <_Balloc>
 8008398:	9b08      	ldr	r3, [sp, #32]
 800839a:	6143      	str	r3, [r0, #20]
 800839c:	2d09      	cmp	r5, #9
 800839e:	f04f 0301 	mov.w	r3, #1
 80083a2:	6103      	str	r3, [r0, #16]
 80083a4:	dd19      	ble.n	80083da <__s2b+0x64>
 80083a6:	f104 0809 	add.w	r8, r4, #9
 80083aa:	46c1      	mov	r9, r8
 80083ac:	442c      	add	r4, r5
 80083ae:	f819 3b01 	ldrb.w	r3, [r9], #1
 80083b2:	4601      	mov	r1, r0
 80083b4:	3b30      	subs	r3, #48	; 0x30
 80083b6:	220a      	movs	r2, #10
 80083b8:	4630      	mov	r0, r6
 80083ba:	f7ff ffa1 	bl	8008300 <__multadd>
 80083be:	45a1      	cmp	r9, r4
 80083c0:	d1f5      	bne.n	80083ae <__s2b+0x38>
 80083c2:	eb08 0405 	add.w	r4, r8, r5
 80083c6:	3c08      	subs	r4, #8
 80083c8:	1b2d      	subs	r5, r5, r4
 80083ca:	1963      	adds	r3, r4, r5
 80083cc:	42bb      	cmp	r3, r7
 80083ce:	db07      	blt.n	80083e0 <__s2b+0x6a>
 80083d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083d4:	0052      	lsls	r2, r2, #1
 80083d6:	3101      	adds	r1, #1
 80083d8:	e7d9      	b.n	800838e <__s2b+0x18>
 80083da:	340a      	adds	r4, #10
 80083dc:	2509      	movs	r5, #9
 80083de:	e7f3      	b.n	80083c8 <__s2b+0x52>
 80083e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80083e4:	4601      	mov	r1, r0
 80083e6:	3b30      	subs	r3, #48	; 0x30
 80083e8:	220a      	movs	r2, #10
 80083ea:	4630      	mov	r0, r6
 80083ec:	f7ff ff88 	bl	8008300 <__multadd>
 80083f0:	e7eb      	b.n	80083ca <__s2b+0x54>

080083f2 <__hi0bits>:
 80083f2:	0c02      	lsrs	r2, r0, #16
 80083f4:	0412      	lsls	r2, r2, #16
 80083f6:	4603      	mov	r3, r0
 80083f8:	b9b2      	cbnz	r2, 8008428 <__hi0bits+0x36>
 80083fa:	0403      	lsls	r3, r0, #16
 80083fc:	2010      	movs	r0, #16
 80083fe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008402:	bf04      	itt	eq
 8008404:	021b      	lsleq	r3, r3, #8
 8008406:	3008      	addeq	r0, #8
 8008408:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800840c:	bf04      	itt	eq
 800840e:	011b      	lsleq	r3, r3, #4
 8008410:	3004      	addeq	r0, #4
 8008412:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008416:	bf04      	itt	eq
 8008418:	009b      	lsleq	r3, r3, #2
 800841a:	3002      	addeq	r0, #2
 800841c:	2b00      	cmp	r3, #0
 800841e:	db06      	blt.n	800842e <__hi0bits+0x3c>
 8008420:	005b      	lsls	r3, r3, #1
 8008422:	d503      	bpl.n	800842c <__hi0bits+0x3a>
 8008424:	3001      	adds	r0, #1
 8008426:	4770      	bx	lr
 8008428:	2000      	movs	r0, #0
 800842a:	e7e8      	b.n	80083fe <__hi0bits+0xc>
 800842c:	2020      	movs	r0, #32
 800842e:	4770      	bx	lr

08008430 <__lo0bits>:
 8008430:	6803      	ldr	r3, [r0, #0]
 8008432:	f013 0207 	ands.w	r2, r3, #7
 8008436:	4601      	mov	r1, r0
 8008438:	d00b      	beq.n	8008452 <__lo0bits+0x22>
 800843a:	07da      	lsls	r2, r3, #31
 800843c:	d423      	bmi.n	8008486 <__lo0bits+0x56>
 800843e:	0798      	lsls	r0, r3, #30
 8008440:	bf49      	itett	mi
 8008442:	085b      	lsrmi	r3, r3, #1
 8008444:	089b      	lsrpl	r3, r3, #2
 8008446:	2001      	movmi	r0, #1
 8008448:	600b      	strmi	r3, [r1, #0]
 800844a:	bf5c      	itt	pl
 800844c:	600b      	strpl	r3, [r1, #0]
 800844e:	2002      	movpl	r0, #2
 8008450:	4770      	bx	lr
 8008452:	b298      	uxth	r0, r3
 8008454:	b9a8      	cbnz	r0, 8008482 <__lo0bits+0x52>
 8008456:	0c1b      	lsrs	r3, r3, #16
 8008458:	2010      	movs	r0, #16
 800845a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800845e:	bf04      	itt	eq
 8008460:	0a1b      	lsreq	r3, r3, #8
 8008462:	3008      	addeq	r0, #8
 8008464:	071a      	lsls	r2, r3, #28
 8008466:	bf04      	itt	eq
 8008468:	091b      	lsreq	r3, r3, #4
 800846a:	3004      	addeq	r0, #4
 800846c:	079a      	lsls	r2, r3, #30
 800846e:	bf04      	itt	eq
 8008470:	089b      	lsreq	r3, r3, #2
 8008472:	3002      	addeq	r0, #2
 8008474:	07da      	lsls	r2, r3, #31
 8008476:	d402      	bmi.n	800847e <__lo0bits+0x4e>
 8008478:	085b      	lsrs	r3, r3, #1
 800847a:	d006      	beq.n	800848a <__lo0bits+0x5a>
 800847c:	3001      	adds	r0, #1
 800847e:	600b      	str	r3, [r1, #0]
 8008480:	4770      	bx	lr
 8008482:	4610      	mov	r0, r2
 8008484:	e7e9      	b.n	800845a <__lo0bits+0x2a>
 8008486:	2000      	movs	r0, #0
 8008488:	4770      	bx	lr
 800848a:	2020      	movs	r0, #32
 800848c:	4770      	bx	lr

0800848e <__i2b>:
 800848e:	b510      	push	{r4, lr}
 8008490:	460c      	mov	r4, r1
 8008492:	2101      	movs	r1, #1
 8008494:	f7ff fee9 	bl	800826a <_Balloc>
 8008498:	2201      	movs	r2, #1
 800849a:	6144      	str	r4, [r0, #20]
 800849c:	6102      	str	r2, [r0, #16]
 800849e:	bd10      	pop	{r4, pc}

080084a0 <__multiply>:
 80084a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	4614      	mov	r4, r2
 80084a6:	690a      	ldr	r2, [r1, #16]
 80084a8:	6923      	ldr	r3, [r4, #16]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	bfb8      	it	lt
 80084ae:	460b      	movlt	r3, r1
 80084b0:	4688      	mov	r8, r1
 80084b2:	bfbc      	itt	lt
 80084b4:	46a0      	movlt	r8, r4
 80084b6:	461c      	movlt	r4, r3
 80084b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80084bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80084c0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80084c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80084c8:	eb07 0609 	add.w	r6, r7, r9
 80084cc:	42b3      	cmp	r3, r6
 80084ce:	bfb8      	it	lt
 80084d0:	3101      	addlt	r1, #1
 80084d2:	f7ff feca 	bl	800826a <_Balloc>
 80084d6:	f100 0514 	add.w	r5, r0, #20
 80084da:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80084de:	462b      	mov	r3, r5
 80084e0:	2200      	movs	r2, #0
 80084e2:	4573      	cmp	r3, lr
 80084e4:	d316      	bcc.n	8008514 <__multiply+0x74>
 80084e6:	f104 0214 	add.w	r2, r4, #20
 80084ea:	f108 0114 	add.w	r1, r8, #20
 80084ee:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80084f2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80084f6:	9300      	str	r3, [sp, #0]
 80084f8:	9b00      	ldr	r3, [sp, #0]
 80084fa:	9201      	str	r2, [sp, #4]
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d80c      	bhi.n	800851a <__multiply+0x7a>
 8008500:	2e00      	cmp	r6, #0
 8008502:	dd03      	ble.n	800850c <__multiply+0x6c>
 8008504:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008508:	2b00      	cmp	r3, #0
 800850a:	d05d      	beq.n	80085c8 <__multiply+0x128>
 800850c:	6106      	str	r6, [r0, #16]
 800850e:	b003      	add	sp, #12
 8008510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008514:	f843 2b04 	str.w	r2, [r3], #4
 8008518:	e7e3      	b.n	80084e2 <__multiply+0x42>
 800851a:	f8b2 b000 	ldrh.w	fp, [r2]
 800851e:	f1bb 0f00 	cmp.w	fp, #0
 8008522:	d023      	beq.n	800856c <__multiply+0xcc>
 8008524:	4689      	mov	r9, r1
 8008526:	46ac      	mov	ip, r5
 8008528:	f04f 0800 	mov.w	r8, #0
 800852c:	f859 4b04 	ldr.w	r4, [r9], #4
 8008530:	f8dc a000 	ldr.w	sl, [ip]
 8008534:	b2a3      	uxth	r3, r4
 8008536:	fa1f fa8a 	uxth.w	sl, sl
 800853a:	fb0b a303 	mla	r3, fp, r3, sl
 800853e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008542:	f8dc 4000 	ldr.w	r4, [ip]
 8008546:	4443      	add	r3, r8
 8008548:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800854c:	fb0b 840a 	mla	r4, fp, sl, r8
 8008550:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008554:	46e2      	mov	sl, ip
 8008556:	b29b      	uxth	r3, r3
 8008558:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800855c:	454f      	cmp	r7, r9
 800855e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008562:	f84a 3b04 	str.w	r3, [sl], #4
 8008566:	d82b      	bhi.n	80085c0 <__multiply+0x120>
 8008568:	f8cc 8004 	str.w	r8, [ip, #4]
 800856c:	9b01      	ldr	r3, [sp, #4]
 800856e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008572:	3204      	adds	r2, #4
 8008574:	f1ba 0f00 	cmp.w	sl, #0
 8008578:	d020      	beq.n	80085bc <__multiply+0x11c>
 800857a:	682b      	ldr	r3, [r5, #0]
 800857c:	4689      	mov	r9, r1
 800857e:	46a8      	mov	r8, r5
 8008580:	f04f 0b00 	mov.w	fp, #0
 8008584:	f8b9 c000 	ldrh.w	ip, [r9]
 8008588:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800858c:	fb0a 440c 	mla	r4, sl, ip, r4
 8008590:	445c      	add	r4, fp
 8008592:	46c4      	mov	ip, r8
 8008594:	b29b      	uxth	r3, r3
 8008596:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800859a:	f84c 3b04 	str.w	r3, [ip], #4
 800859e:	f859 3b04 	ldr.w	r3, [r9], #4
 80085a2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80085a6:	0c1b      	lsrs	r3, r3, #16
 80085a8:	fb0a b303 	mla	r3, sl, r3, fp
 80085ac:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80085b0:	454f      	cmp	r7, r9
 80085b2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80085b6:	d805      	bhi.n	80085c4 <__multiply+0x124>
 80085b8:	f8c8 3004 	str.w	r3, [r8, #4]
 80085bc:	3504      	adds	r5, #4
 80085be:	e79b      	b.n	80084f8 <__multiply+0x58>
 80085c0:	46d4      	mov	ip, sl
 80085c2:	e7b3      	b.n	800852c <__multiply+0x8c>
 80085c4:	46e0      	mov	r8, ip
 80085c6:	e7dd      	b.n	8008584 <__multiply+0xe4>
 80085c8:	3e01      	subs	r6, #1
 80085ca:	e799      	b.n	8008500 <__multiply+0x60>

080085cc <__pow5mult>:
 80085cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085d0:	4615      	mov	r5, r2
 80085d2:	f012 0203 	ands.w	r2, r2, #3
 80085d6:	4606      	mov	r6, r0
 80085d8:	460f      	mov	r7, r1
 80085da:	d007      	beq.n	80085ec <__pow5mult+0x20>
 80085dc:	3a01      	subs	r2, #1
 80085de:	4c21      	ldr	r4, [pc, #132]	; (8008664 <__pow5mult+0x98>)
 80085e0:	2300      	movs	r3, #0
 80085e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085e6:	f7ff fe8b 	bl	8008300 <__multadd>
 80085ea:	4607      	mov	r7, r0
 80085ec:	10ad      	asrs	r5, r5, #2
 80085ee:	d035      	beq.n	800865c <__pow5mult+0x90>
 80085f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80085f2:	b93c      	cbnz	r4, 8008604 <__pow5mult+0x38>
 80085f4:	2010      	movs	r0, #16
 80085f6:	f7ff fe13 	bl	8008220 <malloc>
 80085fa:	6270      	str	r0, [r6, #36]	; 0x24
 80085fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008600:	6004      	str	r4, [r0, #0]
 8008602:	60c4      	str	r4, [r0, #12]
 8008604:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008608:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800860c:	b94c      	cbnz	r4, 8008622 <__pow5mult+0x56>
 800860e:	f240 2171 	movw	r1, #625	; 0x271
 8008612:	4630      	mov	r0, r6
 8008614:	f7ff ff3b 	bl	800848e <__i2b>
 8008618:	2300      	movs	r3, #0
 800861a:	f8c8 0008 	str.w	r0, [r8, #8]
 800861e:	4604      	mov	r4, r0
 8008620:	6003      	str	r3, [r0, #0]
 8008622:	f04f 0800 	mov.w	r8, #0
 8008626:	07eb      	lsls	r3, r5, #31
 8008628:	d50a      	bpl.n	8008640 <__pow5mult+0x74>
 800862a:	4639      	mov	r1, r7
 800862c:	4622      	mov	r2, r4
 800862e:	4630      	mov	r0, r6
 8008630:	f7ff ff36 	bl	80084a0 <__multiply>
 8008634:	4639      	mov	r1, r7
 8008636:	4681      	mov	r9, r0
 8008638:	4630      	mov	r0, r6
 800863a:	f7ff fe4a 	bl	80082d2 <_Bfree>
 800863e:	464f      	mov	r7, r9
 8008640:	106d      	asrs	r5, r5, #1
 8008642:	d00b      	beq.n	800865c <__pow5mult+0x90>
 8008644:	6820      	ldr	r0, [r4, #0]
 8008646:	b938      	cbnz	r0, 8008658 <__pow5mult+0x8c>
 8008648:	4622      	mov	r2, r4
 800864a:	4621      	mov	r1, r4
 800864c:	4630      	mov	r0, r6
 800864e:	f7ff ff27 	bl	80084a0 <__multiply>
 8008652:	6020      	str	r0, [r4, #0]
 8008654:	f8c0 8000 	str.w	r8, [r0]
 8008658:	4604      	mov	r4, r0
 800865a:	e7e4      	b.n	8008626 <__pow5mult+0x5a>
 800865c:	4638      	mov	r0, r7
 800865e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008662:	bf00      	nop
 8008664:	08009990 	.word	0x08009990

08008668 <__lshift>:
 8008668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800866c:	460c      	mov	r4, r1
 800866e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008672:	6923      	ldr	r3, [r4, #16]
 8008674:	6849      	ldr	r1, [r1, #4]
 8008676:	eb0a 0903 	add.w	r9, sl, r3
 800867a:	68a3      	ldr	r3, [r4, #8]
 800867c:	4607      	mov	r7, r0
 800867e:	4616      	mov	r6, r2
 8008680:	f109 0501 	add.w	r5, r9, #1
 8008684:	42ab      	cmp	r3, r5
 8008686:	db32      	blt.n	80086ee <__lshift+0x86>
 8008688:	4638      	mov	r0, r7
 800868a:	f7ff fdee 	bl	800826a <_Balloc>
 800868e:	2300      	movs	r3, #0
 8008690:	4680      	mov	r8, r0
 8008692:	f100 0114 	add.w	r1, r0, #20
 8008696:	461a      	mov	r2, r3
 8008698:	4553      	cmp	r3, sl
 800869a:	db2b      	blt.n	80086f4 <__lshift+0x8c>
 800869c:	6920      	ldr	r0, [r4, #16]
 800869e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086a2:	f104 0314 	add.w	r3, r4, #20
 80086a6:	f016 021f 	ands.w	r2, r6, #31
 80086aa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086ae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086b2:	d025      	beq.n	8008700 <__lshift+0x98>
 80086b4:	f1c2 0e20 	rsb	lr, r2, #32
 80086b8:	2000      	movs	r0, #0
 80086ba:	681e      	ldr	r6, [r3, #0]
 80086bc:	468a      	mov	sl, r1
 80086be:	4096      	lsls	r6, r2
 80086c0:	4330      	orrs	r0, r6
 80086c2:	f84a 0b04 	str.w	r0, [sl], #4
 80086c6:	f853 0b04 	ldr.w	r0, [r3], #4
 80086ca:	459c      	cmp	ip, r3
 80086cc:	fa20 f00e 	lsr.w	r0, r0, lr
 80086d0:	d814      	bhi.n	80086fc <__lshift+0x94>
 80086d2:	6048      	str	r0, [r1, #4]
 80086d4:	b108      	cbz	r0, 80086da <__lshift+0x72>
 80086d6:	f109 0502 	add.w	r5, r9, #2
 80086da:	3d01      	subs	r5, #1
 80086dc:	4638      	mov	r0, r7
 80086de:	f8c8 5010 	str.w	r5, [r8, #16]
 80086e2:	4621      	mov	r1, r4
 80086e4:	f7ff fdf5 	bl	80082d2 <_Bfree>
 80086e8:	4640      	mov	r0, r8
 80086ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ee:	3101      	adds	r1, #1
 80086f0:	005b      	lsls	r3, r3, #1
 80086f2:	e7c7      	b.n	8008684 <__lshift+0x1c>
 80086f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80086f8:	3301      	adds	r3, #1
 80086fa:	e7cd      	b.n	8008698 <__lshift+0x30>
 80086fc:	4651      	mov	r1, sl
 80086fe:	e7dc      	b.n	80086ba <__lshift+0x52>
 8008700:	3904      	subs	r1, #4
 8008702:	f853 2b04 	ldr.w	r2, [r3], #4
 8008706:	f841 2f04 	str.w	r2, [r1, #4]!
 800870a:	459c      	cmp	ip, r3
 800870c:	d8f9      	bhi.n	8008702 <__lshift+0x9a>
 800870e:	e7e4      	b.n	80086da <__lshift+0x72>

08008710 <__mcmp>:
 8008710:	6903      	ldr	r3, [r0, #16]
 8008712:	690a      	ldr	r2, [r1, #16]
 8008714:	1a9b      	subs	r3, r3, r2
 8008716:	b530      	push	{r4, r5, lr}
 8008718:	d10c      	bne.n	8008734 <__mcmp+0x24>
 800871a:	0092      	lsls	r2, r2, #2
 800871c:	3014      	adds	r0, #20
 800871e:	3114      	adds	r1, #20
 8008720:	1884      	adds	r4, r0, r2
 8008722:	4411      	add	r1, r2
 8008724:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008728:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800872c:	4295      	cmp	r5, r2
 800872e:	d003      	beq.n	8008738 <__mcmp+0x28>
 8008730:	d305      	bcc.n	800873e <__mcmp+0x2e>
 8008732:	2301      	movs	r3, #1
 8008734:	4618      	mov	r0, r3
 8008736:	bd30      	pop	{r4, r5, pc}
 8008738:	42a0      	cmp	r0, r4
 800873a:	d3f3      	bcc.n	8008724 <__mcmp+0x14>
 800873c:	e7fa      	b.n	8008734 <__mcmp+0x24>
 800873e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008742:	e7f7      	b.n	8008734 <__mcmp+0x24>

08008744 <__mdiff>:
 8008744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008748:	460d      	mov	r5, r1
 800874a:	4607      	mov	r7, r0
 800874c:	4611      	mov	r1, r2
 800874e:	4628      	mov	r0, r5
 8008750:	4614      	mov	r4, r2
 8008752:	f7ff ffdd 	bl	8008710 <__mcmp>
 8008756:	1e06      	subs	r6, r0, #0
 8008758:	d108      	bne.n	800876c <__mdiff+0x28>
 800875a:	4631      	mov	r1, r6
 800875c:	4638      	mov	r0, r7
 800875e:	f7ff fd84 	bl	800826a <_Balloc>
 8008762:	2301      	movs	r3, #1
 8008764:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800876c:	bfa4      	itt	ge
 800876e:	4623      	movge	r3, r4
 8008770:	462c      	movge	r4, r5
 8008772:	4638      	mov	r0, r7
 8008774:	6861      	ldr	r1, [r4, #4]
 8008776:	bfa6      	itte	ge
 8008778:	461d      	movge	r5, r3
 800877a:	2600      	movge	r6, #0
 800877c:	2601      	movlt	r6, #1
 800877e:	f7ff fd74 	bl	800826a <_Balloc>
 8008782:	692b      	ldr	r3, [r5, #16]
 8008784:	60c6      	str	r6, [r0, #12]
 8008786:	6926      	ldr	r6, [r4, #16]
 8008788:	f105 0914 	add.w	r9, r5, #20
 800878c:	f104 0214 	add.w	r2, r4, #20
 8008790:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008794:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008798:	f100 0514 	add.w	r5, r0, #20
 800879c:	f04f 0e00 	mov.w	lr, #0
 80087a0:	f852 ab04 	ldr.w	sl, [r2], #4
 80087a4:	f859 4b04 	ldr.w	r4, [r9], #4
 80087a8:	fa1e f18a 	uxtah	r1, lr, sl
 80087ac:	b2a3      	uxth	r3, r4
 80087ae:	1ac9      	subs	r1, r1, r3
 80087b0:	0c23      	lsrs	r3, r4, #16
 80087b2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80087b6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80087ba:	b289      	uxth	r1, r1
 80087bc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80087c0:	45c8      	cmp	r8, r9
 80087c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80087c6:	4694      	mov	ip, r2
 80087c8:	f845 3b04 	str.w	r3, [r5], #4
 80087cc:	d8e8      	bhi.n	80087a0 <__mdiff+0x5c>
 80087ce:	45bc      	cmp	ip, r7
 80087d0:	d304      	bcc.n	80087dc <__mdiff+0x98>
 80087d2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80087d6:	b183      	cbz	r3, 80087fa <__mdiff+0xb6>
 80087d8:	6106      	str	r6, [r0, #16]
 80087da:	e7c5      	b.n	8008768 <__mdiff+0x24>
 80087dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80087e0:	fa1e f381 	uxtah	r3, lr, r1
 80087e4:	141a      	asrs	r2, r3, #16
 80087e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80087f0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80087f4:	f845 3b04 	str.w	r3, [r5], #4
 80087f8:	e7e9      	b.n	80087ce <__mdiff+0x8a>
 80087fa:	3e01      	subs	r6, #1
 80087fc:	e7e9      	b.n	80087d2 <__mdiff+0x8e>
	...

08008800 <__ulp>:
 8008800:	4b12      	ldr	r3, [pc, #72]	; (800884c <__ulp+0x4c>)
 8008802:	ee10 2a90 	vmov	r2, s1
 8008806:	401a      	ands	r2, r3
 8008808:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800880c:	2b00      	cmp	r3, #0
 800880e:	dd04      	ble.n	800881a <__ulp+0x1a>
 8008810:	2000      	movs	r0, #0
 8008812:	4619      	mov	r1, r3
 8008814:	ec41 0b10 	vmov	d0, r0, r1
 8008818:	4770      	bx	lr
 800881a:	425b      	negs	r3, r3
 800881c:	151b      	asrs	r3, r3, #20
 800881e:	2b13      	cmp	r3, #19
 8008820:	f04f 0000 	mov.w	r0, #0
 8008824:	f04f 0100 	mov.w	r1, #0
 8008828:	dc04      	bgt.n	8008834 <__ulp+0x34>
 800882a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800882e:	fa42 f103 	asr.w	r1, r2, r3
 8008832:	e7ef      	b.n	8008814 <__ulp+0x14>
 8008834:	3b14      	subs	r3, #20
 8008836:	2b1e      	cmp	r3, #30
 8008838:	f04f 0201 	mov.w	r2, #1
 800883c:	bfda      	itte	le
 800883e:	f1c3 031f 	rsble	r3, r3, #31
 8008842:	fa02 f303 	lslle.w	r3, r2, r3
 8008846:	4613      	movgt	r3, r2
 8008848:	4618      	mov	r0, r3
 800884a:	e7e3      	b.n	8008814 <__ulp+0x14>
 800884c:	7ff00000 	.word	0x7ff00000

08008850 <__b2d>:
 8008850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008852:	6905      	ldr	r5, [r0, #16]
 8008854:	f100 0714 	add.w	r7, r0, #20
 8008858:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800885c:	1f2e      	subs	r6, r5, #4
 800885e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008862:	4620      	mov	r0, r4
 8008864:	f7ff fdc5 	bl	80083f2 <__hi0bits>
 8008868:	f1c0 0320 	rsb	r3, r0, #32
 800886c:	280a      	cmp	r0, #10
 800886e:	600b      	str	r3, [r1, #0]
 8008870:	f8df c074 	ldr.w	ip, [pc, #116]	; 80088e8 <__b2d+0x98>
 8008874:	dc14      	bgt.n	80088a0 <__b2d+0x50>
 8008876:	f1c0 0e0b 	rsb	lr, r0, #11
 800887a:	fa24 f10e 	lsr.w	r1, r4, lr
 800887e:	42b7      	cmp	r7, r6
 8008880:	ea41 030c 	orr.w	r3, r1, ip
 8008884:	bf34      	ite	cc
 8008886:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800888a:	2100      	movcs	r1, #0
 800888c:	3015      	adds	r0, #21
 800888e:	fa04 f000 	lsl.w	r0, r4, r0
 8008892:	fa21 f10e 	lsr.w	r1, r1, lr
 8008896:	ea40 0201 	orr.w	r2, r0, r1
 800889a:	ec43 2b10 	vmov	d0, r2, r3
 800889e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088a0:	42b7      	cmp	r7, r6
 80088a2:	bf3a      	itte	cc
 80088a4:	f1a5 0608 	subcc.w	r6, r5, #8
 80088a8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80088ac:	2100      	movcs	r1, #0
 80088ae:	380b      	subs	r0, #11
 80088b0:	d015      	beq.n	80088de <__b2d+0x8e>
 80088b2:	4084      	lsls	r4, r0
 80088b4:	f1c0 0520 	rsb	r5, r0, #32
 80088b8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80088bc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80088c0:	42be      	cmp	r6, r7
 80088c2:	fa21 fc05 	lsr.w	ip, r1, r5
 80088c6:	ea44 030c 	orr.w	r3, r4, ip
 80088ca:	bf8c      	ite	hi
 80088cc:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80088d0:	2400      	movls	r4, #0
 80088d2:	fa01 f000 	lsl.w	r0, r1, r0
 80088d6:	40ec      	lsrs	r4, r5
 80088d8:	ea40 0204 	orr.w	r2, r0, r4
 80088dc:	e7dd      	b.n	800889a <__b2d+0x4a>
 80088de:	ea44 030c 	orr.w	r3, r4, ip
 80088e2:	460a      	mov	r2, r1
 80088e4:	e7d9      	b.n	800889a <__b2d+0x4a>
 80088e6:	bf00      	nop
 80088e8:	3ff00000 	.word	0x3ff00000

080088ec <__d2b>:
 80088ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088f0:	460e      	mov	r6, r1
 80088f2:	2101      	movs	r1, #1
 80088f4:	ec59 8b10 	vmov	r8, r9, d0
 80088f8:	4615      	mov	r5, r2
 80088fa:	f7ff fcb6 	bl	800826a <_Balloc>
 80088fe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008902:	4607      	mov	r7, r0
 8008904:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008908:	bb34      	cbnz	r4, 8008958 <__d2b+0x6c>
 800890a:	9301      	str	r3, [sp, #4]
 800890c:	f1b8 0300 	subs.w	r3, r8, #0
 8008910:	d027      	beq.n	8008962 <__d2b+0x76>
 8008912:	a802      	add	r0, sp, #8
 8008914:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008918:	f7ff fd8a 	bl	8008430 <__lo0bits>
 800891c:	9900      	ldr	r1, [sp, #0]
 800891e:	b1f0      	cbz	r0, 800895e <__d2b+0x72>
 8008920:	9a01      	ldr	r2, [sp, #4]
 8008922:	f1c0 0320 	rsb	r3, r0, #32
 8008926:	fa02 f303 	lsl.w	r3, r2, r3
 800892a:	430b      	orrs	r3, r1
 800892c:	40c2      	lsrs	r2, r0
 800892e:	617b      	str	r3, [r7, #20]
 8008930:	9201      	str	r2, [sp, #4]
 8008932:	9b01      	ldr	r3, [sp, #4]
 8008934:	61bb      	str	r3, [r7, #24]
 8008936:	2b00      	cmp	r3, #0
 8008938:	bf14      	ite	ne
 800893a:	2102      	movne	r1, #2
 800893c:	2101      	moveq	r1, #1
 800893e:	6139      	str	r1, [r7, #16]
 8008940:	b1c4      	cbz	r4, 8008974 <__d2b+0x88>
 8008942:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008946:	4404      	add	r4, r0
 8008948:	6034      	str	r4, [r6, #0]
 800894a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800894e:	6028      	str	r0, [r5, #0]
 8008950:	4638      	mov	r0, r7
 8008952:	b003      	add	sp, #12
 8008954:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008958:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800895c:	e7d5      	b.n	800890a <__d2b+0x1e>
 800895e:	6179      	str	r1, [r7, #20]
 8008960:	e7e7      	b.n	8008932 <__d2b+0x46>
 8008962:	a801      	add	r0, sp, #4
 8008964:	f7ff fd64 	bl	8008430 <__lo0bits>
 8008968:	9b01      	ldr	r3, [sp, #4]
 800896a:	617b      	str	r3, [r7, #20]
 800896c:	2101      	movs	r1, #1
 800896e:	6139      	str	r1, [r7, #16]
 8008970:	3020      	adds	r0, #32
 8008972:	e7e5      	b.n	8008940 <__d2b+0x54>
 8008974:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008978:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800897c:	6030      	str	r0, [r6, #0]
 800897e:	6918      	ldr	r0, [r3, #16]
 8008980:	f7ff fd37 	bl	80083f2 <__hi0bits>
 8008984:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008988:	e7e1      	b.n	800894e <__d2b+0x62>

0800898a <__ratio>:
 800898a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800898e:	4688      	mov	r8, r1
 8008990:	4669      	mov	r1, sp
 8008992:	4681      	mov	r9, r0
 8008994:	f7ff ff5c 	bl	8008850 <__b2d>
 8008998:	a901      	add	r1, sp, #4
 800899a:	4640      	mov	r0, r8
 800899c:	ec57 6b10 	vmov	r6, r7, d0
 80089a0:	f7ff ff56 	bl	8008850 <__b2d>
 80089a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80089a8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80089ac:	eba3 0c02 	sub.w	ip, r3, r2
 80089b0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80089b4:	1a9b      	subs	r3, r3, r2
 80089b6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80089ba:	ec5b ab10 	vmov	sl, fp, d0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bfce      	itee	gt
 80089c2:	463a      	movgt	r2, r7
 80089c4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80089c8:	465a      	movle	r2, fp
 80089ca:	4659      	mov	r1, fp
 80089cc:	463d      	mov	r5, r7
 80089ce:	bfd4      	ite	le
 80089d0:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80089d4:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80089d8:	4630      	mov	r0, r6
 80089da:	ee10 2a10 	vmov	r2, s0
 80089de:	460b      	mov	r3, r1
 80089e0:	4629      	mov	r1, r5
 80089e2:	f7f7 ff3b 	bl	800085c <__aeabi_ddiv>
 80089e6:	ec41 0b10 	vmov	d0, r0, r1
 80089ea:	b003      	add	sp, #12
 80089ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080089f0 <__copybits>:
 80089f0:	3901      	subs	r1, #1
 80089f2:	b510      	push	{r4, lr}
 80089f4:	1149      	asrs	r1, r1, #5
 80089f6:	6914      	ldr	r4, [r2, #16]
 80089f8:	3101      	adds	r1, #1
 80089fa:	f102 0314 	add.w	r3, r2, #20
 80089fe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008a02:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008a06:	42a3      	cmp	r3, r4
 8008a08:	4602      	mov	r2, r0
 8008a0a:	d303      	bcc.n	8008a14 <__copybits+0x24>
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	428a      	cmp	r2, r1
 8008a10:	d305      	bcc.n	8008a1e <__copybits+0x2e>
 8008a12:	bd10      	pop	{r4, pc}
 8008a14:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a18:	f840 2b04 	str.w	r2, [r0], #4
 8008a1c:	e7f3      	b.n	8008a06 <__copybits+0x16>
 8008a1e:	f842 3b04 	str.w	r3, [r2], #4
 8008a22:	e7f4      	b.n	8008a0e <__copybits+0x1e>

08008a24 <__any_on>:
 8008a24:	f100 0214 	add.w	r2, r0, #20
 8008a28:	6900      	ldr	r0, [r0, #16]
 8008a2a:	114b      	asrs	r3, r1, #5
 8008a2c:	4298      	cmp	r0, r3
 8008a2e:	b510      	push	{r4, lr}
 8008a30:	db11      	blt.n	8008a56 <__any_on+0x32>
 8008a32:	dd0a      	ble.n	8008a4a <__any_on+0x26>
 8008a34:	f011 011f 	ands.w	r1, r1, #31
 8008a38:	d007      	beq.n	8008a4a <__any_on+0x26>
 8008a3a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008a3e:	fa24 f001 	lsr.w	r0, r4, r1
 8008a42:	fa00 f101 	lsl.w	r1, r0, r1
 8008a46:	428c      	cmp	r4, r1
 8008a48:	d10b      	bne.n	8008a62 <__any_on+0x3e>
 8008a4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d803      	bhi.n	8008a5a <__any_on+0x36>
 8008a52:	2000      	movs	r0, #0
 8008a54:	bd10      	pop	{r4, pc}
 8008a56:	4603      	mov	r3, r0
 8008a58:	e7f7      	b.n	8008a4a <__any_on+0x26>
 8008a5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a5e:	2900      	cmp	r1, #0
 8008a60:	d0f5      	beq.n	8008a4e <__any_on+0x2a>
 8008a62:	2001      	movs	r0, #1
 8008a64:	e7f6      	b.n	8008a54 <__any_on+0x30>

08008a66 <_calloc_r>:
 8008a66:	b538      	push	{r3, r4, r5, lr}
 8008a68:	fb02 f401 	mul.w	r4, r2, r1
 8008a6c:	4621      	mov	r1, r4
 8008a6e:	f000 f857 	bl	8008b20 <_malloc_r>
 8008a72:	4605      	mov	r5, r0
 8008a74:	b118      	cbz	r0, 8008a7e <_calloc_r+0x18>
 8008a76:	4622      	mov	r2, r4
 8008a78:	2100      	movs	r1, #0
 8008a7a:	f7fc fcfb 	bl	8005474 <memset>
 8008a7e:	4628      	mov	r0, r5
 8008a80:	bd38      	pop	{r3, r4, r5, pc}
	...

08008a84 <_free_r>:
 8008a84:	b538      	push	{r3, r4, r5, lr}
 8008a86:	4605      	mov	r5, r0
 8008a88:	2900      	cmp	r1, #0
 8008a8a:	d045      	beq.n	8008b18 <_free_r+0x94>
 8008a8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a90:	1f0c      	subs	r4, r1, #4
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	bfb8      	it	lt
 8008a96:	18e4      	addlt	r4, r4, r3
 8008a98:	f000 fe30 	bl	80096fc <__malloc_lock>
 8008a9c:	4a1f      	ldr	r2, [pc, #124]	; (8008b1c <_free_r+0x98>)
 8008a9e:	6813      	ldr	r3, [r2, #0]
 8008aa0:	4610      	mov	r0, r2
 8008aa2:	b933      	cbnz	r3, 8008ab2 <_free_r+0x2e>
 8008aa4:	6063      	str	r3, [r4, #4]
 8008aa6:	6014      	str	r4, [r2, #0]
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008aae:	f000 be26 	b.w	80096fe <__malloc_unlock>
 8008ab2:	42a3      	cmp	r3, r4
 8008ab4:	d90c      	bls.n	8008ad0 <_free_r+0x4c>
 8008ab6:	6821      	ldr	r1, [r4, #0]
 8008ab8:	1862      	adds	r2, r4, r1
 8008aba:	4293      	cmp	r3, r2
 8008abc:	bf04      	itt	eq
 8008abe:	681a      	ldreq	r2, [r3, #0]
 8008ac0:	685b      	ldreq	r3, [r3, #4]
 8008ac2:	6063      	str	r3, [r4, #4]
 8008ac4:	bf04      	itt	eq
 8008ac6:	1852      	addeq	r2, r2, r1
 8008ac8:	6022      	streq	r2, [r4, #0]
 8008aca:	6004      	str	r4, [r0, #0]
 8008acc:	e7ec      	b.n	8008aa8 <_free_r+0x24>
 8008ace:	4613      	mov	r3, r2
 8008ad0:	685a      	ldr	r2, [r3, #4]
 8008ad2:	b10a      	cbz	r2, 8008ad8 <_free_r+0x54>
 8008ad4:	42a2      	cmp	r2, r4
 8008ad6:	d9fa      	bls.n	8008ace <_free_r+0x4a>
 8008ad8:	6819      	ldr	r1, [r3, #0]
 8008ada:	1858      	adds	r0, r3, r1
 8008adc:	42a0      	cmp	r0, r4
 8008ade:	d10b      	bne.n	8008af8 <_free_r+0x74>
 8008ae0:	6820      	ldr	r0, [r4, #0]
 8008ae2:	4401      	add	r1, r0
 8008ae4:	1858      	adds	r0, r3, r1
 8008ae6:	4282      	cmp	r2, r0
 8008ae8:	6019      	str	r1, [r3, #0]
 8008aea:	d1dd      	bne.n	8008aa8 <_free_r+0x24>
 8008aec:	6810      	ldr	r0, [r2, #0]
 8008aee:	6852      	ldr	r2, [r2, #4]
 8008af0:	605a      	str	r2, [r3, #4]
 8008af2:	4401      	add	r1, r0
 8008af4:	6019      	str	r1, [r3, #0]
 8008af6:	e7d7      	b.n	8008aa8 <_free_r+0x24>
 8008af8:	d902      	bls.n	8008b00 <_free_r+0x7c>
 8008afa:	230c      	movs	r3, #12
 8008afc:	602b      	str	r3, [r5, #0]
 8008afe:	e7d3      	b.n	8008aa8 <_free_r+0x24>
 8008b00:	6820      	ldr	r0, [r4, #0]
 8008b02:	1821      	adds	r1, r4, r0
 8008b04:	428a      	cmp	r2, r1
 8008b06:	bf04      	itt	eq
 8008b08:	6811      	ldreq	r1, [r2, #0]
 8008b0a:	6852      	ldreq	r2, [r2, #4]
 8008b0c:	6062      	str	r2, [r4, #4]
 8008b0e:	bf04      	itt	eq
 8008b10:	1809      	addeq	r1, r1, r0
 8008b12:	6021      	streq	r1, [r4, #0]
 8008b14:	605c      	str	r4, [r3, #4]
 8008b16:	e7c7      	b.n	8008aa8 <_free_r+0x24>
 8008b18:	bd38      	pop	{r3, r4, r5, pc}
 8008b1a:	bf00      	nop
 8008b1c:	2000020c 	.word	0x2000020c

08008b20 <_malloc_r>:
 8008b20:	b570      	push	{r4, r5, r6, lr}
 8008b22:	1ccd      	adds	r5, r1, #3
 8008b24:	f025 0503 	bic.w	r5, r5, #3
 8008b28:	3508      	adds	r5, #8
 8008b2a:	2d0c      	cmp	r5, #12
 8008b2c:	bf38      	it	cc
 8008b2e:	250c      	movcc	r5, #12
 8008b30:	2d00      	cmp	r5, #0
 8008b32:	4606      	mov	r6, r0
 8008b34:	db01      	blt.n	8008b3a <_malloc_r+0x1a>
 8008b36:	42a9      	cmp	r1, r5
 8008b38:	d903      	bls.n	8008b42 <_malloc_r+0x22>
 8008b3a:	230c      	movs	r3, #12
 8008b3c:	6033      	str	r3, [r6, #0]
 8008b3e:	2000      	movs	r0, #0
 8008b40:	bd70      	pop	{r4, r5, r6, pc}
 8008b42:	f000 fddb 	bl	80096fc <__malloc_lock>
 8008b46:	4a21      	ldr	r2, [pc, #132]	; (8008bcc <_malloc_r+0xac>)
 8008b48:	6814      	ldr	r4, [r2, #0]
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	b991      	cbnz	r1, 8008b74 <_malloc_r+0x54>
 8008b4e:	4c20      	ldr	r4, [pc, #128]	; (8008bd0 <_malloc_r+0xb0>)
 8008b50:	6823      	ldr	r3, [r4, #0]
 8008b52:	b91b      	cbnz	r3, 8008b5c <_malloc_r+0x3c>
 8008b54:	4630      	mov	r0, r6
 8008b56:	f000 fc91 	bl	800947c <_sbrk_r>
 8008b5a:	6020      	str	r0, [r4, #0]
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	4630      	mov	r0, r6
 8008b60:	f000 fc8c 	bl	800947c <_sbrk_r>
 8008b64:	1c43      	adds	r3, r0, #1
 8008b66:	d124      	bne.n	8008bb2 <_malloc_r+0x92>
 8008b68:	230c      	movs	r3, #12
 8008b6a:	6033      	str	r3, [r6, #0]
 8008b6c:	4630      	mov	r0, r6
 8008b6e:	f000 fdc6 	bl	80096fe <__malloc_unlock>
 8008b72:	e7e4      	b.n	8008b3e <_malloc_r+0x1e>
 8008b74:	680b      	ldr	r3, [r1, #0]
 8008b76:	1b5b      	subs	r3, r3, r5
 8008b78:	d418      	bmi.n	8008bac <_malloc_r+0x8c>
 8008b7a:	2b0b      	cmp	r3, #11
 8008b7c:	d90f      	bls.n	8008b9e <_malloc_r+0x7e>
 8008b7e:	600b      	str	r3, [r1, #0]
 8008b80:	50cd      	str	r5, [r1, r3]
 8008b82:	18cc      	adds	r4, r1, r3
 8008b84:	4630      	mov	r0, r6
 8008b86:	f000 fdba 	bl	80096fe <__malloc_unlock>
 8008b8a:	f104 000b 	add.w	r0, r4, #11
 8008b8e:	1d23      	adds	r3, r4, #4
 8008b90:	f020 0007 	bic.w	r0, r0, #7
 8008b94:	1ac3      	subs	r3, r0, r3
 8008b96:	d0d3      	beq.n	8008b40 <_malloc_r+0x20>
 8008b98:	425a      	negs	r2, r3
 8008b9a:	50e2      	str	r2, [r4, r3]
 8008b9c:	e7d0      	b.n	8008b40 <_malloc_r+0x20>
 8008b9e:	428c      	cmp	r4, r1
 8008ba0:	684b      	ldr	r3, [r1, #4]
 8008ba2:	bf16      	itet	ne
 8008ba4:	6063      	strne	r3, [r4, #4]
 8008ba6:	6013      	streq	r3, [r2, #0]
 8008ba8:	460c      	movne	r4, r1
 8008baa:	e7eb      	b.n	8008b84 <_malloc_r+0x64>
 8008bac:	460c      	mov	r4, r1
 8008bae:	6849      	ldr	r1, [r1, #4]
 8008bb0:	e7cc      	b.n	8008b4c <_malloc_r+0x2c>
 8008bb2:	1cc4      	adds	r4, r0, #3
 8008bb4:	f024 0403 	bic.w	r4, r4, #3
 8008bb8:	42a0      	cmp	r0, r4
 8008bba:	d005      	beq.n	8008bc8 <_malloc_r+0xa8>
 8008bbc:	1a21      	subs	r1, r4, r0
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	f000 fc5c 	bl	800947c <_sbrk_r>
 8008bc4:	3001      	adds	r0, #1
 8008bc6:	d0cf      	beq.n	8008b68 <_malloc_r+0x48>
 8008bc8:	6025      	str	r5, [r4, #0]
 8008bca:	e7db      	b.n	8008b84 <_malloc_r+0x64>
 8008bcc:	2000020c 	.word	0x2000020c
 8008bd0:	20000210 	.word	0x20000210

08008bd4 <__ssputs_r>:
 8008bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bd8:	688e      	ldr	r6, [r1, #8]
 8008bda:	429e      	cmp	r6, r3
 8008bdc:	4682      	mov	sl, r0
 8008bde:	460c      	mov	r4, r1
 8008be0:	4690      	mov	r8, r2
 8008be2:	4699      	mov	r9, r3
 8008be4:	d837      	bhi.n	8008c56 <__ssputs_r+0x82>
 8008be6:	898a      	ldrh	r2, [r1, #12]
 8008be8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008bec:	d031      	beq.n	8008c52 <__ssputs_r+0x7e>
 8008bee:	6825      	ldr	r5, [r4, #0]
 8008bf0:	6909      	ldr	r1, [r1, #16]
 8008bf2:	1a6f      	subs	r7, r5, r1
 8008bf4:	6965      	ldr	r5, [r4, #20]
 8008bf6:	2302      	movs	r3, #2
 8008bf8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bfc:	fb95 f5f3 	sdiv	r5, r5, r3
 8008c00:	f109 0301 	add.w	r3, r9, #1
 8008c04:	443b      	add	r3, r7
 8008c06:	429d      	cmp	r5, r3
 8008c08:	bf38      	it	cc
 8008c0a:	461d      	movcc	r5, r3
 8008c0c:	0553      	lsls	r3, r2, #21
 8008c0e:	d530      	bpl.n	8008c72 <__ssputs_r+0x9e>
 8008c10:	4629      	mov	r1, r5
 8008c12:	f7ff ff85 	bl	8008b20 <_malloc_r>
 8008c16:	4606      	mov	r6, r0
 8008c18:	b950      	cbnz	r0, 8008c30 <__ssputs_r+0x5c>
 8008c1a:	230c      	movs	r3, #12
 8008c1c:	f8ca 3000 	str.w	r3, [sl]
 8008c20:	89a3      	ldrh	r3, [r4, #12]
 8008c22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c26:	81a3      	strh	r3, [r4, #12]
 8008c28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c30:	463a      	mov	r2, r7
 8008c32:	6921      	ldr	r1, [r4, #16]
 8008c34:	f7ff fb0e 	bl	8008254 <memcpy>
 8008c38:	89a3      	ldrh	r3, [r4, #12]
 8008c3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c42:	81a3      	strh	r3, [r4, #12]
 8008c44:	6126      	str	r6, [r4, #16]
 8008c46:	6165      	str	r5, [r4, #20]
 8008c48:	443e      	add	r6, r7
 8008c4a:	1bed      	subs	r5, r5, r7
 8008c4c:	6026      	str	r6, [r4, #0]
 8008c4e:	60a5      	str	r5, [r4, #8]
 8008c50:	464e      	mov	r6, r9
 8008c52:	454e      	cmp	r6, r9
 8008c54:	d900      	bls.n	8008c58 <__ssputs_r+0x84>
 8008c56:	464e      	mov	r6, r9
 8008c58:	4632      	mov	r2, r6
 8008c5a:	4641      	mov	r1, r8
 8008c5c:	6820      	ldr	r0, [r4, #0]
 8008c5e:	f000 fd34 	bl	80096ca <memmove>
 8008c62:	68a3      	ldr	r3, [r4, #8]
 8008c64:	1b9b      	subs	r3, r3, r6
 8008c66:	60a3      	str	r3, [r4, #8]
 8008c68:	6823      	ldr	r3, [r4, #0]
 8008c6a:	441e      	add	r6, r3
 8008c6c:	6026      	str	r6, [r4, #0]
 8008c6e:	2000      	movs	r0, #0
 8008c70:	e7dc      	b.n	8008c2c <__ssputs_r+0x58>
 8008c72:	462a      	mov	r2, r5
 8008c74:	f000 fd44 	bl	8009700 <_realloc_r>
 8008c78:	4606      	mov	r6, r0
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d1e2      	bne.n	8008c44 <__ssputs_r+0x70>
 8008c7e:	6921      	ldr	r1, [r4, #16]
 8008c80:	4650      	mov	r0, sl
 8008c82:	f7ff feff 	bl	8008a84 <_free_r>
 8008c86:	e7c8      	b.n	8008c1a <__ssputs_r+0x46>

08008c88 <_svfiprintf_r>:
 8008c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c8c:	461d      	mov	r5, r3
 8008c8e:	898b      	ldrh	r3, [r1, #12]
 8008c90:	061f      	lsls	r7, r3, #24
 8008c92:	b09d      	sub	sp, #116	; 0x74
 8008c94:	4680      	mov	r8, r0
 8008c96:	460c      	mov	r4, r1
 8008c98:	4616      	mov	r6, r2
 8008c9a:	d50f      	bpl.n	8008cbc <_svfiprintf_r+0x34>
 8008c9c:	690b      	ldr	r3, [r1, #16]
 8008c9e:	b96b      	cbnz	r3, 8008cbc <_svfiprintf_r+0x34>
 8008ca0:	2140      	movs	r1, #64	; 0x40
 8008ca2:	f7ff ff3d 	bl	8008b20 <_malloc_r>
 8008ca6:	6020      	str	r0, [r4, #0]
 8008ca8:	6120      	str	r0, [r4, #16]
 8008caa:	b928      	cbnz	r0, 8008cb8 <_svfiprintf_r+0x30>
 8008cac:	230c      	movs	r3, #12
 8008cae:	f8c8 3000 	str.w	r3, [r8]
 8008cb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cb6:	e0c8      	b.n	8008e4a <_svfiprintf_r+0x1c2>
 8008cb8:	2340      	movs	r3, #64	; 0x40
 8008cba:	6163      	str	r3, [r4, #20]
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	9309      	str	r3, [sp, #36]	; 0x24
 8008cc0:	2320      	movs	r3, #32
 8008cc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cc6:	2330      	movs	r3, #48	; 0x30
 8008cc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ccc:	9503      	str	r5, [sp, #12]
 8008cce:	f04f 0b01 	mov.w	fp, #1
 8008cd2:	4637      	mov	r7, r6
 8008cd4:	463d      	mov	r5, r7
 8008cd6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008cda:	b10b      	cbz	r3, 8008ce0 <_svfiprintf_r+0x58>
 8008cdc:	2b25      	cmp	r3, #37	; 0x25
 8008cde:	d13e      	bne.n	8008d5e <_svfiprintf_r+0xd6>
 8008ce0:	ebb7 0a06 	subs.w	sl, r7, r6
 8008ce4:	d00b      	beq.n	8008cfe <_svfiprintf_r+0x76>
 8008ce6:	4653      	mov	r3, sl
 8008ce8:	4632      	mov	r2, r6
 8008cea:	4621      	mov	r1, r4
 8008cec:	4640      	mov	r0, r8
 8008cee:	f7ff ff71 	bl	8008bd4 <__ssputs_r>
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	f000 80a4 	beq.w	8008e40 <_svfiprintf_r+0x1b8>
 8008cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cfa:	4453      	add	r3, sl
 8008cfc:	9309      	str	r3, [sp, #36]	; 0x24
 8008cfe:	783b      	ldrb	r3, [r7, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f000 809d 	beq.w	8008e40 <_svfiprintf_r+0x1b8>
 8008d06:	2300      	movs	r3, #0
 8008d08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d10:	9304      	str	r3, [sp, #16]
 8008d12:	9307      	str	r3, [sp, #28]
 8008d14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d18:	931a      	str	r3, [sp, #104]	; 0x68
 8008d1a:	462f      	mov	r7, r5
 8008d1c:	2205      	movs	r2, #5
 8008d1e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008d22:	4850      	ldr	r0, [pc, #320]	; (8008e64 <_svfiprintf_r+0x1dc>)
 8008d24:	f7f7 fa64 	bl	80001f0 <memchr>
 8008d28:	9b04      	ldr	r3, [sp, #16]
 8008d2a:	b9d0      	cbnz	r0, 8008d62 <_svfiprintf_r+0xda>
 8008d2c:	06d9      	lsls	r1, r3, #27
 8008d2e:	bf44      	itt	mi
 8008d30:	2220      	movmi	r2, #32
 8008d32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d36:	071a      	lsls	r2, r3, #28
 8008d38:	bf44      	itt	mi
 8008d3a:	222b      	movmi	r2, #43	; 0x2b
 8008d3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d40:	782a      	ldrb	r2, [r5, #0]
 8008d42:	2a2a      	cmp	r2, #42	; 0x2a
 8008d44:	d015      	beq.n	8008d72 <_svfiprintf_r+0xea>
 8008d46:	9a07      	ldr	r2, [sp, #28]
 8008d48:	462f      	mov	r7, r5
 8008d4a:	2000      	movs	r0, #0
 8008d4c:	250a      	movs	r5, #10
 8008d4e:	4639      	mov	r1, r7
 8008d50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d54:	3b30      	subs	r3, #48	; 0x30
 8008d56:	2b09      	cmp	r3, #9
 8008d58:	d94d      	bls.n	8008df6 <_svfiprintf_r+0x16e>
 8008d5a:	b1b8      	cbz	r0, 8008d8c <_svfiprintf_r+0x104>
 8008d5c:	e00f      	b.n	8008d7e <_svfiprintf_r+0xf6>
 8008d5e:	462f      	mov	r7, r5
 8008d60:	e7b8      	b.n	8008cd4 <_svfiprintf_r+0x4c>
 8008d62:	4a40      	ldr	r2, [pc, #256]	; (8008e64 <_svfiprintf_r+0x1dc>)
 8008d64:	1a80      	subs	r0, r0, r2
 8008d66:	fa0b f000 	lsl.w	r0, fp, r0
 8008d6a:	4318      	orrs	r0, r3
 8008d6c:	9004      	str	r0, [sp, #16]
 8008d6e:	463d      	mov	r5, r7
 8008d70:	e7d3      	b.n	8008d1a <_svfiprintf_r+0x92>
 8008d72:	9a03      	ldr	r2, [sp, #12]
 8008d74:	1d11      	adds	r1, r2, #4
 8008d76:	6812      	ldr	r2, [r2, #0]
 8008d78:	9103      	str	r1, [sp, #12]
 8008d7a:	2a00      	cmp	r2, #0
 8008d7c:	db01      	blt.n	8008d82 <_svfiprintf_r+0xfa>
 8008d7e:	9207      	str	r2, [sp, #28]
 8008d80:	e004      	b.n	8008d8c <_svfiprintf_r+0x104>
 8008d82:	4252      	negs	r2, r2
 8008d84:	f043 0302 	orr.w	r3, r3, #2
 8008d88:	9207      	str	r2, [sp, #28]
 8008d8a:	9304      	str	r3, [sp, #16]
 8008d8c:	783b      	ldrb	r3, [r7, #0]
 8008d8e:	2b2e      	cmp	r3, #46	; 0x2e
 8008d90:	d10c      	bne.n	8008dac <_svfiprintf_r+0x124>
 8008d92:	787b      	ldrb	r3, [r7, #1]
 8008d94:	2b2a      	cmp	r3, #42	; 0x2a
 8008d96:	d133      	bne.n	8008e00 <_svfiprintf_r+0x178>
 8008d98:	9b03      	ldr	r3, [sp, #12]
 8008d9a:	1d1a      	adds	r2, r3, #4
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	9203      	str	r2, [sp, #12]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	bfb8      	it	lt
 8008da4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008da8:	3702      	adds	r7, #2
 8008daa:	9305      	str	r3, [sp, #20]
 8008dac:	4d2e      	ldr	r5, [pc, #184]	; (8008e68 <_svfiprintf_r+0x1e0>)
 8008dae:	7839      	ldrb	r1, [r7, #0]
 8008db0:	2203      	movs	r2, #3
 8008db2:	4628      	mov	r0, r5
 8008db4:	f7f7 fa1c 	bl	80001f0 <memchr>
 8008db8:	b138      	cbz	r0, 8008dca <_svfiprintf_r+0x142>
 8008dba:	2340      	movs	r3, #64	; 0x40
 8008dbc:	1b40      	subs	r0, r0, r5
 8008dbe:	fa03 f000 	lsl.w	r0, r3, r0
 8008dc2:	9b04      	ldr	r3, [sp, #16]
 8008dc4:	4303      	orrs	r3, r0
 8008dc6:	3701      	adds	r7, #1
 8008dc8:	9304      	str	r3, [sp, #16]
 8008dca:	7839      	ldrb	r1, [r7, #0]
 8008dcc:	4827      	ldr	r0, [pc, #156]	; (8008e6c <_svfiprintf_r+0x1e4>)
 8008dce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dd2:	2206      	movs	r2, #6
 8008dd4:	1c7e      	adds	r6, r7, #1
 8008dd6:	f7f7 fa0b 	bl	80001f0 <memchr>
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	d038      	beq.n	8008e50 <_svfiprintf_r+0x1c8>
 8008dde:	4b24      	ldr	r3, [pc, #144]	; (8008e70 <_svfiprintf_r+0x1e8>)
 8008de0:	bb13      	cbnz	r3, 8008e28 <_svfiprintf_r+0x1a0>
 8008de2:	9b03      	ldr	r3, [sp, #12]
 8008de4:	3307      	adds	r3, #7
 8008de6:	f023 0307 	bic.w	r3, r3, #7
 8008dea:	3308      	adds	r3, #8
 8008dec:	9303      	str	r3, [sp, #12]
 8008dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008df0:	444b      	add	r3, r9
 8008df2:	9309      	str	r3, [sp, #36]	; 0x24
 8008df4:	e76d      	b.n	8008cd2 <_svfiprintf_r+0x4a>
 8008df6:	fb05 3202 	mla	r2, r5, r2, r3
 8008dfa:	2001      	movs	r0, #1
 8008dfc:	460f      	mov	r7, r1
 8008dfe:	e7a6      	b.n	8008d4e <_svfiprintf_r+0xc6>
 8008e00:	2300      	movs	r3, #0
 8008e02:	3701      	adds	r7, #1
 8008e04:	9305      	str	r3, [sp, #20]
 8008e06:	4619      	mov	r1, r3
 8008e08:	250a      	movs	r5, #10
 8008e0a:	4638      	mov	r0, r7
 8008e0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e10:	3a30      	subs	r2, #48	; 0x30
 8008e12:	2a09      	cmp	r2, #9
 8008e14:	d903      	bls.n	8008e1e <_svfiprintf_r+0x196>
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d0c8      	beq.n	8008dac <_svfiprintf_r+0x124>
 8008e1a:	9105      	str	r1, [sp, #20]
 8008e1c:	e7c6      	b.n	8008dac <_svfiprintf_r+0x124>
 8008e1e:	fb05 2101 	mla	r1, r5, r1, r2
 8008e22:	2301      	movs	r3, #1
 8008e24:	4607      	mov	r7, r0
 8008e26:	e7f0      	b.n	8008e0a <_svfiprintf_r+0x182>
 8008e28:	ab03      	add	r3, sp, #12
 8008e2a:	9300      	str	r3, [sp, #0]
 8008e2c:	4622      	mov	r2, r4
 8008e2e:	4b11      	ldr	r3, [pc, #68]	; (8008e74 <_svfiprintf_r+0x1ec>)
 8008e30:	a904      	add	r1, sp, #16
 8008e32:	4640      	mov	r0, r8
 8008e34:	f7fc fbba 	bl	80055ac <_printf_float>
 8008e38:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008e3c:	4681      	mov	r9, r0
 8008e3e:	d1d6      	bne.n	8008dee <_svfiprintf_r+0x166>
 8008e40:	89a3      	ldrh	r3, [r4, #12]
 8008e42:	065b      	lsls	r3, r3, #25
 8008e44:	f53f af35 	bmi.w	8008cb2 <_svfiprintf_r+0x2a>
 8008e48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e4a:	b01d      	add	sp, #116	; 0x74
 8008e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e50:	ab03      	add	r3, sp, #12
 8008e52:	9300      	str	r3, [sp, #0]
 8008e54:	4622      	mov	r2, r4
 8008e56:	4b07      	ldr	r3, [pc, #28]	; (8008e74 <_svfiprintf_r+0x1ec>)
 8008e58:	a904      	add	r1, sp, #16
 8008e5a:	4640      	mov	r0, r8
 8008e5c:	f7fc fe5c 	bl	8005b18 <_printf_i>
 8008e60:	e7ea      	b.n	8008e38 <_svfiprintf_r+0x1b0>
 8008e62:	bf00      	nop
 8008e64:	0800999c 	.word	0x0800999c
 8008e68:	080099a2 	.word	0x080099a2
 8008e6c:	080099a6 	.word	0x080099a6
 8008e70:	080055ad 	.word	0x080055ad
 8008e74:	08008bd5 	.word	0x08008bd5

08008e78 <_sungetc_r>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	1c4b      	adds	r3, r1, #1
 8008e7c:	4614      	mov	r4, r2
 8008e7e:	d103      	bne.n	8008e88 <_sungetc_r+0x10>
 8008e80:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008e84:	4628      	mov	r0, r5
 8008e86:	bd38      	pop	{r3, r4, r5, pc}
 8008e88:	8993      	ldrh	r3, [r2, #12]
 8008e8a:	f023 0320 	bic.w	r3, r3, #32
 8008e8e:	8193      	strh	r3, [r2, #12]
 8008e90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e92:	6852      	ldr	r2, [r2, #4]
 8008e94:	b2cd      	uxtb	r5, r1
 8008e96:	b18b      	cbz	r3, 8008ebc <_sungetc_r+0x44>
 8008e98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	dd08      	ble.n	8008eb0 <_sungetc_r+0x38>
 8008e9e:	6823      	ldr	r3, [r4, #0]
 8008ea0:	1e5a      	subs	r2, r3, #1
 8008ea2:	6022      	str	r2, [r4, #0]
 8008ea4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008ea8:	6863      	ldr	r3, [r4, #4]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	6063      	str	r3, [r4, #4]
 8008eae:	e7e9      	b.n	8008e84 <_sungetc_r+0xc>
 8008eb0:	4621      	mov	r1, r4
 8008eb2:	f000 fbc3 	bl	800963c <__submore>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d0f1      	beq.n	8008e9e <_sungetc_r+0x26>
 8008eba:	e7e1      	b.n	8008e80 <_sungetc_r+0x8>
 8008ebc:	6921      	ldr	r1, [r4, #16]
 8008ebe:	6823      	ldr	r3, [r4, #0]
 8008ec0:	b151      	cbz	r1, 8008ed8 <_sungetc_r+0x60>
 8008ec2:	4299      	cmp	r1, r3
 8008ec4:	d208      	bcs.n	8008ed8 <_sungetc_r+0x60>
 8008ec6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008eca:	42a9      	cmp	r1, r5
 8008ecc:	d104      	bne.n	8008ed8 <_sungetc_r+0x60>
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	3201      	adds	r2, #1
 8008ed2:	6023      	str	r3, [r4, #0]
 8008ed4:	6062      	str	r2, [r4, #4]
 8008ed6:	e7d5      	b.n	8008e84 <_sungetc_r+0xc>
 8008ed8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8008edc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ee0:	6363      	str	r3, [r4, #52]	; 0x34
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	63a3      	str	r3, [r4, #56]	; 0x38
 8008ee6:	4623      	mov	r3, r4
 8008ee8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008eec:	6023      	str	r3, [r4, #0]
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e7dc      	b.n	8008eac <_sungetc_r+0x34>

08008ef2 <__ssrefill_r>:
 8008ef2:	b510      	push	{r4, lr}
 8008ef4:	460c      	mov	r4, r1
 8008ef6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008ef8:	b169      	cbz	r1, 8008f16 <__ssrefill_r+0x24>
 8008efa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008efe:	4299      	cmp	r1, r3
 8008f00:	d001      	beq.n	8008f06 <__ssrefill_r+0x14>
 8008f02:	f7ff fdbf 	bl	8008a84 <_free_r>
 8008f06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f08:	6063      	str	r3, [r4, #4]
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	6360      	str	r0, [r4, #52]	; 0x34
 8008f0e:	b113      	cbz	r3, 8008f16 <__ssrefill_r+0x24>
 8008f10:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008f12:	6023      	str	r3, [r4, #0]
 8008f14:	bd10      	pop	{r4, pc}
 8008f16:	6923      	ldr	r3, [r4, #16]
 8008f18:	6023      	str	r3, [r4, #0]
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	6063      	str	r3, [r4, #4]
 8008f1e:	89a3      	ldrh	r3, [r4, #12]
 8008f20:	f043 0320 	orr.w	r3, r3, #32
 8008f24:	81a3      	strh	r3, [r4, #12]
 8008f26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f2a:	e7f3      	b.n	8008f14 <__ssrefill_r+0x22>

08008f2c <__ssvfiscanf_r>:
 8008f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f30:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8008f34:	460c      	mov	r4, r1
 8008f36:	2100      	movs	r1, #0
 8008f38:	9144      	str	r1, [sp, #272]	; 0x110
 8008f3a:	9145      	str	r1, [sp, #276]	; 0x114
 8008f3c:	499f      	ldr	r1, [pc, #636]	; (80091bc <__ssvfiscanf_r+0x290>)
 8008f3e:	91a0      	str	r1, [sp, #640]	; 0x280
 8008f40:	f10d 0804 	add.w	r8, sp, #4
 8008f44:	499e      	ldr	r1, [pc, #632]	; (80091c0 <__ssvfiscanf_r+0x294>)
 8008f46:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80091c4 <__ssvfiscanf_r+0x298>
 8008f4a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8008f4e:	4606      	mov	r6, r0
 8008f50:	4692      	mov	sl, r2
 8008f52:	91a1      	str	r1, [sp, #644]	; 0x284
 8008f54:	9300      	str	r3, [sp, #0]
 8008f56:	270a      	movs	r7, #10
 8008f58:	f89a 3000 	ldrb.w	r3, [sl]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	f000 812a 	beq.w	80091b6 <__ssvfiscanf_r+0x28a>
 8008f62:	4655      	mov	r5, sl
 8008f64:	f7ff f93e 	bl	80081e4 <__locale_ctype_ptr>
 8008f68:	f815 bb01 	ldrb.w	fp, [r5], #1
 8008f6c:	4458      	add	r0, fp
 8008f6e:	7843      	ldrb	r3, [r0, #1]
 8008f70:	f013 0308 	ands.w	r3, r3, #8
 8008f74:	d01c      	beq.n	8008fb0 <__ssvfiscanf_r+0x84>
 8008f76:	6863      	ldr	r3, [r4, #4]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	dd12      	ble.n	8008fa2 <__ssvfiscanf_r+0x76>
 8008f7c:	f7ff f932 	bl	80081e4 <__locale_ctype_ptr>
 8008f80:	6823      	ldr	r3, [r4, #0]
 8008f82:	781a      	ldrb	r2, [r3, #0]
 8008f84:	4410      	add	r0, r2
 8008f86:	7842      	ldrb	r2, [r0, #1]
 8008f88:	0712      	lsls	r2, r2, #28
 8008f8a:	d401      	bmi.n	8008f90 <__ssvfiscanf_r+0x64>
 8008f8c:	46aa      	mov	sl, r5
 8008f8e:	e7e3      	b.n	8008f58 <__ssvfiscanf_r+0x2c>
 8008f90:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008f92:	3201      	adds	r2, #1
 8008f94:	9245      	str	r2, [sp, #276]	; 0x114
 8008f96:	6862      	ldr	r2, [r4, #4]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	3a01      	subs	r2, #1
 8008f9c:	6062      	str	r2, [r4, #4]
 8008f9e:	6023      	str	r3, [r4, #0]
 8008fa0:	e7e9      	b.n	8008f76 <__ssvfiscanf_r+0x4a>
 8008fa2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008fa4:	4621      	mov	r1, r4
 8008fa6:	4630      	mov	r0, r6
 8008fa8:	4798      	blx	r3
 8008faa:	2800      	cmp	r0, #0
 8008fac:	d0e6      	beq.n	8008f7c <__ssvfiscanf_r+0x50>
 8008fae:	e7ed      	b.n	8008f8c <__ssvfiscanf_r+0x60>
 8008fb0:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8008fb4:	f040 8082 	bne.w	80090bc <__ssvfiscanf_r+0x190>
 8008fb8:	9343      	str	r3, [sp, #268]	; 0x10c
 8008fba:	9341      	str	r3, [sp, #260]	; 0x104
 8008fbc:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8008fc0:	2b2a      	cmp	r3, #42	; 0x2a
 8008fc2:	d103      	bne.n	8008fcc <__ssvfiscanf_r+0xa0>
 8008fc4:	2310      	movs	r3, #16
 8008fc6:	9341      	str	r3, [sp, #260]	; 0x104
 8008fc8:	f10a 0502 	add.w	r5, sl, #2
 8008fcc:	46aa      	mov	sl, r5
 8008fce:	f815 1b01 	ldrb.w	r1, [r5], #1
 8008fd2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008fd6:	2a09      	cmp	r2, #9
 8008fd8:	d922      	bls.n	8009020 <__ssvfiscanf_r+0xf4>
 8008fda:	2203      	movs	r2, #3
 8008fdc:	4879      	ldr	r0, [pc, #484]	; (80091c4 <__ssvfiscanf_r+0x298>)
 8008fde:	f7f7 f907 	bl	80001f0 <memchr>
 8008fe2:	b138      	cbz	r0, 8008ff4 <__ssvfiscanf_r+0xc8>
 8008fe4:	eba0 0309 	sub.w	r3, r0, r9
 8008fe8:	2001      	movs	r0, #1
 8008fea:	4098      	lsls	r0, r3
 8008fec:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008fee:	4318      	orrs	r0, r3
 8008ff0:	9041      	str	r0, [sp, #260]	; 0x104
 8008ff2:	46aa      	mov	sl, r5
 8008ff4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ff8:	2b67      	cmp	r3, #103	; 0x67
 8008ffa:	f10a 0501 	add.w	r5, sl, #1
 8008ffe:	d82b      	bhi.n	8009058 <__ssvfiscanf_r+0x12c>
 8009000:	2b65      	cmp	r3, #101	; 0x65
 8009002:	f080 809f 	bcs.w	8009144 <__ssvfiscanf_r+0x218>
 8009006:	2b47      	cmp	r3, #71	; 0x47
 8009008:	d810      	bhi.n	800902c <__ssvfiscanf_r+0x100>
 800900a:	2b45      	cmp	r3, #69	; 0x45
 800900c:	f080 809a 	bcs.w	8009144 <__ssvfiscanf_r+0x218>
 8009010:	2b00      	cmp	r3, #0
 8009012:	d06c      	beq.n	80090ee <__ssvfiscanf_r+0x1c2>
 8009014:	2b25      	cmp	r3, #37	; 0x25
 8009016:	d051      	beq.n	80090bc <__ssvfiscanf_r+0x190>
 8009018:	2303      	movs	r3, #3
 800901a:	9347      	str	r3, [sp, #284]	; 0x11c
 800901c:	9742      	str	r7, [sp, #264]	; 0x108
 800901e:	e027      	b.n	8009070 <__ssvfiscanf_r+0x144>
 8009020:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009022:	fb07 1303 	mla	r3, r7, r3, r1
 8009026:	3b30      	subs	r3, #48	; 0x30
 8009028:	9343      	str	r3, [sp, #268]	; 0x10c
 800902a:	e7cf      	b.n	8008fcc <__ssvfiscanf_r+0xa0>
 800902c:	2b5b      	cmp	r3, #91	; 0x5b
 800902e:	d06a      	beq.n	8009106 <__ssvfiscanf_r+0x1da>
 8009030:	d80c      	bhi.n	800904c <__ssvfiscanf_r+0x120>
 8009032:	2b58      	cmp	r3, #88	; 0x58
 8009034:	d1f0      	bne.n	8009018 <__ssvfiscanf_r+0xec>
 8009036:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009038:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800903c:	9241      	str	r2, [sp, #260]	; 0x104
 800903e:	2210      	movs	r2, #16
 8009040:	9242      	str	r2, [sp, #264]	; 0x108
 8009042:	2b6e      	cmp	r3, #110	; 0x6e
 8009044:	bf8c      	ite	hi
 8009046:	2304      	movhi	r3, #4
 8009048:	2303      	movls	r3, #3
 800904a:	e010      	b.n	800906e <__ssvfiscanf_r+0x142>
 800904c:	2b63      	cmp	r3, #99	; 0x63
 800904e:	d065      	beq.n	800911c <__ssvfiscanf_r+0x1f0>
 8009050:	2b64      	cmp	r3, #100	; 0x64
 8009052:	d1e1      	bne.n	8009018 <__ssvfiscanf_r+0xec>
 8009054:	9742      	str	r7, [sp, #264]	; 0x108
 8009056:	e7f4      	b.n	8009042 <__ssvfiscanf_r+0x116>
 8009058:	2b70      	cmp	r3, #112	; 0x70
 800905a:	d04b      	beq.n	80090f4 <__ssvfiscanf_r+0x1c8>
 800905c:	d826      	bhi.n	80090ac <__ssvfiscanf_r+0x180>
 800905e:	2b6e      	cmp	r3, #110	; 0x6e
 8009060:	d062      	beq.n	8009128 <__ssvfiscanf_r+0x1fc>
 8009062:	d84c      	bhi.n	80090fe <__ssvfiscanf_r+0x1d2>
 8009064:	2b69      	cmp	r3, #105	; 0x69
 8009066:	d1d7      	bne.n	8009018 <__ssvfiscanf_r+0xec>
 8009068:	2300      	movs	r3, #0
 800906a:	9342      	str	r3, [sp, #264]	; 0x108
 800906c:	2303      	movs	r3, #3
 800906e:	9347      	str	r3, [sp, #284]	; 0x11c
 8009070:	6863      	ldr	r3, [r4, #4]
 8009072:	2b00      	cmp	r3, #0
 8009074:	dd68      	ble.n	8009148 <__ssvfiscanf_r+0x21c>
 8009076:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009078:	0659      	lsls	r1, r3, #25
 800907a:	d407      	bmi.n	800908c <__ssvfiscanf_r+0x160>
 800907c:	f7ff f8b2 	bl	80081e4 <__locale_ctype_ptr>
 8009080:	6823      	ldr	r3, [r4, #0]
 8009082:	781a      	ldrb	r2, [r3, #0]
 8009084:	4410      	add	r0, r2
 8009086:	7842      	ldrb	r2, [r0, #1]
 8009088:	0712      	lsls	r2, r2, #28
 800908a:	d464      	bmi.n	8009156 <__ssvfiscanf_r+0x22a>
 800908c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800908e:	2b02      	cmp	r3, #2
 8009090:	dc73      	bgt.n	800917a <__ssvfiscanf_r+0x24e>
 8009092:	466b      	mov	r3, sp
 8009094:	4622      	mov	r2, r4
 8009096:	a941      	add	r1, sp, #260	; 0x104
 8009098:	4630      	mov	r0, r6
 800909a:	f000 f897 	bl	80091cc <_scanf_chars>
 800909e:	2801      	cmp	r0, #1
 80090a0:	f000 8089 	beq.w	80091b6 <__ssvfiscanf_r+0x28a>
 80090a4:	2802      	cmp	r0, #2
 80090a6:	f47f af71 	bne.w	8008f8c <__ssvfiscanf_r+0x60>
 80090aa:	e01d      	b.n	80090e8 <__ssvfiscanf_r+0x1bc>
 80090ac:	2b75      	cmp	r3, #117	; 0x75
 80090ae:	d0d1      	beq.n	8009054 <__ssvfiscanf_r+0x128>
 80090b0:	2b78      	cmp	r3, #120	; 0x78
 80090b2:	d0c0      	beq.n	8009036 <__ssvfiscanf_r+0x10a>
 80090b4:	2b73      	cmp	r3, #115	; 0x73
 80090b6:	d1af      	bne.n	8009018 <__ssvfiscanf_r+0xec>
 80090b8:	2302      	movs	r3, #2
 80090ba:	e7d8      	b.n	800906e <__ssvfiscanf_r+0x142>
 80090bc:	6863      	ldr	r3, [r4, #4]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	dd0c      	ble.n	80090dc <__ssvfiscanf_r+0x1b0>
 80090c2:	6823      	ldr	r3, [r4, #0]
 80090c4:	781a      	ldrb	r2, [r3, #0]
 80090c6:	455a      	cmp	r2, fp
 80090c8:	d175      	bne.n	80091b6 <__ssvfiscanf_r+0x28a>
 80090ca:	3301      	adds	r3, #1
 80090cc:	6862      	ldr	r2, [r4, #4]
 80090ce:	6023      	str	r3, [r4, #0]
 80090d0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80090d2:	3a01      	subs	r2, #1
 80090d4:	3301      	adds	r3, #1
 80090d6:	6062      	str	r2, [r4, #4]
 80090d8:	9345      	str	r3, [sp, #276]	; 0x114
 80090da:	e757      	b.n	8008f8c <__ssvfiscanf_r+0x60>
 80090dc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80090de:	4621      	mov	r1, r4
 80090e0:	4630      	mov	r0, r6
 80090e2:	4798      	blx	r3
 80090e4:	2800      	cmp	r0, #0
 80090e6:	d0ec      	beq.n	80090c2 <__ssvfiscanf_r+0x196>
 80090e8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80090ea:	2800      	cmp	r0, #0
 80090ec:	d159      	bne.n	80091a2 <__ssvfiscanf_r+0x276>
 80090ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090f2:	e05c      	b.n	80091ae <__ssvfiscanf_r+0x282>
 80090f4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80090f6:	f042 0220 	orr.w	r2, r2, #32
 80090fa:	9241      	str	r2, [sp, #260]	; 0x104
 80090fc:	e79b      	b.n	8009036 <__ssvfiscanf_r+0x10a>
 80090fe:	2308      	movs	r3, #8
 8009100:	9342      	str	r3, [sp, #264]	; 0x108
 8009102:	2304      	movs	r3, #4
 8009104:	e7b3      	b.n	800906e <__ssvfiscanf_r+0x142>
 8009106:	4629      	mov	r1, r5
 8009108:	4640      	mov	r0, r8
 800910a:	f000 f9c7 	bl	800949c <__sccl>
 800910e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009110:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009114:	9341      	str	r3, [sp, #260]	; 0x104
 8009116:	4605      	mov	r5, r0
 8009118:	2301      	movs	r3, #1
 800911a:	e7a8      	b.n	800906e <__ssvfiscanf_r+0x142>
 800911c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800911e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009122:	9341      	str	r3, [sp, #260]	; 0x104
 8009124:	2300      	movs	r3, #0
 8009126:	e7a2      	b.n	800906e <__ssvfiscanf_r+0x142>
 8009128:	9841      	ldr	r0, [sp, #260]	; 0x104
 800912a:	06c3      	lsls	r3, r0, #27
 800912c:	f53f af2e 	bmi.w	8008f8c <__ssvfiscanf_r+0x60>
 8009130:	9b00      	ldr	r3, [sp, #0]
 8009132:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009134:	1d19      	adds	r1, r3, #4
 8009136:	9100      	str	r1, [sp, #0]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	07c0      	lsls	r0, r0, #31
 800913c:	bf4c      	ite	mi
 800913e:	801a      	strhmi	r2, [r3, #0]
 8009140:	601a      	strpl	r2, [r3, #0]
 8009142:	e723      	b.n	8008f8c <__ssvfiscanf_r+0x60>
 8009144:	2305      	movs	r3, #5
 8009146:	e792      	b.n	800906e <__ssvfiscanf_r+0x142>
 8009148:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800914a:	4621      	mov	r1, r4
 800914c:	4630      	mov	r0, r6
 800914e:	4798      	blx	r3
 8009150:	2800      	cmp	r0, #0
 8009152:	d090      	beq.n	8009076 <__ssvfiscanf_r+0x14a>
 8009154:	e7c8      	b.n	80090e8 <__ssvfiscanf_r+0x1bc>
 8009156:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009158:	3201      	adds	r2, #1
 800915a:	9245      	str	r2, [sp, #276]	; 0x114
 800915c:	6862      	ldr	r2, [r4, #4]
 800915e:	3a01      	subs	r2, #1
 8009160:	2a00      	cmp	r2, #0
 8009162:	6062      	str	r2, [r4, #4]
 8009164:	dd02      	ble.n	800916c <__ssvfiscanf_r+0x240>
 8009166:	3301      	adds	r3, #1
 8009168:	6023      	str	r3, [r4, #0]
 800916a:	e787      	b.n	800907c <__ssvfiscanf_r+0x150>
 800916c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800916e:	4621      	mov	r1, r4
 8009170:	4630      	mov	r0, r6
 8009172:	4798      	blx	r3
 8009174:	2800      	cmp	r0, #0
 8009176:	d081      	beq.n	800907c <__ssvfiscanf_r+0x150>
 8009178:	e7b6      	b.n	80090e8 <__ssvfiscanf_r+0x1bc>
 800917a:	2b04      	cmp	r3, #4
 800917c:	dc06      	bgt.n	800918c <__ssvfiscanf_r+0x260>
 800917e:	466b      	mov	r3, sp
 8009180:	4622      	mov	r2, r4
 8009182:	a941      	add	r1, sp, #260	; 0x104
 8009184:	4630      	mov	r0, r6
 8009186:	f000 f885 	bl	8009294 <_scanf_i>
 800918a:	e788      	b.n	800909e <__ssvfiscanf_r+0x172>
 800918c:	4b0e      	ldr	r3, [pc, #56]	; (80091c8 <__ssvfiscanf_r+0x29c>)
 800918e:	2b00      	cmp	r3, #0
 8009190:	f43f aefc 	beq.w	8008f8c <__ssvfiscanf_r+0x60>
 8009194:	466b      	mov	r3, sp
 8009196:	4622      	mov	r2, r4
 8009198:	a941      	add	r1, sp, #260	; 0x104
 800919a:	4630      	mov	r0, r6
 800919c:	f7fc fdce 	bl	8005d3c <_scanf_float>
 80091a0:	e77d      	b.n	800909e <__ssvfiscanf_r+0x172>
 80091a2:	89a3      	ldrh	r3, [r4, #12]
 80091a4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80091a8:	bf18      	it	ne
 80091aa:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80091ae:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80091b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b6:	9844      	ldr	r0, [sp, #272]	; 0x110
 80091b8:	e7f9      	b.n	80091ae <__ssvfiscanf_r+0x282>
 80091ba:	bf00      	nop
 80091bc:	08008e79 	.word	0x08008e79
 80091c0:	08008ef3 	.word	0x08008ef3
 80091c4:	080099a2 	.word	0x080099a2
 80091c8:	08005d3d 	.word	0x08005d3d

080091cc <_scanf_chars>:
 80091cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091d0:	4615      	mov	r5, r2
 80091d2:	688a      	ldr	r2, [r1, #8]
 80091d4:	4680      	mov	r8, r0
 80091d6:	460c      	mov	r4, r1
 80091d8:	b932      	cbnz	r2, 80091e8 <_scanf_chars+0x1c>
 80091da:	698a      	ldr	r2, [r1, #24]
 80091dc:	2a00      	cmp	r2, #0
 80091de:	bf14      	ite	ne
 80091e0:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 80091e4:	2201      	moveq	r2, #1
 80091e6:	608a      	str	r2, [r1, #8]
 80091e8:	6822      	ldr	r2, [r4, #0]
 80091ea:	06d1      	lsls	r1, r2, #27
 80091ec:	bf5f      	itttt	pl
 80091ee:	681a      	ldrpl	r2, [r3, #0]
 80091f0:	1d11      	addpl	r1, r2, #4
 80091f2:	6019      	strpl	r1, [r3, #0]
 80091f4:	6817      	ldrpl	r7, [r2, #0]
 80091f6:	2600      	movs	r6, #0
 80091f8:	69a3      	ldr	r3, [r4, #24]
 80091fa:	b1db      	cbz	r3, 8009234 <_scanf_chars+0x68>
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d107      	bne.n	8009210 <_scanf_chars+0x44>
 8009200:	682b      	ldr	r3, [r5, #0]
 8009202:	6962      	ldr	r2, [r4, #20]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	5cd3      	ldrb	r3, [r2, r3]
 8009208:	b9a3      	cbnz	r3, 8009234 <_scanf_chars+0x68>
 800920a:	2e00      	cmp	r6, #0
 800920c:	d132      	bne.n	8009274 <_scanf_chars+0xa8>
 800920e:	e006      	b.n	800921e <_scanf_chars+0x52>
 8009210:	2b02      	cmp	r3, #2
 8009212:	d007      	beq.n	8009224 <_scanf_chars+0x58>
 8009214:	2e00      	cmp	r6, #0
 8009216:	d12d      	bne.n	8009274 <_scanf_chars+0xa8>
 8009218:	69a3      	ldr	r3, [r4, #24]
 800921a:	2b01      	cmp	r3, #1
 800921c:	d12a      	bne.n	8009274 <_scanf_chars+0xa8>
 800921e:	2001      	movs	r0, #1
 8009220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009224:	f7fe ffde 	bl	80081e4 <__locale_ctype_ptr>
 8009228:	682b      	ldr	r3, [r5, #0]
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	4418      	add	r0, r3
 800922e:	7843      	ldrb	r3, [r0, #1]
 8009230:	071b      	lsls	r3, r3, #28
 8009232:	d4ef      	bmi.n	8009214 <_scanf_chars+0x48>
 8009234:	6823      	ldr	r3, [r4, #0]
 8009236:	06da      	lsls	r2, r3, #27
 8009238:	bf5e      	ittt	pl
 800923a:	682b      	ldrpl	r3, [r5, #0]
 800923c:	781b      	ldrbpl	r3, [r3, #0]
 800923e:	703b      	strbpl	r3, [r7, #0]
 8009240:	682a      	ldr	r2, [r5, #0]
 8009242:	686b      	ldr	r3, [r5, #4]
 8009244:	f102 0201 	add.w	r2, r2, #1
 8009248:	602a      	str	r2, [r5, #0]
 800924a:	68a2      	ldr	r2, [r4, #8]
 800924c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8009250:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8009254:	606b      	str	r3, [r5, #4]
 8009256:	f106 0601 	add.w	r6, r6, #1
 800925a:	bf58      	it	pl
 800925c:	3701      	addpl	r7, #1
 800925e:	60a2      	str	r2, [r4, #8]
 8009260:	b142      	cbz	r2, 8009274 <_scanf_chars+0xa8>
 8009262:	2b00      	cmp	r3, #0
 8009264:	dcc8      	bgt.n	80091f8 <_scanf_chars+0x2c>
 8009266:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800926a:	4629      	mov	r1, r5
 800926c:	4640      	mov	r0, r8
 800926e:	4798      	blx	r3
 8009270:	2800      	cmp	r0, #0
 8009272:	d0c1      	beq.n	80091f8 <_scanf_chars+0x2c>
 8009274:	6823      	ldr	r3, [r4, #0]
 8009276:	f013 0310 	ands.w	r3, r3, #16
 800927a:	d105      	bne.n	8009288 <_scanf_chars+0xbc>
 800927c:	68e2      	ldr	r2, [r4, #12]
 800927e:	3201      	adds	r2, #1
 8009280:	60e2      	str	r2, [r4, #12]
 8009282:	69a2      	ldr	r2, [r4, #24]
 8009284:	b102      	cbz	r2, 8009288 <_scanf_chars+0xbc>
 8009286:	703b      	strb	r3, [r7, #0]
 8009288:	6923      	ldr	r3, [r4, #16]
 800928a:	441e      	add	r6, r3
 800928c:	6126      	str	r6, [r4, #16]
 800928e:	2000      	movs	r0, #0
 8009290:	e7c6      	b.n	8009220 <_scanf_chars+0x54>
	...

08009294 <_scanf_i>:
 8009294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009298:	469a      	mov	sl, r3
 800929a:	4b74      	ldr	r3, [pc, #464]	; (800946c <_scanf_i+0x1d8>)
 800929c:	460c      	mov	r4, r1
 800929e:	4683      	mov	fp, r0
 80092a0:	4616      	mov	r6, r2
 80092a2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80092a6:	b087      	sub	sp, #28
 80092a8:	ab03      	add	r3, sp, #12
 80092aa:	68a7      	ldr	r7, [r4, #8]
 80092ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80092b0:	4b6f      	ldr	r3, [pc, #444]	; (8009470 <_scanf_i+0x1dc>)
 80092b2:	69a1      	ldr	r1, [r4, #24]
 80092b4:	4a6f      	ldr	r2, [pc, #444]	; (8009474 <_scanf_i+0x1e0>)
 80092b6:	2903      	cmp	r1, #3
 80092b8:	bf08      	it	eq
 80092ba:	461a      	moveq	r2, r3
 80092bc:	1e7b      	subs	r3, r7, #1
 80092be:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80092c2:	bf84      	itt	hi
 80092c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80092c8:	60a3      	strhi	r3, [r4, #8]
 80092ca:	6823      	ldr	r3, [r4, #0]
 80092cc:	9200      	str	r2, [sp, #0]
 80092ce:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80092d2:	bf88      	it	hi
 80092d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80092d8:	f104 091c 	add.w	r9, r4, #28
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	bf8c      	ite	hi
 80092e0:	197f      	addhi	r7, r7, r5
 80092e2:	2700      	movls	r7, #0
 80092e4:	464b      	mov	r3, r9
 80092e6:	f04f 0800 	mov.w	r8, #0
 80092ea:	9301      	str	r3, [sp, #4]
 80092ec:	6831      	ldr	r1, [r6, #0]
 80092ee:	ab03      	add	r3, sp, #12
 80092f0:	2202      	movs	r2, #2
 80092f2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80092f6:	7809      	ldrb	r1, [r1, #0]
 80092f8:	f7f6 ff7a 	bl	80001f0 <memchr>
 80092fc:	9b01      	ldr	r3, [sp, #4]
 80092fe:	b330      	cbz	r0, 800934e <_scanf_i+0xba>
 8009300:	f1b8 0f01 	cmp.w	r8, #1
 8009304:	d15a      	bne.n	80093bc <_scanf_i+0x128>
 8009306:	6862      	ldr	r2, [r4, #4]
 8009308:	b92a      	cbnz	r2, 8009316 <_scanf_i+0x82>
 800930a:	6822      	ldr	r2, [r4, #0]
 800930c:	2108      	movs	r1, #8
 800930e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009312:	6061      	str	r1, [r4, #4]
 8009314:	6022      	str	r2, [r4, #0]
 8009316:	6822      	ldr	r2, [r4, #0]
 8009318:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800931c:	6022      	str	r2, [r4, #0]
 800931e:	68a2      	ldr	r2, [r4, #8]
 8009320:	1e51      	subs	r1, r2, #1
 8009322:	60a1      	str	r1, [r4, #8]
 8009324:	b19a      	cbz	r2, 800934e <_scanf_i+0xba>
 8009326:	6832      	ldr	r2, [r6, #0]
 8009328:	1c51      	adds	r1, r2, #1
 800932a:	6031      	str	r1, [r6, #0]
 800932c:	7812      	ldrb	r2, [r2, #0]
 800932e:	701a      	strb	r2, [r3, #0]
 8009330:	1c5d      	adds	r5, r3, #1
 8009332:	6873      	ldr	r3, [r6, #4]
 8009334:	3b01      	subs	r3, #1
 8009336:	2b00      	cmp	r3, #0
 8009338:	6073      	str	r3, [r6, #4]
 800933a:	dc07      	bgt.n	800934c <_scanf_i+0xb8>
 800933c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009340:	4631      	mov	r1, r6
 8009342:	4658      	mov	r0, fp
 8009344:	4798      	blx	r3
 8009346:	2800      	cmp	r0, #0
 8009348:	f040 8086 	bne.w	8009458 <_scanf_i+0x1c4>
 800934c:	462b      	mov	r3, r5
 800934e:	f108 0801 	add.w	r8, r8, #1
 8009352:	f1b8 0f03 	cmp.w	r8, #3
 8009356:	d1c8      	bne.n	80092ea <_scanf_i+0x56>
 8009358:	6862      	ldr	r2, [r4, #4]
 800935a:	b90a      	cbnz	r2, 8009360 <_scanf_i+0xcc>
 800935c:	220a      	movs	r2, #10
 800935e:	6062      	str	r2, [r4, #4]
 8009360:	6862      	ldr	r2, [r4, #4]
 8009362:	4945      	ldr	r1, [pc, #276]	; (8009478 <_scanf_i+0x1e4>)
 8009364:	6960      	ldr	r0, [r4, #20]
 8009366:	9301      	str	r3, [sp, #4]
 8009368:	1a89      	subs	r1, r1, r2
 800936a:	f000 f897 	bl	800949c <__sccl>
 800936e:	9b01      	ldr	r3, [sp, #4]
 8009370:	f04f 0800 	mov.w	r8, #0
 8009374:	461d      	mov	r5, r3
 8009376:	68a3      	ldr	r3, [r4, #8]
 8009378:	6822      	ldr	r2, [r4, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d03a      	beq.n	80093f4 <_scanf_i+0x160>
 800937e:	6831      	ldr	r1, [r6, #0]
 8009380:	6960      	ldr	r0, [r4, #20]
 8009382:	f891 c000 	ldrb.w	ip, [r1]
 8009386:	f810 000c 	ldrb.w	r0, [r0, ip]
 800938a:	2800      	cmp	r0, #0
 800938c:	d032      	beq.n	80093f4 <_scanf_i+0x160>
 800938e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009392:	d121      	bne.n	80093d8 <_scanf_i+0x144>
 8009394:	0510      	lsls	r0, r2, #20
 8009396:	d51f      	bpl.n	80093d8 <_scanf_i+0x144>
 8009398:	f108 0801 	add.w	r8, r8, #1
 800939c:	b117      	cbz	r7, 80093a4 <_scanf_i+0x110>
 800939e:	3301      	adds	r3, #1
 80093a0:	3f01      	subs	r7, #1
 80093a2:	60a3      	str	r3, [r4, #8]
 80093a4:	6873      	ldr	r3, [r6, #4]
 80093a6:	3b01      	subs	r3, #1
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	6073      	str	r3, [r6, #4]
 80093ac:	dd1b      	ble.n	80093e6 <_scanf_i+0x152>
 80093ae:	6833      	ldr	r3, [r6, #0]
 80093b0:	3301      	adds	r3, #1
 80093b2:	6033      	str	r3, [r6, #0]
 80093b4:	68a3      	ldr	r3, [r4, #8]
 80093b6:	3b01      	subs	r3, #1
 80093b8:	60a3      	str	r3, [r4, #8]
 80093ba:	e7dc      	b.n	8009376 <_scanf_i+0xe2>
 80093bc:	f1b8 0f02 	cmp.w	r8, #2
 80093c0:	d1ad      	bne.n	800931e <_scanf_i+0x8a>
 80093c2:	6822      	ldr	r2, [r4, #0]
 80093c4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80093c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80093cc:	d1bf      	bne.n	800934e <_scanf_i+0xba>
 80093ce:	2110      	movs	r1, #16
 80093d0:	6061      	str	r1, [r4, #4]
 80093d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093d6:	e7a1      	b.n	800931c <_scanf_i+0x88>
 80093d8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80093dc:	6022      	str	r2, [r4, #0]
 80093de:	780b      	ldrb	r3, [r1, #0]
 80093e0:	702b      	strb	r3, [r5, #0]
 80093e2:	3501      	adds	r5, #1
 80093e4:	e7de      	b.n	80093a4 <_scanf_i+0x110>
 80093e6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80093ea:	4631      	mov	r1, r6
 80093ec:	4658      	mov	r0, fp
 80093ee:	4798      	blx	r3
 80093f0:	2800      	cmp	r0, #0
 80093f2:	d0df      	beq.n	80093b4 <_scanf_i+0x120>
 80093f4:	6823      	ldr	r3, [r4, #0]
 80093f6:	05d9      	lsls	r1, r3, #23
 80093f8:	d50c      	bpl.n	8009414 <_scanf_i+0x180>
 80093fa:	454d      	cmp	r5, r9
 80093fc:	d908      	bls.n	8009410 <_scanf_i+0x17c>
 80093fe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009402:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009406:	4632      	mov	r2, r6
 8009408:	4658      	mov	r0, fp
 800940a:	4798      	blx	r3
 800940c:	1e6f      	subs	r7, r5, #1
 800940e:	463d      	mov	r5, r7
 8009410:	454d      	cmp	r5, r9
 8009412:	d029      	beq.n	8009468 <_scanf_i+0x1d4>
 8009414:	6822      	ldr	r2, [r4, #0]
 8009416:	f012 0210 	ands.w	r2, r2, #16
 800941a:	d113      	bne.n	8009444 <_scanf_i+0x1b0>
 800941c:	702a      	strb	r2, [r5, #0]
 800941e:	6863      	ldr	r3, [r4, #4]
 8009420:	9e00      	ldr	r6, [sp, #0]
 8009422:	4649      	mov	r1, r9
 8009424:	4658      	mov	r0, fp
 8009426:	47b0      	blx	r6
 8009428:	f8da 3000 	ldr.w	r3, [sl]
 800942c:	6821      	ldr	r1, [r4, #0]
 800942e:	1d1a      	adds	r2, r3, #4
 8009430:	f8ca 2000 	str.w	r2, [sl]
 8009434:	f011 0f20 	tst.w	r1, #32
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	d010      	beq.n	800945e <_scanf_i+0x1ca>
 800943c:	6018      	str	r0, [r3, #0]
 800943e:	68e3      	ldr	r3, [r4, #12]
 8009440:	3301      	adds	r3, #1
 8009442:	60e3      	str	r3, [r4, #12]
 8009444:	eba5 0509 	sub.w	r5, r5, r9
 8009448:	44a8      	add	r8, r5
 800944a:	6925      	ldr	r5, [r4, #16]
 800944c:	4445      	add	r5, r8
 800944e:	6125      	str	r5, [r4, #16]
 8009450:	2000      	movs	r0, #0
 8009452:	b007      	add	sp, #28
 8009454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009458:	f04f 0800 	mov.w	r8, #0
 800945c:	e7ca      	b.n	80093f4 <_scanf_i+0x160>
 800945e:	07ca      	lsls	r2, r1, #31
 8009460:	bf4c      	ite	mi
 8009462:	8018      	strhmi	r0, [r3, #0]
 8009464:	6018      	strpl	r0, [r3, #0]
 8009466:	e7ea      	b.n	800943e <_scanf_i+0x1aa>
 8009468:	2001      	movs	r0, #1
 800946a:	e7f2      	b.n	8009452 <_scanf_i+0x1be>
 800946c:	080097d0 	.word	0x080097d0
 8009470:	08006ee1 	.word	0x08006ee1
 8009474:	08009619 	.word	0x08009619
 8009478:	080099bd 	.word	0x080099bd

0800947c <_sbrk_r>:
 800947c:	b538      	push	{r3, r4, r5, lr}
 800947e:	4c06      	ldr	r4, [pc, #24]	; (8009498 <_sbrk_r+0x1c>)
 8009480:	2300      	movs	r3, #0
 8009482:	4605      	mov	r5, r0
 8009484:	4608      	mov	r0, r1
 8009486:	6023      	str	r3, [r4, #0]
 8009488:	f7f8 fc42 	bl	8001d10 <_sbrk>
 800948c:	1c43      	adds	r3, r0, #1
 800948e:	d102      	bne.n	8009496 <_sbrk_r+0x1a>
 8009490:	6823      	ldr	r3, [r4, #0]
 8009492:	b103      	cbz	r3, 8009496 <_sbrk_r+0x1a>
 8009494:	602b      	str	r3, [r5, #0]
 8009496:	bd38      	pop	{r3, r4, r5, pc}
 8009498:	200004c4 	.word	0x200004c4

0800949c <__sccl>:
 800949c:	b570      	push	{r4, r5, r6, lr}
 800949e:	780b      	ldrb	r3, [r1, #0]
 80094a0:	2b5e      	cmp	r3, #94	; 0x5e
 80094a2:	bf13      	iteet	ne
 80094a4:	1c4a      	addne	r2, r1, #1
 80094a6:	1c8a      	addeq	r2, r1, #2
 80094a8:	784b      	ldrbeq	r3, [r1, #1]
 80094aa:	2100      	movne	r1, #0
 80094ac:	bf08      	it	eq
 80094ae:	2101      	moveq	r1, #1
 80094b0:	1e44      	subs	r4, r0, #1
 80094b2:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80094b6:	f804 1f01 	strb.w	r1, [r4, #1]!
 80094ba:	42ac      	cmp	r4, r5
 80094bc:	d1fb      	bne.n	80094b6 <__sccl+0x1a>
 80094be:	b913      	cbnz	r3, 80094c6 <__sccl+0x2a>
 80094c0:	3a01      	subs	r2, #1
 80094c2:	4610      	mov	r0, r2
 80094c4:	bd70      	pop	{r4, r5, r6, pc}
 80094c6:	f081 0401 	eor.w	r4, r1, #1
 80094ca:	54c4      	strb	r4, [r0, r3]
 80094cc:	1c51      	adds	r1, r2, #1
 80094ce:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80094d2:	2d2d      	cmp	r5, #45	; 0x2d
 80094d4:	f101 36ff 	add.w	r6, r1, #4294967295	; 0xffffffff
 80094d8:	460a      	mov	r2, r1
 80094da:	d006      	beq.n	80094ea <__sccl+0x4e>
 80094dc:	2d5d      	cmp	r5, #93	; 0x5d
 80094de:	d0f0      	beq.n	80094c2 <__sccl+0x26>
 80094e0:	b90d      	cbnz	r5, 80094e6 <__sccl+0x4a>
 80094e2:	4632      	mov	r2, r6
 80094e4:	e7ed      	b.n	80094c2 <__sccl+0x26>
 80094e6:	462b      	mov	r3, r5
 80094e8:	e7ef      	b.n	80094ca <__sccl+0x2e>
 80094ea:	780e      	ldrb	r6, [r1, #0]
 80094ec:	2e5d      	cmp	r6, #93	; 0x5d
 80094ee:	d0fa      	beq.n	80094e6 <__sccl+0x4a>
 80094f0:	42b3      	cmp	r3, r6
 80094f2:	dcf8      	bgt.n	80094e6 <__sccl+0x4a>
 80094f4:	3301      	adds	r3, #1
 80094f6:	429e      	cmp	r6, r3
 80094f8:	54c4      	strb	r4, [r0, r3]
 80094fa:	dcfb      	bgt.n	80094f4 <__sccl+0x58>
 80094fc:	3102      	adds	r1, #2
 80094fe:	e7e6      	b.n	80094ce <__sccl+0x32>

08009500 <strncmp>:
 8009500:	b510      	push	{r4, lr}
 8009502:	b16a      	cbz	r2, 8009520 <strncmp+0x20>
 8009504:	3901      	subs	r1, #1
 8009506:	1884      	adds	r4, r0, r2
 8009508:	f810 3b01 	ldrb.w	r3, [r0], #1
 800950c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009510:	4293      	cmp	r3, r2
 8009512:	d103      	bne.n	800951c <strncmp+0x1c>
 8009514:	42a0      	cmp	r0, r4
 8009516:	d001      	beq.n	800951c <strncmp+0x1c>
 8009518:	2b00      	cmp	r3, #0
 800951a:	d1f5      	bne.n	8009508 <strncmp+0x8>
 800951c:	1a98      	subs	r0, r3, r2
 800951e:	bd10      	pop	{r4, pc}
 8009520:	4610      	mov	r0, r2
 8009522:	e7fc      	b.n	800951e <strncmp+0x1e>

08009524 <_strtoul_l.isra.0>:
 8009524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009528:	4680      	mov	r8, r0
 800952a:	4689      	mov	r9, r1
 800952c:	4692      	mov	sl, r2
 800952e:	461e      	mov	r6, r3
 8009530:	460f      	mov	r7, r1
 8009532:	463d      	mov	r5, r7
 8009534:	9808      	ldr	r0, [sp, #32]
 8009536:	f815 4b01 	ldrb.w	r4, [r5], #1
 800953a:	f7fe fe4f 	bl	80081dc <__locale_ctype_ptr_l>
 800953e:	4420      	add	r0, r4
 8009540:	7843      	ldrb	r3, [r0, #1]
 8009542:	f013 0308 	ands.w	r3, r3, #8
 8009546:	d130      	bne.n	80095aa <_strtoul_l.isra.0+0x86>
 8009548:	2c2d      	cmp	r4, #45	; 0x2d
 800954a:	d130      	bne.n	80095ae <_strtoul_l.isra.0+0x8a>
 800954c:	787c      	ldrb	r4, [r7, #1]
 800954e:	1cbd      	adds	r5, r7, #2
 8009550:	2101      	movs	r1, #1
 8009552:	2e00      	cmp	r6, #0
 8009554:	d05c      	beq.n	8009610 <_strtoul_l.isra.0+0xec>
 8009556:	2e10      	cmp	r6, #16
 8009558:	d109      	bne.n	800956e <_strtoul_l.isra.0+0x4a>
 800955a:	2c30      	cmp	r4, #48	; 0x30
 800955c:	d107      	bne.n	800956e <_strtoul_l.isra.0+0x4a>
 800955e:	782b      	ldrb	r3, [r5, #0]
 8009560:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009564:	2b58      	cmp	r3, #88	; 0x58
 8009566:	d14e      	bne.n	8009606 <_strtoul_l.isra.0+0xe2>
 8009568:	786c      	ldrb	r4, [r5, #1]
 800956a:	2610      	movs	r6, #16
 800956c:	3502      	adds	r5, #2
 800956e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009572:	2300      	movs	r3, #0
 8009574:	fbb2 f2f6 	udiv	r2, r2, r6
 8009578:	fb06 fc02 	mul.w	ip, r6, r2
 800957c:	ea6f 0c0c 	mvn.w	ip, ip
 8009580:	4618      	mov	r0, r3
 8009582:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009586:	2f09      	cmp	r7, #9
 8009588:	d817      	bhi.n	80095ba <_strtoul_l.isra.0+0x96>
 800958a:	463c      	mov	r4, r7
 800958c:	42a6      	cmp	r6, r4
 800958e:	dd23      	ble.n	80095d8 <_strtoul_l.isra.0+0xb4>
 8009590:	2b00      	cmp	r3, #0
 8009592:	db1e      	blt.n	80095d2 <_strtoul_l.isra.0+0xae>
 8009594:	4282      	cmp	r2, r0
 8009596:	d31c      	bcc.n	80095d2 <_strtoul_l.isra.0+0xae>
 8009598:	d101      	bne.n	800959e <_strtoul_l.isra.0+0x7a>
 800959a:	45a4      	cmp	ip, r4
 800959c:	db19      	blt.n	80095d2 <_strtoul_l.isra.0+0xae>
 800959e:	fb00 4006 	mla	r0, r0, r6, r4
 80095a2:	2301      	movs	r3, #1
 80095a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095a8:	e7eb      	b.n	8009582 <_strtoul_l.isra.0+0x5e>
 80095aa:	462f      	mov	r7, r5
 80095ac:	e7c1      	b.n	8009532 <_strtoul_l.isra.0+0xe>
 80095ae:	2c2b      	cmp	r4, #43	; 0x2b
 80095b0:	bf04      	itt	eq
 80095b2:	1cbd      	addeq	r5, r7, #2
 80095b4:	787c      	ldrbeq	r4, [r7, #1]
 80095b6:	4619      	mov	r1, r3
 80095b8:	e7cb      	b.n	8009552 <_strtoul_l.isra.0+0x2e>
 80095ba:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80095be:	2f19      	cmp	r7, #25
 80095c0:	d801      	bhi.n	80095c6 <_strtoul_l.isra.0+0xa2>
 80095c2:	3c37      	subs	r4, #55	; 0x37
 80095c4:	e7e2      	b.n	800958c <_strtoul_l.isra.0+0x68>
 80095c6:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80095ca:	2f19      	cmp	r7, #25
 80095cc:	d804      	bhi.n	80095d8 <_strtoul_l.isra.0+0xb4>
 80095ce:	3c57      	subs	r4, #87	; 0x57
 80095d0:	e7dc      	b.n	800958c <_strtoul_l.isra.0+0x68>
 80095d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80095d6:	e7e5      	b.n	80095a4 <_strtoul_l.isra.0+0x80>
 80095d8:	2b00      	cmp	r3, #0
 80095da:	da09      	bge.n	80095f0 <_strtoul_l.isra.0+0xcc>
 80095dc:	2322      	movs	r3, #34	; 0x22
 80095de:	f8c8 3000 	str.w	r3, [r8]
 80095e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095e6:	f1ba 0f00 	cmp.w	sl, #0
 80095ea:	d107      	bne.n	80095fc <_strtoul_l.isra.0+0xd8>
 80095ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095f0:	b101      	cbz	r1, 80095f4 <_strtoul_l.isra.0+0xd0>
 80095f2:	4240      	negs	r0, r0
 80095f4:	f1ba 0f00 	cmp.w	sl, #0
 80095f8:	d0f8      	beq.n	80095ec <_strtoul_l.isra.0+0xc8>
 80095fa:	b10b      	cbz	r3, 8009600 <_strtoul_l.isra.0+0xdc>
 80095fc:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8009600:	f8ca 9000 	str.w	r9, [sl]
 8009604:	e7f2      	b.n	80095ec <_strtoul_l.isra.0+0xc8>
 8009606:	2430      	movs	r4, #48	; 0x30
 8009608:	2e00      	cmp	r6, #0
 800960a:	d1b0      	bne.n	800956e <_strtoul_l.isra.0+0x4a>
 800960c:	2608      	movs	r6, #8
 800960e:	e7ae      	b.n	800956e <_strtoul_l.isra.0+0x4a>
 8009610:	2c30      	cmp	r4, #48	; 0x30
 8009612:	d0a4      	beq.n	800955e <_strtoul_l.isra.0+0x3a>
 8009614:	260a      	movs	r6, #10
 8009616:	e7aa      	b.n	800956e <_strtoul_l.isra.0+0x4a>

08009618 <_strtoul_r>:
 8009618:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800961a:	4c06      	ldr	r4, [pc, #24]	; (8009634 <_strtoul_r+0x1c>)
 800961c:	4d06      	ldr	r5, [pc, #24]	; (8009638 <_strtoul_r+0x20>)
 800961e:	6824      	ldr	r4, [r4, #0]
 8009620:	6a24      	ldr	r4, [r4, #32]
 8009622:	2c00      	cmp	r4, #0
 8009624:	bf08      	it	eq
 8009626:	462c      	moveq	r4, r5
 8009628:	9400      	str	r4, [sp, #0]
 800962a:	f7ff ff7b 	bl	8009524 <_strtoul_l.isra.0>
 800962e:	b003      	add	sp, #12
 8009630:	bd30      	pop	{r4, r5, pc}
 8009632:	bf00      	nop
 8009634:	2000000c 	.word	0x2000000c
 8009638:	20000070 	.word	0x20000070

0800963c <__submore>:
 800963c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009640:	460c      	mov	r4, r1
 8009642:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009644:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009648:	4299      	cmp	r1, r3
 800964a:	d11d      	bne.n	8009688 <__submore+0x4c>
 800964c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009650:	f7ff fa66 	bl	8008b20 <_malloc_r>
 8009654:	b918      	cbnz	r0, 800965e <__submore+0x22>
 8009656:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800965a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800965e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009662:	63a3      	str	r3, [r4, #56]	; 0x38
 8009664:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009668:	6360      	str	r0, [r4, #52]	; 0x34
 800966a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800966e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009672:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8009676:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800967a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800967e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009682:	6020      	str	r0, [r4, #0]
 8009684:	2000      	movs	r0, #0
 8009686:	e7e8      	b.n	800965a <__submore+0x1e>
 8009688:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800968a:	0077      	lsls	r7, r6, #1
 800968c:	463a      	mov	r2, r7
 800968e:	f000 f837 	bl	8009700 <_realloc_r>
 8009692:	4605      	mov	r5, r0
 8009694:	2800      	cmp	r0, #0
 8009696:	d0de      	beq.n	8009656 <__submore+0x1a>
 8009698:	eb00 0806 	add.w	r8, r0, r6
 800969c:	4601      	mov	r1, r0
 800969e:	4632      	mov	r2, r6
 80096a0:	4640      	mov	r0, r8
 80096a2:	f7fe fdd7 	bl	8008254 <memcpy>
 80096a6:	f8c4 8000 	str.w	r8, [r4]
 80096aa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80096ae:	e7e9      	b.n	8009684 <__submore+0x48>

080096b0 <__ascii_wctomb>:
 80096b0:	b149      	cbz	r1, 80096c6 <__ascii_wctomb+0x16>
 80096b2:	2aff      	cmp	r2, #255	; 0xff
 80096b4:	bf85      	ittet	hi
 80096b6:	238a      	movhi	r3, #138	; 0x8a
 80096b8:	6003      	strhi	r3, [r0, #0]
 80096ba:	700a      	strbls	r2, [r1, #0]
 80096bc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80096c0:	bf98      	it	ls
 80096c2:	2001      	movls	r0, #1
 80096c4:	4770      	bx	lr
 80096c6:	4608      	mov	r0, r1
 80096c8:	4770      	bx	lr

080096ca <memmove>:
 80096ca:	4288      	cmp	r0, r1
 80096cc:	b510      	push	{r4, lr}
 80096ce:	eb01 0302 	add.w	r3, r1, r2
 80096d2:	d807      	bhi.n	80096e4 <memmove+0x1a>
 80096d4:	1e42      	subs	r2, r0, #1
 80096d6:	4299      	cmp	r1, r3
 80096d8:	d00a      	beq.n	80096f0 <memmove+0x26>
 80096da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096de:	f802 4f01 	strb.w	r4, [r2, #1]!
 80096e2:	e7f8      	b.n	80096d6 <memmove+0xc>
 80096e4:	4283      	cmp	r3, r0
 80096e6:	d9f5      	bls.n	80096d4 <memmove+0xa>
 80096e8:	1881      	adds	r1, r0, r2
 80096ea:	1ad2      	subs	r2, r2, r3
 80096ec:	42d3      	cmn	r3, r2
 80096ee:	d100      	bne.n	80096f2 <memmove+0x28>
 80096f0:	bd10      	pop	{r4, pc}
 80096f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096f6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80096fa:	e7f7      	b.n	80096ec <memmove+0x22>

080096fc <__malloc_lock>:
 80096fc:	4770      	bx	lr

080096fe <__malloc_unlock>:
 80096fe:	4770      	bx	lr

08009700 <_realloc_r>:
 8009700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009702:	4607      	mov	r7, r0
 8009704:	4614      	mov	r4, r2
 8009706:	460e      	mov	r6, r1
 8009708:	b921      	cbnz	r1, 8009714 <_realloc_r+0x14>
 800970a:	4611      	mov	r1, r2
 800970c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009710:	f7ff ba06 	b.w	8008b20 <_malloc_r>
 8009714:	b922      	cbnz	r2, 8009720 <_realloc_r+0x20>
 8009716:	f7ff f9b5 	bl	8008a84 <_free_r>
 800971a:	4625      	mov	r5, r4
 800971c:	4628      	mov	r0, r5
 800971e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009720:	f000 f814 	bl	800974c <_malloc_usable_size_r>
 8009724:	42a0      	cmp	r0, r4
 8009726:	d20f      	bcs.n	8009748 <_realloc_r+0x48>
 8009728:	4621      	mov	r1, r4
 800972a:	4638      	mov	r0, r7
 800972c:	f7ff f9f8 	bl	8008b20 <_malloc_r>
 8009730:	4605      	mov	r5, r0
 8009732:	2800      	cmp	r0, #0
 8009734:	d0f2      	beq.n	800971c <_realloc_r+0x1c>
 8009736:	4631      	mov	r1, r6
 8009738:	4622      	mov	r2, r4
 800973a:	f7fe fd8b 	bl	8008254 <memcpy>
 800973e:	4631      	mov	r1, r6
 8009740:	4638      	mov	r0, r7
 8009742:	f7ff f99f 	bl	8008a84 <_free_r>
 8009746:	e7e9      	b.n	800971c <_realloc_r+0x1c>
 8009748:	4635      	mov	r5, r6
 800974a:	e7e7      	b.n	800971c <_realloc_r+0x1c>

0800974c <_malloc_usable_size_r>:
 800974c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009750:	1f18      	subs	r0, r3, #4
 8009752:	2b00      	cmp	r3, #0
 8009754:	bfbc      	itt	lt
 8009756:	580b      	ldrlt	r3, [r1, r0]
 8009758:	18c0      	addlt	r0, r0, r3
 800975a:	4770      	bx	lr

0800975c <_init>:
 800975c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975e:	bf00      	nop
 8009760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009762:	bc08      	pop	{r3}
 8009764:	469e      	mov	lr, r3
 8009766:	4770      	bx	lr

08009768 <_fini>:
 8009768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800976a:	bf00      	nop
 800976c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800976e:	bc08      	pop	{r3}
 8009770:	469e      	mov	lr, r3
 8009772:	4770      	bx	lr
