---
layout: page
---

<h1>NetFPGA SUME</h1>
<br>
<div id="accordian-SUME1" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME1">
    <a class="card-title"><h2>Details</h2></a>
  </div>
  <div id="collapse-SUME1" class="collapse" data-parent="#accordian-SUME1">
    <p>The NetFPGA SUME is an FPGA-based PCI Express board with I/O capabilities for 10 and 100 Gbps operation, an x8 gen3 PCIe adapter card incorporating Xilinxâ€™s Virtex-7 690T FPGA. It can be used as NIC, multiport switch, firewall, test/measurement environment, and more. </p>
    <p>Features list:</p>
    <ul>
      <li>Field Programmable Gate (FPGA) Logic<ul>
        <li><a href="http://www.xilinx.com/products/silicon-devices/fpga/virtex-7/">Xilinx Virtex-7 690T</a></li>
        <li>693,120 logic cells</li>
        <li>52,920 Kbit block RAM</li>
        <li>up to 10,888 Kbit distributed RA</li>
        <li>30 GTH (up to 13.1Gbps) Transceivers</li>
        <li>Fully programmable by the user</li>
      </ul></li>
      <li>10-Gigabit Ethernet Connection<ul>
        <li>Connector block on left of PCB interfaces to 4 external SFP+ ports</li>
        <li>Directly connected to the FPGA.</li>
        <li>Wire-speed processing on all ports at all time using FPGA logic.</li>
      </ul></li>
      <li>Quad Data Rate Static Random Access Memory (QDRII+ SRAM)<ul>
        <li>Suitable for storing and forwarding table data</li>
        <li>500MHz Quad data rate (2 Giga transactions every second), synchronous with the logic</li>
        <li>Three parallel banks of 72 MBit QDRII+ memories</li>
        <li>Total capacity: 27 MBytes</li>
        <li><a href="http://www.cypress.com/?mpn=CY7C25652KV18-500BZC">Cypress: CY7C25652KV18-500BZC</a></li>
      </ul></li>
      <li>Double-Date Rate Random Access Memory (DDR3 DRAM)<ul>
        <li>Suitable for packet buffering</li>
        <li>Two replaceable DDR3-SoDIMM modules</li>
        <li>933MHz clock (1866MT/s)</li>
        <li>238.8 Gbps peak memory throughput</li>
        <li>Total capacity: 8 GBytes (Supports up to 32 GBytes)</li>
        <li><a href="http://www.micron.com/parts/modules/ddr3-sdram/mt8ktf51264hz-1g9">Micron: MT8KTF51264HZ-1G9E5</a></li>
      </ul></li>
      <li>PCI Express Gen. 3<ul>
        <li>Third generation PCI Express interface, 8Gbps/lane</li>
        <li>8 lanes (x8)</li>
        <li>Hard IP</li>
        <li>Provides CPU access to memory-mapped registers and memory on the NetFPGA hardware</li>
      </ul></li>
      <li>Expansion Interfaces<ul>
        <li>Fully compliant VITA-57 FMC HPC connector, including 10 high-speed serial links</li>
        <li>SAMTEC QTH-DP connector, connected to 8 high-speed serial links</li>
        <li>Allowing to connect additional 18 GTH transceivers</li>
        <li>Digilent PMOD expansion connector</li>
      </ul></li>
      <li>Storage<ul>
        <li>2 SATA connectors</li>
        <li>Micro-SD slot</li>
        <li>2 FLASH devices, each 512Mbit (1Gbit total)</li>
      </ul></li>
      <li>Additional Features<ul>
        <li>Clock recovery circuit</li>
        <li>Voltage sensors</li>
        <li>Current sensors</li>
        <li>User LEDs & Push Buttons</li>
      </ul></li>
      <li>Standard PCIe Form Factor<ul>
        <li>Standard PCIe card</li>
        <li>Full length, full height</li>
      </ul></li>
      <li>Flexible, Open-source code</li>
    </ul>
    <br>
    <p>A full description of the board and its potential use cases is provided in the following paper:</p>
    <p>Noa Zilberman, Yury Audzevich, G. Adam Covington, Andrew W. Moore, 'NetFPGA SUME: Toward 100 Gbps as Research Commodity,' IEEE Micro, vol.34, no.5, pp.32,41, September-October 2014 (<a href="http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6866035">official version</a>) (<a href="http://www.cl.cam.ac.uk/~nz247/publications/zilberman2014sume.pdf">pdf</a>)</p>
    <p>Please use this citation as the canonical reference for NetFPGA-SUME.</p>
  </div>
</div>
<br>
<hr>
<div id="accordian-SUME2" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME2">
    <a class="card-title"><h2>Downloads</h2></a>
  </div>
  <div id="collapse-SUME2" class="collapse" data-parent="#accordian-SUME2">
    <p>To see the NetFPGA-SUME repository and Wiki you will need to <a href="https://netfpga.org/site/#SUME_reg_form">register</a>.</p>
    <h3>Reference Projects</h3>
    <table class="downloads">
      <tr>
        <th>Title</th>
        <th>Organisation</th>
        <th>Documentation</th>
      </tr>
      <tr>
        <td>Reference Switch</td>
        <td>University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/NetFPGA-SUME-Reference-Learning-Switch">Wiki</a></td>
      </tr>
      <tr>
        <td>Reference Switch Lite</td>
        <td>University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/NetFPGA-SUME-Reference-Learning-Switch-Lite">Wiki</a></td>
      </tr>
      <tr>
        <td>Reference NIC</td>
        <td>University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/NetFPGA-SUME-Reference-NIC">Wiki</a></td>
      </tr>
      <tr>
        <td>Reference Router</td>
        <td>University of Cambridge</td>
        <td><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/NetFPGA-SUME-Reference-Router">Wiki</a></td>
      </tr>
    </table>
  </div>
</div>
<br>
<hr>
<div id="accordian-SUME3" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME3">
    <a class="card-title"><h2>Videos</h2></a>
  </div>
  <div id="collapse-SUME3" class="collapse" data-parent="#accordian-SUME3">
    <iframe width="560" height="315" src="https://www.youtube.com/embed/vHjExEzKNEw" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
    <br>
    <p>For more videos relevant to NetFPGA SUME <a href="Videos.html">here</a>.</p>
  </div>
</div>
<br>
<hr>
<div id="accordian-SUME4" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-SUME4">
    <a class="card-title"><h2>Resources</h2></a>
  </div>
  <div id="collapse-SUME4" class="collapse" data-parent="#accordian-SUME4">
    <br>
    <p>Where can I buy a NetFPGA SUME Platform?</p>
    <ul>
      <li>Check <a href="http://store.digilentinc.com/netfpga-sume-virtex-7-fpga-development-board/">here</a>.</li>
    </ul>
    <p>It seems that my board is broken, what should I do?</p>
    <ul>
      <li>Contact your <a href="http://www.digilentinc.com/Support/Support.cfm">suppliers</a>.</li>
    </ul>
    <p>What if I have Hardware problems with my board?</p>
    <ul>
      <li>Contact your <a href="http://www.digilentinc.com/Support/Support.cfm">suppliers</a>.</li>
    </ul>
    <p>What if I have Software problems with my board?</p>
    <ul>
      <li>Please register to the <a href="http://netfpga.org/site/#SUME_reg_form">NetFPGA SUME Beta Program</a>.</li>
    </ul>
    <p>You can change your ideas and questions with the NetFPGA SUME community, please register <a href="http://netfpga.org/site/#SUME_reg_form">here</a>.</p>
    <p>How can I get involved with the NetFPGA project?</p>
    <ul>
      <li>Register <a href="http://netfpga.org/site/#SUME_reg_form">here</a> to receive NetFPGA project announcements</li>
      <li>Become a <a href="http://www.facebook.com/home.php#/pages/NetFPGA/29922917839">fan on Facebook</a>.</li>
      <li>Become a <a href="https://twitter.com/netfpga">fan on twitter</a>.</li>
    </ul>
    <p>How can I obtain the gateware and software package?</p>
    <ul>
      <li><a href="https://netfpga.org/site/#SUME_reg_form">Registration</a></li>
    </ul>
    <p>Digilent Hardware documentation wiki about NetFPGA SUME board <a href="https://reference.digilentinc.com/sume:sume">here</a>.</p>
    <br>
    <p>Once you have used the NetFPGA, we hope that you will contribute to the project.</p>
    <br>
    <p>You can find our Wiki <a href="https://github.com/NetFPGA/netfpga/wiki">here</a>.</p>
  </div>
</div>
<br>
<hr>
