/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 320 232)
	(text "buzzer_bus_interface" (rect 5 0 143 15)(font "Arial" ))
	(text "inst" (rect 8 152 31 167)(font "Arial" ))
	(port
		(pt 0 136)
		(input)
		(text "clk" (rect 0 8 17 23)(font "Arial" ))
		(text "clk" (rect 24 128 41 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 0 120)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 112 40 127)(font "Arial" ))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 24)
		(input)
		(text "addr_bus[31..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "addr_bus[31..0]" (rect 24 16 125 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 24 48 70 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 0 72)
		(input)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 24 64 72 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 88)
		(input)
		(text "data_mask_bus[3..0]" (rect 0 0 136 15)(font "Arial" ))
		(text "data_mask_bus[3..0]" (rect 24 80 160 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88)(line_width 3))
	)
	(port
		(pt 256 88)
		(output)
		(text "ctrl_en" (rect 8 0 51 15)(font "Arial" ))
		(text "ctrl_en" (rect 192 80 228 95)(font "Arial" ))
		(line (pt 256 88)(pt 240 88))
	)
	(port
		(pt 256 56)
		(output)
		(text "ctrl_buzz" (rect 8 0 63 15)(font "Arial" ))
		(text "ctrl_buzz" (rect 184 48 230 63)(font "Arial" ))
		(line (pt 256 56)(pt 240 56))
	)
	(port
		(pt 0 104)
		(output)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 24 96 67 111)(font "Arial" ))
		(line (pt 16 104)(pt 0 104))
	)
	(port
		(pt 0 40)
		(bidir)
		(text "data_bus[31..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "data_bus[31..0]" (rect 24 32 124 47)(font "Arial" ))
		(line (pt 16 40)(pt 0 40)(line_width 3))
	)
	(parameter
		"CONTROL_REG_ADDR"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"STATUS_REG_ADDR"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"DATA_REG_ADDR"
		"2"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 232 144))
	)
	(annotation_block (parameter)(rect 264 -64 536 16))
)
