

================================================================
== Vitis HLS Report for 'corr_accel'
================================================================
* Date:           Mon Nov 21 06:56:02 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-cgp-example
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   176041|   176937|  1.760 ms|  1.769 ms|  176042|  176938|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+----------+----------+--------+--------+---------+
        |                            |                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------------+-----------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_recv_data_burst_fu_301  |recv_data_burst  |    26626|    26626|  0.266 ms|  0.266 ms|   26626|   26626|       no|
        |grp_compute_fu_411          |compute          |   122781|   123677|  1.228 ms|  1.237 ms|  122781|  123677|       no|
        |grp_send_data_burst_fu_461  |send_data_burst  |    26627|    26627|  0.266 ms|  0.266 ms|   26627|   26627|       no|
        +----------------------------+-----------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     6|    2781|   11817|    0|
|Memory           |      104|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|    5779|    -|
|Register         |        -|     -|     139|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      104|     6|    2920|   17598|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       16|    ~0|      ~0|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+----+------+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+-----------------+---------+----+------+------+-----+
    |grp_compute_fu_411          |compute          |        0|   6|  2289|  4503|    0|
    |control_s_axi_U             |control_s_axi    |        0|   0|   176|   296|    0|
    |grp_recv_data_burst_fu_301  |recv_data_burst  |        0|   0|   139|  3562|    0|
    |grp_send_data_burst_fu_461  |send_data_burst  |        0|   0|   177|  3456|    0|
    +----------------------------+-----------------+---------+----+------+------+-----+
    |Total                       |                 |        0|   6|  2781| 11817|    0|
    +----------------------------+-----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |reg_file_U     |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_1_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_2_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_3_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_4_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_5_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_6_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_7_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_8_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_9_U   |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_10_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_11_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_12_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_13_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_14_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_15_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_16_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_17_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_18_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_19_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_20_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_21_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_22_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_23_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_24_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_25_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_26_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_27_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_28_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_29_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_30_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_31_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_32_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_33_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_34_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_35_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_36_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_37_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_38_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_39_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_40_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_41_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_42_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_43_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_44_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_45_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_46_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_47_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_48_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_49_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_50_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |reg_file_51_U  |reg_file_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                            |      104|  0|   0|    0|106496|  832|    52|      1703936|
    +---------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state8  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  49|          9|    1|          9|
    |reg_file_10_address0  |  20|          4|   11|         44|
    |reg_file_10_address1  |  20|          4|   11|         44|
    |reg_file_10_ce0       |  20|          4|    1|          4|
    |reg_file_10_ce1       |  20|          4|    1|          4|
    |reg_file_10_d0        |  14|          3|   16|         48|
    |reg_file_10_we0       |  14|          3|    1|          3|
    |reg_file_10_we1       |   9|          2|    1|          2|
    |reg_file_11_address0  |  20|          4|   11|         44|
    |reg_file_11_address1  |  20|          4|   11|         44|
    |reg_file_11_ce0       |  20|          4|    1|          4|
    |reg_file_11_ce1       |  20|          4|    1|          4|
    |reg_file_11_d0        |  14|          3|   16|         48|
    |reg_file_11_we0       |  14|          3|    1|          3|
    |reg_file_11_we1       |   9|          2|    1|          2|
    |reg_file_12_address0  |  20|          4|   11|         44|
    |reg_file_12_address1  |  20|          4|   11|         44|
    |reg_file_12_ce0       |  20|          4|    1|          4|
    |reg_file_12_ce1       |  20|          4|    1|          4|
    |reg_file_12_d0        |  14|          3|   16|         48|
    |reg_file_12_we0       |  14|          3|    1|          3|
    |reg_file_12_we1       |   9|          2|    1|          2|
    |reg_file_13_address0  |  20|          4|   11|         44|
    |reg_file_13_address1  |  20|          4|   11|         44|
    |reg_file_13_ce0       |  20|          4|    1|          4|
    |reg_file_13_ce1       |  20|          4|    1|          4|
    |reg_file_13_d0        |  14|          3|   16|         48|
    |reg_file_13_we0       |  14|          3|    1|          3|
    |reg_file_13_we1       |   9|          2|    1|          2|
    |reg_file_14_address0  |  20|          4|   11|         44|
    |reg_file_14_address1  |  20|          4|   11|         44|
    |reg_file_14_ce0       |  20|          4|    1|          4|
    |reg_file_14_ce1       |  20|          4|    1|          4|
    |reg_file_14_d0        |  14|          3|   16|         48|
    |reg_file_14_we0       |  14|          3|    1|          3|
    |reg_file_14_we1       |   9|          2|    1|          2|
    |reg_file_15_address0  |  20|          4|   11|         44|
    |reg_file_15_address1  |  20|          4|   11|         44|
    |reg_file_15_ce0       |  20|          4|    1|          4|
    |reg_file_15_ce1       |  20|          4|    1|          4|
    |reg_file_15_d0        |  14|          3|   16|         48|
    |reg_file_15_we0       |  14|          3|    1|          3|
    |reg_file_15_we1       |   9|          2|    1|          2|
    |reg_file_16_address0  |  20|          4|   11|         44|
    |reg_file_16_address1  |  20|          4|   11|         44|
    |reg_file_16_ce0       |  20|          4|    1|          4|
    |reg_file_16_ce1       |  20|          4|    1|          4|
    |reg_file_16_d0        |  14|          3|   16|         48|
    |reg_file_16_we0       |  14|          3|    1|          3|
    |reg_file_16_we1       |   9|          2|    1|          2|
    |reg_file_17_address0  |  20|          4|   11|         44|
    |reg_file_17_address1  |  20|          4|   11|         44|
    |reg_file_17_ce0       |  20|          4|    1|          4|
    |reg_file_17_ce1       |  20|          4|    1|          4|
    |reg_file_17_d0        |  14|          3|   16|         48|
    |reg_file_17_we0       |  14|          3|    1|          3|
    |reg_file_17_we1       |   9|          2|    1|          2|
    |reg_file_18_address0  |  20|          4|   11|         44|
    |reg_file_18_address1  |  20|          4|   11|         44|
    |reg_file_18_ce0       |  20|          4|    1|          4|
    |reg_file_18_ce1       |  20|          4|    1|          4|
    |reg_file_18_d0        |  14|          3|   16|         48|
    |reg_file_18_we0       |  14|          3|    1|          3|
    |reg_file_18_we1       |   9|          2|    1|          2|
    |reg_file_19_address0  |  20|          4|   11|         44|
    |reg_file_19_address1  |  20|          4|   11|         44|
    |reg_file_19_ce0       |  20|          4|    1|          4|
    |reg_file_19_ce1       |  20|          4|    1|          4|
    |reg_file_19_d0        |  14|          3|   16|         48|
    |reg_file_19_we0       |  14|          3|    1|          3|
    |reg_file_19_we1       |   9|          2|    1|          2|
    |reg_file_1_address0   |  14|          3|   11|         33|
    |reg_file_1_address1   |  14|          3|   11|         33|
    |reg_file_1_ce0        |  14|          3|    1|          3|
    |reg_file_1_ce1        |  14|          3|    1|          3|
    |reg_file_1_we0        |   9|          2|    1|          2|
    |reg_file_1_we1        |   9|          2|    1|          2|
    |reg_file_20_address0  |  20|          4|   11|         44|
    |reg_file_20_address1  |  20|          4|   11|         44|
    |reg_file_20_ce0       |  20|          4|    1|          4|
    |reg_file_20_ce1       |  20|          4|    1|          4|
    |reg_file_20_d0        |  14|          3|   16|         48|
    |reg_file_20_we0       |  14|          3|    1|          3|
    |reg_file_20_we1       |   9|          2|    1|          2|
    |reg_file_21_address0  |  20|          4|   11|         44|
    |reg_file_21_address1  |  20|          4|   11|         44|
    |reg_file_21_ce0       |  20|          4|    1|          4|
    |reg_file_21_ce1       |  20|          4|    1|          4|
    |reg_file_21_d0        |  14|          3|   16|         48|
    |reg_file_21_we0       |  14|          3|    1|          3|
    |reg_file_21_we1       |   9|          2|    1|          2|
    |reg_file_22_address0  |  20|          4|   11|         44|
    |reg_file_22_address1  |  20|          4|   11|         44|
    |reg_file_22_ce0       |  20|          4|    1|          4|
    |reg_file_22_ce1       |  20|          4|    1|          4|
    |reg_file_22_d0        |  14|          3|   16|         48|
    |reg_file_22_we0       |  14|          3|    1|          3|
    |reg_file_22_we1       |   9|          2|    1|          2|
    |reg_file_23_address0  |  20|          4|   11|         44|
    |reg_file_23_address1  |  20|          4|   11|         44|
    |reg_file_23_ce0       |  20|          4|    1|          4|
    |reg_file_23_ce1       |  20|          4|    1|          4|
    |reg_file_23_d0        |  14|          3|   16|         48|
    |reg_file_23_we0       |  14|          3|    1|          3|
    |reg_file_23_we1       |   9|          2|    1|          2|
    |reg_file_24_address0  |  20|          4|   11|         44|
    |reg_file_24_address1  |  20|          4|   11|         44|
    |reg_file_24_ce0       |  20|          4|    1|          4|
    |reg_file_24_ce1       |  20|          4|    1|          4|
    |reg_file_24_d0        |  14|          3|   16|         48|
    |reg_file_24_we0       |  14|          3|    1|          3|
    |reg_file_24_we1       |   9|          2|    1|          2|
    |reg_file_25_address0  |  20|          4|   11|         44|
    |reg_file_25_address1  |  20|          4|   11|         44|
    |reg_file_25_ce0       |  20|          4|    1|          4|
    |reg_file_25_ce1       |  20|          4|    1|          4|
    |reg_file_25_d0        |  14|          3|   16|         48|
    |reg_file_25_we0       |  14|          3|    1|          3|
    |reg_file_25_we1       |   9|          2|    1|          2|
    |reg_file_26_address0  |  20|          4|   11|         44|
    |reg_file_26_address1  |  20|          4|   11|         44|
    |reg_file_26_ce0       |  20|          4|    1|          4|
    |reg_file_26_ce1       |  20|          4|    1|          4|
    |reg_file_26_d0        |  14|          3|   16|         48|
    |reg_file_26_we0       |  14|          3|    1|          3|
    |reg_file_26_we1       |   9|          2|    1|          2|
    |reg_file_27_address0  |  20|          4|   11|         44|
    |reg_file_27_address1  |  20|          4|   11|         44|
    |reg_file_27_ce0       |  20|          4|    1|          4|
    |reg_file_27_ce1       |  20|          4|    1|          4|
    |reg_file_27_d0        |  14|          3|   16|         48|
    |reg_file_27_we0       |  14|          3|    1|          3|
    |reg_file_27_we1       |   9|          2|    1|          2|
    |reg_file_28_address0  |  20|          4|   11|         44|
    |reg_file_28_address1  |  20|          4|   11|         44|
    |reg_file_28_ce0       |  20|          4|    1|          4|
    |reg_file_28_ce1       |  20|          4|    1|          4|
    |reg_file_28_d0        |  14|          3|   16|         48|
    |reg_file_28_we0       |  14|          3|    1|          3|
    |reg_file_28_we1       |   9|          2|    1|          2|
    |reg_file_29_address0  |  20|          4|   11|         44|
    |reg_file_29_address1  |  20|          4|   11|         44|
    |reg_file_29_ce0       |  20|          4|    1|          4|
    |reg_file_29_ce1       |  20|          4|    1|          4|
    |reg_file_29_d0        |  14|          3|   16|         48|
    |reg_file_29_we0       |  14|          3|    1|          3|
    |reg_file_29_we1       |   9|          2|    1|          2|
    |reg_file_2_address0   |  20|          4|   11|         44|
    |reg_file_2_address1   |  14|          3|   11|         33|
    |reg_file_2_ce0        |  20|          4|    1|          4|
    |reg_file_2_ce1        |  14|          3|    1|          3|
    |reg_file_2_d0         |  14|          3|   16|         48|
    |reg_file_2_we0        |  14|          3|    1|          3|
    |reg_file_2_we1        |   9|          2|    1|          2|
    |reg_file_30_address0  |  20|          4|   11|         44|
    |reg_file_30_address1  |  20|          4|   11|         44|
    |reg_file_30_ce0       |  20|          4|    1|          4|
    |reg_file_30_ce1       |  20|          4|    1|          4|
    |reg_file_30_d0        |  14|          3|   16|         48|
    |reg_file_30_we0       |  14|          3|    1|          3|
    |reg_file_30_we1       |   9|          2|    1|          2|
    |reg_file_31_address0  |  20|          4|   11|         44|
    |reg_file_31_address1  |  20|          4|   11|         44|
    |reg_file_31_ce0       |  20|          4|    1|          4|
    |reg_file_31_ce1       |  20|          4|    1|          4|
    |reg_file_31_d0        |  14|          3|   16|         48|
    |reg_file_31_we0       |  14|          3|    1|          3|
    |reg_file_31_we1       |   9|          2|    1|          2|
    |reg_file_32_address0  |  20|          4|   11|         44|
    |reg_file_32_address1  |  20|          4|   11|         44|
    |reg_file_32_ce0       |  20|          4|    1|          4|
    |reg_file_32_ce1       |  20|          4|    1|          4|
    |reg_file_32_d0        |  14|          3|   16|         48|
    |reg_file_32_we0       |  14|          3|    1|          3|
    |reg_file_32_we1       |   9|          2|    1|          2|
    |reg_file_33_address0  |  20|          4|   11|         44|
    |reg_file_33_address1  |  20|          4|   11|         44|
    |reg_file_33_ce0       |  20|          4|    1|          4|
    |reg_file_33_ce1       |  20|          4|    1|          4|
    |reg_file_33_d0        |  14|          3|   16|         48|
    |reg_file_33_we0       |  14|          3|    1|          3|
    |reg_file_33_we1       |   9|          2|    1|          2|
    |reg_file_34_address0  |  20|          4|   11|         44|
    |reg_file_34_address1  |  20|          4|   11|         44|
    |reg_file_34_ce0       |  20|          4|    1|          4|
    |reg_file_34_ce1       |  20|          4|    1|          4|
    |reg_file_34_d0        |  14|          3|   16|         48|
    |reg_file_34_we0       |  14|          3|    1|          3|
    |reg_file_34_we1       |   9|          2|    1|          2|
    |reg_file_35_address0  |  20|          4|   11|         44|
    |reg_file_35_address1  |  20|          4|   11|         44|
    |reg_file_35_ce0       |  20|          4|    1|          4|
    |reg_file_35_ce1       |  20|          4|    1|          4|
    |reg_file_35_d0        |  14|          3|   16|         48|
    |reg_file_35_we0       |  14|          3|    1|          3|
    |reg_file_35_we1       |   9|          2|    1|          2|
    |reg_file_36_address0  |  20|          4|   11|         44|
    |reg_file_36_address1  |  20|          4|   11|         44|
    |reg_file_36_ce0       |  20|          4|    1|          4|
    |reg_file_36_ce1       |  20|          4|    1|          4|
    |reg_file_36_d0        |  14|          3|   16|         48|
    |reg_file_36_we0       |  14|          3|    1|          3|
    |reg_file_36_we1       |   9|          2|    1|          2|
    |reg_file_37_address0  |  20|          4|   11|         44|
    |reg_file_37_address1  |  20|          4|   11|         44|
    |reg_file_37_ce0       |  20|          4|    1|          4|
    |reg_file_37_ce1       |  20|          4|    1|          4|
    |reg_file_37_d0        |  14|          3|   16|         48|
    |reg_file_37_we0       |  14|          3|    1|          3|
    |reg_file_37_we1       |   9|          2|    1|          2|
    |reg_file_38_address0  |  20|          4|   11|         44|
    |reg_file_38_address1  |  20|          4|   11|         44|
    |reg_file_38_ce0       |  20|          4|    1|          4|
    |reg_file_38_ce1       |  20|          4|    1|          4|
    |reg_file_38_d0        |  14|          3|   16|         48|
    |reg_file_38_we0       |  14|          3|    1|          3|
    |reg_file_38_we1       |   9|          2|    1|          2|
    |reg_file_39_address0  |  20|          4|   11|         44|
    |reg_file_39_address1  |  20|          4|   11|         44|
    |reg_file_39_ce0       |  20|          4|    1|          4|
    |reg_file_39_ce1       |  20|          4|    1|          4|
    |reg_file_39_d0        |  14|          3|   16|         48|
    |reg_file_39_we0       |  14|          3|    1|          3|
    |reg_file_39_we1       |   9|          2|    1|          2|
    |reg_file_3_address0   |  20|          4|   11|         44|
    |reg_file_3_address1   |  14|          3|   11|         33|
    |reg_file_3_ce0        |  20|          4|    1|          4|
    |reg_file_3_ce1        |  14|          3|    1|          3|
    |reg_file_3_d0         |  14|          3|   16|         48|
    |reg_file_3_we0        |  14|          3|    1|          3|
    |reg_file_3_we1        |   9|          2|    1|          2|
    |reg_file_40_address0  |  20|          4|   11|         44|
    |reg_file_40_address1  |  20|          4|   11|         44|
    |reg_file_40_ce0       |  20|          4|    1|          4|
    |reg_file_40_ce1       |  20|          4|    1|          4|
    |reg_file_40_d0        |  14|          3|   16|         48|
    |reg_file_40_we0       |  14|          3|    1|          3|
    |reg_file_40_we1       |   9|          2|    1|          2|
    |reg_file_41_address0  |  20|          4|   11|         44|
    |reg_file_41_address1  |  20|          4|   11|         44|
    |reg_file_41_ce0       |  20|          4|    1|          4|
    |reg_file_41_ce1       |  20|          4|    1|          4|
    |reg_file_41_d0        |  14|          3|   16|         48|
    |reg_file_41_we0       |  14|          3|    1|          3|
    |reg_file_41_we1       |   9|          2|    1|          2|
    |reg_file_42_address0  |  20|          4|   11|         44|
    |reg_file_42_address1  |  20|          4|   11|         44|
    |reg_file_42_ce0       |  20|          4|    1|          4|
    |reg_file_42_ce1       |  20|          4|    1|          4|
    |reg_file_42_d0        |  14|          3|   16|         48|
    |reg_file_42_we0       |  14|          3|    1|          3|
    |reg_file_42_we1       |   9|          2|    1|          2|
    |reg_file_43_address0  |  20|          4|   11|         44|
    |reg_file_43_address1  |  20|          4|   11|         44|
    |reg_file_43_ce0       |  20|          4|    1|          4|
    |reg_file_43_ce1       |  20|          4|    1|          4|
    |reg_file_43_d0        |  14|          3|   16|         48|
    |reg_file_43_we0       |  14|          3|    1|          3|
    |reg_file_43_we1       |   9|          2|    1|          2|
    |reg_file_44_address0  |  20|          4|   11|         44|
    |reg_file_44_address1  |  20|          4|   11|         44|
    |reg_file_44_ce0       |  20|          4|    1|          4|
    |reg_file_44_ce1       |  20|          4|    1|          4|
    |reg_file_44_d0        |  14|          3|   16|         48|
    |reg_file_44_we0       |  14|          3|    1|          3|
    |reg_file_44_we1       |   9|          2|    1|          2|
    |reg_file_45_address0  |  20|          4|   11|         44|
    |reg_file_45_address1  |  20|          4|   11|         44|
    |reg_file_45_ce0       |  20|          4|    1|          4|
    |reg_file_45_ce1       |  20|          4|    1|          4|
    |reg_file_45_d0        |  14|          3|   16|         48|
    |reg_file_45_we0       |  14|          3|    1|          3|
    |reg_file_45_we1       |   9|          2|    1|          2|
    |reg_file_46_address0  |  20|          4|   11|         44|
    |reg_file_46_address1  |  20|          4|   11|         44|
    |reg_file_46_ce0       |  20|          4|    1|          4|
    |reg_file_46_ce1       |  20|          4|    1|          4|
    |reg_file_46_d0        |  14|          3|   16|         48|
    |reg_file_46_we0       |  14|          3|    1|          3|
    |reg_file_46_we1       |   9|          2|    1|          2|
    |reg_file_47_address0  |  20|          4|   11|         44|
    |reg_file_47_address1  |  20|          4|   11|         44|
    |reg_file_47_ce0       |  20|          4|    1|          4|
    |reg_file_47_ce1       |  20|          4|    1|          4|
    |reg_file_47_d0        |  14|          3|   16|         48|
    |reg_file_47_we0       |  14|          3|    1|          3|
    |reg_file_47_we1       |   9|          2|    1|          2|
    |reg_file_48_address0  |  14|          3|   11|         33|
    |reg_file_48_address1  |  14|          3|   11|         33|
    |reg_file_48_ce0       |  14|          3|    1|          3|
    |reg_file_48_ce1       |  14|          3|    1|          3|
    |reg_file_48_we0       |   9|          2|    1|          2|
    |reg_file_48_we1       |   9|          2|    1|          2|
    |reg_file_49_address0  |  14|          3|   11|         33|
    |reg_file_49_address1  |  14|          3|   11|         33|
    |reg_file_49_ce0       |  14|          3|    1|          3|
    |reg_file_49_ce1       |  14|          3|    1|          3|
    |reg_file_49_we0       |   9|          2|    1|          2|
    |reg_file_49_we1       |   9|          2|    1|          2|
    |reg_file_4_address0   |  20|          4|   11|         44|
    |reg_file_4_address1   |  14|          3|   11|         33|
    |reg_file_4_ce0        |  20|          4|    1|          4|
    |reg_file_4_ce1        |  14|          3|    1|          3|
    |reg_file_4_d0         |  14|          3|   16|         48|
    |reg_file_4_we0        |  14|          3|    1|          3|
    |reg_file_4_we1        |   9|          2|    1|          2|
    |reg_file_50_address0  |  14|          3|   11|         33|
    |reg_file_50_address1  |  14|          3|   11|         33|
    |reg_file_50_ce0       |  14|          3|    1|          3|
    |reg_file_50_ce1       |  14|          3|    1|          3|
    |reg_file_50_we0       |   9|          2|    1|          2|
    |reg_file_50_we1       |   9|          2|    1|          2|
    |reg_file_51_address0  |  14|          3|   11|         33|
    |reg_file_51_address1  |  14|          3|   11|         33|
    |reg_file_51_ce0       |  14|          3|    1|          3|
    |reg_file_51_ce1       |  14|          3|    1|          3|
    |reg_file_51_we0       |   9|          2|    1|          2|
    |reg_file_51_we1       |   9|          2|    1|          2|
    |reg_file_5_address0   |  20|          4|   11|         44|
    |reg_file_5_address1   |  14|          3|   11|         33|
    |reg_file_5_ce0        |  20|          4|    1|          4|
    |reg_file_5_ce1        |  14|          3|    1|          3|
    |reg_file_5_d0         |  14|          3|   16|         48|
    |reg_file_5_we0        |  14|          3|    1|          3|
    |reg_file_5_we1        |   9|          2|    1|          2|
    |reg_file_6_address0   |  20|          4|   11|         44|
    |reg_file_6_address1   |  14|          3|   11|         33|
    |reg_file_6_ce0        |  20|          4|    1|          4|
    |reg_file_6_ce1        |  14|          3|    1|          3|
    |reg_file_6_d0         |  14|          3|   16|         48|
    |reg_file_6_we0        |  14|          3|    1|          3|
    |reg_file_6_we1        |   9|          2|    1|          2|
    |reg_file_7_address0   |  20|          4|   11|         44|
    |reg_file_7_address1   |  14|          3|   11|         33|
    |reg_file_7_ce0        |  20|          4|    1|          4|
    |reg_file_7_ce1        |  14|          3|    1|          3|
    |reg_file_7_d0         |  14|          3|   16|         48|
    |reg_file_7_we0        |  14|          3|    1|          3|
    |reg_file_7_we1        |   9|          2|    1|          2|
    |reg_file_8_address0   |  20|          4|   11|         44|
    |reg_file_8_address1   |  14|          3|   11|         33|
    |reg_file_8_ce0        |  20|          4|    1|          4|
    |reg_file_8_ce1        |  14|          3|    1|          3|
    |reg_file_8_d0         |  14|          3|   16|         48|
    |reg_file_8_we0        |  14|          3|    1|          3|
    |reg_file_8_we1        |   9|          2|    1|          2|
    |reg_file_9_address0   |  20|          4|   11|         44|
    |reg_file_9_address1   |  14|          3|   11|         33|
    |reg_file_9_ce0        |  20|          4|    1|          4|
    |reg_file_9_ce1        |  14|          3|    1|          3|
    |reg_file_9_d0         |  14|          3|   16|         48|
    |reg_file_9_we0        |  14|          3|    1|          3|
    |reg_file_9_we1        |   9|          2|    1|          2|
    |reg_file_address0     |  14|          3|   11|         33|
    |reg_file_address1     |  14|          3|   11|         33|
    |reg_file_ce0          |  14|          3|    1|          3|
    |reg_file_ce1          |  14|          3|    1|          3|
    |reg_file_we0          |   9|          2|    1|          2|
    |reg_file_we1          |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |5779|       1193| 2089|       7223|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   8|   0|    8|          0|
    |end_time_1_data_reg                      |  64|   0|   64|          0|
    |end_time_1_vld_reg                       |   0|   0|    1|          1|
    |grp_compute_fu_411_ap_start_reg          |   1|   0|    1|          0|
    |grp_recv_data_burst_fu_301_ap_start_reg  |   1|   0|    1|          0|
    |grp_send_data_burst_fu_461_ap_start_reg  |   1|   0|    1|          0|
    |start_time_1_data_reg                    |  64|   0|   64|          0|
    |start_time_1_vld_reg                     |   0|   0|    1|          1|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 139|   0|  141|          2|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    corr_accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    corr_accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    corr_accel|  return value|
|data_in_address0       |  out|   15|   ap_memory|       data_in|         array|
|data_in_ce0            |  out|    1|   ap_memory|       data_in|         array|
|data_in_q0             |   in|   64|   ap_memory|       data_in|         array|
|data_out_address0      |  out|   15|   ap_memory|      data_out|         array|
|data_out_ce0           |  out|    1|   ap_memory|      data_out|         array|
|data_out_we0           |  out|    1|   ap_memory|      data_out|         array|
|data_out_d0            |  out|   64|   ap_memory|      data_out|         array|
|counter                |   in|   64|     ap_none|       counter|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (1.23ns)   --->   "%reg_file = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 9 'alloca' 'reg_file' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%reg_file_1 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 10 'alloca' 'reg_file_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%reg_file_2 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 11 'alloca' 'reg_file_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%reg_file_3 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 12 'alloca' 'reg_file_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%reg_file_4 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 13 'alloca' 'reg_file_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%reg_file_5 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 14 'alloca' 'reg_file_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%reg_file_6 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 15 'alloca' 'reg_file_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%reg_file_7 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 16 'alloca' 'reg_file_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%reg_file_8 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 17 'alloca' 'reg_file_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%reg_file_9 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 18 'alloca' 'reg_file_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%reg_file_10 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 19 'alloca' 'reg_file_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%reg_file_11 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 20 'alloca' 'reg_file_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%reg_file_12 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 21 'alloca' 'reg_file_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%reg_file_13 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 22 'alloca' 'reg_file_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%reg_file_14 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 23 'alloca' 'reg_file_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%reg_file_15 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 24 'alloca' 'reg_file_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%reg_file_16 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 25 'alloca' 'reg_file_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%reg_file_17 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 26 'alloca' 'reg_file_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%reg_file_18 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 27 'alloca' 'reg_file_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 28 [1/1] (1.23ns)   --->   "%reg_file_19 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 28 'alloca' 'reg_file_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 29 [1/1] (1.23ns)   --->   "%reg_file_20 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 29 'alloca' 'reg_file_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (1.23ns)   --->   "%reg_file_21 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 30 'alloca' 'reg_file_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 31 [1/1] (1.23ns)   --->   "%reg_file_22 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 31 'alloca' 'reg_file_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 32 [1/1] (1.23ns)   --->   "%reg_file_23 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 32 'alloca' 'reg_file_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 33 [1/1] (1.23ns)   --->   "%reg_file_24 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 33 'alloca' 'reg_file_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 34 [1/1] (1.23ns)   --->   "%reg_file_25 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 34 'alloca' 'reg_file_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 35 [1/1] (1.23ns)   --->   "%reg_file_26 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 35 'alloca' 'reg_file_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%reg_file_27 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 36 'alloca' 'reg_file_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%reg_file_28 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 37 'alloca' 'reg_file_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (1.23ns)   --->   "%reg_file_29 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 38 'alloca' 'reg_file_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%reg_file_30 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 39 'alloca' 'reg_file_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 40 [1/1] (1.23ns)   --->   "%reg_file_31 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 40 'alloca' 'reg_file_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%reg_file_32 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 41 'alloca' 'reg_file_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 42 [1/1] (1.23ns)   --->   "%reg_file_33 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 42 'alloca' 'reg_file_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (1.23ns)   --->   "%reg_file_34 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 43 'alloca' 'reg_file_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 44 [1/1] (1.23ns)   --->   "%reg_file_35 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 44 'alloca' 'reg_file_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (1.23ns)   --->   "%reg_file_36 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 45 'alloca' 'reg_file_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%reg_file_37 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 46 'alloca' 'reg_file_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%reg_file_38 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 47 'alloca' 'reg_file_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%reg_file_39 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 48 'alloca' 'reg_file_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%reg_file_40 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 49 'alloca' 'reg_file_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%reg_file_41 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 50 'alloca' 'reg_file_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%reg_file_42 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 51 'alloca' 'reg_file_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%reg_file_43 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 52 'alloca' 'reg_file_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%reg_file_44 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 53 'alloca' 'reg_file_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%reg_file_45 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 54 'alloca' 'reg_file_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%reg_file_46 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 55 'alloca' 'reg_file_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%reg_file_47 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 56 'alloca' 'reg_file_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%reg_file_48 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 57 'alloca' 'reg_file_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%reg_file_49 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 58 'alloca' 'reg_file_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%reg_file_50 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 59 'alloca' 'reg_file_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%reg_file_51 = alloca i64 1" [center-cgp-example/src/correlation.cpp:209]   --->   Operation 60 'alloca' 'reg_file_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln216 = call void @recv_data_burst, i64 %data_in, i16 %reg_file, i16 %reg_file_1, i16 %reg_file_2, i16 %reg_file_3, i16 %reg_file_4, i16 %reg_file_5, i16 %reg_file_6, i16 %reg_file_7, i16 %reg_file_8, i16 %reg_file_9, i16 %reg_file_10, i16 %reg_file_11, i16 %reg_file_12, i16 %reg_file_13, i16 %reg_file_14, i16 %reg_file_15, i16 %reg_file_16, i16 %reg_file_17, i16 %reg_file_18, i16 %reg_file_19, i16 %reg_file_20, i16 %reg_file_21, i16 %reg_file_22, i16 %reg_file_23, i16 %reg_file_24, i16 %reg_file_25, i16 %reg_file_26, i16 %reg_file_27, i16 %reg_file_28, i16 %reg_file_29, i16 %reg_file_30, i16 %reg_file_31, i16 %reg_file_32, i16 %reg_file_33, i16 %reg_file_34, i16 %reg_file_35, i16 %reg_file_36, i16 %reg_file_37, i16 %reg_file_38, i16 %reg_file_39, i16 %reg_file_40, i16 %reg_file_41, i16 %reg_file_42, i16 %reg_file_43, i16 %reg_file_44, i16 %reg_file_45, i16 %reg_file_46, i16 %reg_file_47, i16 %reg_file_48, i16 %reg_file_49, i16 %reg_file_50, i16 %reg_file_51" [center-cgp-example/src/correlation.cpp:216]   --->   Operation 61 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln216 = call void @recv_data_burst, i64 %data_in, i16 %reg_file, i16 %reg_file_1, i16 %reg_file_2, i16 %reg_file_3, i16 %reg_file_4, i16 %reg_file_5, i16 %reg_file_6, i16 %reg_file_7, i16 %reg_file_8, i16 %reg_file_9, i16 %reg_file_10, i16 %reg_file_11, i16 %reg_file_12, i16 %reg_file_13, i16 %reg_file_14, i16 %reg_file_15, i16 %reg_file_16, i16 %reg_file_17, i16 %reg_file_18, i16 %reg_file_19, i16 %reg_file_20, i16 %reg_file_21, i16 %reg_file_22, i16 %reg_file_23, i16 %reg_file_24, i16 %reg_file_25, i16 %reg_file_26, i16 %reg_file_27, i16 %reg_file_28, i16 %reg_file_29, i16 %reg_file_30, i16 %reg_file_31, i16 %reg_file_32, i16 %reg_file_33, i16 %reg_file_34, i16 %reg_file_35, i16 %reg_file_36, i16 %reg_file_37, i16 %reg_file_38, i16 %reg_file_39, i16 %reg_file_40, i16 %reg_file_41, i16 %reg_file_42, i16 %reg_file_43, i16 %reg_file_44, i16 %reg_file_45, i16 %reg_file_46, i16 %reg_file_47, i16 %reg_file_48, i16 %reg_file_49, i16 %reg_file_50, i16 %reg_file_51" [center-cgp-example/src/correlation.cpp:216]   --->   Operation 62 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%wait_ln217 = wait void @_ssdm_op_Wait, i32 1" [center-cgp-example/src/correlation.cpp:217]   --->   Operation 63 'wait' 'wait_ln217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%counter_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %counter" [center-cgp-example/src/correlation.cpp:218]   --->   Operation 64 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %start_time, i64 %counter_read" [center-cgp-example/src/correlation.cpp:218]   --->   Operation 65 'write' 'write_ln218' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 1.00>
ST_4 : Operation 66 [1/2] (1.00ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %start_time, i64 %counter_read" [center-cgp-example/src/correlation.cpp:218]   --->   Operation 66 'write' 'write_ln218' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%wait_ln219 = wait void @_ssdm_op_Wait, i32 1" [center-cgp-example/src/correlation.cpp:219]   --->   Operation 67 'wait' 'wait_ln219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln220 = call void @compute, i16 %reg_file_2, i16 %reg_file_3, i16 %reg_file_4, i16 %reg_file_5, i16 %reg_file_6, i16 %reg_file_7, i16 %reg_file_8, i16 %reg_file_9, i16 %reg_file_10, i16 %reg_file_11, i16 %reg_file_12, i16 %reg_file_13, i16 %reg_file_14, i16 %reg_file_15, i16 %reg_file_16, i16 %reg_file_17, i16 %reg_file_18, i16 %reg_file_19, i16 %reg_file_20, i16 %reg_file_21, i16 %reg_file_22, i16 %reg_file_23, i16 %reg_file_24, i16 %reg_file_25, i16 %reg_file_26, i16 %reg_file_27, i16 %reg_file_28, i16 %reg_file_29, i16 %reg_file_30, i16 %reg_file_31, i16 %reg_file_32, i16 %reg_file_33, i16 %reg_file_34, i16 %reg_file_35, i16 %reg_file_36, i16 %reg_file_37, i16 %reg_file_38, i16 %reg_file_39, i16 %reg_file_40, i16 %reg_file_41, i16 %reg_file_42, i16 %reg_file_43, i16 %reg_file_44, i16 %reg_file_45, i16 %reg_file_46, i16 %reg_file_47" [center-cgp-example/src/correlation.cpp:220]   --->   Operation 68 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln220 = call void @compute, i16 %reg_file_2, i16 %reg_file_3, i16 %reg_file_4, i16 %reg_file_5, i16 %reg_file_6, i16 %reg_file_7, i16 %reg_file_8, i16 %reg_file_9, i16 %reg_file_10, i16 %reg_file_11, i16 %reg_file_12, i16 %reg_file_13, i16 %reg_file_14, i16 %reg_file_15, i16 %reg_file_16, i16 %reg_file_17, i16 %reg_file_18, i16 %reg_file_19, i16 %reg_file_20, i16 %reg_file_21, i16 %reg_file_22, i16 %reg_file_23, i16 %reg_file_24, i16 %reg_file_25, i16 %reg_file_26, i16 %reg_file_27, i16 %reg_file_28, i16 %reg_file_29, i16 %reg_file_30, i16 %reg_file_31, i16 %reg_file_32, i16 %reg_file_33, i16 %reg_file_34, i16 %reg_file_35, i16 %reg_file_36, i16 %reg_file_37, i16 %reg_file_38, i16 %reg_file_39, i16 %reg_file_40, i16 %reg_file_41, i16 %reg_file_42, i16 %reg_file_43, i16 %reg_file_44, i16 %reg_file_45, i16 %reg_file_46, i16 %reg_file_47" [center-cgp-example/src/correlation.cpp:220]   --->   Operation 69 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%wait_ln221 = wait void @_ssdm_op_Wait, i32 1" [center-cgp-example/src/correlation.cpp:221]   --->   Operation 70 'wait' 'wait_ln221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (1.00ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %end_time, i64 %counter_read" [center-cgp-example/src/correlation.cpp:222]   --->   Operation 71 'write' 'write_ln222' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 72 [1/2] (1.00ns)   --->   "%write_ln222 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %end_time, i64 %counter_read" [center-cgp-example/src/correlation.cpp:222]   --->   Operation 72 'write' 'write_ln222' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%wait_ln223 = wait void @_ssdm_op_Wait, i32 1" [center-cgp-example/src/correlation.cpp:223]   --->   Operation 73 'wait' 'wait_ln223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln224 = call void @send_data_burst, i64 %data_out, i16 %reg_file, i16 %reg_file_1, i16 %reg_file_2, i16 %reg_file_3, i16 %reg_file_4, i16 %reg_file_5, i16 %reg_file_6, i16 %reg_file_7, i16 %reg_file_8, i16 %reg_file_9, i16 %reg_file_10, i16 %reg_file_11, i16 %reg_file_12, i16 %reg_file_13, i16 %reg_file_14, i16 %reg_file_15, i16 %reg_file_16, i16 %reg_file_17, i16 %reg_file_18, i16 %reg_file_19, i16 %reg_file_20, i16 %reg_file_21, i16 %reg_file_22, i16 %reg_file_23, i16 %reg_file_24, i16 %reg_file_25, i16 %reg_file_26, i16 %reg_file_27, i16 %reg_file_28, i16 %reg_file_29, i16 %reg_file_30, i16 %reg_file_31, i16 %reg_file_32, i16 %reg_file_33, i16 %reg_file_34, i16 %reg_file_35, i16 %reg_file_36, i16 %reg_file_37, i16 %reg_file_38, i16 %reg_file_39, i16 %reg_file_40, i16 %reg_file_41, i16 %reg_file_42, i16 %reg_file_43, i16 %reg_file_44, i16 %reg_file_45, i16 %reg_file_46, i16 %reg_file_47, i16 %reg_file_48, i16 %reg_file_49, i16 %reg_file_50, i16 %reg_file_51" [center-cgp-example/src/correlation.cpp:224]   --->   Operation 74 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%spectopmodule_ln194 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [center-cgp-example/src/correlation.cpp:194]   --->   Operation 75 'spectopmodule' 'spectopmodule_ln194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %counter"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %counter, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %start_time"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %start_time, void @empty_7, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %start_time, void @empty_11, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %end_time"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %end_time, void @empty_7, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %end_time, void @empty_11, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_51, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 89 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_50, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 90 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_49, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 91 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_48, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 92 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_47, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 93 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_46, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 94 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_45, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 95 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_44, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 96 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_43, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 97 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_42, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 98 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_41, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 99 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_40, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 100 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_39, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 101 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_38, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 102 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_37, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 103 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_36, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 104 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_35, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 105 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_34, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 106 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_33, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 107 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_32, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 108 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_31, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 109 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_30, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 110 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_29, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 111 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_28, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 112 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_27, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 113 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_26, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 114 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_25, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 115 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_24, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 116 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_23, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 117 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_22, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 118 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_21, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 119 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_20, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 120 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_19, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 121 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_18, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 122 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_17, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 123 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_16, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 124 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_15, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 125 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_14, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 126 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_13, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 127 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_12, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 128 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_11, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 129 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_10, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 130 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_9, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 131 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_8, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 132 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 133 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 134 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 135 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 136 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 137 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 138 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 139 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file, i64 666, i64 30, i64 18446744073709551615" [center-cgp-example/src/correlation.cpp:210]   --->   Operation 140 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [center-cgp-example/src/correlation.cpp:212]   --->   Operation 141 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln224 = call void @send_data_burst, i64 %data_out, i16 %reg_file, i16 %reg_file_1, i16 %reg_file_2, i16 %reg_file_3, i16 %reg_file_4, i16 %reg_file_5, i16 %reg_file_6, i16 %reg_file_7, i16 %reg_file_8, i16 %reg_file_9, i16 %reg_file_10, i16 %reg_file_11, i16 %reg_file_12, i16 %reg_file_13, i16 %reg_file_14, i16 %reg_file_15, i16 %reg_file_16, i16 %reg_file_17, i16 %reg_file_18, i16 %reg_file_19, i16 %reg_file_20, i16 %reg_file_21, i16 %reg_file_22, i16 %reg_file_23, i16 %reg_file_24, i16 %reg_file_25, i16 %reg_file_26, i16 %reg_file_27, i16 %reg_file_28, i16 %reg_file_29, i16 %reg_file_30, i16 %reg_file_31, i16 %reg_file_32, i16 %reg_file_33, i16 %reg_file_34, i16 %reg_file_35, i16 %reg_file_36, i16 %reg_file_37, i16 %reg_file_38, i16 %reg_file_39, i16 %reg_file_40, i16 %reg_file_41, i16 %reg_file_42, i16 %reg_file_43, i16 %reg_file_44, i16 %reg_file_45, i16 %reg_file_46, i16 %reg_file_47, i16 %reg_file_48, i16 %reg_file_49, i16 %reg_file_50, i16 %reg_file_51" [center-cgp-example/src/correlation.cpp:224]   --->   Operation 142 'call' 'call_ln224' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%specprotocol_ln225 = specprotocol void @_ssdm_op_SpecProtocol, i64 1, void @empty_2" [center-cgp-example/src/correlation.cpp:225]   --->   Operation 143 'specprotocol' 'specprotocol_ln225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin" [center-cgp-example/src/correlation.cpp:225]   --->   Operation 144 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln226 = ret" [center-cgp-example/src/correlation.cpp:226]   --->   Operation 145 'ret' 'ret_ln226' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_time]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ end_time]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reg_file            (alloca         ) [ 001111111]
reg_file_1          (alloca         ) [ 001111111]
reg_file_2          (alloca         ) [ 001111111]
reg_file_3          (alloca         ) [ 001111111]
reg_file_4          (alloca         ) [ 001111111]
reg_file_5          (alloca         ) [ 001111111]
reg_file_6          (alloca         ) [ 001111111]
reg_file_7          (alloca         ) [ 001111111]
reg_file_8          (alloca         ) [ 001111111]
reg_file_9          (alloca         ) [ 001111111]
reg_file_10         (alloca         ) [ 001111111]
reg_file_11         (alloca         ) [ 001111111]
reg_file_12         (alloca         ) [ 001111111]
reg_file_13         (alloca         ) [ 001111111]
reg_file_14         (alloca         ) [ 001111111]
reg_file_15         (alloca         ) [ 001111111]
reg_file_16         (alloca         ) [ 001111111]
reg_file_17         (alloca         ) [ 001111111]
reg_file_18         (alloca         ) [ 001111111]
reg_file_19         (alloca         ) [ 001111111]
reg_file_20         (alloca         ) [ 001111111]
reg_file_21         (alloca         ) [ 001111111]
reg_file_22         (alloca         ) [ 001111111]
reg_file_23         (alloca         ) [ 001111111]
reg_file_24         (alloca         ) [ 001111111]
reg_file_25         (alloca         ) [ 001111111]
reg_file_26         (alloca         ) [ 001111111]
reg_file_27         (alloca         ) [ 001111111]
reg_file_28         (alloca         ) [ 001111111]
reg_file_29         (alloca         ) [ 001111111]
reg_file_30         (alloca         ) [ 001111111]
reg_file_31         (alloca         ) [ 001111111]
reg_file_32         (alloca         ) [ 001111111]
reg_file_33         (alloca         ) [ 001111111]
reg_file_34         (alloca         ) [ 001111111]
reg_file_35         (alloca         ) [ 001111111]
reg_file_36         (alloca         ) [ 001111111]
reg_file_37         (alloca         ) [ 001111111]
reg_file_38         (alloca         ) [ 001111111]
reg_file_39         (alloca         ) [ 001111111]
reg_file_40         (alloca         ) [ 001111111]
reg_file_41         (alloca         ) [ 001111111]
reg_file_42         (alloca         ) [ 001111111]
reg_file_43         (alloca         ) [ 001111111]
reg_file_44         (alloca         ) [ 001111111]
reg_file_45         (alloca         ) [ 001111111]
reg_file_46         (alloca         ) [ 001111111]
reg_file_47         (alloca         ) [ 001111111]
reg_file_48         (alloca         ) [ 001111111]
reg_file_49         (alloca         ) [ 001111111]
reg_file_50         (alloca         ) [ 001111111]
reg_file_51         (alloca         ) [ 001111111]
call_ln216          (call           ) [ 000000000]
wait_ln217          (wait           ) [ 000000000]
counter_read        (read           ) [ 000011110]
write_ln218         (write          ) [ 000000000]
wait_ln219          (wait           ) [ 000000000]
call_ln220          (call           ) [ 000000000]
wait_ln221          (wait           ) [ 000000000]
write_ln222         (write          ) [ 000000000]
wait_ln223          (wait           ) [ 000000000]
spectopmodule_ln194 (spectopmodule  ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specbitsmap_ln0     (specbitsmap    ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specbitsmap_ln0     (specbitsmap    ) [ 000000000]
specbitsmap_ln0     (specbitsmap    ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specbitsmap_ln0     (specbitsmap    ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specbitsmap_ln0     (specbitsmap    ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specinterface_ln0   (specinterface  ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
specmemcore_ln210   (specmemcore    ) [ 000000000]
rbegin              (specregionbegin) [ 000000000]
call_ln224          (call           ) [ 000000000]
specprotocol_ln225  (specprotocol   ) [ 000000000]
rend                (specregionend  ) [ 000000000]
ret_ln226           (ret            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="start_time">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_time"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="end_time">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_time"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recv_data_burst"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_burst"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="reg_file_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="reg_file_1_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="reg_file_2_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="reg_file_3_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="reg_file_4_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="reg_file_5_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="reg_file_6_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="reg_file_7_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reg_file_8_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="reg_file_9_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_9/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="reg_file_10_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_10/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="reg_file_11_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_11/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="reg_file_12_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_12/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="reg_file_13_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_13/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="reg_file_14_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_14/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="reg_file_15_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="reg_file_16_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_16/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="reg_file_17_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_17/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="reg_file_18_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_18/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="reg_file_19_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_19/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="reg_file_20_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_20/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="reg_file_21_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_21/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="reg_file_22_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_22/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="reg_file_23_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_23/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="reg_file_24_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_24/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="reg_file_25_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_25/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="reg_file_26_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_26/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="reg_file_27_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_27/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reg_file_28_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_28/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="reg_file_29_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_29/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="reg_file_30_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_30/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="reg_file_31_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_31/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="reg_file_32_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_32/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="reg_file_33_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_33/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="reg_file_34_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_34/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="reg_file_35_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_35/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="reg_file_36_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_36/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="reg_file_37_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_37/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="reg_file_38_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_38/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="reg_file_39_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_39/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="reg_file_40_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_40/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="reg_file_41_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_41/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="reg_file_42_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_42/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="reg_file_43_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_43/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="reg_file_44_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_44/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="reg_file_45_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_45/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="reg_file_46_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_46/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="reg_file_47_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_47/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="reg_file_48_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_48/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="reg_file_49_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_49/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="reg_file_50_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_50/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="reg_file_51_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reg_file_51/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="counter_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_read/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="64" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln218/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="0" index="2" bw="64" slack="3"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln222/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_recv_data_burst_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="0"/>
<pin id="305" dir="0" index="3" bw="16" slack="0"/>
<pin id="306" dir="0" index="4" bw="16" slack="0"/>
<pin id="307" dir="0" index="5" bw="16" slack="0"/>
<pin id="308" dir="0" index="6" bw="16" slack="0"/>
<pin id="309" dir="0" index="7" bw="16" slack="0"/>
<pin id="310" dir="0" index="8" bw="16" slack="0"/>
<pin id="311" dir="0" index="9" bw="16" slack="0"/>
<pin id="312" dir="0" index="10" bw="16" slack="0"/>
<pin id="313" dir="0" index="11" bw="16" slack="0"/>
<pin id="314" dir="0" index="12" bw="16" slack="0"/>
<pin id="315" dir="0" index="13" bw="16" slack="0"/>
<pin id="316" dir="0" index="14" bw="16" slack="0"/>
<pin id="317" dir="0" index="15" bw="16" slack="0"/>
<pin id="318" dir="0" index="16" bw="16" slack="0"/>
<pin id="319" dir="0" index="17" bw="16" slack="0"/>
<pin id="320" dir="0" index="18" bw="16" slack="0"/>
<pin id="321" dir="0" index="19" bw="16" slack="0"/>
<pin id="322" dir="0" index="20" bw="16" slack="0"/>
<pin id="323" dir="0" index="21" bw="16" slack="0"/>
<pin id="324" dir="0" index="22" bw="16" slack="0"/>
<pin id="325" dir="0" index="23" bw="16" slack="0"/>
<pin id="326" dir="0" index="24" bw="16" slack="0"/>
<pin id="327" dir="0" index="25" bw="16" slack="0"/>
<pin id="328" dir="0" index="26" bw="16" slack="0"/>
<pin id="329" dir="0" index="27" bw="16" slack="0"/>
<pin id="330" dir="0" index="28" bw="16" slack="0"/>
<pin id="331" dir="0" index="29" bw="16" slack="0"/>
<pin id="332" dir="0" index="30" bw="16" slack="0"/>
<pin id="333" dir="0" index="31" bw="16" slack="0"/>
<pin id="334" dir="0" index="32" bw="16" slack="0"/>
<pin id="335" dir="0" index="33" bw="16" slack="0"/>
<pin id="336" dir="0" index="34" bw="16" slack="0"/>
<pin id="337" dir="0" index="35" bw="16" slack="0"/>
<pin id="338" dir="0" index="36" bw="16" slack="0"/>
<pin id="339" dir="0" index="37" bw="16" slack="0"/>
<pin id="340" dir="0" index="38" bw="16" slack="0"/>
<pin id="341" dir="0" index="39" bw="16" slack="0"/>
<pin id="342" dir="0" index="40" bw="16" slack="0"/>
<pin id="343" dir="0" index="41" bw="16" slack="0"/>
<pin id="344" dir="0" index="42" bw="16" slack="0"/>
<pin id="345" dir="0" index="43" bw="16" slack="0"/>
<pin id="346" dir="0" index="44" bw="16" slack="0"/>
<pin id="347" dir="0" index="45" bw="16" slack="0"/>
<pin id="348" dir="0" index="46" bw="16" slack="0"/>
<pin id="349" dir="0" index="47" bw="16" slack="0"/>
<pin id="350" dir="0" index="48" bw="16" slack="0"/>
<pin id="351" dir="0" index="49" bw="16" slack="0"/>
<pin id="352" dir="0" index="50" bw="16" slack="0"/>
<pin id="353" dir="0" index="51" bw="16" slack="0"/>
<pin id="354" dir="0" index="52" bw="16" slack="0"/>
<pin id="355" dir="0" index="53" bw="16" slack="0"/>
<pin id="356" dir="1" index="54" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln216/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_compute_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="0" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="415" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="416" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="417" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="418" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="419" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="420" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="421" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="422" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="423" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="424" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="425" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="426" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="427" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="428" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="429" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="430" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="431" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="432" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="433" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="434" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="435" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="436" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="437" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="438" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="440" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="441" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="442" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="443" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="444" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="445" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="446" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="447" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="448" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="449" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="450" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="451" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="452" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="453" dir="0" index="41" bw="16" slack="2147483647"/>
<pin id="454" dir="0" index="42" bw="16" slack="2147483647"/>
<pin id="455" dir="0" index="43" bw="16" slack="2147483647"/>
<pin id="456" dir="0" index="44" bw="16" slack="2147483647"/>
<pin id="457" dir="0" index="45" bw="16" slack="2147483647"/>
<pin id="458" dir="0" index="46" bw="16" slack="2147483647"/>
<pin id="459" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_send_data_burst_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="0" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="465" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="466" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="467" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="468" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="469" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="470" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="471" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="472" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="473" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="474" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="475" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="476" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="477" dir="0" index="15" bw="16" slack="2147483647"/>
<pin id="478" dir="0" index="16" bw="16" slack="2147483647"/>
<pin id="479" dir="0" index="17" bw="16" slack="2147483647"/>
<pin id="480" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="481" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="482" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="483" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="484" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="485" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="486" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="487" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="488" dir="0" index="26" bw="16" slack="2147483647"/>
<pin id="489" dir="0" index="27" bw="16" slack="2147483647"/>
<pin id="490" dir="0" index="28" bw="16" slack="2147483647"/>
<pin id="491" dir="0" index="29" bw="16" slack="2147483647"/>
<pin id="492" dir="0" index="30" bw="16" slack="2147483647"/>
<pin id="493" dir="0" index="31" bw="16" slack="2147483647"/>
<pin id="494" dir="0" index="32" bw="16" slack="2147483647"/>
<pin id="495" dir="0" index="33" bw="16" slack="2147483647"/>
<pin id="496" dir="0" index="34" bw="16" slack="2147483647"/>
<pin id="497" dir="0" index="35" bw="16" slack="2147483647"/>
<pin id="498" dir="0" index="36" bw="16" slack="2147483647"/>
<pin id="499" dir="0" index="37" bw="16" slack="2147483647"/>
<pin id="500" dir="0" index="38" bw="16" slack="2147483647"/>
<pin id="501" dir="0" index="39" bw="16" slack="2147483647"/>
<pin id="502" dir="0" index="40" bw="16" slack="2147483647"/>
<pin id="503" dir="0" index="41" bw="16" slack="2147483647"/>
<pin id="504" dir="0" index="42" bw="16" slack="2147483647"/>
<pin id="505" dir="0" index="43" bw="16" slack="2147483647"/>
<pin id="506" dir="0" index="44" bw="16" slack="2147483647"/>
<pin id="507" dir="0" index="45" bw="16" slack="2147483647"/>
<pin id="508" dir="0" index="46" bw="16" slack="2147483647"/>
<pin id="509" dir="0" index="47" bw="16" slack="2147483647"/>
<pin id="510" dir="0" index="48" bw="16" slack="2147483647"/>
<pin id="511" dir="0" index="49" bw="16" slack="2147483647"/>
<pin id="512" dir="0" index="50" bw="16" slack="2147483647"/>
<pin id="513" dir="0" index="51" bw="16" slack="2147483647"/>
<pin id="514" dir="0" index="52" bw="16" slack="2147483647"/>
<pin id="515" dir="0" index="53" bw="16" slack="2147483647"/>
<pin id="516" dir="1" index="54" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln224/7 "/>
</bind>
</comp>

<comp id="519" class="1005" name="counter_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="counter_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="10" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="6" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="357"><net_src comp="12" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="359"><net_src comp="72" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="360"><net_src comp="76" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="361"><net_src comp="80" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="362"><net_src comp="84" pin="1"/><net_sink comp="301" pin=5"/></net>

<net id="363"><net_src comp="88" pin="1"/><net_sink comp="301" pin=6"/></net>

<net id="364"><net_src comp="92" pin="1"/><net_sink comp="301" pin=7"/></net>

<net id="365"><net_src comp="96" pin="1"/><net_sink comp="301" pin=8"/></net>

<net id="366"><net_src comp="100" pin="1"/><net_sink comp="301" pin=9"/></net>

<net id="367"><net_src comp="104" pin="1"/><net_sink comp="301" pin=10"/></net>

<net id="368"><net_src comp="108" pin="1"/><net_sink comp="301" pin=11"/></net>

<net id="369"><net_src comp="112" pin="1"/><net_sink comp="301" pin=12"/></net>

<net id="370"><net_src comp="116" pin="1"/><net_sink comp="301" pin=13"/></net>

<net id="371"><net_src comp="120" pin="1"/><net_sink comp="301" pin=14"/></net>

<net id="372"><net_src comp="124" pin="1"/><net_sink comp="301" pin=15"/></net>

<net id="373"><net_src comp="128" pin="1"/><net_sink comp="301" pin=16"/></net>

<net id="374"><net_src comp="132" pin="1"/><net_sink comp="301" pin=17"/></net>

<net id="375"><net_src comp="136" pin="1"/><net_sink comp="301" pin=18"/></net>

<net id="376"><net_src comp="140" pin="1"/><net_sink comp="301" pin=19"/></net>

<net id="377"><net_src comp="144" pin="1"/><net_sink comp="301" pin=20"/></net>

<net id="378"><net_src comp="148" pin="1"/><net_sink comp="301" pin=21"/></net>

<net id="379"><net_src comp="152" pin="1"/><net_sink comp="301" pin=22"/></net>

<net id="380"><net_src comp="156" pin="1"/><net_sink comp="301" pin=23"/></net>

<net id="381"><net_src comp="160" pin="1"/><net_sink comp="301" pin=24"/></net>

<net id="382"><net_src comp="164" pin="1"/><net_sink comp="301" pin=25"/></net>

<net id="383"><net_src comp="168" pin="1"/><net_sink comp="301" pin=26"/></net>

<net id="384"><net_src comp="172" pin="1"/><net_sink comp="301" pin=27"/></net>

<net id="385"><net_src comp="176" pin="1"/><net_sink comp="301" pin=28"/></net>

<net id="386"><net_src comp="180" pin="1"/><net_sink comp="301" pin=29"/></net>

<net id="387"><net_src comp="184" pin="1"/><net_sink comp="301" pin=30"/></net>

<net id="388"><net_src comp="188" pin="1"/><net_sink comp="301" pin=31"/></net>

<net id="389"><net_src comp="192" pin="1"/><net_sink comp="301" pin=32"/></net>

<net id="390"><net_src comp="196" pin="1"/><net_sink comp="301" pin=33"/></net>

<net id="391"><net_src comp="200" pin="1"/><net_sink comp="301" pin=34"/></net>

<net id="392"><net_src comp="204" pin="1"/><net_sink comp="301" pin=35"/></net>

<net id="393"><net_src comp="208" pin="1"/><net_sink comp="301" pin=36"/></net>

<net id="394"><net_src comp="212" pin="1"/><net_sink comp="301" pin=37"/></net>

<net id="395"><net_src comp="216" pin="1"/><net_sink comp="301" pin=38"/></net>

<net id="396"><net_src comp="220" pin="1"/><net_sink comp="301" pin=39"/></net>

<net id="397"><net_src comp="224" pin="1"/><net_sink comp="301" pin=40"/></net>

<net id="398"><net_src comp="228" pin="1"/><net_sink comp="301" pin=41"/></net>

<net id="399"><net_src comp="232" pin="1"/><net_sink comp="301" pin=42"/></net>

<net id="400"><net_src comp="236" pin="1"/><net_sink comp="301" pin=43"/></net>

<net id="401"><net_src comp="240" pin="1"/><net_sink comp="301" pin=44"/></net>

<net id="402"><net_src comp="244" pin="1"/><net_sink comp="301" pin=45"/></net>

<net id="403"><net_src comp="248" pin="1"/><net_sink comp="301" pin=46"/></net>

<net id="404"><net_src comp="252" pin="1"/><net_sink comp="301" pin=47"/></net>

<net id="405"><net_src comp="256" pin="1"/><net_sink comp="301" pin=48"/></net>

<net id="406"><net_src comp="260" pin="1"/><net_sink comp="301" pin=49"/></net>

<net id="407"><net_src comp="264" pin="1"/><net_sink comp="301" pin=50"/></net>

<net id="408"><net_src comp="268" pin="1"/><net_sink comp="301" pin=51"/></net>

<net id="409"><net_src comp="272" pin="1"/><net_sink comp="301" pin=52"/></net>

<net id="410"><net_src comp="276" pin="1"/><net_sink comp="301" pin=53"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="518"><net_src comp="2" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="522"><net_src comp="280" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="294" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {7 8 }
	Port: start_time | {4 }
	Port: end_time | {7 }
 - Input state : 
	Port: corr_accel : data_in | {1 2 }
	Port: corr_accel : counter | {3 }
  - Chain level:
	State 1
		call_ln216 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		rend : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          | grp_recv_data_burst_fu_301 |    0    |  89.243 |   150   |   2308  |
|   call   |     grp_compute_fu_411     |    6    |  52.745 |   1634  |   2448  |
|          | grp_send_data_burst_fu_461 |    0    |   54.6  |   2439  |   3963  |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |  counter_read_read_fu_280  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |      grp_write_fu_286      |    0    |    0    |    0    |    0    |
|          |      grp_write_fu_294      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    6    | 196.588 |   4223  |   8719  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  reg_file |    2   |    0   |    0   |
| reg_file_1|    2   |    0   |    0   |
|reg_file_10|    2   |    0   |    0   |
|reg_file_11|    2   |    0   |    0   |
|reg_file_12|    2   |    0   |    0   |
|reg_file_13|    2   |    0   |    0   |
|reg_file_14|    2   |    0   |    0   |
|reg_file_15|    2   |    0   |    0   |
|reg_file_16|    2   |    0   |    0   |
|reg_file_17|    2   |    0   |    0   |
|reg_file_18|    2   |    0   |    0   |
|reg_file_19|    2   |    0   |    0   |
| reg_file_2|    2   |    0   |    0   |
|reg_file_20|    2   |    0   |    0   |
|reg_file_21|    2   |    0   |    0   |
|reg_file_22|    2   |    0   |    0   |
|reg_file_23|    2   |    0   |    0   |
|reg_file_24|    2   |    0   |    0   |
|reg_file_25|    2   |    0   |    0   |
|reg_file_26|    2   |    0   |    0   |
|reg_file_27|    2   |    0   |    0   |
|reg_file_28|    2   |    0   |    0   |
|reg_file_29|    2   |    0   |    0   |
| reg_file_3|    2   |    0   |    0   |
|reg_file_30|    2   |    0   |    0   |
|reg_file_31|    2   |    0   |    0   |
|reg_file_32|    2   |    0   |    0   |
|reg_file_33|    2   |    0   |    0   |
|reg_file_34|    2   |    0   |    0   |
|reg_file_35|    2   |    0   |    0   |
|reg_file_36|    2   |    0   |    0   |
|reg_file_37|    2   |    0   |    0   |
|reg_file_38|    2   |    0   |    0   |
|reg_file_39|    2   |    0   |    0   |
| reg_file_4|    2   |    0   |    0   |
|reg_file_40|    2   |    0   |    0   |
|reg_file_41|    2   |    0   |    0   |
|reg_file_42|    2   |    0   |    0   |
|reg_file_43|    2   |    0   |    0   |
|reg_file_44|    2   |    0   |    0   |
|reg_file_45|    2   |    0   |    0   |
|reg_file_46|    2   |    0   |    0   |
|reg_file_47|    2   |    0   |    0   |
|reg_file_48|    2   |    0   |    0   |
|reg_file_49|    2   |    0   |    0   |
| reg_file_5|    2   |    0   |    0   |
|reg_file_50|    2   |    0   |    0   |
|reg_file_51|    2   |    0   |    0   |
| reg_file_6|    2   |    0   |    0   |
| reg_file_7|    2   |    0   |    0   |
| reg_file_8|    2   |    0   |    0   |
| reg_file_9|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   104  |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|counter_read_reg_519|   64   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_286 |  p2  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   196  |  4223  |  8719  |
|   Memory  |   104  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   104  |    6   |   197  |  4287  |  8728  |
+-----------+--------+--------+--------+--------+--------+
