{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710315837523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710315837524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 10:43:57 2024 " "Processing started: Wed Mar 13 10:43:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710315837524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315837524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Monolit -c Monolit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Monolit -c Monolit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315837524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710315840087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710315840087 ""}
{ "Error" "EVRFX_VERI_MODULE_MIXES_PORT_DECLS" "paint ui.sv(4) " "Verilog HDL error at ui.sv(4): ports in module \"paint\" cannot be declared using both a formal port declaration list and internal port declarations" {  } { { "std/ui.sv" "" { Text "D:/ETHER/monolit/std/ui.sv" 4 0 0 } }  } 0 10220 "Verilog HDL error at %2!s!: ports in module \"%1!s!\" cannot be declared using both a formal port declaration list and internal port declarations" 0 0 "Analysis & Synthesis" 0 -1 1710315860223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "std/ui.sv 0 0 " "Found 0 design units, including 0 entities, in source file std/ui.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp/core.sv 2 2 " "Found 2 design units, including 2 entities, in source file temp/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "temp/core.sv" "" { Text "D:/ETHER/monolit/temp/core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860287 ""} { "Info" "ISGN_ENTITY_NAME" "2 core " "Found entity 2: core" {  } { { "temp/core.sv" "" { Text "D:/ETHER/monolit/temp/core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "std/utils.sv 3 3 " "Found 3 design units, including 3 entities, in source file std/utils.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_reverse " "Found entity 1: bit_reverse" {  } { { "std/utils.sv" "" { Text "D:/ETHER/monolit/std/utils.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860288 ""} { "Info" "ISGN_ENTITY_NAME" "2 fast_adder " "Found entity 2: fast_adder" {  } { { "std/utils.sv" "" { Text "D:/ETHER/monolit/std/utils.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860288 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_c " "Found entity 3: counter_c" {  } { { "std/utils.sv" "" { Text "D:/ETHER/monolit/std/utils.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx io.sv(61) " "Verilog HDL Declaration information at io.sv(61): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "std/io.sv" "" { Text "D:/ETHER/monolit/std/io.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710315860290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx io.sv(63) " "Verilog HDL Declaration information at io.sv(63): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "std/io.sv" "" { Text "D:/ETHER/monolit/std/io.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710315860290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "std/io.sv 4 4 " "Found 4 design units, including 4 entities, in source file std/io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _UART_RX " "Found entity 1: _UART_RX" {  } { { "std/io.sv" "" { Text "D:/ETHER/monolit/std/io.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860291 ""} { "Info" "ISGN_ENTITY_NAME" "2 _UART_TX " "Found entity 2: _UART_TX" {  } { { "std/io.sv" "" { Text "D:/ETHER/monolit/std/io.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860291 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_N " "Found entity 3: UART_N" {  } { { "std/io.sv" "" { Text "D:/ETHER/monolit/std/io.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860291 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_E " "Found entity 4: UART_E" {  } { { "std/io.sv" "" { Text "D:/ETHER/monolit/std/io.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "D:/ETHER/monolit/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "core/RF.sv" "" { Text "D:/ETHER/monolit/core/RF.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "core/ALU.sv" "" { Text "D:/ETHER/monolit/core/ALU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710315860328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710315860554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 13 10:44:20 2024 " "Processing ended: Wed Mar 13 10:44:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710315860554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710315860554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710315860554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710315860554 ""}
