{"Moon-Jung Chung": [["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", "dac", 1990]], "Sangchul Kim": [["An Object-Oriented VHDL Design Environment", ["Moon-Jung Chung", "Sangchul Kim"], "https://doi.org/10.1145/123186.123328", "dac", 1990]], "Nam Sung Woo": [["A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System", ["Nam Sung Woo"], "https://doi.org/10.1145/123186.123384", "dac", 1990]], "Eun Sei Park": [["An Efficient Delay Test Generation System for Combinational Logic Circuits", ["Eun Sei Park", "M. Ray Mercer"], "https://doi.org/10.1145/123186.123390", "dac", 1990]], "Hyung Ki Lee": [["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", "dac", 1990]], "Dong Sam Ha": [["SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "https://doi.org/10.1145/123186.123432", "dac", 1990]]}