
AI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .eeprom_emul  00000000  08008000  08008000  00040224  2**0
                  CONTENTS
  2 .text         00016a78  08010000  08010000  00020000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00004f68  08026a78  08026a78  00036a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  0802b9e0  0802b9e0  0003b9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  0802b9e8  0802b9e8  0003b9e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0802b9ec  0802b9ec  0003b9ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000224  20000000  0802b9f0  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  00040224  2**0
                  CONTENTS
  9 .bss          00011a0c  20000224  20000224  00040224  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20011c30  20011c30  00040224  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040224  2**0
                  CONTENTS, READONLY
 12 .debug_info   00052112  00000000  00000000  00040254  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00009968  00000000  00000000  00092366  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002338  00000000  00000000  0009bcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002040  00000000  00000000  0009e008  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00017c6e  00000000  00000000  000a0048  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000a9cb  00000000  00000000  000b7cb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  000c2681  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00008d50  00000000  00000000  000c2700  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08010000 <__do_global_dtors_aux>:
 8010000:	b510      	push	{r4, lr}
 8010002:	4c05      	ldr	r4, [pc, #20]	; (8010018 <__do_global_dtors_aux+0x18>)
 8010004:	7823      	ldrb	r3, [r4, #0]
 8010006:	b933      	cbnz	r3, 8010016 <__do_global_dtors_aux+0x16>
 8010008:	4b04      	ldr	r3, [pc, #16]	; (801001c <__do_global_dtors_aux+0x1c>)
 801000a:	b113      	cbz	r3, 8010012 <__do_global_dtors_aux+0x12>
 801000c:	4804      	ldr	r0, [pc, #16]	; (8010020 <__do_global_dtors_aux+0x20>)
 801000e:	f3af 8000 	nop.w
 8010012:	2301      	movs	r3, #1
 8010014:	7023      	strb	r3, [r4, #0]
 8010016:	bd10      	pop	{r4, pc}
 8010018:	20000224 	.word	0x20000224
 801001c:	00000000 	.word	0x00000000
 8010020:	08026a60 	.word	0x08026a60

08010024 <frame_dummy>:
 8010024:	b508      	push	{r3, lr}
 8010026:	4b03      	ldr	r3, [pc, #12]	; (8010034 <frame_dummy+0x10>)
 8010028:	b11b      	cbz	r3, 8010032 <frame_dummy+0xe>
 801002a:	4903      	ldr	r1, [pc, #12]	; (8010038 <frame_dummy+0x14>)
 801002c:	4803      	ldr	r0, [pc, #12]	; (801003c <frame_dummy+0x18>)
 801002e:	f3af 8000 	nop.w
 8010032:	bd08      	pop	{r3, pc}
 8010034:	00000000 	.word	0x00000000
 8010038:	20000228 	.word	0x20000228
 801003c:	08026a60 	.word	0x08026a60

08010040 <strcmp>:
 8010040:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010044:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010048:	2a01      	cmp	r2, #1
 801004a:	bf28      	it	cs
 801004c:	429a      	cmpcs	r2, r3
 801004e:	d0f7      	beq.n	8010040 <strcmp>
 8010050:	1ad0      	subs	r0, r2, r3
 8010052:	4770      	bx	lr

08010054 <strlen>:
 8010054:	4603      	mov	r3, r0
 8010056:	f813 2b01 	ldrb.w	r2, [r3], #1
 801005a:	2a00      	cmp	r2, #0
 801005c:	d1fb      	bne.n	8010056 <strlen+0x2>
 801005e:	1a18      	subs	r0, r3, r0
 8010060:	3801      	subs	r0, #1
 8010062:	4770      	bx	lr

08010064 <__aeabi_uldivmod>:
 8010064:	b953      	cbnz	r3, 801007c <__aeabi_uldivmod+0x18>
 8010066:	b94a      	cbnz	r2, 801007c <__aeabi_uldivmod+0x18>
 8010068:	2900      	cmp	r1, #0
 801006a:	bf08      	it	eq
 801006c:	2800      	cmpeq	r0, #0
 801006e:	bf1c      	itt	ne
 8010070:	f04f 31ff 	movne.w	r1, #4294967295
 8010074:	f04f 30ff 	movne.w	r0, #4294967295
 8010078:	f000 b97a 	b.w	8010370 <__aeabi_idiv0>
 801007c:	f1ad 0c08 	sub.w	ip, sp, #8
 8010080:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8010084:	f000 f806 	bl	8010094 <__udivmoddi4>
 8010088:	f8dd e004 	ldr.w	lr, [sp, #4]
 801008c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010090:	b004      	add	sp, #16
 8010092:	4770      	bx	lr

08010094 <__udivmoddi4>:
 8010094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010098:	468c      	mov	ip, r1
 801009a:	460d      	mov	r5, r1
 801009c:	4604      	mov	r4, r0
 801009e:	9e08      	ldr	r6, [sp, #32]
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d151      	bne.n	8010148 <__udivmoddi4+0xb4>
 80100a4:	428a      	cmp	r2, r1
 80100a6:	4617      	mov	r7, r2
 80100a8:	d96d      	bls.n	8010186 <__udivmoddi4+0xf2>
 80100aa:	fab2 fe82 	clz	lr, r2
 80100ae:	f1be 0f00 	cmp.w	lr, #0
 80100b2:	d00b      	beq.n	80100cc <__udivmoddi4+0x38>
 80100b4:	f1ce 0c20 	rsb	ip, lr, #32
 80100b8:	fa01 f50e 	lsl.w	r5, r1, lr
 80100bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80100c0:	fa02 f70e 	lsl.w	r7, r2, lr
 80100c4:	ea4c 0c05 	orr.w	ip, ip, r5
 80100c8:	fa00 f40e 	lsl.w	r4, r0, lr
 80100cc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80100d0:	0c25      	lsrs	r5, r4, #16
 80100d2:	fbbc f8fa 	udiv	r8, ip, sl
 80100d6:	fa1f f987 	uxth.w	r9, r7
 80100da:	fb0a cc18 	mls	ip, sl, r8, ip
 80100de:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80100e2:	fb08 f309 	mul.w	r3, r8, r9
 80100e6:	42ab      	cmp	r3, r5
 80100e8:	d90a      	bls.n	8010100 <__udivmoddi4+0x6c>
 80100ea:	19ed      	adds	r5, r5, r7
 80100ec:	f108 32ff 	add.w	r2, r8, #4294967295
 80100f0:	f080 8123 	bcs.w	801033a <__udivmoddi4+0x2a6>
 80100f4:	42ab      	cmp	r3, r5
 80100f6:	f240 8120 	bls.w	801033a <__udivmoddi4+0x2a6>
 80100fa:	f1a8 0802 	sub.w	r8, r8, #2
 80100fe:	443d      	add	r5, r7
 8010100:	1aed      	subs	r5, r5, r3
 8010102:	b2a4      	uxth	r4, r4
 8010104:	fbb5 f0fa 	udiv	r0, r5, sl
 8010108:	fb0a 5510 	mls	r5, sl, r0, r5
 801010c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8010110:	fb00 f909 	mul.w	r9, r0, r9
 8010114:	45a1      	cmp	r9, r4
 8010116:	d909      	bls.n	801012c <__udivmoddi4+0x98>
 8010118:	19e4      	adds	r4, r4, r7
 801011a:	f100 33ff 	add.w	r3, r0, #4294967295
 801011e:	f080 810a 	bcs.w	8010336 <__udivmoddi4+0x2a2>
 8010122:	45a1      	cmp	r9, r4
 8010124:	f240 8107 	bls.w	8010336 <__udivmoddi4+0x2a2>
 8010128:	3802      	subs	r0, #2
 801012a:	443c      	add	r4, r7
 801012c:	eba4 0409 	sub.w	r4, r4, r9
 8010130:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8010134:	2100      	movs	r1, #0
 8010136:	2e00      	cmp	r6, #0
 8010138:	d061      	beq.n	80101fe <__udivmoddi4+0x16a>
 801013a:	fa24 f40e 	lsr.w	r4, r4, lr
 801013e:	2300      	movs	r3, #0
 8010140:	6034      	str	r4, [r6, #0]
 8010142:	6073      	str	r3, [r6, #4]
 8010144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010148:	428b      	cmp	r3, r1
 801014a:	d907      	bls.n	801015c <__udivmoddi4+0xc8>
 801014c:	2e00      	cmp	r6, #0
 801014e:	d054      	beq.n	80101fa <__udivmoddi4+0x166>
 8010150:	2100      	movs	r1, #0
 8010152:	e886 0021 	stmia.w	r6, {r0, r5}
 8010156:	4608      	mov	r0, r1
 8010158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801015c:	fab3 f183 	clz	r1, r3
 8010160:	2900      	cmp	r1, #0
 8010162:	f040 808e 	bne.w	8010282 <__udivmoddi4+0x1ee>
 8010166:	42ab      	cmp	r3, r5
 8010168:	d302      	bcc.n	8010170 <__udivmoddi4+0xdc>
 801016a:	4282      	cmp	r2, r0
 801016c:	f200 80fa 	bhi.w	8010364 <__udivmoddi4+0x2d0>
 8010170:	1a84      	subs	r4, r0, r2
 8010172:	eb65 0503 	sbc.w	r5, r5, r3
 8010176:	2001      	movs	r0, #1
 8010178:	46ac      	mov	ip, r5
 801017a:	2e00      	cmp	r6, #0
 801017c:	d03f      	beq.n	80101fe <__udivmoddi4+0x16a>
 801017e:	e886 1010 	stmia.w	r6, {r4, ip}
 8010182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010186:	b912      	cbnz	r2, 801018e <__udivmoddi4+0xfa>
 8010188:	2701      	movs	r7, #1
 801018a:	fbb7 f7f2 	udiv	r7, r7, r2
 801018e:	fab7 fe87 	clz	lr, r7
 8010192:	f1be 0f00 	cmp.w	lr, #0
 8010196:	d134      	bne.n	8010202 <__udivmoddi4+0x16e>
 8010198:	1beb      	subs	r3, r5, r7
 801019a:	0c3a      	lsrs	r2, r7, #16
 801019c:	fa1f fc87 	uxth.w	ip, r7
 80101a0:	2101      	movs	r1, #1
 80101a2:	fbb3 f8f2 	udiv	r8, r3, r2
 80101a6:	0c25      	lsrs	r5, r4, #16
 80101a8:	fb02 3318 	mls	r3, r2, r8, r3
 80101ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80101b0:	fb0c f308 	mul.w	r3, ip, r8
 80101b4:	42ab      	cmp	r3, r5
 80101b6:	d907      	bls.n	80101c8 <__udivmoddi4+0x134>
 80101b8:	19ed      	adds	r5, r5, r7
 80101ba:	f108 30ff 	add.w	r0, r8, #4294967295
 80101be:	d202      	bcs.n	80101c6 <__udivmoddi4+0x132>
 80101c0:	42ab      	cmp	r3, r5
 80101c2:	f200 80d1 	bhi.w	8010368 <__udivmoddi4+0x2d4>
 80101c6:	4680      	mov	r8, r0
 80101c8:	1aed      	subs	r5, r5, r3
 80101ca:	b2a3      	uxth	r3, r4
 80101cc:	fbb5 f0f2 	udiv	r0, r5, r2
 80101d0:	fb02 5510 	mls	r5, r2, r0, r5
 80101d4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80101d8:	fb0c fc00 	mul.w	ip, ip, r0
 80101dc:	45a4      	cmp	ip, r4
 80101de:	d907      	bls.n	80101f0 <__udivmoddi4+0x15c>
 80101e0:	19e4      	adds	r4, r4, r7
 80101e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80101e6:	d202      	bcs.n	80101ee <__udivmoddi4+0x15a>
 80101e8:	45a4      	cmp	ip, r4
 80101ea:	f200 80b8 	bhi.w	801035e <__udivmoddi4+0x2ca>
 80101ee:	4618      	mov	r0, r3
 80101f0:	eba4 040c 	sub.w	r4, r4, ip
 80101f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80101f8:	e79d      	b.n	8010136 <__udivmoddi4+0xa2>
 80101fa:	4631      	mov	r1, r6
 80101fc:	4630      	mov	r0, r6
 80101fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010202:	f1ce 0420 	rsb	r4, lr, #32
 8010206:	fa05 f30e 	lsl.w	r3, r5, lr
 801020a:	fa07 f70e 	lsl.w	r7, r7, lr
 801020e:	fa20 f804 	lsr.w	r8, r0, r4
 8010212:	0c3a      	lsrs	r2, r7, #16
 8010214:	fa25 f404 	lsr.w	r4, r5, r4
 8010218:	ea48 0803 	orr.w	r8, r8, r3
 801021c:	fbb4 f1f2 	udiv	r1, r4, r2
 8010220:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8010224:	fb02 4411 	mls	r4, r2, r1, r4
 8010228:	fa1f fc87 	uxth.w	ip, r7
 801022c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8010230:	fb01 f30c 	mul.w	r3, r1, ip
 8010234:	42ab      	cmp	r3, r5
 8010236:	fa00 f40e 	lsl.w	r4, r0, lr
 801023a:	d909      	bls.n	8010250 <__udivmoddi4+0x1bc>
 801023c:	19ed      	adds	r5, r5, r7
 801023e:	f101 30ff 	add.w	r0, r1, #4294967295
 8010242:	f080 808a 	bcs.w	801035a <__udivmoddi4+0x2c6>
 8010246:	42ab      	cmp	r3, r5
 8010248:	f240 8087 	bls.w	801035a <__udivmoddi4+0x2c6>
 801024c:	3902      	subs	r1, #2
 801024e:	443d      	add	r5, r7
 8010250:	1aeb      	subs	r3, r5, r3
 8010252:	fa1f f588 	uxth.w	r5, r8
 8010256:	fbb3 f0f2 	udiv	r0, r3, r2
 801025a:	fb02 3310 	mls	r3, r2, r0, r3
 801025e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8010262:	fb00 f30c 	mul.w	r3, r0, ip
 8010266:	42ab      	cmp	r3, r5
 8010268:	d907      	bls.n	801027a <__udivmoddi4+0x1e6>
 801026a:	19ed      	adds	r5, r5, r7
 801026c:	f100 38ff 	add.w	r8, r0, #4294967295
 8010270:	d26f      	bcs.n	8010352 <__udivmoddi4+0x2be>
 8010272:	42ab      	cmp	r3, r5
 8010274:	d96d      	bls.n	8010352 <__udivmoddi4+0x2be>
 8010276:	3802      	subs	r0, #2
 8010278:	443d      	add	r5, r7
 801027a:	1aeb      	subs	r3, r5, r3
 801027c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8010280:	e78f      	b.n	80101a2 <__udivmoddi4+0x10e>
 8010282:	f1c1 0720 	rsb	r7, r1, #32
 8010286:	fa22 f807 	lsr.w	r8, r2, r7
 801028a:	408b      	lsls	r3, r1
 801028c:	fa05 f401 	lsl.w	r4, r5, r1
 8010290:	ea48 0303 	orr.w	r3, r8, r3
 8010294:	fa20 fe07 	lsr.w	lr, r0, r7
 8010298:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 801029c:	40fd      	lsrs	r5, r7
 801029e:	ea4e 0e04 	orr.w	lr, lr, r4
 80102a2:	fbb5 f9fc 	udiv	r9, r5, ip
 80102a6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80102aa:	fb0c 5519 	mls	r5, ip, r9, r5
 80102ae:	fa1f f883 	uxth.w	r8, r3
 80102b2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80102b6:	fb09 f408 	mul.w	r4, r9, r8
 80102ba:	42ac      	cmp	r4, r5
 80102bc:	fa02 f201 	lsl.w	r2, r2, r1
 80102c0:	fa00 fa01 	lsl.w	sl, r0, r1
 80102c4:	d908      	bls.n	80102d8 <__udivmoddi4+0x244>
 80102c6:	18ed      	adds	r5, r5, r3
 80102c8:	f109 30ff 	add.w	r0, r9, #4294967295
 80102cc:	d243      	bcs.n	8010356 <__udivmoddi4+0x2c2>
 80102ce:	42ac      	cmp	r4, r5
 80102d0:	d941      	bls.n	8010356 <__udivmoddi4+0x2c2>
 80102d2:	f1a9 0902 	sub.w	r9, r9, #2
 80102d6:	441d      	add	r5, r3
 80102d8:	1b2d      	subs	r5, r5, r4
 80102da:	fa1f fe8e 	uxth.w	lr, lr
 80102de:	fbb5 f0fc 	udiv	r0, r5, ip
 80102e2:	fb0c 5510 	mls	r5, ip, r0, r5
 80102e6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80102ea:	fb00 f808 	mul.w	r8, r0, r8
 80102ee:	45a0      	cmp	r8, r4
 80102f0:	d907      	bls.n	8010302 <__udivmoddi4+0x26e>
 80102f2:	18e4      	adds	r4, r4, r3
 80102f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80102f8:	d229      	bcs.n	801034e <__udivmoddi4+0x2ba>
 80102fa:	45a0      	cmp	r8, r4
 80102fc:	d927      	bls.n	801034e <__udivmoddi4+0x2ba>
 80102fe:	3802      	subs	r0, #2
 8010300:	441c      	add	r4, r3
 8010302:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8010306:	eba4 0408 	sub.w	r4, r4, r8
 801030a:	fba0 8902 	umull	r8, r9, r0, r2
 801030e:	454c      	cmp	r4, r9
 8010310:	46c6      	mov	lr, r8
 8010312:	464d      	mov	r5, r9
 8010314:	d315      	bcc.n	8010342 <__udivmoddi4+0x2ae>
 8010316:	d012      	beq.n	801033e <__udivmoddi4+0x2aa>
 8010318:	b156      	cbz	r6, 8010330 <__udivmoddi4+0x29c>
 801031a:	ebba 030e 	subs.w	r3, sl, lr
 801031e:	eb64 0405 	sbc.w	r4, r4, r5
 8010322:	fa04 f707 	lsl.w	r7, r4, r7
 8010326:	40cb      	lsrs	r3, r1
 8010328:	431f      	orrs	r7, r3
 801032a:	40cc      	lsrs	r4, r1
 801032c:	6037      	str	r7, [r6, #0]
 801032e:	6074      	str	r4, [r6, #4]
 8010330:	2100      	movs	r1, #0
 8010332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010336:	4618      	mov	r0, r3
 8010338:	e6f8      	b.n	801012c <__udivmoddi4+0x98>
 801033a:	4690      	mov	r8, r2
 801033c:	e6e0      	b.n	8010100 <__udivmoddi4+0x6c>
 801033e:	45c2      	cmp	sl, r8
 8010340:	d2ea      	bcs.n	8010318 <__udivmoddi4+0x284>
 8010342:	ebb8 0e02 	subs.w	lr, r8, r2
 8010346:	eb69 0503 	sbc.w	r5, r9, r3
 801034a:	3801      	subs	r0, #1
 801034c:	e7e4      	b.n	8010318 <__udivmoddi4+0x284>
 801034e:	4628      	mov	r0, r5
 8010350:	e7d7      	b.n	8010302 <__udivmoddi4+0x26e>
 8010352:	4640      	mov	r0, r8
 8010354:	e791      	b.n	801027a <__udivmoddi4+0x1e6>
 8010356:	4681      	mov	r9, r0
 8010358:	e7be      	b.n	80102d8 <__udivmoddi4+0x244>
 801035a:	4601      	mov	r1, r0
 801035c:	e778      	b.n	8010250 <__udivmoddi4+0x1bc>
 801035e:	3802      	subs	r0, #2
 8010360:	443c      	add	r4, r7
 8010362:	e745      	b.n	80101f0 <__udivmoddi4+0x15c>
 8010364:	4608      	mov	r0, r1
 8010366:	e708      	b.n	801017a <__udivmoddi4+0xe6>
 8010368:	f1a8 0802 	sub.w	r8, r8, #2
 801036c:	443d      	add	r5, r7
 801036e:	e72b      	b.n	80101c8 <__udivmoddi4+0x134>

08010370 <__aeabi_idiv0>:
 8010370:	4770      	bx	lr
 8010372:	bf00      	nop

08010374 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010374:	b580      	push	{r7, lr}
 8010376:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010378:	4a0e      	ldr	r2, [pc, #56]	; (80103b4 <HAL_Init+0x40>)
 801037a:	4b0e      	ldr	r3, [pc, #56]	; (80103b4 <HAL_Init+0x40>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010382:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8010384:	4a0b      	ldr	r2, [pc, #44]	; (80103b4 <HAL_Init+0x40>)
 8010386:	4b0b      	ldr	r3, [pc, #44]	; (80103b4 <HAL_Init+0x40>)
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801038e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010390:	4a08      	ldr	r2, [pc, #32]	; (80103b4 <HAL_Init+0x40>)
 8010392:	4b08      	ldr	r3, [pc, #32]	; (80103b4 <HAL_Init+0x40>)
 8010394:	681b      	ldr	r3, [r3, #0]
 8010396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801039a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801039c:	2003      	movs	r0, #3
 801039e:	f000 f90e 	bl	80105be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80103a2:	2000      	movs	r0, #0
 80103a4:	f015 fa12 	bl	80257cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80103a8:	f015 f9e4 	bl	8025774 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80103ac:	2300      	movs	r3, #0
}
 80103ae:	4618      	mov	r0, r3
 80103b0:	bd80      	pop	{r7, pc}
 80103b2:	bf00      	nop
 80103b4:	40023c00 	.word	0x40023c00

080103b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80103b8:	b480      	push	{r7}
 80103ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80103bc:	4b06      	ldr	r3, [pc, #24]	; (80103d8 <HAL_IncTick+0x20>)
 80103be:	781b      	ldrb	r3, [r3, #0]
 80103c0:	461a      	mov	r2, r3
 80103c2:	4b06      	ldr	r3, [pc, #24]	; (80103dc <HAL_IncTick+0x24>)
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	4413      	add	r3, r2
 80103c8:	4a04      	ldr	r2, [pc, #16]	; (80103dc <HAL_IncTick+0x24>)
 80103ca:	6013      	str	r3, [r2, #0]
}
 80103cc:	bf00      	nop
 80103ce:	46bd      	mov	sp, r7
 80103d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d4:	4770      	bx	lr
 80103d6:	bf00      	nop
 80103d8:	20000000 	.word	0x20000000
 80103dc:	2000a1bc 	.word	0x2000a1bc

080103e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80103e0:	b480      	push	{r7}
 80103e2:	af00      	add	r7, sp, #0
  return uwTick;
 80103e4:	4b03      	ldr	r3, [pc, #12]	; (80103f4 <HAL_GetTick+0x14>)
 80103e6:	681b      	ldr	r3, [r3, #0]
}
 80103e8:	4618      	mov	r0, r3
 80103ea:	46bd      	mov	sp, r7
 80103ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f0:	4770      	bx	lr
 80103f2:	bf00      	nop
 80103f4:	2000a1bc 	.word	0x2000a1bc

080103f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b084      	sub	sp, #16
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010400:	f7ff ffee 	bl	80103e0 <HAL_GetTick>
 8010404:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 801040a:	68fb      	ldr	r3, [r7, #12]
 801040c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010410:	d005      	beq.n	801041e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010412:	4b09      	ldr	r3, [pc, #36]	; (8010438 <HAL_Delay+0x40>)
 8010414:	781b      	ldrb	r3, [r3, #0]
 8010416:	461a      	mov	r2, r3
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	4413      	add	r3, r2
 801041c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 801041e:	bf00      	nop
 8010420:	f7ff ffde 	bl	80103e0 <HAL_GetTick>
 8010424:	4602      	mov	r2, r0
 8010426:	68bb      	ldr	r3, [r7, #8]
 8010428:	1ad2      	subs	r2, r2, r3
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	429a      	cmp	r2, r3
 801042e:	d3f7      	bcc.n	8010420 <HAL_Delay+0x28>
  {
  }
}
 8010430:	bf00      	nop
 8010432:	3710      	adds	r7, #16
 8010434:	46bd      	mov	sp, r7
 8010436:	bd80      	pop	{r7, pc}
 8010438:	20000000 	.word	0x20000000

0801043c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801043c:	b480      	push	{r7}
 801043e:	b085      	sub	sp, #20
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	f003 0307 	and.w	r3, r3, #7
 801044a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 801044c:	4b0c      	ldr	r3, [pc, #48]	; (8010480 <NVIC_SetPriorityGrouping+0x44>)
 801044e:	68db      	ldr	r3, [r3, #12]
 8010450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010452:	68ba      	ldr	r2, [r7, #8]
 8010454:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010458:	4013      	ands	r3, r2
 801045a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010460:	68bb      	ldr	r3, [r7, #8]
 8010462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010464:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801046c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 801046e:	4a04      	ldr	r2, [pc, #16]	; (8010480 <NVIC_SetPriorityGrouping+0x44>)
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	60d3      	str	r3, [r2, #12]
}
 8010474:	bf00      	nop
 8010476:	3714      	adds	r7, #20
 8010478:	46bd      	mov	sp, r7
 801047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801047e:	4770      	bx	lr
 8010480:	e000ed00 	.word	0xe000ed00

08010484 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8010484:	b480      	push	{r7}
 8010486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010488:	4b04      	ldr	r3, [pc, #16]	; (801049c <NVIC_GetPriorityGrouping+0x18>)
 801048a:	68db      	ldr	r3, [r3, #12]
 801048c:	0a1b      	lsrs	r3, r3, #8
 801048e:	f003 0307 	and.w	r3, r3, #7
}
 8010492:	4618      	mov	r0, r3
 8010494:	46bd      	mov	sp, r7
 8010496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049a:	4770      	bx	lr
 801049c:	e000ed00 	.word	0xe000ed00

080104a0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80104a0:	b480      	push	{r7}
 80104a2:	b083      	sub	sp, #12
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	4603      	mov	r3, r0
 80104a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80104aa:	4909      	ldr	r1, [pc, #36]	; (80104d0 <NVIC_EnableIRQ+0x30>)
 80104ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104b0:	095b      	lsrs	r3, r3, #5
 80104b2:	79fa      	ldrb	r2, [r7, #7]
 80104b4:	f002 021f 	and.w	r2, r2, #31
 80104b8:	2001      	movs	r0, #1
 80104ba:	fa00 f202 	lsl.w	r2, r0, r2
 80104be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80104c2:	bf00      	nop
 80104c4:	370c      	adds	r7, #12
 80104c6:	46bd      	mov	sp, r7
 80104c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104cc:	4770      	bx	lr
 80104ce:	bf00      	nop
 80104d0:	e000e100 	.word	0xe000e100

080104d4 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80104d4:	b480      	push	{r7}
 80104d6:	b083      	sub	sp, #12
 80104d8:	af00      	add	r7, sp, #0
 80104da:	4603      	mov	r3, r0
 80104dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80104de:	4909      	ldr	r1, [pc, #36]	; (8010504 <NVIC_DisableIRQ+0x30>)
 80104e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104e4:	095b      	lsrs	r3, r3, #5
 80104e6:	79fa      	ldrb	r2, [r7, #7]
 80104e8:	f002 021f 	and.w	r2, r2, #31
 80104ec:	2001      	movs	r0, #1
 80104ee:	fa00 f202 	lsl.w	r2, r0, r2
 80104f2:	3320      	adds	r3, #32
 80104f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80104f8:	bf00      	nop
 80104fa:	370c      	adds	r7, #12
 80104fc:	46bd      	mov	sp, r7
 80104fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010502:	4770      	bx	lr
 8010504:	e000e100 	.word	0xe000e100

08010508 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010508:	b480      	push	{r7}
 801050a:	b083      	sub	sp, #12
 801050c:	af00      	add	r7, sp, #0
 801050e:	4603      	mov	r3, r0
 8010510:	6039      	str	r1, [r7, #0]
 8010512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8010514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010518:	2b00      	cmp	r3, #0
 801051a:	da0b      	bge.n	8010534 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801051c:	490d      	ldr	r1, [pc, #52]	; (8010554 <NVIC_SetPriority+0x4c>)
 801051e:	79fb      	ldrb	r3, [r7, #7]
 8010520:	f003 030f 	and.w	r3, r3, #15
 8010524:	3b04      	subs	r3, #4
 8010526:	683a      	ldr	r2, [r7, #0]
 8010528:	b2d2      	uxtb	r2, r2
 801052a:	0112      	lsls	r2, r2, #4
 801052c:	b2d2      	uxtb	r2, r2
 801052e:	440b      	add	r3, r1
 8010530:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8010532:	e009      	b.n	8010548 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010534:	4908      	ldr	r1, [pc, #32]	; (8010558 <NVIC_SetPriority+0x50>)
 8010536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801053a:	683a      	ldr	r2, [r7, #0]
 801053c:	b2d2      	uxtb	r2, r2
 801053e:	0112      	lsls	r2, r2, #4
 8010540:	b2d2      	uxtb	r2, r2
 8010542:	440b      	add	r3, r1
 8010544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010548:	bf00      	nop
 801054a:	370c      	adds	r7, #12
 801054c:	46bd      	mov	sp, r7
 801054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010552:	4770      	bx	lr
 8010554:	e000ed00 	.word	0xe000ed00
 8010558:	e000e100 	.word	0xe000e100

0801055c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801055c:	b480      	push	{r7}
 801055e:	b089      	sub	sp, #36	; 0x24
 8010560:	af00      	add	r7, sp, #0
 8010562:	60f8      	str	r0, [r7, #12]
 8010564:	60b9      	str	r1, [r7, #8]
 8010566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	f003 0307 	and.w	r3, r3, #7
 801056e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010570:	69fb      	ldr	r3, [r7, #28]
 8010572:	f1c3 0307 	rsb	r3, r3, #7
 8010576:	2b04      	cmp	r3, #4
 8010578:	bf28      	it	cs
 801057a:	2304      	movcs	r3, #4
 801057c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801057e:	69fb      	ldr	r3, [r7, #28]
 8010580:	3304      	adds	r3, #4
 8010582:	2b06      	cmp	r3, #6
 8010584:	d902      	bls.n	801058c <NVIC_EncodePriority+0x30>
 8010586:	69fb      	ldr	r3, [r7, #28]
 8010588:	3b03      	subs	r3, #3
 801058a:	e000      	b.n	801058e <NVIC_EncodePriority+0x32>
 801058c:	2300      	movs	r3, #0
 801058e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010590:	2201      	movs	r2, #1
 8010592:	69bb      	ldr	r3, [r7, #24]
 8010594:	fa02 f303 	lsl.w	r3, r2, r3
 8010598:	1e5a      	subs	r2, r3, #1
 801059a:	68bb      	ldr	r3, [r7, #8]
 801059c:	401a      	ands	r2, r3
 801059e:	697b      	ldr	r3, [r7, #20]
 80105a0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80105a2:	2101      	movs	r1, #1
 80105a4:	697b      	ldr	r3, [r7, #20]
 80105a6:	fa01 f303 	lsl.w	r3, r1, r3
 80105aa:	1e59      	subs	r1, r3, #1
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80105b0:	4313      	orrs	r3, r2
         );
}
 80105b2:	4618      	mov	r0, r3
 80105b4:	3724      	adds	r7, #36	; 0x24
 80105b6:	46bd      	mov	sp, r7
 80105b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105bc:	4770      	bx	lr

080105be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80105be:	b580      	push	{r7, lr}
 80105c0:	b082      	sub	sp, #8
 80105c2:	af00      	add	r7, sp, #0
 80105c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80105c6:	6878      	ldr	r0, [r7, #4]
 80105c8:	f7ff ff38 	bl	801043c <NVIC_SetPriorityGrouping>
}
 80105cc:	bf00      	nop
 80105ce:	3708      	adds	r7, #8
 80105d0:	46bd      	mov	sp, r7
 80105d2:	bd80      	pop	{r7, pc}

080105d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b086      	sub	sp, #24
 80105d8:	af00      	add	r7, sp, #0
 80105da:	4603      	mov	r3, r0
 80105dc:	60b9      	str	r1, [r7, #8]
 80105de:	607a      	str	r2, [r7, #4]
 80105e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80105e2:	2300      	movs	r3, #0
 80105e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80105e6:	f7ff ff4d 	bl	8010484 <NVIC_GetPriorityGrouping>
 80105ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80105ec:	687a      	ldr	r2, [r7, #4]
 80105ee:	68b9      	ldr	r1, [r7, #8]
 80105f0:	6978      	ldr	r0, [r7, #20]
 80105f2:	f7ff ffb3 	bl	801055c <NVIC_EncodePriority>
 80105f6:	4602      	mov	r2, r0
 80105f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80105fc:	4611      	mov	r1, r2
 80105fe:	4618      	mov	r0, r3
 8010600:	f7ff ff82 	bl	8010508 <NVIC_SetPriority>
}
 8010604:	bf00      	nop
 8010606:	3718      	adds	r7, #24
 8010608:	46bd      	mov	sp, r7
 801060a:	bd80      	pop	{r7, pc}

0801060c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b082      	sub	sp, #8
 8010610:	af00      	add	r7, sp, #0
 8010612:	4603      	mov	r3, r0
 8010614:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801061a:	4618      	mov	r0, r3
 801061c:	f7ff ff40 	bl	80104a0 <NVIC_EnableIRQ>
}
 8010620:	bf00      	nop
 8010622:	3708      	adds	r7, #8
 8010624:	46bd      	mov	sp, r7
 8010626:	bd80      	pop	{r7, pc}

08010628 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8010628:	b580      	push	{r7, lr}
 801062a:	b082      	sub	sp, #8
 801062c:	af00      	add	r7, sp, #0
 801062e:	4603      	mov	r3, r0
 8010630:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8010632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010636:	4618      	mov	r0, r3
 8010638:	f7ff ff4c 	bl	80104d4 <NVIC_DisableIRQ>
}
 801063c:	bf00      	nop
 801063e:	3708      	adds	r7, #8
 8010640:	46bd      	mov	sp, r7
 8010642:	bd80      	pop	{r7, pc}

08010644 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010644:	b580      	push	{r7, lr}
 8010646:	b086      	sub	sp, #24
 8010648:	af00      	add	r7, sp, #0
 801064a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 801064c:	2300      	movs	r3, #0
 801064e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8010650:	f7ff fec6 	bl	80103e0 <HAL_GetTick>
 8010654:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	2b00      	cmp	r3, #0
 801065a:	d101      	bne.n	8010660 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 801065c:	2301      	movs	r3, #1
 801065e:	e099      	b.n	8010794 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	2200      	movs	r2, #0
 8010664:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	2202      	movs	r2, #2
 801066c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	687a      	ldr	r2, [r7, #4]
 8010676:	6812      	ldr	r2, [r2, #0]
 8010678:	6812      	ldr	r2, [r2, #0]
 801067a:	f022 0201 	bic.w	r2, r2, #1
 801067e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010680:	e00f      	b.n	80106a2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010682:	f7ff fead 	bl	80103e0 <HAL_GetTick>
 8010686:	4602      	mov	r2, r0
 8010688:	693b      	ldr	r3, [r7, #16]
 801068a:	1ad3      	subs	r3, r2, r3
 801068c:	2b05      	cmp	r3, #5
 801068e:	d908      	bls.n	80106a2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	2220      	movs	r2, #32
 8010694:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	2203      	movs	r2, #3
 801069a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 801069e:	2303      	movs	r3, #3
 80106a0:	e078      	b.n	8010794 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	681b      	ldr	r3, [r3, #0]
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	f003 0301 	and.w	r3, r3, #1
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d1e8      	bne.n	8010682 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80106b8:	697a      	ldr	r2, [r7, #20]
 80106ba:	4b38      	ldr	r3, [pc, #224]	; (801079c <HAL_DMA_Init+0x158>)
 80106bc:	4013      	ands	r3, r2
 80106be:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80106c0:	687b      	ldr	r3, [r7, #4]
 80106c2:	685a      	ldr	r2, [r3, #4]
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	689b      	ldr	r3, [r3, #8]
 80106c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80106ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	691b      	ldr	r3, [r3, #16]
 80106d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80106da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	699b      	ldr	r3, [r3, #24]
 80106e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80106e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	6a1b      	ldr	r3, [r3, #32]
 80106ec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80106ee:	697a      	ldr	r2, [r7, #20]
 80106f0:	4313      	orrs	r3, r2
 80106f2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106f8:	2b04      	cmp	r3, #4
 80106fa:	d107      	bne.n	801070c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010704:	4313      	orrs	r3, r2
 8010706:	697a      	ldr	r2, [r7, #20]
 8010708:	4313      	orrs	r3, r2
 801070a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	697a      	ldr	r2, [r7, #20]
 8010712:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	695b      	ldr	r3, [r3, #20]
 801071a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 801071c:	697b      	ldr	r3, [r7, #20]
 801071e:	f023 0307 	bic.w	r3, r3, #7
 8010722:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010728:	697a      	ldr	r2, [r7, #20]
 801072a:	4313      	orrs	r3, r2
 801072c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010732:	2b04      	cmp	r3, #4
 8010734:	d117      	bne.n	8010766 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801073a:	697a      	ldr	r2, [r7, #20]
 801073c:	4313      	orrs	r3, r2
 801073e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010744:	2b00      	cmp	r3, #0
 8010746:	d00e      	beq.n	8010766 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8010748:	6878      	ldr	r0, [r7, #4]
 801074a:	f000 fae5 	bl	8010d18 <DMA_CheckFifoParam>
 801074e:	4603      	mov	r3, r0
 8010750:	2b00      	cmp	r3, #0
 8010752:	d008      	beq.n	8010766 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	2240      	movs	r2, #64	; 0x40
 8010758:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	2201      	movs	r2, #1
 801075e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8010762:	2301      	movs	r3, #1
 8010764:	e016      	b.n	8010794 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	697a      	ldr	r2, [r7, #20]
 801076c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 801076e:	6878      	ldr	r0, [r7, #4]
 8010770:	f000 fa9c 	bl	8010cac <DMA_CalcBaseAndBitshift>
 8010774:	4603      	mov	r3, r0
 8010776:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801077c:	223f      	movs	r2, #63	; 0x3f
 801077e:	409a      	lsls	r2, r3
 8010780:	68fb      	ldr	r3, [r7, #12]
 8010782:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	2200      	movs	r2, #0
 8010788:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	2201      	movs	r2, #1
 801078e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8010792:	2300      	movs	r3, #0
}
 8010794:	4618      	mov	r0, r3
 8010796:	3718      	adds	r7, #24
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}
 801079c:	f010803f 	.word	0xf010803f

080107a0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80107a0:	b580      	push	{r7, lr}
 80107a2:	b084      	sub	sp, #16
 80107a4:	af00      	add	r7, sp, #0
 80107a6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d101      	bne.n	80107b2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80107ae:	2301      	movs	r3, #1
 80107b0:	e03e      	b.n	8010830 <HAL_DMA_DeInit+0x90>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80107b8:	b2db      	uxtb	r3, r3
 80107ba:	2b02      	cmp	r3, #2
 80107bc:	d101      	bne.n	80107c2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80107be:	2302      	movs	r3, #2
 80107c0:	e036      	b.n	8010830 <HAL_DMA_DeInit+0x90>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	681b      	ldr	r3, [r3, #0]
 80107c6:	687a      	ldr	r2, [r7, #4]
 80107c8:	6812      	ldr	r2, [r2, #0]
 80107ca:	6812      	ldr	r2, [r2, #0]
 80107cc:	f022 0201 	bic.w	r2, r2, #1
 80107d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	2200      	movs	r2, #0
 80107d8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	2200      	movs	r2, #0
 80107e0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	2200      	movs	r2, #0
 80107e8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	2200      	movs	r2, #0
 80107f0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	2200      	movs	r2, #0
 80107f8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	2221      	movs	r2, #33	; 0x21
 8010800:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8010802:	6878      	ldr	r0, [r7, #4]
 8010804:	f000 fa52 	bl	8010cac <DMA_CalcBaseAndBitshift>
 8010808:	4603      	mov	r3, r0
 801080a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010810:	223f      	movs	r2, #63	; 0x3f
 8010812:	409a      	lsls	r2, r3
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	2200      	movs	r2, #0
 801081c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	2200      	movs	r2, #0
 8010822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2200      	movs	r2, #0
 801082a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 801082e:	2300      	movs	r3, #0
}
 8010830:	4618      	mov	r0, r3
 8010832:	3710      	adds	r7, #16
 8010834:	46bd      	mov	sp, r7
 8010836:	bd80      	pop	{r7, pc}

08010838 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b086      	sub	sp, #24
 801083c:	af00      	add	r7, sp, #0
 801083e:	60f8      	str	r0, [r7, #12]
 8010840:	60b9      	str	r1, [r7, #8]
 8010842:	607a      	str	r2, [r7, #4]
 8010844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010846:	2300      	movs	r3, #0
 8010848:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 801084a:	68fb      	ldr	r3, [r7, #12]
 801084c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801084e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010856:	2b01      	cmp	r3, #1
 8010858:	d101      	bne.n	801085e <HAL_DMA_Start_IT+0x26>
 801085a:	2302      	movs	r3, #2
 801085c:	e048      	b.n	80108f0 <HAL_DMA_Start_IT+0xb8>
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	2201      	movs	r2, #1
 8010862:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 801086c:	b2db      	uxtb	r3, r3
 801086e:	2b01      	cmp	r3, #1
 8010870:	d137      	bne.n	80108e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	2202      	movs	r2, #2
 8010876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	2200      	movs	r2, #0
 801087e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	687a      	ldr	r2, [r7, #4]
 8010884:	68b9      	ldr	r1, [r7, #8]
 8010886:	68f8      	ldr	r0, [r7, #12]
 8010888:	f000 f9e2 	bl	8010c50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010890:	223f      	movs	r2, #63	; 0x3f
 8010892:	409a      	lsls	r2, r3
 8010894:	693b      	ldr	r3, [r7, #16]
 8010896:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	68fa      	ldr	r2, [r7, #12]
 801089e:	6812      	ldr	r2, [r2, #0]
 80108a0:	6812      	ldr	r2, [r2, #0]
 80108a2:	f042 0216 	orr.w	r2, r2, #22
 80108a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	68fa      	ldr	r2, [r7, #12]
 80108ae:	6812      	ldr	r2, [r2, #0]
 80108b0:	6952      	ldr	r2, [r2, #20]
 80108b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80108b6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80108bc:	2b00      	cmp	r3, #0
 80108be:	d007      	beq.n	80108d0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80108c0:	68fb      	ldr	r3, [r7, #12]
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	68fa      	ldr	r2, [r7, #12]
 80108c6:	6812      	ldr	r2, [r2, #0]
 80108c8:	6812      	ldr	r2, [r2, #0]
 80108ca:	f042 0208 	orr.w	r2, r2, #8
 80108ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	68fa      	ldr	r2, [r7, #12]
 80108d6:	6812      	ldr	r2, [r2, #0]
 80108d8:	6812      	ldr	r2, [r2, #0]
 80108da:	f042 0201 	orr.w	r2, r2, #1
 80108de:	601a      	str	r2, [r3, #0]
 80108e0:	e005      	b.n	80108ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	2200      	movs	r2, #0
 80108e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80108ea:	2302      	movs	r3, #2
 80108ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80108ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80108f0:	4618      	mov	r0, r3
 80108f2:	3718      	adds	r7, #24
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bd80      	pop	{r7, pc}

080108f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80108f8:	b480      	push	{r7}
 80108fa:	b083      	sub	sp, #12
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010906:	b2db      	uxtb	r3, r3
 8010908:	2b02      	cmp	r3, #2
 801090a:	d004      	beq.n	8010916 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	2280      	movs	r2, #128	; 0x80
 8010910:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8010912:	2301      	movs	r3, #1
 8010914:	e00c      	b.n	8010930 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2205      	movs	r2, #5
 801091a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	687a      	ldr	r2, [r7, #4]
 8010924:	6812      	ldr	r2, [r2, #0]
 8010926:	6812      	ldr	r2, [r2, #0]
 8010928:	f022 0201 	bic.w	r2, r2, #1
 801092c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801092e:	2300      	movs	r3, #0
}
 8010930:	4618      	mov	r0, r3
 8010932:	370c      	adds	r7, #12
 8010934:	46bd      	mov	sp, r7
 8010936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801093a:	4770      	bx	lr

0801093c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 801093c:	b580      	push	{r7, lr}
 801093e:	b086      	sub	sp, #24
 8010940:	af00      	add	r7, sp, #0
 8010942:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8010944:	2300      	movs	r3, #0
 8010946:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8010948:	4b92      	ldr	r3, [pc, #584]	; (8010b94 <HAL_DMA_IRQHandler+0x258>)
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	4a92      	ldr	r2, [pc, #584]	; (8010b98 <HAL_DMA_IRQHandler+0x25c>)
 801094e:	fba2 2303 	umull	r2, r3, r2, r3
 8010952:	0a9b      	lsrs	r3, r3, #10
 8010954:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801095a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 801095c:	693b      	ldr	r3, [r7, #16]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010966:	2208      	movs	r2, #8
 8010968:	409a      	lsls	r2, r3
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	4013      	ands	r3, r2
 801096e:	2b00      	cmp	r3, #0
 8010970:	d01a      	beq.n	80109a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	f003 0304 	and.w	r3, r3, #4
 801097c:	2b00      	cmp	r3, #0
 801097e:	d013      	beq.n	80109a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	687a      	ldr	r2, [r7, #4]
 8010986:	6812      	ldr	r2, [r2, #0]
 8010988:	6812      	ldr	r2, [r2, #0]
 801098a:	f022 0204 	bic.w	r2, r2, #4
 801098e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010994:	2208      	movs	r2, #8
 8010996:	409a      	lsls	r2, r3
 8010998:	693b      	ldr	r3, [r7, #16]
 801099a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109a0:	f043 0201 	orr.w	r2, r3, #1
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80109ac:	2201      	movs	r2, #1
 80109ae:	409a      	lsls	r2, r3
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	4013      	ands	r3, r2
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d012      	beq.n	80109de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	695b      	ldr	r3, [r3, #20]
 80109be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d00b      	beq.n	80109de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80109ca:	2201      	movs	r2, #1
 80109cc:	409a      	lsls	r2, r3
 80109ce:	693b      	ldr	r3, [r7, #16]
 80109d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109d6:	f043 0202 	orr.w	r2, r3, #2
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80109e2:	2204      	movs	r2, #4
 80109e4:	409a      	lsls	r2, r3
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	4013      	ands	r3, r2
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d012      	beq.n	8010a14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	f003 0302 	and.w	r3, r3, #2
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d00b      	beq.n	8010a14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010a00:	2204      	movs	r2, #4
 8010a02:	409a      	lsls	r2, r3
 8010a04:	693b      	ldr	r3, [r7, #16]
 8010a06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a0c:	f043 0204 	orr.w	r2, r3, #4
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010a18:	2210      	movs	r2, #16
 8010a1a:	409a      	lsls	r2, r3
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	4013      	ands	r3, r2
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d043      	beq.n	8010aac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	f003 0308 	and.w	r3, r3, #8
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d03c      	beq.n	8010aac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010a36:	2210      	movs	r2, #16
 8010a38:	409a      	lsls	r2, r3
 8010a3a:	693b      	ldr	r3, [r7, #16]
 8010a3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d018      	beq.n	8010a7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d108      	bne.n	8010a6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d024      	beq.n	8010aac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a66:	6878      	ldr	r0, [r7, #4]
 8010a68:	4798      	blx	r3
 8010a6a:	e01f      	b.n	8010aac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d01b      	beq.n	8010aac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010a78:	6878      	ldr	r0, [r7, #4]
 8010a7a:	4798      	blx	r3
 8010a7c:	e016      	b.n	8010aac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d107      	bne.n	8010a9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	687a      	ldr	r2, [r7, #4]
 8010a92:	6812      	ldr	r2, [r2, #0]
 8010a94:	6812      	ldr	r2, [r2, #0]
 8010a96:	f022 0208 	bic.w	r2, r2, #8
 8010a9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d003      	beq.n	8010aac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010aa8:	6878      	ldr	r0, [r7, #4]
 8010aaa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010ab0:	2220      	movs	r2, #32
 8010ab2:	409a      	lsls	r2, r3
 8010ab4:	68fb      	ldr	r3, [r7, #12]
 8010ab6:	4013      	ands	r3, r2
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	f000 808e 	beq.w	8010bda <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	f003 0310 	and.w	r3, r3, #16
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	f000 8086 	beq.w	8010bda <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010ad2:	2220      	movs	r2, #32
 8010ad4:	409a      	lsls	r2, r3
 8010ad6:	693b      	ldr	r3, [r7, #16]
 8010ad8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010ae0:	b2db      	uxtb	r3, r3
 8010ae2:	2b05      	cmp	r3, #5
 8010ae4:	d136      	bne.n	8010b54 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	687a      	ldr	r2, [r7, #4]
 8010aec:	6812      	ldr	r2, [r2, #0]
 8010aee:	6812      	ldr	r2, [r2, #0]
 8010af0:	f022 0216 	bic.w	r2, r2, #22
 8010af4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	681b      	ldr	r3, [r3, #0]
 8010afa:	687a      	ldr	r2, [r7, #4]
 8010afc:	6812      	ldr	r2, [r2, #0]
 8010afe:	6952      	ldr	r2, [r2, #20]
 8010b00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010b04:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d103      	bne.n	8010b16 <HAL_DMA_IRQHandler+0x1da>
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d007      	beq.n	8010b26 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	687a      	ldr	r2, [r7, #4]
 8010b1c:	6812      	ldr	r2, [r2, #0]
 8010b1e:	6812      	ldr	r2, [r2, #0]
 8010b20:	f022 0208 	bic.w	r2, r2, #8
 8010b24:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b2a:	223f      	movs	r2, #63	; 0x3f
 8010b2c:	409a      	lsls	r2, r3
 8010b2e:	693b      	ldr	r3, [r7, #16]
 8010b30:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	2200      	movs	r2, #0
 8010b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	2201      	movs	r2, #1
 8010b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d07d      	beq.n	8010c46 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	4798      	blx	r3
        }
        return;
 8010b52:	e078      	b.n	8010c46 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	681b      	ldr	r3, [r3, #0]
 8010b5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d01c      	beq.n	8010b9c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	681b      	ldr	r3, [r3, #0]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d108      	bne.n	8010b82 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d030      	beq.n	8010bda <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010b7c:	6878      	ldr	r0, [r7, #4]
 8010b7e:	4798      	blx	r3
 8010b80:	e02b      	b.n	8010bda <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d027      	beq.n	8010bda <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	4798      	blx	r3
 8010b92:	e022      	b.n	8010bda <HAL_DMA_IRQHandler+0x29e>
 8010b94:	20000050 	.word	0x20000050
 8010b98:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d10f      	bne.n	8010bca <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	687a      	ldr	r2, [r7, #4]
 8010bb0:	6812      	ldr	r2, [r2, #0]
 8010bb2:	6812      	ldr	r2, [r2, #0]
 8010bb4:	f022 0210 	bic.w	r2, r2, #16
 8010bb8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	2200      	movs	r2, #0
 8010bbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	2201      	movs	r2, #1
 8010bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d003      	beq.n	8010bda <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010bd6:	6878      	ldr	r0, [r7, #4]
 8010bd8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d032      	beq.n	8010c48 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010be6:	f003 0301 	and.w	r3, r3, #1
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d022      	beq.n	8010c34 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	2205      	movs	r2, #5
 8010bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	687a      	ldr	r2, [r7, #4]
 8010bfc:	6812      	ldr	r2, [r2, #0]
 8010bfe:	6812      	ldr	r2, [r2, #0]
 8010c00:	f022 0201 	bic.w	r2, r2, #1
 8010c04:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8010c06:	68bb      	ldr	r3, [r7, #8]
 8010c08:	3301      	adds	r3, #1
 8010c0a:	60bb      	str	r3, [r7, #8]
 8010c0c:	697a      	ldr	r2, [r7, #20]
 8010c0e:	4293      	cmp	r3, r2
 8010c10:	d807      	bhi.n	8010c22 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	f003 0301 	and.w	r3, r3, #1
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d1f2      	bne.n	8010c06 <HAL_DMA_IRQHandler+0x2ca>
 8010c20:	e000      	b.n	8010c24 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8010c22:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	2200      	movs	r2, #0
 8010c28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	2201      	movs	r2, #1
 8010c30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d005      	beq.n	8010c48 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010c40:	6878      	ldr	r0, [r7, #4]
 8010c42:	4798      	blx	r3
 8010c44:	e000      	b.n	8010c48 <HAL_DMA_IRQHandler+0x30c>
        return;
 8010c46:	bf00      	nop
    }
  }
}
 8010c48:	3718      	adds	r7, #24
 8010c4a:	46bd      	mov	sp, r7
 8010c4c:	bd80      	pop	{r7, pc}
 8010c4e:	bf00      	nop

08010c50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010c50:	b480      	push	{r7}
 8010c52:	b085      	sub	sp, #20
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	60f8      	str	r0, [r7, #12]
 8010c58:	60b9      	str	r1, [r7, #8]
 8010c5a:	607a      	str	r2, [r7, #4]
 8010c5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	68fa      	ldr	r2, [r7, #12]
 8010c64:	6812      	ldr	r2, [r2, #0]
 8010c66:	6812      	ldr	r2, [r2, #0]
 8010c68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8010c6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	683a      	ldr	r2, [r7, #0]
 8010c74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	689b      	ldr	r3, [r3, #8]
 8010c7a:	2b40      	cmp	r3, #64	; 0x40
 8010c7c:	d108      	bne.n	8010c90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	687a      	ldr	r2, [r7, #4]
 8010c84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	68ba      	ldr	r2, [r7, #8]
 8010c8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8010c8e:	e007      	b.n	8010ca0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	68ba      	ldr	r2, [r7, #8]
 8010c96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	687a      	ldr	r2, [r7, #4]
 8010c9e:	60da      	str	r2, [r3, #12]
}
 8010ca0:	bf00      	nop
 8010ca2:	3714      	adds	r7, #20
 8010ca4:	46bd      	mov	sp, r7
 8010ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010caa:	4770      	bx	lr

08010cac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8010cac:	b480      	push	{r7}
 8010cae:	b085      	sub	sp, #20
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	b2db      	uxtb	r3, r3
 8010cba:	3b10      	subs	r3, #16
 8010cbc:	4a14      	ldr	r2, [pc, #80]	; (8010d10 <DMA_CalcBaseAndBitshift+0x64>)
 8010cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8010cc2:	091b      	lsrs	r3, r3, #4
 8010cc4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8010cc6:	4a13      	ldr	r2, [pc, #76]	; (8010d14 <DMA_CalcBaseAndBitshift+0x68>)
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	4413      	add	r3, r2
 8010ccc:	781b      	ldrb	r3, [r3, #0]
 8010cce:	461a      	mov	r2, r3
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	2b03      	cmp	r3, #3
 8010cd8:	d909      	bls.n	8010cee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8010ce2:	f023 0303 	bic.w	r3, r3, #3
 8010ce6:	1d1a      	adds	r2, r3, #4
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	659a      	str	r2, [r3, #88]	; 0x58
 8010cec:	e007      	b.n	8010cfe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8010cf6:	f023 0303 	bic.w	r3, r3, #3
 8010cfa:	687a      	ldr	r2, [r7, #4]
 8010cfc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	3714      	adds	r7, #20
 8010d06:	46bd      	mov	sp, r7
 8010d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d0c:	4770      	bx	lr
 8010d0e:	bf00      	nop
 8010d10:	aaaaaaab 	.word	0xaaaaaaab
 8010d14:	08029460 	.word	0x08029460

08010d18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8010d18:	b480      	push	{r7}
 8010d1a:	b085      	sub	sp, #20
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010d20:	2300      	movs	r3, #0
 8010d22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010d28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	699b      	ldr	r3, [r3, #24]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d11f      	bne.n	8010d72 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8010d32:	68bb      	ldr	r3, [r7, #8]
 8010d34:	2b03      	cmp	r3, #3
 8010d36:	d855      	bhi.n	8010de4 <DMA_CheckFifoParam+0xcc>
 8010d38:	a201      	add	r2, pc, #4	; (adr r2, 8010d40 <DMA_CheckFifoParam+0x28>)
 8010d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d3e:	bf00      	nop
 8010d40:	08010d51 	.word	0x08010d51
 8010d44:	08010d63 	.word	0x08010d63
 8010d48:	08010d51 	.word	0x08010d51
 8010d4c:	08010de5 	.word	0x08010de5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d045      	beq.n	8010de8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8010d5c:	2301      	movs	r3, #1
 8010d5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010d60:	e042      	b.n	8010de8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8010d6a:	d13f      	bne.n	8010dec <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8010d6c:	2301      	movs	r3, #1
 8010d6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010d70:	e03c      	b.n	8010dec <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	699b      	ldr	r3, [r3, #24]
 8010d76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010d7a:	d121      	bne.n	8010dc0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	2b03      	cmp	r3, #3
 8010d80:	d836      	bhi.n	8010df0 <DMA_CheckFifoParam+0xd8>
 8010d82:	a201      	add	r2, pc, #4	; (adr r2, 8010d88 <DMA_CheckFifoParam+0x70>)
 8010d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d88:	08010d99 	.word	0x08010d99
 8010d8c:	08010d9f 	.word	0x08010d9f
 8010d90:	08010d99 	.word	0x08010d99
 8010d94:	08010db1 	.word	0x08010db1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8010d98:	2301      	movs	r3, #1
 8010d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8010d9c:	e02f      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010da2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d024      	beq.n	8010df4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8010daa:	2301      	movs	r3, #1
 8010dac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010dae:	e021      	b.n	8010df4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010db4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8010db8:	d11e      	bne.n	8010df8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8010dba:	2301      	movs	r3, #1
 8010dbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8010dbe:	e01b      	b.n	8010df8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	2b02      	cmp	r3, #2
 8010dc4:	d902      	bls.n	8010dcc <DMA_CheckFifoParam+0xb4>
 8010dc6:	2b03      	cmp	r3, #3
 8010dc8:	d003      	beq.n	8010dd2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8010dca:	e018      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8010dcc:	2301      	movs	r3, #1
 8010dce:	73fb      	strb	r3, [r7, #15]
      break;
 8010dd0:	e015      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010dd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d00e      	beq.n	8010dfc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8010dde:	2301      	movs	r3, #1
 8010de0:	73fb      	strb	r3, [r7, #15]
      break;
 8010de2:	e00b      	b.n	8010dfc <DMA_CheckFifoParam+0xe4>
      break;
 8010de4:	bf00      	nop
 8010de6:	e00a      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      break;
 8010de8:	bf00      	nop
 8010dea:	e008      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      break;
 8010dec:	bf00      	nop
 8010dee:	e006      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      break;
 8010df0:	bf00      	nop
 8010df2:	e004      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      break;
 8010df4:	bf00      	nop
 8010df6:	e002      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      break;   
 8010df8:	bf00      	nop
 8010dfa:	e000      	b.n	8010dfe <DMA_CheckFifoParam+0xe6>
      break;
 8010dfc:	bf00      	nop
    }
  } 
  
  return status; 
 8010dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e00:	4618      	mov	r0, r3
 8010e02:	3714      	adds	r7, #20
 8010e04:	46bd      	mov	sp, r7
 8010e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0a:	4770      	bx	lr

08010e0c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b088      	sub	sp, #32
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8010e14:	2300      	movs	r3, #0
 8010e16:	61fb      	str	r3, [r7, #28]
 8010e18:	2300      	movs	r3, #0
 8010e1a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8010e1c:	4baa      	ldr	r3, [pc, #680]	; (80110c8 <HAL_ETH_Init+0x2bc>)
 8010e1e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8010e20:	2300      	movs	r3, #0
 8010e22:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8010e24:	2300      	movs	r3, #0
 8010e26:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d101      	bne.n	8010e32 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8010e2e:	2301      	movs	r3, #1
 8010e30:	e185      	b.n	801113e <HAL_ETH_Init+0x332>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010e38:	b2db      	uxtb	r3, r3
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d106      	bne.n	8010e4c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	2200      	movs	r2, #0
 8010e42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8010e46:	6878      	ldr	r0, [r7, #4]
 8010e48:	f013 f948 	bl	80240dc <HAL_ETH_MspInit>
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	60bb      	str	r3, [r7, #8]
 8010e50:	4a9e      	ldr	r2, [pc, #632]	; (80110cc <HAL_ETH_Init+0x2c0>)
 8010e52:	4b9e      	ldr	r3, [pc, #632]	; (80110cc <HAL_ETH_Init+0x2c0>)
 8010e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010e5a:	6453      	str	r3, [r2, #68]	; 0x44
 8010e5c:	4b9b      	ldr	r3, [pc, #620]	; (80110cc <HAL_ETH_Init+0x2c0>)
 8010e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010e64:	60bb      	str	r3, [r7, #8]
 8010e66:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8010e68:	4a99      	ldr	r2, [pc, #612]	; (80110d0 <HAL_ETH_Init+0x2c4>)
 8010e6a:	4b99      	ldr	r3, [pc, #612]	; (80110d0 <HAL_ETH_Init+0x2c4>)
 8010e6c:	685b      	ldr	r3, [r3, #4]
 8010e6e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8010e72:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8010e74:	4996      	ldr	r1, [pc, #600]	; (80110d0 <HAL_ETH_Init+0x2c4>)
 8010e76:	4b96      	ldr	r3, [pc, #600]	; (80110d0 <HAL_ETH_Init+0x2c4>)
 8010e78:	685a      	ldr	r2, [r3, #4]
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	6a1b      	ldr	r3, [r3, #32]
 8010e7e:	4313      	orrs	r3, r2
 8010e80:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	687a      	ldr	r2, [r7, #4]
 8010e88:	6812      	ldr	r2, [r2, #0]
 8010e8a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8010e8e:	6812      	ldr	r2, [r2, #0]
 8010e90:	f042 0201 	orr.w	r2, r2, #1
 8010e94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010e98:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8010e9a:	f7ff faa1 	bl	80103e0 <HAL_GetTick>
 8010e9e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8010ea0:	e011      	b.n	8010ec6 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8010ea2:	f7ff fa9d 	bl	80103e0 <HAL_GetTick>
 8010ea6:	4602      	mov	r2, r0
 8010ea8:	697b      	ldr	r3, [r7, #20]
 8010eaa:	1ad3      	subs	r3, r2, r3
 8010eac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8010eb0:	d909      	bls.n	8010ec6 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	2203      	movs	r2, #3
 8010eb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8010ec2:	2303      	movs	r3, #3
 8010ec4:	e13b      	b.n	801113e <HAL_ETH_Init+0x332>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	f003 0301 	and.w	r3, r3, #1
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	d1e4      	bne.n	8010ea2 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	691b      	ldr	r3, [r3, #16]
 8010ede:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8010ee0:	69fb      	ldr	r3, [r7, #28]
 8010ee2:	f023 031c 	bic.w	r3, r3, #28
 8010ee6:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8010ee8:	f002 f8fe 	bl	80130e8 <HAL_RCC_GetHCLKFreq>
 8010eec:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8010eee:	69bb      	ldr	r3, [r7, #24]
 8010ef0:	4a78      	ldr	r2, [pc, #480]	; (80110d4 <HAL_ETH_Init+0x2c8>)
 8010ef2:	4293      	cmp	r3, r2
 8010ef4:	d908      	bls.n	8010f08 <HAL_ETH_Init+0xfc>
 8010ef6:	69bb      	ldr	r3, [r7, #24]
 8010ef8:	4a77      	ldr	r2, [pc, #476]	; (80110d8 <HAL_ETH_Init+0x2cc>)
 8010efa:	4293      	cmp	r3, r2
 8010efc:	d804      	bhi.n	8010f08 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8010efe:	69fb      	ldr	r3, [r7, #28]
 8010f00:	f043 0308 	orr.w	r3, r3, #8
 8010f04:	61fb      	str	r3, [r7, #28]
 8010f06:	e027      	b.n	8010f58 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8010f08:	69bb      	ldr	r3, [r7, #24]
 8010f0a:	4a73      	ldr	r2, [pc, #460]	; (80110d8 <HAL_ETH_Init+0x2cc>)
 8010f0c:	4293      	cmp	r3, r2
 8010f0e:	d908      	bls.n	8010f22 <HAL_ETH_Init+0x116>
 8010f10:	69bb      	ldr	r3, [r7, #24]
 8010f12:	4a72      	ldr	r2, [pc, #456]	; (80110dc <HAL_ETH_Init+0x2d0>)
 8010f14:	4293      	cmp	r3, r2
 8010f16:	d804      	bhi.n	8010f22 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8010f18:	69fb      	ldr	r3, [r7, #28]
 8010f1a:	f043 030c 	orr.w	r3, r3, #12
 8010f1e:	61fb      	str	r3, [r7, #28]
 8010f20:	e01a      	b.n	8010f58 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8010f22:	69bb      	ldr	r3, [r7, #24]
 8010f24:	4a6d      	ldr	r2, [pc, #436]	; (80110dc <HAL_ETH_Init+0x2d0>)
 8010f26:	4293      	cmp	r3, r2
 8010f28:	d903      	bls.n	8010f32 <HAL_ETH_Init+0x126>
 8010f2a:	69bb      	ldr	r3, [r7, #24]
 8010f2c:	4a6c      	ldr	r2, [pc, #432]	; (80110e0 <HAL_ETH_Init+0x2d4>)
 8010f2e:	4293      	cmp	r3, r2
 8010f30:	d911      	bls.n	8010f56 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8010f32:	69bb      	ldr	r3, [r7, #24]
 8010f34:	4a6a      	ldr	r2, [pc, #424]	; (80110e0 <HAL_ETH_Init+0x2d4>)
 8010f36:	4293      	cmp	r3, r2
 8010f38:	d908      	bls.n	8010f4c <HAL_ETH_Init+0x140>
 8010f3a:	69bb      	ldr	r3, [r7, #24]
 8010f3c:	4a69      	ldr	r2, [pc, #420]	; (80110e4 <HAL_ETH_Init+0x2d8>)
 8010f3e:	4293      	cmp	r3, r2
 8010f40:	d804      	bhi.n	8010f4c <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8010f42:	69fb      	ldr	r3, [r7, #28]
 8010f44:	f043 0304 	orr.w	r3, r3, #4
 8010f48:	61fb      	str	r3, [r7, #28]
 8010f4a:	e005      	b.n	8010f58 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8010f4c:	69fb      	ldr	r3, [r7, #28]
 8010f4e:	f043 0310 	orr.w	r3, r3, #16
 8010f52:	61fb      	str	r3, [r7, #28]
 8010f54:	e000      	b.n	8010f58 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8010f56:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	681b      	ldr	r3, [r3, #0]
 8010f5c:	69fa      	ldr	r2, [r7, #28]
 8010f5e:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8010f60:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8010f64:	2100      	movs	r1, #0
 8010f66:	6878      	ldr	r0, [r7, #4]
 8010f68:	f000 fc19 	bl	801179e <HAL_ETH_WritePHYRegister>
 8010f6c:	4603      	mov	r3, r0
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d00b      	beq.n	8010f8a <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8010f72:	2301      	movs	r3, #1
 8010f74:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8010f76:	6939      	ldr	r1, [r7, #16]
 8010f78:	6878      	ldr	r0, [r7, #4]
 8010f7a:	f000 fca5 	bl	80118c8 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	2201      	movs	r2, #1
 8010f82:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8010f86:	2301      	movs	r3, #1
 8010f88:	e0d9      	b.n	801113e <HAL_ETH_Init+0x332>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8010f8a:	20ff      	movs	r0, #255	; 0xff
 8010f8c:	f7ff fa34 	bl	80103f8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	685b      	ldr	r3, [r3, #4]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	f000 80a7 	beq.w	80110e8 <HAL_ETH_Init+0x2dc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8010f9a:	f7ff fa21 	bl	80103e0 <HAL_GetTick>
 8010f9e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8010fa0:	f107 030c 	add.w	r3, r7, #12
 8010fa4:	461a      	mov	r2, r3
 8010fa6:	2101      	movs	r1, #1
 8010fa8:	6878      	ldr	r0, [r7, #4]
 8010faa:	f000 fb90 	bl	80116ce <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8010fae:	f7ff fa17 	bl	80103e0 <HAL_GetTick>
 8010fb2:	4602      	mov	r2, r0
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	1ad3      	subs	r3, r2, r3
 8010fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8010fbc:	4293      	cmp	r3, r2
 8010fbe:	d90f      	bls.n	8010fe0 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8010fc0:	2301      	movs	r3, #1
 8010fc2:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8010fc4:	6939      	ldr	r1, [r7, #16]
 8010fc6:	6878      	ldr	r0, [r7, #4]
 8010fc8:	f000 fc7e 	bl	80118c8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	2201      	movs	r2, #1
 8010fd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	2200      	movs	r2, #0
 8010fd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8010fdc:	2303      	movs	r3, #3
 8010fde:	e0ae      	b.n	801113e <HAL_ETH_Init+0x332>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	f003 0304 	and.w	r3, r3, #4
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d0da      	beq.n	8010fa0 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8010fea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010fee:	2100      	movs	r1, #0
 8010ff0:	6878      	ldr	r0, [r7, #4]
 8010ff2:	f000 fbd4 	bl	801179e <HAL_ETH_WritePHYRegister>
 8010ff6:	4603      	mov	r3, r0
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d00b      	beq.n	8011014 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8010ffc:	2301      	movs	r3, #1
 8010ffe:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8011000:	6939      	ldr	r1, [r7, #16]
 8011002:	6878      	ldr	r0, [r7, #4]
 8011004:	f000 fc60 	bl	80118c8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	2201      	movs	r2, #1
 801100c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8011010:	2301      	movs	r3, #1
 8011012:	e094      	b.n	801113e <HAL_ETH_Init+0x332>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8011014:	f7ff f9e4 	bl	80103e0 <HAL_GetTick>
 8011018:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 801101a:	f107 030c 	add.w	r3, r7, #12
 801101e:	461a      	mov	r2, r3
 8011020:	2101      	movs	r1, #1
 8011022:	6878      	ldr	r0, [r7, #4]
 8011024:	f000 fb53 	bl	80116ce <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8011028:	f7ff f9da 	bl	80103e0 <HAL_GetTick>
 801102c:	4602      	mov	r2, r0
 801102e:	697b      	ldr	r3, [r7, #20]
 8011030:	1ad3      	subs	r3, r2, r3
 8011032:	f241 3288 	movw	r2, #5000	; 0x1388
 8011036:	4293      	cmp	r3, r2
 8011038:	d90f      	bls.n	801105a <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 801103a:	2301      	movs	r3, #1
 801103c:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 801103e:	6939      	ldr	r1, [r7, #16]
 8011040:	6878      	ldr	r0, [r7, #4]
 8011042:	f000 fc41 	bl	80118c8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	2201      	movs	r2, #1
 801104a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	2200      	movs	r2, #0
 8011052:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8011056:	2303      	movs	r3, #3
 8011058:	e071      	b.n	801113e <HAL_ETH_Init+0x332>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	f003 0320 	and.w	r3, r3, #32
 8011060:	2b00      	cmp	r3, #0
 8011062:	d0da      	beq.n	801101a <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8011064:	f107 030c 	add.w	r3, r7, #12
 8011068:	461a      	mov	r2, r3
 801106a:	2110      	movs	r1, #16
 801106c:	6878      	ldr	r0, [r7, #4]
 801106e:	f000 fb2e 	bl	80116ce <HAL_ETH_ReadPHYRegister>
 8011072:	4603      	mov	r3, r0
 8011074:	2b00      	cmp	r3, #0
 8011076:	d00b      	beq.n	8011090 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8011078:	2301      	movs	r3, #1
 801107a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 801107c:	6939      	ldr	r1, [r7, #16]
 801107e:	6878      	ldr	r0, [r7, #4]
 8011080:	f000 fc22 	bl	80118c8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	2201      	movs	r2, #1
 8011088:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 801108c:	2301      	movs	r3, #1
 801108e:	e056      	b.n	801113e <HAL_ETH_Init+0x332>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	f003 0304 	and.w	r3, r3, #4
 8011096:	2b00      	cmp	r3, #0
 8011098:	d004      	beq.n	80110a4 <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80110a0:	60da      	str	r2, [r3, #12]
 80110a2:	e002      	b.n	80110aa <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80110a4:	687b      	ldr	r3, [r7, #4]
 80110a6:	2200      	movs	r2, #0
 80110a8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	f003 0302 	and.w	r3, r3, #2
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d003      	beq.n	80110bc <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	2200      	movs	r2, #0
 80110b8:	609a      	str	r2, [r3, #8]
 80110ba:	e037      	b.n	801112c <HAL_ETH_Init+0x320>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80110c2:	609a      	str	r2, [r3, #8]
 80110c4:	e032      	b.n	801112c <HAL_ETH_Init+0x320>
 80110c6:	bf00      	nop
 80110c8:	03938700 	.word	0x03938700
 80110cc:	40023800 	.word	0x40023800
 80110d0:	40013800 	.word	0x40013800
 80110d4:	01312cff 	.word	0x01312cff
 80110d8:	02160ebf 	.word	0x02160ebf
 80110dc:	039386ff 	.word	0x039386ff
 80110e0:	05f5e0ff 	.word	0x05f5e0ff
 80110e4:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	68db      	ldr	r3, [r3, #12]
 80110ec:	08db      	lsrs	r3, r3, #3
 80110ee:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	689b      	ldr	r3, [r3, #8]
 80110f4:	085b      	lsrs	r3, r3, #1
 80110f6:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 80110f8:	4313      	orrs	r3, r2
 80110fa:	b29b      	uxth	r3, r3
 80110fc:	461a      	mov	r2, r3
 80110fe:	2100      	movs	r1, #0
 8011100:	6878      	ldr	r0, [r7, #4]
 8011102:	f000 fb4c 	bl	801179e <HAL_ETH_WritePHYRegister>
 8011106:	4603      	mov	r3, r0
 8011108:	2b00      	cmp	r3, #0
 801110a:	d00b      	beq.n	8011124 <HAL_ETH_Init+0x318>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 801110c:	2301      	movs	r3, #1
 801110e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8011110:	6939      	ldr	r1, [r7, #16]
 8011112:	6878      	ldr	r0, [r7, #4]
 8011114:	f000 fbd8 	bl	80118c8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2201      	movs	r2, #1
 801111c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8011120:	2301      	movs	r3, #1
 8011122:	e00c      	b.n	801113e <HAL_ETH_Init+0x332>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8011124:	f640 70ff 	movw	r0, #4095	; 0xfff
 8011128:	f7ff f966 	bl	80103f8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 801112c:	6939      	ldr	r1, [r7, #16]
 801112e:	6878      	ldr	r0, [r7, #4]
 8011130:	f000 fbca 	bl	80118c8 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	2201      	movs	r2, #1
 8011138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 801113c:	2300      	movs	r3, #0
}
 801113e:	4618      	mov	r0, r3
 8011140:	3720      	adds	r7, #32
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop

08011148 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8011148:	b480      	push	{r7}
 801114a:	b087      	sub	sp, #28
 801114c:	af00      	add	r7, sp, #0
 801114e:	60f8      	str	r0, [r7, #12]
 8011150:	60b9      	str	r1, [r7, #8]
 8011152:	607a      	str	r2, [r7, #4]
 8011154:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8011156:	2300      	movs	r3, #0
 8011158:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011160:	2b01      	cmp	r3, #1
 8011162:	d101      	bne.n	8011168 <HAL_ETH_DMATxDescListInit+0x20>
 8011164:	2302      	movs	r3, #2
 8011166:	e052      	b.n	801120e <HAL_ETH_DMATxDescListInit+0xc6>
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	2201      	movs	r2, #1
 801116c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2202      	movs	r2, #2
 8011174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	68ba      	ldr	r2, [r7, #8]
 801117c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 801117e:	2300      	movs	r3, #0
 8011180:	617b      	str	r3, [r7, #20]
 8011182:	e030      	b.n	80111e6 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8011184:	697b      	ldr	r3, [r7, #20]
 8011186:	015b      	lsls	r3, r3, #5
 8011188:	68ba      	ldr	r2, [r7, #8]
 801118a:	4413      	add	r3, r2
 801118c:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 801118e:	693b      	ldr	r3, [r7, #16]
 8011190:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8011194:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8011196:	697b      	ldr	r3, [r7, #20]
 8011198:	f240 52f4 	movw	r2, #1524	; 0x5f4
 801119c:	fb02 f303 	mul.w	r3, r2, r3
 80111a0:	687a      	ldr	r2, [r7, #4]
 80111a2:	4413      	add	r3, r2
 80111a4:	461a      	mov	r2, r3
 80111a6:	693b      	ldr	r3, [r7, #16]
 80111a8:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	69db      	ldr	r3, [r3, #28]
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d105      	bne.n	80111be <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80111b2:	693b      	ldr	r3, [r7, #16]
 80111b4:	681b      	ldr	r3, [r3, #0]
 80111b6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80111ba:	693b      	ldr	r3, [r7, #16]
 80111bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	1e5a      	subs	r2, r3, #1
 80111c2:	697b      	ldr	r3, [r7, #20]
 80111c4:	429a      	cmp	r2, r3
 80111c6:	d908      	bls.n	80111da <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 80111c8:	697b      	ldr	r3, [r7, #20]
 80111ca:	3301      	adds	r3, #1
 80111cc:	015b      	lsls	r3, r3, #5
 80111ce:	68ba      	ldr	r2, [r7, #8]
 80111d0:	4413      	add	r3, r2
 80111d2:	461a      	mov	r2, r3
 80111d4:	693b      	ldr	r3, [r7, #16]
 80111d6:	60da      	str	r2, [r3, #12]
 80111d8:	e002      	b.n	80111e0 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80111da:	68ba      	ldr	r2, [r7, #8]
 80111dc:	693b      	ldr	r3, [r7, #16]
 80111de:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 80111e0:	697b      	ldr	r3, [r7, #20]
 80111e2:	3301      	adds	r3, #1
 80111e4:	617b      	str	r3, [r7, #20]
 80111e6:	697a      	ldr	r2, [r7, #20]
 80111e8:	683b      	ldr	r3, [r7, #0]
 80111ea:	429a      	cmp	r2, r3
 80111ec:	d3ca      	bcc.n	8011184 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	68ba      	ldr	r2, [r7, #8]
 80111f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80111f8:	3310      	adds	r3, #16
 80111fa:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	2201      	movs	r2, #1
 8011200:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	2200      	movs	r2, #0
 8011208:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 801120c:	2300      	movs	r3, #0
}
 801120e:	4618      	mov	r0, r3
 8011210:	371c      	adds	r7, #28
 8011212:	46bd      	mov	sp, r7
 8011214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011218:	4770      	bx	lr

0801121a <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 801121a:	b480      	push	{r7}
 801121c:	b087      	sub	sp, #28
 801121e:	af00      	add	r7, sp, #0
 8011220:	60f8      	str	r0, [r7, #12]
 8011222:	60b9      	str	r1, [r7, #8]
 8011224:	607a      	str	r2, [r7, #4]
 8011226:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8011228:	2300      	movs	r3, #0
 801122a:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 801122c:	68fb      	ldr	r3, [r7, #12]
 801122e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011232:	2b01      	cmp	r3, #1
 8011234:	d101      	bne.n	801123a <HAL_ETH_DMARxDescListInit+0x20>
 8011236:	2302      	movs	r3, #2
 8011238:	e056      	b.n	80112e8 <HAL_ETH_DMARxDescListInit+0xce>
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	2201      	movs	r2, #1
 801123e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	2202      	movs	r2, #2
 8011246:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	68ba      	ldr	r2, [r7, #8]
 801124e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 8011250:	2300      	movs	r3, #0
 8011252:	617b      	str	r3, [r7, #20]
 8011254:	e034      	b.n	80112c0 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8011256:	697b      	ldr	r3, [r7, #20]
 8011258:	015b      	lsls	r3, r3, #5
 801125a:	68ba      	ldr	r2, [r7, #8]
 801125c:	4413      	add	r3, r2
 801125e:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8011260:	693b      	ldr	r3, [r7, #16]
 8011262:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011266:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8011268:	693b      	ldr	r3, [r7, #16]
 801126a:	f244 52f4 	movw	r2, #17908	; 0x45f4
 801126e:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8011270:	697b      	ldr	r3, [r7, #20]
 8011272:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8011276:	fb02 f303 	mul.w	r3, r2, r3
 801127a:	687a      	ldr	r2, [r7, #4]
 801127c:	4413      	add	r3, r2
 801127e:	461a      	mov	r2, r3
 8011280:	693b      	ldr	r3, [r7, #16]
 8011282:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8011284:	68fb      	ldr	r3, [r7, #12]
 8011286:	699b      	ldr	r3, [r3, #24]
 8011288:	2b01      	cmp	r3, #1
 801128a:	d105      	bne.n	8011298 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 801128c:	693b      	ldr	r3, [r7, #16]
 801128e:	685b      	ldr	r3, [r3, #4]
 8011290:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8011294:	693b      	ldr	r3, [r7, #16]
 8011296:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8011298:	683b      	ldr	r3, [r7, #0]
 801129a:	1e5a      	subs	r2, r3, #1
 801129c:	697b      	ldr	r3, [r7, #20]
 801129e:	429a      	cmp	r2, r3
 80112a0:	d908      	bls.n	80112b4 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 80112a2:	697b      	ldr	r3, [r7, #20]
 80112a4:	3301      	adds	r3, #1
 80112a6:	015b      	lsls	r3, r3, #5
 80112a8:	68ba      	ldr	r2, [r7, #8]
 80112aa:	4413      	add	r3, r2
 80112ac:	461a      	mov	r2, r3
 80112ae:	693b      	ldr	r3, [r7, #16]
 80112b0:	60da      	str	r2, [r3, #12]
 80112b2:	e002      	b.n	80112ba <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80112b4:	68ba      	ldr	r2, [r7, #8]
 80112b6:	693b      	ldr	r3, [r7, #16]
 80112b8:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 80112ba:	697b      	ldr	r3, [r7, #20]
 80112bc:	3301      	adds	r3, #1
 80112be:	617b      	str	r3, [r7, #20]
 80112c0:	697a      	ldr	r2, [r7, #20]
 80112c2:	683b      	ldr	r3, [r7, #0]
 80112c4:	429a      	cmp	r2, r3
 80112c6:	d3c6      	bcc.n	8011256 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	68ba      	ldr	r2, [r7, #8]
 80112ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80112d2:	330c      	adds	r3, #12
 80112d4:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	2201      	movs	r2, #1
 80112da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	2200      	movs	r2, #0
 80112e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80112e6:	2300      	movs	r3, #0
}
 80112e8:	4618      	mov	r0, r3
 80112ea:	371c      	adds	r7, #28
 80112ec:	46bd      	mov	sp, r7
 80112ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f2:	4770      	bx	lr

080112f4 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 80112f4:	b480      	push	{r7}
 80112f6:	b087      	sub	sp, #28
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	6078      	str	r0, [r7, #4]
 80112fc:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 80112fe:	2300      	movs	r3, #0
 8011300:	617b      	str	r3, [r7, #20]
 8011302:	2300      	movs	r3, #0
 8011304:	60fb      	str	r3, [r7, #12]
 8011306:	2300      	movs	r3, #0
 8011308:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 801130a:	687b      	ldr	r3, [r7, #4]
 801130c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011310:	2b01      	cmp	r3, #1
 8011312:	d101      	bne.n	8011318 <HAL_ETH_TransmitFrame+0x24>
 8011314:	2302      	movs	r3, #2
 8011316:	e0cd      	b.n	80114b4 <HAL_ETH_TransmitFrame+0x1c0>
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	2201      	movs	r2, #1
 801131c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2202      	movs	r2, #2
 8011324:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	2b00      	cmp	r3, #0
 801132c:	d109      	bne.n	8011342 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	2201      	movs	r2, #1
 8011332:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	2200      	movs	r2, #0
 801133a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 801133e:	2301      	movs	r3, #1
 8011340:	e0b8      	b.n	80114b4 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	2b00      	cmp	r3, #0
 801134a:	da09      	bge.n	8011360 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	2212      	movs	r2, #18
 8011350:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2200      	movs	r2, #0
 8011358:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 801135c:	2301      	movs	r3, #1
 801135e:	e0a9      	b.n	80114b4 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8011360:	683b      	ldr	r3, [r7, #0]
 8011362:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8011366:	4293      	cmp	r3, r2
 8011368:	d915      	bls.n	8011396 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 801136a:	683b      	ldr	r3, [r7, #0]
 801136c:	4a54      	ldr	r2, [pc, #336]	; (80114c0 <HAL_ETH_TransmitFrame+0x1cc>)
 801136e:	fba2 2303 	umull	r2, r3, r2, r3
 8011372:	0a9b      	lsrs	r3, r3, #10
 8011374:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8011376:	683a      	ldr	r2, [r7, #0]
 8011378:	4b51      	ldr	r3, [pc, #324]	; (80114c0 <HAL_ETH_TransmitFrame+0x1cc>)
 801137a:	fba3 1302 	umull	r1, r3, r3, r2
 801137e:	0a9b      	lsrs	r3, r3, #10
 8011380:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8011384:	fb01 f303 	mul.w	r3, r1, r3
 8011388:	1ad3      	subs	r3, r2, r3
 801138a:	2b00      	cmp	r3, #0
 801138c:	d005      	beq.n	801139a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 801138e:	697b      	ldr	r3, [r7, #20]
 8011390:	3301      	adds	r3, #1
 8011392:	617b      	str	r3, [r7, #20]
 8011394:	e001      	b.n	801139a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8011396:	2301      	movs	r3, #1
 8011398:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 801139a:	697b      	ldr	r3, [r7, #20]
 801139c:	2b01      	cmp	r3, #1
 801139e:	d11c      	bne.n	80113da <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113a4:	687a      	ldr	r2, [r7, #4]
 80113a6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80113a8:	6812      	ldr	r2, [r2, #0]
 80113aa:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80113ae:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113b4:	683a      	ldr	r2, [r7, #0]
 80113b6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80113ba:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113c0:	687a      	ldr	r2, [r7, #4]
 80113c2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80113c4:	6812      	ldr	r2, [r2, #0]
 80113c6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80113ca:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113d0:	68db      	ldr	r3, [r3, #12]
 80113d2:	461a      	mov	r2, r3
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80113d8:	e04b      	b.n	8011472 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 80113da:	2300      	movs	r3, #0
 80113dc:	613b      	str	r3, [r7, #16]
 80113de:	e044      	b.n	801146a <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113e4:	687a      	ldr	r2, [r7, #4]
 80113e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80113e8:	6812      	ldr	r2, [r2, #0]
 80113ea:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80113ee:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 80113f0:	693b      	ldr	r3, [r7, #16]
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d107      	bne.n	8011406 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113fa:	687a      	ldr	r2, [r7, #4]
 80113fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80113fe:	6812      	ldr	r2, [r2, #0]
 8011400:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8011404:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801140a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 801140e:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8011410:	697b      	ldr	r3, [r7, #20]
 8011412:	1e5a      	subs	r2, r3, #1
 8011414:	693b      	ldr	r3, [r7, #16]
 8011416:	429a      	cmp	r2, r3
 8011418:	d116      	bne.n	8011448 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801141e:	687a      	ldr	r2, [r7, #4]
 8011420:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011422:	6812      	ldr	r2, [r2, #0]
 8011424:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8011428:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 801142a:	697b      	ldr	r3, [r7, #20]
 801142c:	4a25      	ldr	r2, [pc, #148]	; (80114c4 <HAL_ETH_TransmitFrame+0x1d0>)
 801142e:	fb02 f203 	mul.w	r2, r2, r3
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	4413      	add	r3, r2
 8011436:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 801143a:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011440:	68fa      	ldr	r2, [r7, #12]
 8011442:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8011446:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801144c:	687a      	ldr	r2, [r7, #4]
 801144e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8011450:	6812      	ldr	r2, [r2, #0]
 8011452:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8011456:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801145c:	68db      	ldr	r3, [r3, #12]
 801145e:	461a      	mov	r2, r3
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8011464:	693b      	ldr	r3, [r7, #16]
 8011466:	3301      	adds	r3, #1
 8011468:	613b      	str	r3, [r7, #16]
 801146a:	693a      	ldr	r2, [r7, #16]
 801146c:	697b      	ldr	r3, [r7, #20]
 801146e:	429a      	cmp	r2, r3
 8011470:	d3b6      	bcc.n	80113e0 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801147a:	3314      	adds	r3, #20
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	f003 0304 	and.w	r3, r3, #4
 8011482:	2b00      	cmp	r3, #0
 8011484:	d00d      	beq.n	80114a2 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801148e:	3314      	adds	r3, #20
 8011490:	2204      	movs	r2, #4
 8011492:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801149c:	3304      	adds	r3, #4
 801149e:	2200      	movs	r2, #0
 80114a0:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	2201      	movs	r2, #1
 80114a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	2200      	movs	r2, #0
 80114ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80114b2:	2300      	movs	r3, #0
}
 80114b4:	4618      	mov	r0, r3
 80114b6:	371c      	adds	r7, #28
 80114b8:	46bd      	mov	sp, r7
 80114ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114be:	4770      	bx	lr
 80114c0:	ac02b00b 	.word	0xac02b00b
 80114c4:	fffffa0c 	.word	0xfffffa0c

080114c8 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80114c8:	b480      	push	{r7}
 80114ca:	b085      	sub	sp, #20
 80114cc:	af00      	add	r7, sp, #0
 80114ce:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 80114d0:	2300      	movs	r3, #0
 80114d2:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80114da:	2b01      	cmp	r3, #1
 80114dc:	d101      	bne.n	80114e2 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80114de:	2302      	movs	r3, #2
 80114e0:	e074      	b.n	80115cc <HAL_ETH_GetReceivedFrame_IT+0x104>
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	2201      	movs	r2, #1
 80114e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	2202      	movs	r2, #2
 80114ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80114f2:	e05a      	b.n	80115aa <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	3301      	adds	r3, #1
 80114f8:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011504:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011508:	d10d      	bne.n	8011526 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	2201      	movs	r2, #1
 8011516:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801151c:	68db      	ldr	r3, [r3, #12]
 801151e:	461a      	mov	r2, r3
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	629a      	str	r2, [r3, #40]	; 0x28
 8011524:	e041      	b.n	80115aa <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8011530:	2b00      	cmp	r3, #0
 8011532:	d10b      	bne.n	801154c <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011538:	1c5a      	adds	r2, r3, #1
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011542:	68db      	ldr	r3, [r3, #12]
 8011544:	461a      	mov	r2, r3
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	629a      	str	r2, [r3, #40]	; 0x28
 801154a:	e02e      	b.n	80115aa <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011558:	1c5a      	adds	r2, r3, #1
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011562:	2b01      	cmp	r3, #1
 8011564:	d103      	bne.n	801156e <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	0c1b      	lsrs	r3, r3, #16
 8011576:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801157a:	1f1a      	subs	r2, r3, #4
 801157c:	687b      	ldr	r3, [r7, #4]
 801157e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8011580:	687b      	ldr	r3, [r7, #4]
 8011582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011584:	689a      	ldr	r2, [r3, #8]
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801158e:	68db      	ldr	r3, [r3, #12]
 8011590:	461a      	mov	r2, r3
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	2201      	movs	r2, #1
 801159a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	2200      	movs	r2, #0
 80115a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 80115a6:	2300      	movs	r3, #0
 80115a8:	e010      	b.n	80115cc <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	db02      	blt.n	80115ba <HAL_ETH_GetReceivedFrame_IT+0xf2>
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	2b03      	cmp	r3, #3
 80115b8:	d99c      	bls.n	80114f4 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	2201      	movs	r2, #1
 80115be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	2200      	movs	r2, #0
 80115c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80115ca:	2301      	movs	r3, #1
}
 80115cc:	4618      	mov	r0, r3
 80115ce:	3714      	adds	r7, #20
 80115d0:	46bd      	mov	sp, r7
 80115d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d6:	4770      	bx	lr

080115d8 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b082      	sub	sp, #8
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80115e8:	3314      	adds	r3, #20
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80115f0:	2b40      	cmp	r3, #64	; 0x40
 80115f2:	d112      	bne.n	801161a <HAL_ETH_IRQHandler+0x42>
  {
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80115f4:	6878      	ldr	r0, [r7, #4]
 80115f6:	f012 fdeb 	bl	80241d0 <HAL_ETH_RxCpltCallback>
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011602:	3314      	adds	r3, #20
 8011604:	2240      	movs	r2, #64	; 0x40
 8011606:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	2201      	movs	r2, #1
 801160c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	2200      	movs	r2, #0
 8011614:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011618:	e01b      	b.n	8011652 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011622:	3314      	adds	r3, #20
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	f003 0301 	and.w	r3, r3, #1
 801162a:	2b01      	cmp	r3, #1
 801162c:	d111      	bne.n	8011652 <HAL_ETH_IRQHandler+0x7a>
  {
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 801162e:	6878      	ldr	r0, [r7, #4]
 8011630:	f000 f839 	bl	80116a6 <HAL_ETH_TxCpltCallback>
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801163c:	3314      	adds	r3, #20
 801163e:	2201      	movs	r2, #1
 8011640:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	2201      	movs	r2, #1
 8011646:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	2200      	movs	r2, #0
 801164e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801165a:	3314      	adds	r3, #20
 801165c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011660:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801166a:	3314      	adds	r3, #20
 801166c:	681b      	ldr	r3, [r3, #0]
 801166e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011672:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011676:	d112      	bne.n	801169e <HAL_ETH_IRQHandler+0xc6>
  {
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8011678:	6878      	ldr	r0, [r7, #4]
 801167a:	f000 f81e 	bl	80116ba <HAL_ETH_ErrorCallback>

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011686:	3314      	adds	r3, #20
 8011688:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801168c:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	2201      	movs	r2, #1
 8011692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	2200      	movs	r2, #0
 801169a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 801169e:	bf00      	nop
 80116a0:	3708      	adds	r7, #8
 80116a2:	46bd      	mov	sp, r7
 80116a4:	bd80      	pop	{r7, pc}

080116a6 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80116a6:	b480      	push	{r7}
 80116a8:	b083      	sub	sp, #12
 80116aa:	af00      	add	r7, sp, #0
 80116ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80116ae:	bf00      	nop
 80116b0:	370c      	adds	r7, #12
 80116b2:	46bd      	mov	sp, r7
 80116b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116b8:	4770      	bx	lr

080116ba <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80116ba:	b480      	push	{r7}
 80116bc:	b083      	sub	sp, #12
 80116be:	af00      	add	r7, sp, #0
 80116c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80116c2:	bf00      	nop
 80116c4:	370c      	adds	r7, #12
 80116c6:	46bd      	mov	sp, r7
 80116c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116cc:	4770      	bx	lr

080116ce <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80116ce:	b580      	push	{r7, lr}
 80116d0:	b086      	sub	sp, #24
 80116d2:	af00      	add	r7, sp, #0
 80116d4:	60f8      	str	r0, [r7, #12]
 80116d6:	460b      	mov	r3, r1
 80116d8:	607a      	str	r2, [r7, #4]
 80116da:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 80116dc:	2300      	movs	r3, #0
 80116de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80116e0:	2300      	movs	r3, #0
 80116e2:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80116ea:	b2db      	uxtb	r3, r3
 80116ec:	2b82      	cmp	r3, #130	; 0x82
 80116ee:	d101      	bne.n	80116f4 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80116f0:	2302      	movs	r3, #2
 80116f2:	e050      	b.n	8011796 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	2282      	movs	r2, #130	; 0x82
 80116f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	691b      	ldr	r3, [r3, #16]
 8011702:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8011704:	697b      	ldr	r3, [r7, #20]
 8011706:	f003 031c 	and.w	r3, r3, #28
 801170a:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	8a1b      	ldrh	r3, [r3, #16]
 8011710:	02db      	lsls	r3, r3, #11
 8011712:	b29b      	uxth	r3, r3
 8011714:	697a      	ldr	r2, [r7, #20]
 8011716:	4313      	orrs	r3, r2
 8011718:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 801171a:	897b      	ldrh	r3, [r7, #10]
 801171c:	019b      	lsls	r3, r3, #6
 801171e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8011722:	697a      	ldr	r2, [r7, #20]
 8011724:	4313      	orrs	r3, r2
 8011726:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8011728:	697b      	ldr	r3, [r7, #20]
 801172a:	f023 0302 	bic.w	r3, r3, #2
 801172e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8011730:	697b      	ldr	r3, [r7, #20]
 8011732:	f043 0301 	orr.w	r3, r3, #1
 8011736:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	697a      	ldr	r2, [r7, #20]
 801173e:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8011740:	f7fe fe4e 	bl	80103e0 <HAL_GetTick>
 8011744:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8011746:	e015      	b.n	8011774 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8011748:	f7fe fe4a 	bl	80103e0 <HAL_GetTick>
 801174c:	4602      	mov	r2, r0
 801174e:	693b      	ldr	r3, [r7, #16]
 8011750:	1ad3      	subs	r3, r2, r3
 8011752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011756:	d309      	bcc.n	801176c <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	2201      	movs	r2, #1
 801175c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8011760:	68fb      	ldr	r3, [r7, #12]
 8011762:	2200      	movs	r2, #0
 8011764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8011768:	2303      	movs	r3, #3
 801176a:	e014      	b.n	8011796 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	691b      	ldr	r3, [r3, #16]
 8011772:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8011774:	697b      	ldr	r3, [r7, #20]
 8011776:	f003 0301 	and.w	r3, r3, #1
 801177a:	2b00      	cmp	r3, #0
 801177c:	d1e4      	bne.n	8011748 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 801177e:	68fb      	ldr	r3, [r7, #12]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	695b      	ldr	r3, [r3, #20]
 8011784:	b29b      	uxth	r3, r3
 8011786:	461a      	mov	r2, r3
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	2201      	movs	r2, #1
 8011790:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8011794:	2300      	movs	r3, #0
}
 8011796:	4618      	mov	r0, r3
 8011798:	3718      	adds	r7, #24
 801179a:	46bd      	mov	sp, r7
 801179c:	bd80      	pop	{r7, pc}

0801179e <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 801179e:	b580      	push	{r7, lr}
 80117a0:	b086      	sub	sp, #24
 80117a2:	af00      	add	r7, sp, #0
 80117a4:	60f8      	str	r0, [r7, #12]
 80117a6:	460b      	mov	r3, r1
 80117a8:	607a      	str	r2, [r7, #4]
 80117aa:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80117ac:	2300      	movs	r3, #0
 80117ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80117b0:	2300      	movs	r3, #0
 80117b2:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80117ba:	b2db      	uxtb	r3, r3
 80117bc:	2b42      	cmp	r3, #66	; 0x42
 80117be:	d101      	bne.n	80117c4 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80117c0:	2302      	movs	r3, #2
 80117c2:	e04e      	b.n	8011862 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	2242      	movs	r2, #66	; 0x42
 80117c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	681b      	ldr	r3, [r3, #0]
 80117d0:	691b      	ldr	r3, [r3, #16]
 80117d2:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80117d4:	697b      	ldr	r3, [r7, #20]
 80117d6:	f003 031c 	and.w	r3, r3, #28
 80117da:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	8a1b      	ldrh	r3, [r3, #16]
 80117e0:	02db      	lsls	r3, r3, #11
 80117e2:	b29b      	uxth	r3, r3
 80117e4:	697a      	ldr	r2, [r7, #20]
 80117e6:	4313      	orrs	r3, r2
 80117e8:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80117ea:	897b      	ldrh	r3, [r7, #10]
 80117ec:	019b      	lsls	r3, r3, #6
 80117ee:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80117f2:	697a      	ldr	r2, [r7, #20]
 80117f4:	4313      	orrs	r3, r2
 80117f6:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80117f8:	697b      	ldr	r3, [r7, #20]
 80117fa:	f043 0302 	orr.w	r3, r3, #2
 80117fe:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8011800:	697b      	ldr	r3, [r7, #20]
 8011802:	f043 0301 	orr.w	r3, r3, #1
 8011806:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	687a      	ldr	r2, [r7, #4]
 801180e:	b292      	uxth	r2, r2
 8011810:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	697a      	ldr	r2, [r7, #20]
 8011818:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 801181a:	f7fe fde1 	bl	80103e0 <HAL_GetTick>
 801181e:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8011820:	e015      	b.n	801184e <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8011822:	f7fe fddd 	bl	80103e0 <HAL_GetTick>
 8011826:	4602      	mov	r2, r0
 8011828:	693b      	ldr	r3, [r7, #16]
 801182a:	1ad3      	subs	r3, r2, r3
 801182c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011830:	d309      	bcc.n	8011846 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8011832:	68fb      	ldr	r3, [r7, #12]
 8011834:	2201      	movs	r2, #1
 8011836:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	2200      	movs	r2, #0
 801183e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8011842:	2303      	movs	r3, #3
 8011844:	e00d      	b.n	8011862 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	691b      	ldr	r3, [r3, #16]
 801184c:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 801184e:	697b      	ldr	r3, [r7, #20]
 8011850:	f003 0301 	and.w	r3, r3, #1
 8011854:	2b00      	cmp	r3, #0
 8011856:	d1e4      	bne.n	8011822 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8011858:	68fb      	ldr	r3, [r7, #12]
 801185a:	2201      	movs	r2, #1
 801185c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8011860:	2300      	movs	r3, #0
}
 8011862:	4618      	mov	r0, r3
 8011864:	3718      	adds	r7, #24
 8011866:	46bd      	mov	sp, r7
 8011868:	bd80      	pop	{r7, pc}

0801186a <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 801186a:	b580      	push	{r7, lr}
 801186c:	b082      	sub	sp, #8
 801186e:	af00      	add	r7, sp, #0
 8011870:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011878:	2b01      	cmp	r3, #1
 801187a:	d101      	bne.n	8011880 <HAL_ETH_Start+0x16>
 801187c:	2302      	movs	r3, #2
 801187e:	e01f      	b.n	80118c0 <HAL_ETH_Start+0x56>
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	2201      	movs	r2, #1
 8011884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	2202      	movs	r2, #2
 801188c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8011890:	6878      	ldr	r0, [r7, #4]
 8011892:	f000 fa19 	bl	8011cc8 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8011896:	6878      	ldr	r0, [r7, #4]
 8011898:	f000 fa33 	bl	8011d02 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 801189c:	6878      	ldr	r0, [r7, #4]
 801189e:	f000 fa7d 	bl	8011d9c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80118a2:	6878      	ldr	r0, [r7, #4]
 80118a4:	f000 fa4a 	bl	8011d3c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80118a8:	6878      	ldr	r0, [r7, #4]
 80118aa:	f000 fa5f 	bl	8011d6c <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2201      	movs	r2, #1
 80118b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	2200      	movs	r2, #0
 80118ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80118be:	2300      	movs	r3, #0
}
 80118c0:	4618      	mov	r0, r3
 80118c2:	3708      	adds	r7, #8
 80118c4:	46bd      	mov	sp, r7
 80118c6:	bd80      	pop	{r7, pc}

080118c8 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 80118c8:	b580      	push	{r7, lr}
 80118ca:	b0b0      	sub	sp, #192	; 0xc0
 80118cc:	af00      	add	r7, sp, #0
 80118ce:	6078      	str	r0, [r7, #4]
 80118d0:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 80118d2:	2300      	movs	r3, #0
 80118d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80118d8:	683b      	ldr	r3, [r7, #0]
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d007      	beq.n	80118ee <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80118e4:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80118ec:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80118ee:	2300      	movs	r3, #0
 80118f0:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80118f2:	2300      	movs	r3, #0
 80118f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80118f6:	2300      	movs	r3, #0
 80118f8:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80118fa:	2300      	movs	r3, #0
 80118fc:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80118fe:	2300      	movs	r3, #0
 8011900:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8011902:	2300      	movs	r3, #0
 8011904:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	69db      	ldr	r3, [r3, #28]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d103      	bne.n	8011916 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 801190e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011912:	663b      	str	r3, [r7, #96]	; 0x60
 8011914:	e001      	b.n	801191a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8011916:	2300      	movs	r3, #0
 8011918:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 801191a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801191e:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8011920:	2300      	movs	r3, #0
 8011922:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8011924:	2300      	movs	r3, #0
 8011926:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8011928:	2300      	movs	r3, #0
 801192a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 801192c:	2300      	movs	r3, #0
 801192e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8011930:	2300      	movs	r3, #0
 8011932:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8011934:	2340      	movs	r3, #64	; 0x40
 8011936:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8011938:	2300      	movs	r3, #0
 801193a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 801193e:	2300      	movs	r3, #0
 8011940:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8011944:	2300      	movs	r3, #0
 8011946:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 801194a:	2300      	movs	r3, #0
 801194c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8011950:	2300      	movs	r3, #0
 8011952:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8011956:	2300      	movs	r3, #0
 8011958:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 801195c:	2300      	movs	r3, #0
 801195e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8011962:	2300      	movs	r3, #0
 8011964:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8011968:	2380      	movs	r3, #128	; 0x80
 801196a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 801196e:	2300      	movs	r3, #0
 8011970:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8011974:	2300      	movs	r3, #0
 8011976:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 801197a:	2300      	movs	r3, #0
 801197c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8011980:	2300      	movs	r3, #0
 8011982:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8011986:	2300      	movs	r3, #0
 8011988:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 801198c:	2300      	movs	r3, #0
 801198e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 801199c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80119a0:	4bab      	ldr	r3, [pc, #684]	; (8011c50 <ETH_MACDMAConfig+0x388>)
 80119a2:	4013      	ands	r3, r2
 80119a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80119a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 80119aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80119ac:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 80119ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 80119b0:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 80119b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 80119b4:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 80119ba:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 80119bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 80119be:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 80119c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 80119c2:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 80119c8:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 80119ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 80119cc:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 80119ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 80119d0:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 80119d2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80119d4:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80119d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80119d8:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80119da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80119dc:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80119de:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80119e2:	4313      	orrs	r3, r2
 80119e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	681b      	ldr	r3, [r3, #0]
 80119ec:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80119f0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80119fc:	2001      	movs	r0, #1
 80119fe:	f7fe fcfb 	bl	80103f8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011a0a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	6f79      	ldr	r1, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8011a12:	6fba      	ldr	r2, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011a14:	4311      	orrs	r1, r2
                                        macinit.PassControlFrames |
 8011a16:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8011a18:	4311      	orrs	r1, r2
                                        macinit.BroadcastFramesReception | 
 8011a1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8011a1e:	4311      	orrs	r1, r2
                                        macinit.DestinationAddrFilter |
 8011a20:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8011a24:	4311      	orrs	r1, r2
                                        macinit.PromiscuousMode |
 8011a26:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8011a2a:	4311      	orrs	r1, r2
                                        macinit.MulticastFramesFilter |
 8011a2c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8011a30:	4311      	orrs	r1, r2
                                        macinit.UnicastFramesFilter);
 8011a32:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
                                        macinit.MulticastFramesFilter |
 8011a36:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8011a38:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	681b      	ldr	r3, [r3, #0]
 8011a3e:	685b      	ldr	r3, [r3, #4]
 8011a40:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8011a44:	2001      	movs	r0, #1
 8011a46:	f7fe fcd7 	bl	80103f8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011a52:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011a5c:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8011a66:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	681b      	ldr	r3, [r3, #0]
 8011a6c:	699b      	ldr	r3, [r3, #24]
 8011a6e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8011a72:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011a76:	f64f 7341 	movw	r3, #65345	; 0xff41
 8011a7a:	4013      	ands	r3, r2
 8011a7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8011a80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011a84:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8011a86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8011a8a:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8011a8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8011a90:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8011a92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8011a96:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8011a98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8011a9c:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8011a9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8011aa2:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8011aa4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011aa8:	4313      	orrs	r3, r2
 8011aaa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011ab6:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	699b      	ldr	r3, [r3, #24]
 8011abe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8011ac2:	2001      	movs	r0, #1
 8011ac4:	f7fe fc98 	bl	80103f8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011ad0:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8011ad2:	687b      	ldr	r3, [r7, #4]
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8011ada:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8011ade:	430a      	orrs	r2, r1
 8011ae0:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	69db      	ldr	r3, [r3, #28]
 8011ae8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8011aec:	2001      	movs	r0, #1
 8011aee:	f7fe fc83 	bl	80103f8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011afa:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8011afc:	2300      	movs	r3, #0
 8011afe:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8011b00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011b04:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8011b06:	2300      	movs	r3, #0
 8011b08:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8011b0a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011b0e:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8011b10:	2300      	movs	r3, #0
 8011b12:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8011b14:	2300      	movs	r3, #0
 8011b16:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8011b18:	2300      	movs	r3, #0
 8011b1a:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8011b1c:	2300      	movs	r3, #0
 8011b1e:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8011b20:	2304      	movs	r3, #4
 8011b22:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8011b24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8011b2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011b2e:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8011b30:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8011b34:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8011b36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8011b3a:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8011b3c:	2380      	movs	r3, #128	; 0x80
 8011b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8011b40:	2300      	movs	r3, #0
 8011b42:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8011b44:	2300      	movs	r3, #0
 8011b46:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011b50:	3318      	adds	r3, #24
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8011b58:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011b5c:	4b3d      	ldr	r3, [pc, #244]	; (8011c54 <ETH_MACDMAConfig+0x38c>)
 8011b5e:	4013      	ands	r3, r2
 8011b60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8011b64:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8011b66:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8011b68:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8011b6a:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8011b6c:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8011b6e:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8011b70:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8011b72:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8011b74:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8011b76:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8011b78:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8011b7a:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8011b7c:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8011b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8011b80:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8011b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8011b84:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8011b86:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011b8a:	4313      	orrs	r3, r2
 8011b8c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011b98:	3318      	adds	r3, #24
 8011b9a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011b9e:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011ba8:	3318      	adds	r3, #24
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8011bb0:	2001      	movs	r0, #1
 8011bb2:	f7fe fc21 	bl	80103f8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011bbe:	3318      	adds	r3, #24
 8011bc0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011bc4:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8011bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011bce:	4311      	orrs	r1, r2
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8011bd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8011bd2:	4311      	orrs	r1, r2
                                          dmainit.TxDMABurstLength |
 8011bd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8011bd6:	4311      	orrs	r1, r2
                                          dmainit.EnhancedDescriptorFormat |
 8011bd8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8011bda:	4311      	orrs	r1, r2
                                          (dmainit.DescriptorSkipLength << 2U) |
 8011bdc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011bde:	0092      	lsls	r2, r2, #2
                                          dmainit.EnhancedDescriptorFormat |
 8011be0:	4311      	orrs	r1, r2
                                          dmainit.DMAArbitration |
 8011be2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8011be4:	430a      	orrs	r2, r1
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8011be6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8011bea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011bee:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8011bfe:	2001      	movs	r0, #1
 8011c00:	f7fe fbfa 	bl	80103f8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011c0c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8011c10:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	699b      	ldr	r3, [r3, #24]
 8011c16:	2b01      	cmp	r3, #1
 8011c18:	d10f      	bne.n	8011c3a <ETH_MACDMAConfig+0x372>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	6819      	ldr	r1, [r3, #0]
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011c26:	331c      	adds	r3, #28
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8011c2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011c32:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8011c36:	331c      	adds	r3, #28
 8011c38:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	695b      	ldr	r3, [r3, #20]
 8011c3e:	461a      	mov	r2, r3
 8011c40:	2100      	movs	r1, #0
 8011c42:	6878      	ldr	r0, [r7, #4]
 8011c44:	f000 f808 	bl	8011c58 <ETH_MACAddressConfig>
}
 8011c48:	bf00      	nop
 8011c4a:	37c0      	adds	r7, #192	; 0xc0
 8011c4c:	46bd      	mov	sp, r7
 8011c4e:	bd80      	pop	{r7, pc}
 8011c50:	ff20810f 	.word	0xff20810f
 8011c54:	f8de3f23 	.word	0xf8de3f23

08011c58 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8011c58:	b480      	push	{r7}
 8011c5a:	b087      	sub	sp, #28
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	60f8      	str	r0, [r7, #12]
 8011c60:	60b9      	str	r1, [r7, #8]
 8011c62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	3305      	adds	r3, #5
 8011c68:	781b      	ldrb	r3, [r3, #0]
 8011c6a:	021b      	lsls	r3, r3, #8
 8011c6c:	687a      	ldr	r2, [r7, #4]
 8011c6e:	3204      	adds	r2, #4
 8011c70:	7812      	ldrb	r2, [r2, #0]
 8011c72:	4313      	orrs	r3, r2
 8011c74:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8011c76:	68ba      	ldr	r2, [r7, #8]
 8011c78:	4b11      	ldr	r3, [pc, #68]	; (8011cc0 <ETH_MACAddressConfig+0x68>)
 8011c7a:	4413      	add	r3, r2
 8011c7c:	461a      	mov	r2, r3
 8011c7e:	697b      	ldr	r3, [r7, #20]
 8011c80:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	3303      	adds	r3, #3
 8011c86:	781b      	ldrb	r3, [r3, #0]
 8011c88:	061a      	lsls	r2, r3, #24
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	3302      	adds	r3, #2
 8011c8e:	781b      	ldrb	r3, [r3, #0]
 8011c90:	041b      	lsls	r3, r3, #16
 8011c92:	431a      	orrs	r2, r3
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	3301      	adds	r3, #1
 8011c98:	781b      	ldrb	r3, [r3, #0]
 8011c9a:	021b      	lsls	r3, r3, #8
 8011c9c:	4313      	orrs	r3, r2
 8011c9e:	687a      	ldr	r2, [r7, #4]
 8011ca0:	7812      	ldrb	r2, [r2, #0]
 8011ca2:	4313      	orrs	r3, r2
 8011ca4:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8011ca6:	68ba      	ldr	r2, [r7, #8]
 8011ca8:	4b06      	ldr	r3, [pc, #24]	; (8011cc4 <ETH_MACAddressConfig+0x6c>)
 8011caa:	4413      	add	r3, r2
 8011cac:	461a      	mov	r2, r3
 8011cae:	697b      	ldr	r3, [r7, #20]
 8011cb0:	6013      	str	r3, [r2, #0]
}
 8011cb2:	bf00      	nop
 8011cb4:	371c      	adds	r7, #28
 8011cb6:	46bd      	mov	sp, r7
 8011cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cbc:	4770      	bx	lr
 8011cbe:	bf00      	nop
 8011cc0:	40028040 	.word	0x40028040
 8011cc4:	40028044 	.word	0x40028044

08011cc8 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b084      	sub	sp, #16
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8011cd0:	2300      	movs	r3, #0
 8011cd2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	681b      	ldr	r3, [r3, #0]
 8011cd8:	687a      	ldr	r2, [r7, #4]
 8011cda:	6812      	ldr	r2, [r2, #0]
 8011cdc:	6812      	ldr	r2, [r2, #0]
 8011cde:	f042 0208 	orr.w	r2, r2, #8
 8011ce2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8011cec:	2001      	movs	r0, #1
 8011cee:	f000 f87f 	bl	8011df0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	68fa      	ldr	r2, [r7, #12]
 8011cf8:	601a      	str	r2, [r3, #0]
}
 8011cfa:	bf00      	nop
 8011cfc:	3710      	adds	r7, #16
 8011cfe:	46bd      	mov	sp, r7
 8011d00:	bd80      	pop	{r7, pc}

08011d02 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8011d02:	b580      	push	{r7, lr}
 8011d04:	b084      	sub	sp, #16
 8011d06:	af00      	add	r7, sp, #0
 8011d08:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	687a      	ldr	r2, [r7, #4]
 8011d14:	6812      	ldr	r2, [r2, #0]
 8011d16:	6812      	ldr	r2, [r2, #0]
 8011d18:	f042 0204 	orr.w	r2, r2, #4
 8011d1c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8011d26:	2001      	movs	r0, #1
 8011d28:	f000 f862 	bl	8011df0 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	68fa      	ldr	r2, [r7, #12]
 8011d32:	601a      	str	r2, [r3, #0]
}
 8011d34:	bf00      	nop
 8011d36:	3710      	adds	r7, #16
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}

08011d3c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8011d3c:	b480      	push	{r7}
 8011d3e:	b083      	sub	sp, #12
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	6819      	ldr	r1, [r3, #0]
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011d50:	3318      	adds	r3, #24
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8011d58:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8011d5c:	3318      	adds	r3, #24
 8011d5e:	601a      	str	r2, [r3, #0]
}
 8011d60:	bf00      	nop
 8011d62:	370c      	adds	r7, #12
 8011d64:	46bd      	mov	sp, r7
 8011d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d6a:	4770      	bx	lr

08011d6c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8011d6c:	b480      	push	{r7}
 8011d6e:	b083      	sub	sp, #12
 8011d70:	af00      	add	r7, sp, #0
 8011d72:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	6819      	ldr	r1, [r3, #0]
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011d80:	3318      	adds	r3, #24
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	f043 0202 	orr.w	r2, r3, #2
 8011d88:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8011d8c:	3318      	adds	r3, #24
 8011d8e:	601a      	str	r2, [r3, #0]
}
 8011d90:	bf00      	nop
 8011d92:	370c      	adds	r7, #12
 8011d94:	46bd      	mov	sp, r7
 8011d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d9a:	4770      	bx	lr

08011d9c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b084      	sub	sp, #16
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8011da4:	2300      	movs	r3, #0
 8011da6:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	6819      	ldr	r1, [r3, #0]
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011db4:	3318      	adds	r3, #24
 8011db6:	681b      	ldr	r3, [r3, #0]
 8011db8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8011dbc:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8011dc0:	3318      	adds	r3, #24
 8011dc2:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011dcc:	3318      	adds	r3, #24
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8011dd2:	2001      	movs	r0, #1
 8011dd4:	f000 f80c 	bl	8011df0 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	68fa      	ldr	r2, [r7, #12]
 8011dde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8011de2:	3318      	adds	r3, #24
 8011de4:	601a      	str	r2, [r3, #0]
}
 8011de6:	bf00      	nop
 8011de8:	3710      	adds	r7, #16
 8011dea:	46bd      	mov	sp, r7
 8011dec:	bd80      	pop	{r7, pc}
	...

08011df0 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8011df0:	b480      	push	{r7}
 8011df2:	b085      	sub	sp, #20
 8011df4:	af00      	add	r7, sp, #0
 8011df6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8011df8:	4b0a      	ldr	r3, [pc, #40]	; (8011e24 <ETH_Delay+0x34>)
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	4a0a      	ldr	r2, [pc, #40]	; (8011e28 <ETH_Delay+0x38>)
 8011dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8011e02:	0a5b      	lsrs	r3, r3, #9
 8011e04:	687a      	ldr	r2, [r7, #4]
 8011e06:	fb02 f303 	mul.w	r3, r2, r3
 8011e0a:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8011e0c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	1e5a      	subs	r2, r3, #1
 8011e12:	60fa      	str	r2, [r7, #12]
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	d1f9      	bne.n	8011e0c <ETH_Delay+0x1c>
}
 8011e18:	bf00      	nop
 8011e1a:	3714      	adds	r7, #20
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e22:	4770      	bx	lr
 8011e24:	20000050 	.word	0x20000050
 8011e28:	10624dd3 	.word	0x10624dd3

08011e2c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b086      	sub	sp, #24
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	60f8      	str	r0, [r7, #12]
 8011e34:	60b9      	str	r1, [r7, #8]
 8011e36:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8011e3a:	2301      	movs	r3, #1
 8011e3c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011e3e:	4b23      	ldr	r3, [pc, #140]	; (8011ecc <HAL_FLASH_Program+0xa0>)
 8011e40:	7e1b      	ldrb	r3, [r3, #24]
 8011e42:	2b01      	cmp	r3, #1
 8011e44:	d101      	bne.n	8011e4a <HAL_FLASH_Program+0x1e>
 8011e46:	2302      	movs	r3, #2
 8011e48:	e03b      	b.n	8011ec2 <HAL_FLASH_Program+0x96>
 8011e4a:	4b20      	ldr	r3, [pc, #128]	; (8011ecc <HAL_FLASH_Program+0xa0>)
 8011e4c:	2201      	movs	r2, #1
 8011e4e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011e50:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011e54:	f000 f860 	bl	8011f18 <FLASH_WaitForLastOperation>
 8011e58:	4603      	mov	r3, r0
 8011e5a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8011e5c:	7dfb      	ldrb	r3, [r7, #23]
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d12b      	bne.n	8011eba <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d105      	bne.n	8011e74 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8011e68:	783b      	ldrb	r3, [r7, #0]
 8011e6a:	4619      	mov	r1, r3
 8011e6c:	68b8      	ldr	r0, [r7, #8]
 8011e6e:	f000 f905 	bl	801207c <FLASH_Program_Byte>
 8011e72:	e016      	b.n	8011ea2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	2b01      	cmp	r3, #1
 8011e78:	d105      	bne.n	8011e86 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8011e7a:	883b      	ldrh	r3, [r7, #0]
 8011e7c:	4619      	mov	r1, r3
 8011e7e:	68b8      	ldr	r0, [r7, #8]
 8011e80:	f000 f8d8 	bl	8012034 <FLASH_Program_HalfWord>
 8011e84:	e00d      	b.n	8011ea2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8011e86:	68fb      	ldr	r3, [r7, #12]
 8011e88:	2b02      	cmp	r3, #2
 8011e8a:	d105      	bne.n	8011e98 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8011e8c:	683b      	ldr	r3, [r7, #0]
 8011e8e:	4619      	mov	r1, r3
 8011e90:	68b8      	ldr	r0, [r7, #8]
 8011e92:	f000 f8ad 	bl	8011ff0 <FLASH_Program_Word>
 8011e96:	e004      	b.n	8011ea2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8011e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011e9c:	68b8      	ldr	r0, [r7, #8]
 8011e9e:	f000 f87b 	bl	8011f98 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011ea2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011ea6:	f000 f837 	bl	8011f18 <FLASH_WaitForLastOperation>
 8011eaa:	4603      	mov	r3, r0
 8011eac:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8011eae:	4a08      	ldr	r2, [pc, #32]	; (8011ed0 <HAL_FLASH_Program+0xa4>)
 8011eb0:	4b07      	ldr	r3, [pc, #28]	; (8011ed0 <HAL_FLASH_Program+0xa4>)
 8011eb2:	691b      	ldr	r3, [r3, #16]
 8011eb4:	f023 0301 	bic.w	r3, r3, #1
 8011eb8:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8011eba:	4b04      	ldr	r3, [pc, #16]	; (8011ecc <HAL_FLASH_Program+0xa0>)
 8011ebc:	2200      	movs	r2, #0
 8011ebe:	761a      	strb	r2, [r3, #24]
  
  return status;
 8011ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	3718      	adds	r7, #24
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	bd80      	pop	{r7, pc}
 8011eca:	bf00      	nop
 8011ecc:	2000a1c0 	.word	0x2000a1c0
 8011ed0:	40023c00 	.word	0x40023c00

08011ed4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8011ed4:	b480      	push	{r7}
 8011ed6:	b083      	sub	sp, #12
 8011ed8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8011eda:	2300      	movs	r3, #0
 8011edc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8011ede:	4b0b      	ldr	r3, [pc, #44]	; (8011f0c <HAL_FLASH_Unlock+0x38>)
 8011ee0:	691b      	ldr	r3, [r3, #16]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	da0b      	bge.n	8011efe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8011ee6:	4b09      	ldr	r3, [pc, #36]	; (8011f0c <HAL_FLASH_Unlock+0x38>)
 8011ee8:	4a09      	ldr	r2, [pc, #36]	; (8011f10 <HAL_FLASH_Unlock+0x3c>)
 8011eea:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8011eec:	4b07      	ldr	r3, [pc, #28]	; (8011f0c <HAL_FLASH_Unlock+0x38>)
 8011eee:	4a09      	ldr	r2, [pc, #36]	; (8011f14 <HAL_FLASH_Unlock+0x40>)
 8011ef0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8011ef2:	4b06      	ldr	r3, [pc, #24]	; (8011f0c <HAL_FLASH_Unlock+0x38>)
 8011ef4:	691b      	ldr	r3, [r3, #16]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	da01      	bge.n	8011efe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8011efa:	2301      	movs	r3, #1
 8011efc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8011efe:	79fb      	ldrb	r3, [r7, #7]
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	370c      	adds	r7, #12
 8011f04:	46bd      	mov	sp, r7
 8011f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0a:	4770      	bx	lr
 8011f0c:	40023c00 	.word	0x40023c00
 8011f10:	45670123 	.word	0x45670123
 8011f14:	cdef89ab 	.word	0xcdef89ab

08011f18 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8011f18:	b580      	push	{r7, lr}
 8011f1a:	b084      	sub	sp, #16
 8011f1c:	af00      	add	r7, sp, #0
 8011f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8011f20:	2300      	movs	r3, #0
 8011f22:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8011f24:	4b1a      	ldr	r3, [pc, #104]	; (8011f90 <FLASH_WaitForLastOperation+0x78>)
 8011f26:	2200      	movs	r2, #0
 8011f28:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8011f2a:	f7fe fa59 	bl	80103e0 <HAL_GetTick>
 8011f2e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011f30:	e010      	b.n	8011f54 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f38:	d00c      	beq.n	8011f54 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d007      	beq.n	8011f50 <FLASH_WaitForLastOperation+0x38>
 8011f40:	f7fe fa4e 	bl	80103e0 <HAL_GetTick>
 8011f44:	4602      	mov	r2, r0
 8011f46:	68fb      	ldr	r3, [r7, #12]
 8011f48:	1ad2      	subs	r2, r2, r3
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	429a      	cmp	r2, r3
 8011f4e:	d901      	bls.n	8011f54 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8011f50:	2303      	movs	r3, #3
 8011f52:	e019      	b.n	8011f88 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011f54:	4b0f      	ldr	r3, [pc, #60]	; (8011f94 <FLASH_WaitForLastOperation+0x7c>)
 8011f56:	68db      	ldr	r3, [r3, #12]
 8011f58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d1e8      	bne.n	8011f32 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011f60:	4b0c      	ldr	r3, [pc, #48]	; (8011f94 <FLASH_WaitForLastOperation+0x7c>)
 8011f62:	68db      	ldr	r3, [r3, #12]
 8011f64:	f003 0301 	and.w	r3, r3, #1
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d002      	beq.n	8011f72 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8011f6c:	4b09      	ldr	r3, [pc, #36]	; (8011f94 <FLASH_WaitForLastOperation+0x7c>)
 8011f6e:	2201      	movs	r2, #1
 8011f70:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8011f72:	4b08      	ldr	r3, [pc, #32]	; (8011f94 <FLASH_WaitForLastOperation+0x7c>)
 8011f74:	68db      	ldr	r3, [r3, #12]
 8011f76:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d003      	beq.n	8011f86 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8011f7e:	f000 f89f 	bl	80120c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8011f82:	2301      	movs	r3, #1
 8011f84:	e000      	b.n	8011f88 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8011f86:	2300      	movs	r3, #0
  
}  
 8011f88:	4618      	mov	r0, r3
 8011f8a:	3710      	adds	r7, #16
 8011f8c:	46bd      	mov	sp, r7
 8011f8e:	bd80      	pop	{r7, pc}
 8011f90:	2000a1c0 	.word	0x2000a1c0
 8011f94:	40023c00 	.word	0x40023c00

08011f98 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8011f98:	b4f0      	push	{r4, r5, r6, r7}
 8011f9a:	b084      	sub	sp, #16
 8011f9c:	af00      	add	r7, sp, #0
 8011f9e:	60f8      	str	r0, [r7, #12]
 8011fa0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011fa4:	4a11      	ldr	r2, [pc, #68]	; (8011fec <FLASH_Program_DoubleWord+0x54>)
 8011fa6:	4b11      	ldr	r3, [pc, #68]	; (8011fec <FLASH_Program_DoubleWord+0x54>)
 8011fa8:	691b      	ldr	r3, [r3, #16]
 8011faa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011fae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8011fb0:	4a0e      	ldr	r2, [pc, #56]	; (8011fec <FLASH_Program_DoubleWord+0x54>)
 8011fb2:	4b0e      	ldr	r3, [pc, #56]	; (8011fec <FLASH_Program_DoubleWord+0x54>)
 8011fb4:	691b      	ldr	r3, [r3, #16]
 8011fb6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8011fba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8011fbc:	4a0b      	ldr	r2, [pc, #44]	; (8011fec <FLASH_Program_DoubleWord+0x54>)
 8011fbe:	4b0b      	ldr	r3, [pc, #44]	; (8011fec <FLASH_Program_DoubleWord+0x54>)
 8011fc0:	691b      	ldr	r3, [r3, #16]
 8011fc2:	f043 0301 	orr.w	r3, r3, #1
 8011fc6:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	683a      	ldr	r2, [r7, #0]
 8011fcc:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	3304      	adds	r3, #4
 8011fd2:	461a      	mov	r2, r3
 8011fd4:	e897 0018 	ldmia.w	r7, {r3, r4}
 8011fd8:	0025      	movs	r5, r4
 8011fda:	2600      	movs	r6, #0
 8011fdc:	462b      	mov	r3, r5
 8011fde:	6013      	str	r3, [r2, #0]
}
 8011fe0:	bf00      	nop
 8011fe2:	3710      	adds	r7, #16
 8011fe4:	46bd      	mov	sp, r7
 8011fe6:	bcf0      	pop	{r4, r5, r6, r7}
 8011fe8:	4770      	bx	lr
 8011fea:	bf00      	nop
 8011fec:	40023c00 	.word	0x40023c00

08011ff0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8011ff0:	b480      	push	{r7}
 8011ff2:	b083      	sub	sp, #12
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	6078      	str	r0, [r7, #4]
 8011ff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011ffa:	4a0d      	ldr	r2, [pc, #52]	; (8012030 <FLASH_Program_Word+0x40>)
 8011ffc:	4b0c      	ldr	r3, [pc, #48]	; (8012030 <FLASH_Program_Word+0x40>)
 8011ffe:	691b      	ldr	r3, [r3, #16]
 8012000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012004:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8012006:	4a0a      	ldr	r2, [pc, #40]	; (8012030 <FLASH_Program_Word+0x40>)
 8012008:	4b09      	ldr	r3, [pc, #36]	; (8012030 <FLASH_Program_Word+0x40>)
 801200a:	691b      	ldr	r3, [r3, #16]
 801200c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012010:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012012:	4a07      	ldr	r2, [pc, #28]	; (8012030 <FLASH_Program_Word+0x40>)
 8012014:	4b06      	ldr	r3, [pc, #24]	; (8012030 <FLASH_Program_Word+0x40>)
 8012016:	691b      	ldr	r3, [r3, #16]
 8012018:	f043 0301 	orr.w	r3, r3, #1
 801201c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	683a      	ldr	r2, [r7, #0]
 8012022:	601a      	str	r2, [r3, #0]
}
 8012024:	bf00      	nop
 8012026:	370c      	adds	r7, #12
 8012028:	46bd      	mov	sp, r7
 801202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801202e:	4770      	bx	lr
 8012030:	40023c00 	.word	0x40023c00

08012034 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8012034:	b480      	push	{r7}
 8012036:	b083      	sub	sp, #12
 8012038:	af00      	add	r7, sp, #0
 801203a:	6078      	str	r0, [r7, #4]
 801203c:	460b      	mov	r3, r1
 801203e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012040:	4a0d      	ldr	r2, [pc, #52]	; (8012078 <FLASH_Program_HalfWord+0x44>)
 8012042:	4b0d      	ldr	r3, [pc, #52]	; (8012078 <FLASH_Program_HalfWord+0x44>)
 8012044:	691b      	ldr	r3, [r3, #16]
 8012046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801204a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 801204c:	4a0a      	ldr	r2, [pc, #40]	; (8012078 <FLASH_Program_HalfWord+0x44>)
 801204e:	4b0a      	ldr	r3, [pc, #40]	; (8012078 <FLASH_Program_HalfWord+0x44>)
 8012050:	691b      	ldr	r3, [r3, #16]
 8012052:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012056:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8012058:	4a07      	ldr	r2, [pc, #28]	; (8012078 <FLASH_Program_HalfWord+0x44>)
 801205a:	4b07      	ldr	r3, [pc, #28]	; (8012078 <FLASH_Program_HalfWord+0x44>)
 801205c:	691b      	ldr	r3, [r3, #16]
 801205e:	f043 0301 	orr.w	r3, r3, #1
 8012062:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	887a      	ldrh	r2, [r7, #2]
 8012068:	801a      	strh	r2, [r3, #0]
}
 801206a:	bf00      	nop
 801206c:	370c      	adds	r7, #12
 801206e:	46bd      	mov	sp, r7
 8012070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012074:	4770      	bx	lr
 8012076:	bf00      	nop
 8012078:	40023c00 	.word	0x40023c00

0801207c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 801207c:	b480      	push	{r7}
 801207e:	b083      	sub	sp, #12
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
 8012084:	460b      	mov	r3, r1
 8012086:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012088:	4a0c      	ldr	r2, [pc, #48]	; (80120bc <FLASH_Program_Byte+0x40>)
 801208a:	4b0c      	ldr	r3, [pc, #48]	; (80120bc <FLASH_Program_Byte+0x40>)
 801208c:	691b      	ldr	r3, [r3, #16]
 801208e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012092:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8012094:	4a09      	ldr	r2, [pc, #36]	; (80120bc <FLASH_Program_Byte+0x40>)
 8012096:	4b09      	ldr	r3, [pc, #36]	; (80120bc <FLASH_Program_Byte+0x40>)
 8012098:	691b      	ldr	r3, [r3, #16]
 801209a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 801209c:	4a07      	ldr	r2, [pc, #28]	; (80120bc <FLASH_Program_Byte+0x40>)
 801209e:	4b07      	ldr	r3, [pc, #28]	; (80120bc <FLASH_Program_Byte+0x40>)
 80120a0:	691b      	ldr	r3, [r3, #16]
 80120a2:	f043 0301 	orr.w	r3, r3, #1
 80120a6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	78fa      	ldrb	r2, [r7, #3]
 80120ac:	701a      	strb	r2, [r3, #0]
}
 80120ae:	bf00      	nop
 80120b0:	370c      	adds	r7, #12
 80120b2:	46bd      	mov	sp, r7
 80120b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120b8:	4770      	bx	lr
 80120ba:	bf00      	nop
 80120bc:	40023c00 	.word	0x40023c00

080120c0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80120c0:	b480      	push	{r7}
 80120c2:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80120c4:	4b27      	ldr	r3, [pc, #156]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 80120c6:	68db      	ldr	r3, [r3, #12]
 80120c8:	f003 0310 	and.w	r3, r3, #16
 80120cc:	2b00      	cmp	r3, #0
 80120ce:	d008      	beq.n	80120e2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80120d0:	4b25      	ldr	r3, [pc, #148]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 80120d2:	69db      	ldr	r3, [r3, #28]
 80120d4:	f043 0310 	orr.w	r3, r3, #16
 80120d8:	4a23      	ldr	r2, [pc, #140]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 80120da:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80120dc:	4b21      	ldr	r3, [pc, #132]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 80120de:	2210      	movs	r2, #16
 80120e0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80120e2:	4b20      	ldr	r3, [pc, #128]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 80120e4:	68db      	ldr	r3, [r3, #12]
 80120e6:	f003 0320 	and.w	r3, r3, #32
 80120ea:	2b00      	cmp	r3, #0
 80120ec:	d008      	beq.n	8012100 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80120ee:	4b1e      	ldr	r3, [pc, #120]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 80120f0:	69db      	ldr	r3, [r3, #28]
 80120f2:	f043 0308 	orr.w	r3, r3, #8
 80120f6:	4a1c      	ldr	r2, [pc, #112]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 80120f8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80120fa:	4b1a      	ldr	r3, [pc, #104]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 80120fc:	2220      	movs	r2, #32
 80120fe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8012100:	4b18      	ldr	r3, [pc, #96]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 8012102:	68db      	ldr	r3, [r3, #12]
 8012104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012108:	2b00      	cmp	r3, #0
 801210a:	d008      	beq.n	801211e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 801210c:	4b16      	ldr	r3, [pc, #88]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 801210e:	69db      	ldr	r3, [r3, #28]
 8012110:	f043 0304 	orr.w	r3, r3, #4
 8012114:	4a14      	ldr	r2, [pc, #80]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 8012116:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8012118:	4b12      	ldr	r3, [pc, #72]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 801211a:	2240      	movs	r2, #64	; 0x40
 801211c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 801211e:	4b11      	ldr	r3, [pc, #68]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 8012120:	68db      	ldr	r3, [r3, #12]
 8012122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012126:	2b00      	cmp	r3, #0
 8012128:	d008      	beq.n	801213c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 801212a:	4b0f      	ldr	r3, [pc, #60]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 801212c:	69db      	ldr	r3, [r3, #28]
 801212e:	f043 0302 	orr.w	r3, r3, #2
 8012132:	4a0d      	ldr	r2, [pc, #52]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 8012134:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8012136:	4b0b      	ldr	r3, [pc, #44]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 8012138:	2280      	movs	r2, #128	; 0x80
 801213a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 801213c:	4b09      	ldr	r3, [pc, #36]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 801213e:	68db      	ldr	r3, [r3, #12]
 8012140:	f003 0302 	and.w	r3, r3, #2
 8012144:	2b00      	cmp	r3, #0
 8012146:	d008      	beq.n	801215a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8012148:	4b07      	ldr	r3, [pc, #28]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 801214a:	69db      	ldr	r3, [r3, #28]
 801214c:	f043 0320 	orr.w	r3, r3, #32
 8012150:	4a05      	ldr	r2, [pc, #20]	; (8012168 <FLASH_SetErrorCode+0xa8>)
 8012152:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8012154:	4b03      	ldr	r3, [pc, #12]	; (8012164 <FLASH_SetErrorCode+0xa4>)
 8012156:	2202      	movs	r2, #2
 8012158:	60da      	str	r2, [r3, #12]
  }
}
 801215a:	bf00      	nop
 801215c:	46bd      	mov	sp, r7
 801215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012162:	4770      	bx	lr
 8012164:	40023c00 	.word	0x40023c00
 8012168:	2000a1c0 	.word	0x2000a1c0

0801216c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b084      	sub	sp, #16
 8012170:	af00      	add	r7, sp, #0
 8012172:	6078      	str	r0, [r7, #4]
 8012174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8012176:	2301      	movs	r3, #1
 8012178:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 801217a:	2300      	movs	r3, #0
 801217c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801217e:	4b31      	ldr	r3, [pc, #196]	; (8012244 <HAL_FLASHEx_Erase+0xd8>)
 8012180:	7e1b      	ldrb	r3, [r3, #24]
 8012182:	2b01      	cmp	r3, #1
 8012184:	d101      	bne.n	801218a <HAL_FLASHEx_Erase+0x1e>
 8012186:	2302      	movs	r3, #2
 8012188:	e058      	b.n	801223c <HAL_FLASHEx_Erase+0xd0>
 801218a:	4b2e      	ldr	r3, [pc, #184]	; (8012244 <HAL_FLASHEx_Erase+0xd8>)
 801218c:	2201      	movs	r2, #1
 801218e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8012190:	f24c 3050 	movw	r0, #50000	; 0xc350
 8012194:	f7ff fec0 	bl	8011f18 <FLASH_WaitForLastOperation>
 8012198:	4603      	mov	r3, r0
 801219a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 801219c:	7bfb      	ldrb	r3, [r7, #15]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d148      	bne.n	8012234 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80121a2:	683b      	ldr	r3, [r7, #0]
 80121a4:	f04f 32ff 	mov.w	r2, #4294967295
 80121a8:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	681b      	ldr	r3, [r3, #0]
 80121ae:	2b01      	cmp	r3, #1
 80121b0:	d115      	bne.n	80121de <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	691b      	ldr	r3, [r3, #16]
 80121b6:	b2da      	uxtb	r2, r3
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	685b      	ldr	r3, [r3, #4]
 80121bc:	4619      	mov	r1, r3
 80121be:	4610      	mov	r0, r2
 80121c0:	f000 f844 	bl	801224c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80121c4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80121c8:	f7ff fea6 	bl	8011f18 <FLASH_WaitForLastOperation>
 80121cc:	4603      	mov	r3, r0
 80121ce:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80121d0:	4a1d      	ldr	r2, [pc, #116]	; (8012248 <HAL_FLASHEx_Erase+0xdc>)
 80121d2:	4b1d      	ldr	r3, [pc, #116]	; (8012248 <HAL_FLASHEx_Erase+0xdc>)
 80121d4:	691b      	ldr	r3, [r3, #16]
 80121d6:	f023 0304 	bic.w	r3, r3, #4
 80121da:	6113      	str	r3, [r2, #16]
 80121dc:	e028      	b.n	8012230 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80121de:	687b      	ldr	r3, [r7, #4]
 80121e0:	689b      	ldr	r3, [r3, #8]
 80121e2:	60bb      	str	r3, [r7, #8]
 80121e4:	e01c      	b.n	8012220 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	691b      	ldr	r3, [r3, #16]
 80121ea:	b2db      	uxtb	r3, r3
 80121ec:	4619      	mov	r1, r3
 80121ee:	68b8      	ldr	r0, [r7, #8]
 80121f0:	f000 f850 	bl	8012294 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80121f4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80121f8:	f7ff fe8e 	bl	8011f18 <FLASH_WaitForLastOperation>
 80121fc:	4603      	mov	r3, r0
 80121fe:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8012200:	4a11      	ldr	r2, [pc, #68]	; (8012248 <HAL_FLASHEx_Erase+0xdc>)
 8012202:	4b11      	ldr	r3, [pc, #68]	; (8012248 <HAL_FLASHEx_Erase+0xdc>)
 8012204:	691b      	ldr	r3, [r3, #16]
 8012206:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 801220a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 801220c:	7bfb      	ldrb	r3, [r7, #15]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d003      	beq.n	801221a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8012212:	683b      	ldr	r3, [r7, #0]
 8012214:	68ba      	ldr	r2, [r7, #8]
 8012216:	601a      	str	r2, [r3, #0]
          break;
 8012218:	e00a      	b.n	8012230 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 801221a:	68bb      	ldr	r3, [r7, #8]
 801221c:	3301      	adds	r3, #1
 801221e:	60bb      	str	r3, [r7, #8]
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	68da      	ldr	r2, [r3, #12]
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	689b      	ldr	r3, [r3, #8]
 8012228:	441a      	add	r2, r3
 801222a:	68bb      	ldr	r3, [r7, #8]
 801222c:	429a      	cmp	r2, r3
 801222e:	d8da      	bhi.n	80121e6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8012230:	f000 f878 	bl	8012324 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8012234:	4b03      	ldr	r3, [pc, #12]	; (8012244 <HAL_FLASHEx_Erase+0xd8>)
 8012236:	2200      	movs	r2, #0
 8012238:	761a      	strb	r2, [r3, #24]

  return status;
 801223a:	7bfb      	ldrb	r3, [r7, #15]
}
 801223c:	4618      	mov	r0, r3
 801223e:	3710      	adds	r7, #16
 8012240:	46bd      	mov	sp, r7
 8012242:	bd80      	pop	{r7, pc}
 8012244:	2000a1c0 	.word	0x2000a1c0
 8012248:	40023c00 	.word	0x40023c00

0801224c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 801224c:	b480      	push	{r7}
 801224e:	b083      	sub	sp, #12
 8012250:	af00      	add	r7, sp, #0
 8012252:	4603      	mov	r3, r0
 8012254:	6039      	str	r1, [r7, #0]
 8012256:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8012258:	4a0d      	ldr	r2, [pc, #52]	; (8012290 <FLASH_MassErase+0x44>)
 801225a:	4b0d      	ldr	r3, [pc, #52]	; (8012290 <FLASH_MassErase+0x44>)
 801225c:	691b      	ldr	r3, [r3, #16]
 801225e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012262:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8012264:	4a0a      	ldr	r2, [pc, #40]	; (8012290 <FLASH_MassErase+0x44>)
 8012266:	4b0a      	ldr	r3, [pc, #40]	; (8012290 <FLASH_MassErase+0x44>)
 8012268:	691b      	ldr	r3, [r3, #16]
 801226a:	f043 0304 	orr.w	r3, r3, #4
 801226e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8012270:	4907      	ldr	r1, [pc, #28]	; (8012290 <FLASH_MassErase+0x44>)
 8012272:	4b07      	ldr	r3, [pc, #28]	; (8012290 <FLASH_MassErase+0x44>)
 8012274:	691a      	ldr	r2, [r3, #16]
 8012276:	79fb      	ldrb	r3, [r7, #7]
 8012278:	021b      	lsls	r3, r3, #8
 801227a:	4313      	orrs	r3, r2
 801227c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012280:	610b      	str	r3, [r1, #16]
}
 8012282:	bf00      	nop
 8012284:	370c      	adds	r7, #12
 8012286:	46bd      	mov	sp, r7
 8012288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801228c:	4770      	bx	lr
 801228e:	bf00      	nop
 8012290:	40023c00 	.word	0x40023c00

08012294 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8012294:	b480      	push	{r7}
 8012296:	b085      	sub	sp, #20
 8012298:	af00      	add	r7, sp, #0
 801229a:	6078      	str	r0, [r7, #4]
 801229c:	460b      	mov	r3, r1
 801229e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80122a0:	2300      	movs	r3, #0
 80122a2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80122a4:	78fb      	ldrb	r3, [r7, #3]
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d102      	bne.n	80122b0 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80122aa:	2300      	movs	r3, #0
 80122ac:	60fb      	str	r3, [r7, #12]
 80122ae:	e010      	b.n	80122d2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80122b0:	78fb      	ldrb	r3, [r7, #3]
 80122b2:	2b01      	cmp	r3, #1
 80122b4:	d103      	bne.n	80122be <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80122b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80122ba:	60fb      	str	r3, [r7, #12]
 80122bc:	e009      	b.n	80122d2 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80122be:	78fb      	ldrb	r3, [r7, #3]
 80122c0:	2b02      	cmp	r3, #2
 80122c2:	d103      	bne.n	80122cc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80122c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80122c8:	60fb      	str	r3, [r7, #12]
 80122ca:	e002      	b.n	80122d2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80122cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80122d0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80122d2:	4a13      	ldr	r2, [pc, #76]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122d4:	4b12      	ldr	r3, [pc, #72]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122d6:	691b      	ldr	r3, [r3, #16]
 80122d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80122dc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80122de:	4910      	ldr	r1, [pc, #64]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122e0:	4b0f      	ldr	r3, [pc, #60]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122e2:	691a      	ldr	r2, [r3, #16]
 80122e4:	68fb      	ldr	r3, [r7, #12]
 80122e6:	4313      	orrs	r3, r2
 80122e8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80122ea:	4a0d      	ldr	r2, [pc, #52]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122ec:	4b0c      	ldr	r3, [pc, #48]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122ee:	691b      	ldr	r3, [r3, #16]
 80122f0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80122f4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80122f6:	490a      	ldr	r1, [pc, #40]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122f8:	4b09      	ldr	r3, [pc, #36]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 80122fa:	691a      	ldr	r2, [r3, #16]
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	00db      	lsls	r3, r3, #3
 8012300:	4313      	orrs	r3, r2
 8012302:	f043 0302 	orr.w	r3, r3, #2
 8012306:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8012308:	4a05      	ldr	r2, [pc, #20]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 801230a:	4b05      	ldr	r3, [pc, #20]	; (8012320 <FLASH_Erase_Sector+0x8c>)
 801230c:	691b      	ldr	r3, [r3, #16]
 801230e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012312:	6113      	str	r3, [r2, #16]
}
 8012314:	bf00      	nop
 8012316:	3714      	adds	r7, #20
 8012318:	46bd      	mov	sp, r7
 801231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801231e:	4770      	bx	lr
 8012320:	40023c00 	.word	0x40023c00

08012324 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8012324:	b480      	push	{r7}
 8012326:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8012328:	4b20      	ldr	r3, [pc, #128]	; (80123ac <FLASH_FlushCaches+0x88>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012330:	2b00      	cmp	r3, #0
 8012332:	d017      	beq.n	8012364 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8012334:	4a1d      	ldr	r2, [pc, #116]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012336:	4b1d      	ldr	r3, [pc, #116]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801233e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8012340:	4a1a      	ldr	r2, [pc, #104]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012342:	4b1a      	ldr	r3, [pc, #104]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801234a:	6013      	str	r3, [r2, #0]
 801234c:	4a17      	ldr	r2, [pc, #92]	; (80123ac <FLASH_FlushCaches+0x88>)
 801234e:	4b17      	ldr	r3, [pc, #92]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8012356:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8012358:	4a14      	ldr	r2, [pc, #80]	; (80123ac <FLASH_FlushCaches+0x88>)
 801235a:	4b14      	ldr	r3, [pc, #80]	; (80123ac <FLASH_FlushCaches+0x88>)
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012362:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8012364:	4b11      	ldr	r3, [pc, #68]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801236c:	2b00      	cmp	r3, #0
 801236e:	d017      	beq.n	80123a0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8012370:	4a0e      	ldr	r2, [pc, #56]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012372:	4b0e      	ldr	r3, [pc, #56]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801237a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 801237c:	4a0b      	ldr	r2, [pc, #44]	; (80123ac <FLASH_FlushCaches+0x88>)
 801237e:	4b0b      	ldr	r3, [pc, #44]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8012386:	6013      	str	r3, [r2, #0]
 8012388:	4a08      	ldr	r2, [pc, #32]	; (80123ac <FLASH_FlushCaches+0x88>)
 801238a:	4b08      	ldr	r3, [pc, #32]	; (80123ac <FLASH_FlushCaches+0x88>)
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012392:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8012394:	4a05      	ldr	r2, [pc, #20]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012396:	4b05      	ldr	r3, [pc, #20]	; (80123ac <FLASH_FlushCaches+0x88>)
 8012398:	681b      	ldr	r3, [r3, #0]
 801239a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801239e:	6013      	str	r3, [r2, #0]
  }
}
 80123a0:	bf00      	nop
 80123a2:	46bd      	mov	sp, r7
 80123a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123a8:	4770      	bx	lr
 80123aa:	bf00      	nop
 80123ac:	40023c00 	.word	0x40023c00

080123b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80123b0:	b480      	push	{r7}
 80123b2:	b089      	sub	sp, #36	; 0x24
 80123b4:	af00      	add	r7, sp, #0
 80123b6:	6078      	str	r0, [r7, #4]
 80123b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80123ba:	2300      	movs	r3, #0
 80123bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80123be:	2300      	movs	r3, #0
 80123c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80123c2:	2300      	movs	r3, #0
 80123c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80123c6:	2300      	movs	r3, #0
 80123c8:	61fb      	str	r3, [r7, #28]
 80123ca:	e16b      	b.n	80126a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80123cc:	2201      	movs	r2, #1
 80123ce:	69fb      	ldr	r3, [r7, #28]
 80123d0:	fa02 f303 	lsl.w	r3, r2, r3
 80123d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80123d6:	683b      	ldr	r3, [r7, #0]
 80123d8:	681a      	ldr	r2, [r3, #0]
 80123da:	697b      	ldr	r3, [r7, #20]
 80123dc:	4013      	ands	r3, r2
 80123de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80123e0:	693a      	ldr	r2, [r7, #16]
 80123e2:	697b      	ldr	r3, [r7, #20]
 80123e4:	429a      	cmp	r2, r3
 80123e6:	f040 815a 	bne.w	801269e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80123ea:	683b      	ldr	r3, [r7, #0]
 80123ec:	685b      	ldr	r3, [r3, #4]
 80123ee:	2b02      	cmp	r3, #2
 80123f0:	d003      	beq.n	80123fa <HAL_GPIO_Init+0x4a>
 80123f2:	683b      	ldr	r3, [r7, #0]
 80123f4:	685b      	ldr	r3, [r3, #4]
 80123f6:	2b12      	cmp	r3, #18
 80123f8:	d123      	bne.n	8012442 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80123fa:	69fb      	ldr	r3, [r7, #28]
 80123fc:	08da      	lsrs	r2, r3, #3
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	3208      	adds	r2, #8
 8012402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012406:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8012408:	69fb      	ldr	r3, [r7, #28]
 801240a:	f003 0307 	and.w	r3, r3, #7
 801240e:	009b      	lsls	r3, r3, #2
 8012410:	220f      	movs	r2, #15
 8012412:	fa02 f303 	lsl.w	r3, r2, r3
 8012416:	43db      	mvns	r3, r3
 8012418:	69ba      	ldr	r2, [r7, #24]
 801241a:	4013      	ands	r3, r2
 801241c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 801241e:	683b      	ldr	r3, [r7, #0]
 8012420:	691a      	ldr	r2, [r3, #16]
 8012422:	69fb      	ldr	r3, [r7, #28]
 8012424:	f003 0307 	and.w	r3, r3, #7
 8012428:	009b      	lsls	r3, r3, #2
 801242a:	fa02 f303 	lsl.w	r3, r2, r3
 801242e:	69ba      	ldr	r2, [r7, #24]
 8012430:	4313      	orrs	r3, r2
 8012432:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8012434:	69fb      	ldr	r3, [r7, #28]
 8012436:	08da      	lsrs	r2, r3, #3
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	3208      	adds	r2, #8
 801243c:	69b9      	ldr	r1, [r7, #24]
 801243e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8012448:	69fb      	ldr	r3, [r7, #28]
 801244a:	005b      	lsls	r3, r3, #1
 801244c:	2203      	movs	r2, #3
 801244e:	fa02 f303 	lsl.w	r3, r2, r3
 8012452:	43db      	mvns	r3, r3
 8012454:	69ba      	ldr	r2, [r7, #24]
 8012456:	4013      	ands	r3, r2
 8012458:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801245a:	683b      	ldr	r3, [r7, #0]
 801245c:	685b      	ldr	r3, [r3, #4]
 801245e:	f003 0203 	and.w	r2, r3, #3
 8012462:	69fb      	ldr	r3, [r7, #28]
 8012464:	005b      	lsls	r3, r3, #1
 8012466:	fa02 f303 	lsl.w	r3, r2, r3
 801246a:	69ba      	ldr	r2, [r7, #24]
 801246c:	4313      	orrs	r3, r2
 801246e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	69ba      	ldr	r2, [r7, #24]
 8012474:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8012476:	683b      	ldr	r3, [r7, #0]
 8012478:	685b      	ldr	r3, [r3, #4]
 801247a:	2b01      	cmp	r3, #1
 801247c:	d00b      	beq.n	8012496 <HAL_GPIO_Init+0xe6>
 801247e:	683b      	ldr	r3, [r7, #0]
 8012480:	685b      	ldr	r3, [r3, #4]
 8012482:	2b02      	cmp	r3, #2
 8012484:	d007      	beq.n	8012496 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8012486:	683b      	ldr	r3, [r7, #0]
 8012488:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801248a:	2b11      	cmp	r3, #17
 801248c:	d003      	beq.n	8012496 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801248e:	683b      	ldr	r3, [r7, #0]
 8012490:	685b      	ldr	r3, [r3, #4]
 8012492:	2b12      	cmp	r3, #18
 8012494:	d130      	bne.n	80124f8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	689b      	ldr	r3, [r3, #8]
 801249a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 801249c:	69fb      	ldr	r3, [r7, #28]
 801249e:	005b      	lsls	r3, r3, #1
 80124a0:	2203      	movs	r2, #3
 80124a2:	fa02 f303 	lsl.w	r3, r2, r3
 80124a6:	43db      	mvns	r3, r3
 80124a8:	69ba      	ldr	r2, [r7, #24]
 80124aa:	4013      	ands	r3, r2
 80124ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80124ae:	683b      	ldr	r3, [r7, #0]
 80124b0:	68da      	ldr	r2, [r3, #12]
 80124b2:	69fb      	ldr	r3, [r7, #28]
 80124b4:	005b      	lsls	r3, r3, #1
 80124b6:	fa02 f303 	lsl.w	r3, r2, r3
 80124ba:	69ba      	ldr	r2, [r7, #24]
 80124bc:	4313      	orrs	r3, r2
 80124be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	69ba      	ldr	r2, [r7, #24]
 80124c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	685b      	ldr	r3, [r3, #4]
 80124ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80124cc:	2201      	movs	r2, #1
 80124ce:	69fb      	ldr	r3, [r7, #28]
 80124d0:	fa02 f303 	lsl.w	r3, r2, r3
 80124d4:	43db      	mvns	r3, r3
 80124d6:	69ba      	ldr	r2, [r7, #24]
 80124d8:	4013      	ands	r3, r2
 80124da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80124dc:	683b      	ldr	r3, [r7, #0]
 80124de:	685b      	ldr	r3, [r3, #4]
 80124e0:	091b      	lsrs	r3, r3, #4
 80124e2:	f003 0201 	and.w	r2, r3, #1
 80124e6:	69fb      	ldr	r3, [r7, #28]
 80124e8:	fa02 f303 	lsl.w	r3, r2, r3
 80124ec:	69ba      	ldr	r2, [r7, #24]
 80124ee:	4313      	orrs	r3, r2
 80124f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80124f2:	687b      	ldr	r3, [r7, #4]
 80124f4:	69ba      	ldr	r2, [r7, #24]
 80124f6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	68db      	ldr	r3, [r3, #12]
 80124fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80124fe:	69fb      	ldr	r3, [r7, #28]
 8012500:	005b      	lsls	r3, r3, #1
 8012502:	2203      	movs	r2, #3
 8012504:	fa02 f303 	lsl.w	r3, r2, r3
 8012508:	43db      	mvns	r3, r3
 801250a:	69ba      	ldr	r2, [r7, #24]
 801250c:	4013      	ands	r3, r2
 801250e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8012510:	683b      	ldr	r3, [r7, #0]
 8012512:	689a      	ldr	r2, [r3, #8]
 8012514:	69fb      	ldr	r3, [r7, #28]
 8012516:	005b      	lsls	r3, r3, #1
 8012518:	fa02 f303 	lsl.w	r3, r2, r3
 801251c:	69ba      	ldr	r2, [r7, #24]
 801251e:	4313      	orrs	r3, r2
 8012520:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	69ba      	ldr	r2, [r7, #24]
 8012526:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8012528:	683b      	ldr	r3, [r7, #0]
 801252a:	685b      	ldr	r3, [r3, #4]
 801252c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012530:	2b00      	cmp	r3, #0
 8012532:	f000 80b4 	beq.w	801269e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8012536:	2300      	movs	r3, #0
 8012538:	60fb      	str	r3, [r7, #12]
 801253a:	4a5f      	ldr	r2, [pc, #380]	; (80126b8 <HAL_GPIO_Init+0x308>)
 801253c:	4b5e      	ldr	r3, [pc, #376]	; (80126b8 <HAL_GPIO_Init+0x308>)
 801253e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8012544:	6453      	str	r3, [r2, #68]	; 0x44
 8012546:	4b5c      	ldr	r3, [pc, #368]	; (80126b8 <HAL_GPIO_Init+0x308>)
 8012548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801254a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801254e:	60fb      	str	r3, [r7, #12]
 8012550:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8012552:	4a5a      	ldr	r2, [pc, #360]	; (80126bc <HAL_GPIO_Init+0x30c>)
 8012554:	69fb      	ldr	r3, [r7, #28]
 8012556:	089b      	lsrs	r3, r3, #2
 8012558:	3302      	adds	r3, #2
 801255a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801255e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8012560:	69fb      	ldr	r3, [r7, #28]
 8012562:	f003 0303 	and.w	r3, r3, #3
 8012566:	009b      	lsls	r3, r3, #2
 8012568:	220f      	movs	r2, #15
 801256a:	fa02 f303 	lsl.w	r3, r2, r3
 801256e:	43db      	mvns	r3, r3
 8012570:	69ba      	ldr	r2, [r7, #24]
 8012572:	4013      	ands	r3, r2
 8012574:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	4a51      	ldr	r2, [pc, #324]	; (80126c0 <HAL_GPIO_Init+0x310>)
 801257a:	4293      	cmp	r3, r2
 801257c:	d02b      	beq.n	80125d6 <HAL_GPIO_Init+0x226>
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	4a50      	ldr	r2, [pc, #320]	; (80126c4 <HAL_GPIO_Init+0x314>)
 8012582:	4293      	cmp	r3, r2
 8012584:	d025      	beq.n	80125d2 <HAL_GPIO_Init+0x222>
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	4a4f      	ldr	r2, [pc, #316]	; (80126c8 <HAL_GPIO_Init+0x318>)
 801258a:	4293      	cmp	r3, r2
 801258c:	d01f      	beq.n	80125ce <HAL_GPIO_Init+0x21e>
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	4a4e      	ldr	r2, [pc, #312]	; (80126cc <HAL_GPIO_Init+0x31c>)
 8012592:	4293      	cmp	r3, r2
 8012594:	d019      	beq.n	80125ca <HAL_GPIO_Init+0x21a>
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	4a4d      	ldr	r2, [pc, #308]	; (80126d0 <HAL_GPIO_Init+0x320>)
 801259a:	4293      	cmp	r3, r2
 801259c:	d013      	beq.n	80125c6 <HAL_GPIO_Init+0x216>
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	4a4c      	ldr	r2, [pc, #304]	; (80126d4 <HAL_GPIO_Init+0x324>)
 80125a2:	4293      	cmp	r3, r2
 80125a4:	d00d      	beq.n	80125c2 <HAL_GPIO_Init+0x212>
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	4a4b      	ldr	r2, [pc, #300]	; (80126d8 <HAL_GPIO_Init+0x328>)
 80125aa:	4293      	cmp	r3, r2
 80125ac:	d007      	beq.n	80125be <HAL_GPIO_Init+0x20e>
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	4a4a      	ldr	r2, [pc, #296]	; (80126dc <HAL_GPIO_Init+0x32c>)
 80125b2:	4293      	cmp	r3, r2
 80125b4:	d101      	bne.n	80125ba <HAL_GPIO_Init+0x20a>
 80125b6:	2307      	movs	r3, #7
 80125b8:	e00e      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125ba:	2308      	movs	r3, #8
 80125bc:	e00c      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125be:	2306      	movs	r3, #6
 80125c0:	e00a      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125c2:	2305      	movs	r3, #5
 80125c4:	e008      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125c6:	2304      	movs	r3, #4
 80125c8:	e006      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125ca:	2303      	movs	r3, #3
 80125cc:	e004      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125ce:	2302      	movs	r3, #2
 80125d0:	e002      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125d2:	2301      	movs	r3, #1
 80125d4:	e000      	b.n	80125d8 <HAL_GPIO_Init+0x228>
 80125d6:	2300      	movs	r3, #0
 80125d8:	69fa      	ldr	r2, [r7, #28]
 80125da:	f002 0203 	and.w	r2, r2, #3
 80125de:	0092      	lsls	r2, r2, #2
 80125e0:	4093      	lsls	r3, r2
 80125e2:	69ba      	ldr	r2, [r7, #24]
 80125e4:	4313      	orrs	r3, r2
 80125e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80125e8:	4934      	ldr	r1, [pc, #208]	; (80126bc <HAL_GPIO_Init+0x30c>)
 80125ea:	69fb      	ldr	r3, [r7, #28]
 80125ec:	089b      	lsrs	r3, r3, #2
 80125ee:	3302      	adds	r3, #2
 80125f0:	69ba      	ldr	r2, [r7, #24]
 80125f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80125f6:	4b3a      	ldr	r3, [pc, #232]	; (80126e0 <HAL_GPIO_Init+0x330>)
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80125fc:	693b      	ldr	r3, [r7, #16]
 80125fe:	43db      	mvns	r3, r3
 8012600:	69ba      	ldr	r2, [r7, #24]
 8012602:	4013      	ands	r3, r2
 8012604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8012606:	683b      	ldr	r3, [r7, #0]
 8012608:	685b      	ldr	r3, [r3, #4]
 801260a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801260e:	2b00      	cmp	r3, #0
 8012610:	d003      	beq.n	801261a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8012612:	69ba      	ldr	r2, [r7, #24]
 8012614:	693b      	ldr	r3, [r7, #16]
 8012616:	4313      	orrs	r3, r2
 8012618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 801261a:	4a31      	ldr	r2, [pc, #196]	; (80126e0 <HAL_GPIO_Init+0x330>)
 801261c:	69bb      	ldr	r3, [r7, #24]
 801261e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8012620:	4b2f      	ldr	r3, [pc, #188]	; (80126e0 <HAL_GPIO_Init+0x330>)
 8012622:	685b      	ldr	r3, [r3, #4]
 8012624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8012626:	693b      	ldr	r3, [r7, #16]
 8012628:	43db      	mvns	r3, r3
 801262a:	69ba      	ldr	r2, [r7, #24]
 801262c:	4013      	ands	r3, r2
 801262e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8012630:	683b      	ldr	r3, [r7, #0]
 8012632:	685b      	ldr	r3, [r3, #4]
 8012634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012638:	2b00      	cmp	r3, #0
 801263a:	d003      	beq.n	8012644 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 801263c:	69ba      	ldr	r2, [r7, #24]
 801263e:	693b      	ldr	r3, [r7, #16]
 8012640:	4313      	orrs	r3, r2
 8012642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8012644:	4a26      	ldr	r2, [pc, #152]	; (80126e0 <HAL_GPIO_Init+0x330>)
 8012646:	69bb      	ldr	r3, [r7, #24]
 8012648:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 801264a:	4b25      	ldr	r3, [pc, #148]	; (80126e0 <HAL_GPIO_Init+0x330>)
 801264c:	689b      	ldr	r3, [r3, #8]
 801264e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8012650:	693b      	ldr	r3, [r7, #16]
 8012652:	43db      	mvns	r3, r3
 8012654:	69ba      	ldr	r2, [r7, #24]
 8012656:	4013      	ands	r3, r2
 8012658:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801265a:	683b      	ldr	r3, [r7, #0]
 801265c:	685b      	ldr	r3, [r3, #4]
 801265e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012662:	2b00      	cmp	r3, #0
 8012664:	d003      	beq.n	801266e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8012666:	69ba      	ldr	r2, [r7, #24]
 8012668:	693b      	ldr	r3, [r7, #16]
 801266a:	4313      	orrs	r3, r2
 801266c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 801266e:	4a1c      	ldr	r2, [pc, #112]	; (80126e0 <HAL_GPIO_Init+0x330>)
 8012670:	69bb      	ldr	r3, [r7, #24]
 8012672:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8012674:	4b1a      	ldr	r3, [pc, #104]	; (80126e0 <HAL_GPIO_Init+0x330>)
 8012676:	68db      	ldr	r3, [r3, #12]
 8012678:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801267a:	693b      	ldr	r3, [r7, #16]
 801267c:	43db      	mvns	r3, r3
 801267e:	69ba      	ldr	r2, [r7, #24]
 8012680:	4013      	ands	r3, r2
 8012682:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8012684:	683b      	ldr	r3, [r7, #0]
 8012686:	685b      	ldr	r3, [r3, #4]
 8012688:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801268c:	2b00      	cmp	r3, #0
 801268e:	d003      	beq.n	8012698 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8012690:	69ba      	ldr	r2, [r7, #24]
 8012692:	693b      	ldr	r3, [r7, #16]
 8012694:	4313      	orrs	r3, r2
 8012696:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8012698:	4a11      	ldr	r2, [pc, #68]	; (80126e0 <HAL_GPIO_Init+0x330>)
 801269a:	69bb      	ldr	r3, [r7, #24]
 801269c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801269e:	69fb      	ldr	r3, [r7, #28]
 80126a0:	3301      	adds	r3, #1
 80126a2:	61fb      	str	r3, [r7, #28]
 80126a4:	69fb      	ldr	r3, [r7, #28]
 80126a6:	2b0f      	cmp	r3, #15
 80126a8:	f67f ae90 	bls.w	80123cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80126ac:	bf00      	nop
 80126ae:	3724      	adds	r7, #36	; 0x24
 80126b0:	46bd      	mov	sp, r7
 80126b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b6:	4770      	bx	lr
 80126b8:	40023800 	.word	0x40023800
 80126bc:	40013800 	.word	0x40013800
 80126c0:	40020000 	.word	0x40020000
 80126c4:	40020400 	.word	0x40020400
 80126c8:	40020800 	.word	0x40020800
 80126cc:	40020c00 	.word	0x40020c00
 80126d0:	40021000 	.word	0x40021000
 80126d4:	40021400 	.word	0x40021400
 80126d8:	40021800 	.word	0x40021800
 80126dc:	40021c00 	.word	0x40021c00
 80126e0:	40013c00 	.word	0x40013c00

080126e4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80126e4:	b480      	push	{r7}
 80126e6:	b087      	sub	sp, #28
 80126e8:	af00      	add	r7, sp, #0
 80126ea:	6078      	str	r0, [r7, #4]
 80126ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80126ee:	2300      	movs	r3, #0
 80126f0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80126f2:	2300      	movs	r3, #0
 80126f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80126f6:	2300      	movs	r3, #0
 80126f8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80126fa:	2300      	movs	r3, #0
 80126fc:	617b      	str	r3, [r7, #20]
 80126fe:	e0ce      	b.n	801289e <HAL_GPIO_DeInit+0x1ba>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8012700:	2201      	movs	r2, #1
 8012702:	697b      	ldr	r3, [r7, #20]
 8012704:	fa02 f303 	lsl.w	r3, r2, r3
 8012708:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 801270a:	683a      	ldr	r2, [r7, #0]
 801270c:	693b      	ldr	r3, [r7, #16]
 801270e:	4013      	ands	r3, r2
 8012710:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8012712:	68fa      	ldr	r2, [r7, #12]
 8012714:	693b      	ldr	r3, [r7, #16]
 8012716:	429a      	cmp	r2, r3
 8012718:	f040 80be 	bne.w	8012898 <HAL_GPIO_DeInit+0x1b4>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	681a      	ldr	r2, [r3, #0]
 8012720:	697b      	ldr	r3, [r7, #20]
 8012722:	005b      	lsls	r3, r3, #1
 8012724:	2103      	movs	r1, #3
 8012726:	fa01 f303 	lsl.w	r3, r1, r3
 801272a:	43db      	mvns	r3, r3
 801272c:	401a      	ands	r2, r3
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8012732:	697b      	ldr	r3, [r7, #20]
 8012734:	08da      	lsrs	r2, r3, #3
 8012736:	697b      	ldr	r3, [r7, #20]
 8012738:	08d9      	lsrs	r1, r3, #3
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	3108      	adds	r1, #8
 801273e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8012742:	697b      	ldr	r3, [r7, #20]
 8012744:	f003 0307 	and.w	r3, r3, #7
 8012748:	009b      	lsls	r3, r3, #2
 801274a:	200f      	movs	r0, #15
 801274c:	fa00 f303 	lsl.w	r3, r0, r3
 8012750:	43db      	mvns	r3, r3
 8012752:	4019      	ands	r1, r3
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	3208      	adds	r2, #8
 8012758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	689a      	ldr	r2, [r3, #8]
 8012760:	697b      	ldr	r3, [r7, #20]
 8012762:	005b      	lsls	r3, r3, #1
 8012764:	2103      	movs	r1, #3
 8012766:	fa01 f303 	lsl.w	r3, r1, r3
 801276a:	43db      	mvns	r3, r3
 801276c:	401a      	ands	r2, r3
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	685a      	ldr	r2, [r3, #4]
 8012776:	2101      	movs	r1, #1
 8012778:	697b      	ldr	r3, [r7, #20]
 801277a:	fa01 f303 	lsl.w	r3, r1, r3
 801277e:	43db      	mvns	r3, r3
 8012780:	401a      	ands	r2, r3
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	68da      	ldr	r2, [r3, #12]
 801278a:	697b      	ldr	r3, [r7, #20]
 801278c:	005b      	lsls	r3, r3, #1
 801278e:	2103      	movs	r1, #3
 8012790:	fa01 f303 	lsl.w	r3, r1, r3
 8012794:	43db      	mvns	r3, r3
 8012796:	401a      	ands	r2, r3
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 801279c:	4a45      	ldr	r2, [pc, #276]	; (80128b4 <HAL_GPIO_DeInit+0x1d0>)
 801279e:	697b      	ldr	r3, [r7, #20]
 80127a0:	089b      	lsrs	r3, r3, #2
 80127a2:	3302      	adds	r3, #2
 80127a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80127a8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80127aa:	697b      	ldr	r3, [r7, #20]
 80127ac:	f003 0303 	and.w	r3, r3, #3
 80127b0:	009b      	lsls	r3, r3, #2
 80127b2:	220f      	movs	r2, #15
 80127b4:	fa02 f303 	lsl.w	r3, r2, r3
 80127b8:	68ba      	ldr	r2, [r7, #8]
 80127ba:	4013      	ands	r3, r2
 80127bc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	4a3d      	ldr	r2, [pc, #244]	; (80128b8 <HAL_GPIO_DeInit+0x1d4>)
 80127c2:	4293      	cmp	r3, r2
 80127c4:	d02b      	beq.n	801281e <HAL_GPIO_DeInit+0x13a>
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	4a3c      	ldr	r2, [pc, #240]	; (80128bc <HAL_GPIO_DeInit+0x1d8>)
 80127ca:	4293      	cmp	r3, r2
 80127cc:	d025      	beq.n	801281a <HAL_GPIO_DeInit+0x136>
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	4a3b      	ldr	r2, [pc, #236]	; (80128c0 <HAL_GPIO_DeInit+0x1dc>)
 80127d2:	4293      	cmp	r3, r2
 80127d4:	d01f      	beq.n	8012816 <HAL_GPIO_DeInit+0x132>
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	4a3a      	ldr	r2, [pc, #232]	; (80128c4 <HAL_GPIO_DeInit+0x1e0>)
 80127da:	4293      	cmp	r3, r2
 80127dc:	d019      	beq.n	8012812 <HAL_GPIO_DeInit+0x12e>
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	4a39      	ldr	r2, [pc, #228]	; (80128c8 <HAL_GPIO_DeInit+0x1e4>)
 80127e2:	4293      	cmp	r3, r2
 80127e4:	d013      	beq.n	801280e <HAL_GPIO_DeInit+0x12a>
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	4a38      	ldr	r2, [pc, #224]	; (80128cc <HAL_GPIO_DeInit+0x1e8>)
 80127ea:	4293      	cmp	r3, r2
 80127ec:	d00d      	beq.n	801280a <HAL_GPIO_DeInit+0x126>
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	4a37      	ldr	r2, [pc, #220]	; (80128d0 <HAL_GPIO_DeInit+0x1ec>)
 80127f2:	4293      	cmp	r3, r2
 80127f4:	d007      	beq.n	8012806 <HAL_GPIO_DeInit+0x122>
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	4a36      	ldr	r2, [pc, #216]	; (80128d4 <HAL_GPIO_DeInit+0x1f0>)
 80127fa:	4293      	cmp	r3, r2
 80127fc:	d101      	bne.n	8012802 <HAL_GPIO_DeInit+0x11e>
 80127fe:	2307      	movs	r3, #7
 8012800:	e00e      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 8012802:	2308      	movs	r3, #8
 8012804:	e00c      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 8012806:	2306      	movs	r3, #6
 8012808:	e00a      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 801280a:	2305      	movs	r3, #5
 801280c:	e008      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 801280e:	2304      	movs	r3, #4
 8012810:	e006      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 8012812:	2303      	movs	r3, #3
 8012814:	e004      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 8012816:	2302      	movs	r3, #2
 8012818:	e002      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 801281a:	2301      	movs	r3, #1
 801281c:	e000      	b.n	8012820 <HAL_GPIO_DeInit+0x13c>
 801281e:	2300      	movs	r3, #0
 8012820:	697a      	ldr	r2, [r7, #20]
 8012822:	f002 0203 	and.w	r2, r2, #3
 8012826:	0092      	lsls	r2, r2, #2
 8012828:	fa03 f202 	lsl.w	r2, r3, r2
 801282c:	68bb      	ldr	r3, [r7, #8]
 801282e:	429a      	cmp	r2, r3
 8012830:	d132      	bne.n	8012898 <HAL_GPIO_DeInit+0x1b4>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8012832:	697b      	ldr	r3, [r7, #20]
 8012834:	f003 0303 	and.w	r3, r3, #3
 8012838:	009b      	lsls	r3, r3, #2
 801283a:	220f      	movs	r2, #15
 801283c:	fa02 f303 	lsl.w	r3, r2, r3
 8012840:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8012842:	481c      	ldr	r0, [pc, #112]	; (80128b4 <HAL_GPIO_DeInit+0x1d0>)
 8012844:	697b      	ldr	r3, [r7, #20]
 8012846:	089b      	lsrs	r3, r3, #2
 8012848:	491a      	ldr	r1, [pc, #104]	; (80128b4 <HAL_GPIO_DeInit+0x1d0>)
 801284a:	697a      	ldr	r2, [r7, #20]
 801284c:	0892      	lsrs	r2, r2, #2
 801284e:	3202      	adds	r2, #2
 8012850:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8012854:	68ba      	ldr	r2, [r7, #8]
 8012856:	43d2      	mvns	r2, r2
 8012858:	400a      	ands	r2, r1
 801285a:	3302      	adds	r3, #2
 801285c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8012860:	491d      	ldr	r1, [pc, #116]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 8012862:	4b1d      	ldr	r3, [pc, #116]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 8012864:	681a      	ldr	r2, [r3, #0]
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	43db      	mvns	r3, r3
 801286a:	4013      	ands	r3, r2
 801286c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 801286e:	491a      	ldr	r1, [pc, #104]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 8012870:	4b19      	ldr	r3, [pc, #100]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 8012872:	685a      	ldr	r2, [r3, #4]
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	43db      	mvns	r3, r3
 8012878:	4013      	ands	r3, r2
 801287a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 801287c:	4916      	ldr	r1, [pc, #88]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 801287e:	4b16      	ldr	r3, [pc, #88]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 8012880:	689a      	ldr	r2, [r3, #8]
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	43db      	mvns	r3, r3
 8012886:	4013      	ands	r3, r2
 8012888:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 801288a:	4913      	ldr	r1, [pc, #76]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 801288c:	4b12      	ldr	r3, [pc, #72]	; (80128d8 <HAL_GPIO_DeInit+0x1f4>)
 801288e:	68da      	ldr	r2, [r3, #12]
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	43db      	mvns	r3, r3
 8012894:	4013      	ands	r3, r2
 8012896:	60cb      	str	r3, [r1, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8012898:	697b      	ldr	r3, [r7, #20]
 801289a:	3301      	adds	r3, #1
 801289c:	617b      	str	r3, [r7, #20]
 801289e:	697b      	ldr	r3, [r7, #20]
 80128a0:	2b0f      	cmp	r3, #15
 80128a2:	f67f af2d 	bls.w	8012700 <HAL_GPIO_DeInit+0x1c>
      }
    }
  }
}
 80128a6:	bf00      	nop
 80128a8:	371c      	adds	r7, #28
 80128aa:	46bd      	mov	sp, r7
 80128ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128b0:	4770      	bx	lr
 80128b2:	bf00      	nop
 80128b4:	40013800 	.word	0x40013800
 80128b8:	40020000 	.word	0x40020000
 80128bc:	40020400 	.word	0x40020400
 80128c0:	40020800 	.word	0x40020800
 80128c4:	40020c00 	.word	0x40020c00
 80128c8:	40021000 	.word	0x40021000
 80128cc:	40021400 	.word	0x40021400
 80128d0:	40021800 	.word	0x40021800
 80128d4:	40021c00 	.word	0x40021c00
 80128d8:	40013c00 	.word	0x40013c00

080128dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80128dc:	b480      	push	{r7}
 80128de:	b083      	sub	sp, #12
 80128e0:	af00      	add	r7, sp, #0
 80128e2:	6078      	str	r0, [r7, #4]
 80128e4:	460b      	mov	r3, r1
 80128e6:	807b      	strh	r3, [r7, #2]
 80128e8:	4613      	mov	r3, r2
 80128ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80128ec:	787b      	ldrb	r3, [r7, #1]
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d003      	beq.n	80128fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80128f2:	887a      	ldrh	r2, [r7, #2]
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80128f8:	e003      	b.n	8012902 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80128fa:	887b      	ldrh	r3, [r7, #2]
 80128fc:	041a      	lsls	r2, r3, #16
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	619a      	str	r2, [r3, #24]
}
 8012902:	bf00      	nop
 8012904:	370c      	adds	r7, #12
 8012906:	46bd      	mov	sp, r7
 8012908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290c:	4770      	bx	lr

0801290e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 801290e:	b480      	push	{r7}
 8012910:	b083      	sub	sp, #12
 8012912:	af00      	add	r7, sp, #0
 8012914:	6078      	str	r0, [r7, #4]
 8012916:	460b      	mov	r3, r1
 8012918:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	695a      	ldr	r2, [r3, #20]
 801291e:	887b      	ldrh	r3, [r7, #2]
 8012920:	405a      	eors	r2, r3
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	615a      	str	r2, [r3, #20]
}
 8012926:	bf00      	nop
 8012928:	370c      	adds	r7, #12
 801292a:	46bd      	mov	sp, r7
 801292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012930:	4770      	bx	lr
	...

08012934 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012934:	b580      	push	{r7, lr}
 8012936:	b086      	sub	sp, #24
 8012938:	af00      	add	r7, sp, #0
 801293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d101      	bne.n	8012946 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8012942:	2301      	movs	r3, #1
 8012944:	e22d      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	f003 0301 	and.w	r3, r3, #1
 801294e:	2b00      	cmp	r3, #0
 8012950:	d075      	beq.n	8012a3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8012952:	4ba3      	ldr	r3, [pc, #652]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012954:	689b      	ldr	r3, [r3, #8]
 8012956:	f003 030c 	and.w	r3, r3, #12
 801295a:	2b04      	cmp	r3, #4
 801295c:	d00c      	beq.n	8012978 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801295e:	4ba0      	ldr	r3, [pc, #640]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012960:	689b      	ldr	r3, [r3, #8]
 8012962:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8012966:	2b08      	cmp	r3, #8
 8012968:	d112      	bne.n	8012990 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801296a:	4b9d      	ldr	r3, [pc, #628]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 801296c:	685b      	ldr	r3, [r3, #4]
 801296e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012972:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8012976:	d10b      	bne.n	8012990 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012978:	4b99      	ldr	r3, [pc, #612]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012980:	2b00      	cmp	r3, #0
 8012982:	d05b      	beq.n	8012a3c <HAL_RCC_OscConfig+0x108>
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	685b      	ldr	r3, [r3, #4]
 8012988:	2b00      	cmp	r3, #0
 801298a:	d157      	bne.n	8012a3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 801298c:	2301      	movs	r3, #1
 801298e:	e208      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8012990:	687b      	ldr	r3, [r7, #4]
 8012992:	685b      	ldr	r3, [r3, #4]
 8012994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012998:	d106      	bne.n	80129a8 <HAL_RCC_OscConfig+0x74>
 801299a:	4a91      	ldr	r2, [pc, #580]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 801299c:	4b90      	ldr	r3, [pc, #576]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80129a4:	6013      	str	r3, [r2, #0]
 80129a6:	e01d      	b.n	80129e4 <HAL_RCC_OscConfig+0xb0>
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	685b      	ldr	r3, [r3, #4]
 80129ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80129b0:	d10c      	bne.n	80129cc <HAL_RCC_OscConfig+0x98>
 80129b2:	4a8b      	ldr	r2, [pc, #556]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129b4:	4b8a      	ldr	r3, [pc, #552]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80129bc:	6013      	str	r3, [r2, #0]
 80129be:	4a88      	ldr	r2, [pc, #544]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129c0:	4b87      	ldr	r3, [pc, #540]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129c2:	681b      	ldr	r3, [r3, #0]
 80129c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80129c8:	6013      	str	r3, [r2, #0]
 80129ca:	e00b      	b.n	80129e4 <HAL_RCC_OscConfig+0xb0>
 80129cc:	4a84      	ldr	r2, [pc, #528]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129ce:	4b84      	ldr	r3, [pc, #528]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129d0:	681b      	ldr	r3, [r3, #0]
 80129d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80129d6:	6013      	str	r3, [r2, #0]
 80129d8:	4a81      	ldr	r2, [pc, #516]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129da:	4b81      	ldr	r3, [pc, #516]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80129e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	685b      	ldr	r3, [r3, #4]
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d013      	beq.n	8012a14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80129ec:	f7fd fcf8 	bl	80103e0 <HAL_GetTick>
 80129f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80129f2:	e008      	b.n	8012a06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80129f4:	f7fd fcf4 	bl	80103e0 <HAL_GetTick>
 80129f8:	4602      	mov	r2, r0
 80129fa:	693b      	ldr	r3, [r7, #16]
 80129fc:	1ad3      	subs	r3, r2, r3
 80129fe:	2b64      	cmp	r3, #100	; 0x64
 8012a00:	d901      	bls.n	8012a06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8012a02:	2303      	movs	r3, #3
 8012a04:	e1cd      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8012a06:	4b76      	ldr	r3, [pc, #472]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d0f0      	beq.n	80129f4 <HAL_RCC_OscConfig+0xc0>
 8012a12:	e014      	b.n	8012a3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012a14:	f7fd fce4 	bl	80103e0 <HAL_GetTick>
 8012a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012a1a:	e008      	b.n	8012a2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8012a1c:	f7fd fce0 	bl	80103e0 <HAL_GetTick>
 8012a20:	4602      	mov	r2, r0
 8012a22:	693b      	ldr	r3, [r7, #16]
 8012a24:	1ad3      	subs	r3, r2, r3
 8012a26:	2b64      	cmp	r3, #100	; 0x64
 8012a28:	d901      	bls.n	8012a2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8012a2a:	2303      	movs	r3, #3
 8012a2c:	e1b9      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8012a2e:	4b6c      	ldr	r3, [pc, #432]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d1f0      	bne.n	8012a1c <HAL_RCC_OscConfig+0xe8>
 8012a3a:	e000      	b.n	8012a3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012a3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	f003 0302 	and.w	r3, r3, #2
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d063      	beq.n	8012b12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8012a4a:	4b65      	ldr	r3, [pc, #404]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a4c:	689b      	ldr	r3, [r3, #8]
 8012a4e:	f003 030c 	and.w	r3, r3, #12
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d00b      	beq.n	8012a6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8012a56:	4b62      	ldr	r3, [pc, #392]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a58:	689b      	ldr	r3, [r3, #8]
 8012a5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8012a5e:	2b08      	cmp	r3, #8
 8012a60:	d11c      	bne.n	8012a9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8012a62:	4b5f      	ldr	r3, [pc, #380]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a64:	685b      	ldr	r3, [r3, #4]
 8012a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012a6a:	2b00      	cmp	r3, #0
 8012a6c:	d116      	bne.n	8012a9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8012a6e:	4b5c      	ldr	r3, [pc, #368]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	f003 0302 	and.w	r3, r3, #2
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d005      	beq.n	8012a86 <HAL_RCC_OscConfig+0x152>
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	68db      	ldr	r3, [r3, #12]
 8012a7e:	2b01      	cmp	r3, #1
 8012a80:	d001      	beq.n	8012a86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8012a82:	2301      	movs	r3, #1
 8012a84:	e18d      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012a86:	4956      	ldr	r1, [pc, #344]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a88:	4b55      	ldr	r3, [pc, #340]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012a8a:	681b      	ldr	r3, [r3, #0]
 8012a8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	691b      	ldr	r3, [r3, #16]
 8012a94:	00db      	lsls	r3, r3, #3
 8012a96:	4313      	orrs	r3, r2
 8012a98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8012a9a:	e03a      	b.n	8012b12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	68db      	ldr	r3, [r3, #12]
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d020      	beq.n	8012ae6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8012aa4:	4b4f      	ldr	r3, [pc, #316]	; (8012be4 <HAL_RCC_OscConfig+0x2b0>)
 8012aa6:	2201      	movs	r2, #1
 8012aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012aaa:	f7fd fc99 	bl	80103e0 <HAL_GetTick>
 8012aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012ab0:	e008      	b.n	8012ac4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8012ab2:	f7fd fc95 	bl	80103e0 <HAL_GetTick>
 8012ab6:	4602      	mov	r2, r0
 8012ab8:	693b      	ldr	r3, [r7, #16]
 8012aba:	1ad3      	subs	r3, r2, r3
 8012abc:	2b02      	cmp	r3, #2
 8012abe:	d901      	bls.n	8012ac4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8012ac0:	2303      	movs	r3, #3
 8012ac2:	e16e      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012ac4:	4b46      	ldr	r3, [pc, #280]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012ac6:	681b      	ldr	r3, [r3, #0]
 8012ac8:	f003 0302 	and.w	r3, r3, #2
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d0f0      	beq.n	8012ab2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012ad0:	4943      	ldr	r1, [pc, #268]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012ad2:	4b43      	ldr	r3, [pc, #268]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	691b      	ldr	r3, [r3, #16]
 8012ade:	00db      	lsls	r3, r3, #3
 8012ae0:	4313      	orrs	r3, r2
 8012ae2:	600b      	str	r3, [r1, #0]
 8012ae4:	e015      	b.n	8012b12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8012ae6:	4b3f      	ldr	r3, [pc, #252]	; (8012be4 <HAL_RCC_OscConfig+0x2b0>)
 8012ae8:	2200      	movs	r2, #0
 8012aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012aec:	f7fd fc78 	bl	80103e0 <HAL_GetTick>
 8012af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8012af2:	e008      	b.n	8012b06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8012af4:	f7fd fc74 	bl	80103e0 <HAL_GetTick>
 8012af8:	4602      	mov	r2, r0
 8012afa:	693b      	ldr	r3, [r7, #16]
 8012afc:	1ad3      	subs	r3, r2, r3
 8012afe:	2b02      	cmp	r3, #2
 8012b00:	d901      	bls.n	8012b06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8012b02:	2303      	movs	r3, #3
 8012b04:	e14d      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8012b06:	4b36      	ldr	r3, [pc, #216]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012b08:	681b      	ldr	r3, [r3, #0]
 8012b0a:	f003 0302 	and.w	r3, r3, #2
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d1f0      	bne.n	8012af4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	f003 0308 	and.w	r3, r3, #8
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d030      	beq.n	8012b80 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	695b      	ldr	r3, [r3, #20]
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d016      	beq.n	8012b54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8012b26:	4b30      	ldr	r3, [pc, #192]	; (8012be8 <HAL_RCC_OscConfig+0x2b4>)
 8012b28:	2201      	movs	r2, #1
 8012b2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012b2c:	f7fd fc58 	bl	80103e0 <HAL_GetTick>
 8012b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8012b32:	e008      	b.n	8012b46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8012b34:	f7fd fc54 	bl	80103e0 <HAL_GetTick>
 8012b38:	4602      	mov	r2, r0
 8012b3a:	693b      	ldr	r3, [r7, #16]
 8012b3c:	1ad3      	subs	r3, r2, r3
 8012b3e:	2b02      	cmp	r3, #2
 8012b40:	d901      	bls.n	8012b46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8012b42:	2303      	movs	r3, #3
 8012b44:	e12d      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8012b46:	4b26      	ldr	r3, [pc, #152]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012b48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012b4a:	f003 0302 	and.w	r3, r3, #2
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d0f0      	beq.n	8012b34 <HAL_RCC_OscConfig+0x200>
 8012b52:	e015      	b.n	8012b80 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012b54:	4b24      	ldr	r3, [pc, #144]	; (8012be8 <HAL_RCC_OscConfig+0x2b4>)
 8012b56:	2200      	movs	r2, #0
 8012b58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012b5a:	f7fd fc41 	bl	80103e0 <HAL_GetTick>
 8012b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012b60:	e008      	b.n	8012b74 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8012b62:	f7fd fc3d 	bl	80103e0 <HAL_GetTick>
 8012b66:	4602      	mov	r2, r0
 8012b68:	693b      	ldr	r3, [r7, #16]
 8012b6a:	1ad3      	subs	r3, r2, r3
 8012b6c:	2b02      	cmp	r3, #2
 8012b6e:	d901      	bls.n	8012b74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8012b70:	2303      	movs	r3, #3
 8012b72:	e116      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012b74:	4b1a      	ldr	r3, [pc, #104]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012b76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012b78:	f003 0302 	and.w	r3, r3, #2
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d1f0      	bne.n	8012b62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	681b      	ldr	r3, [r3, #0]
 8012b84:	f003 0304 	and.w	r3, r3, #4
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	f000 80a0 	beq.w	8012cce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8012b8e:	2300      	movs	r3, #0
 8012b90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8012b92:	4b13      	ldr	r3, [pc, #76]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d10f      	bne.n	8012bbe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8012b9e:	2300      	movs	r3, #0
 8012ba0:	60fb      	str	r3, [r7, #12]
 8012ba2:	4a0f      	ldr	r2, [pc, #60]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012ba4:	4b0e      	ldr	r3, [pc, #56]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012bac:	6413      	str	r3, [r2, #64]	; 0x40
 8012bae:	4b0c      	ldr	r3, [pc, #48]	; (8012be0 <HAL_RCC_OscConfig+0x2ac>)
 8012bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012bb6:	60fb      	str	r3, [r7, #12]
 8012bb8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8012bba:	2301      	movs	r3, #1
 8012bbc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012bbe:	4b0b      	ldr	r3, [pc, #44]	; (8012bec <HAL_RCC_OscConfig+0x2b8>)
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012bc6:	2b00      	cmp	r3, #0
 8012bc8:	d121      	bne.n	8012c0e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8012bca:	4a08      	ldr	r2, [pc, #32]	; (8012bec <HAL_RCC_OscConfig+0x2b8>)
 8012bcc:	4b07      	ldr	r3, [pc, #28]	; (8012bec <HAL_RCC_OscConfig+0x2b8>)
 8012bce:	681b      	ldr	r3, [r3, #0]
 8012bd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012bd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8012bd6:	f7fd fc03 	bl	80103e0 <HAL_GetTick>
 8012bda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012bdc:	e011      	b.n	8012c02 <HAL_RCC_OscConfig+0x2ce>
 8012bde:	bf00      	nop
 8012be0:	40023800 	.word	0x40023800
 8012be4:	42470000 	.word	0x42470000
 8012be8:	42470e80 	.word	0x42470e80
 8012bec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012bf0:	f7fd fbf6 	bl	80103e0 <HAL_GetTick>
 8012bf4:	4602      	mov	r2, r0
 8012bf6:	693b      	ldr	r3, [r7, #16]
 8012bf8:	1ad3      	subs	r3, r2, r3
 8012bfa:	2b02      	cmp	r3, #2
 8012bfc:	d901      	bls.n	8012c02 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8012bfe:	2303      	movs	r3, #3
 8012c00:	e0cf      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012c02:	4b6a      	ldr	r3, [pc, #424]	; (8012dac <HAL_RCC_OscConfig+0x478>)
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d0f0      	beq.n	8012bf0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	689b      	ldr	r3, [r3, #8]
 8012c12:	2b01      	cmp	r3, #1
 8012c14:	d106      	bne.n	8012c24 <HAL_RCC_OscConfig+0x2f0>
 8012c16:	4a66      	ldr	r2, [pc, #408]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c18:	4b65      	ldr	r3, [pc, #404]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c1c:	f043 0301 	orr.w	r3, r3, #1
 8012c20:	6713      	str	r3, [r2, #112]	; 0x70
 8012c22:	e01c      	b.n	8012c5e <HAL_RCC_OscConfig+0x32a>
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	689b      	ldr	r3, [r3, #8]
 8012c28:	2b05      	cmp	r3, #5
 8012c2a:	d10c      	bne.n	8012c46 <HAL_RCC_OscConfig+0x312>
 8012c2c:	4a60      	ldr	r2, [pc, #384]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c2e:	4b60      	ldr	r3, [pc, #384]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c32:	f043 0304 	orr.w	r3, r3, #4
 8012c36:	6713      	str	r3, [r2, #112]	; 0x70
 8012c38:	4a5d      	ldr	r2, [pc, #372]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c3a:	4b5d      	ldr	r3, [pc, #372]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c3e:	f043 0301 	orr.w	r3, r3, #1
 8012c42:	6713      	str	r3, [r2, #112]	; 0x70
 8012c44:	e00b      	b.n	8012c5e <HAL_RCC_OscConfig+0x32a>
 8012c46:	4a5a      	ldr	r2, [pc, #360]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c48:	4b59      	ldr	r3, [pc, #356]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c4c:	f023 0301 	bic.w	r3, r3, #1
 8012c50:	6713      	str	r3, [r2, #112]	; 0x70
 8012c52:	4a57      	ldr	r2, [pc, #348]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c54:	4b56      	ldr	r3, [pc, #344]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c58:	f023 0304 	bic.w	r3, r3, #4
 8012c5c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	689b      	ldr	r3, [r3, #8]
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d015      	beq.n	8012c92 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012c66:	f7fd fbbb 	bl	80103e0 <HAL_GetTick>
 8012c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012c6c:	e00a      	b.n	8012c84 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012c6e:	f7fd fbb7 	bl	80103e0 <HAL_GetTick>
 8012c72:	4602      	mov	r2, r0
 8012c74:	693b      	ldr	r3, [r7, #16]
 8012c76:	1ad3      	subs	r3, r2, r3
 8012c78:	f241 3288 	movw	r2, #5000	; 0x1388
 8012c7c:	4293      	cmp	r3, r2
 8012c7e:	d901      	bls.n	8012c84 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8012c80:	2303      	movs	r3, #3
 8012c82:	e08e      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012c84:	4b4a      	ldr	r3, [pc, #296]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c88:	f003 0302 	and.w	r3, r3, #2
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d0ee      	beq.n	8012c6e <HAL_RCC_OscConfig+0x33a>
 8012c90:	e014      	b.n	8012cbc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012c92:	f7fd fba5 	bl	80103e0 <HAL_GetTick>
 8012c96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012c98:	e00a      	b.n	8012cb0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8012c9a:	f7fd fba1 	bl	80103e0 <HAL_GetTick>
 8012c9e:	4602      	mov	r2, r0
 8012ca0:	693b      	ldr	r3, [r7, #16]
 8012ca2:	1ad3      	subs	r3, r2, r3
 8012ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8012ca8:	4293      	cmp	r3, r2
 8012caa:	d901      	bls.n	8012cb0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8012cac:	2303      	movs	r3, #3
 8012cae:	e078      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012cb0:	4b3f      	ldr	r3, [pc, #252]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012cb4:	f003 0302 	and.w	r3, r3, #2
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d1ee      	bne.n	8012c9a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8012cbc:	7dfb      	ldrb	r3, [r7, #23]
 8012cbe:	2b01      	cmp	r3, #1
 8012cc0:	d105      	bne.n	8012cce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8012cc2:	4a3b      	ldr	r2, [pc, #236]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012cc4:	4b3a      	ldr	r3, [pc, #232]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012cc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012ccc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	699b      	ldr	r3, [r3, #24]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d064      	beq.n	8012da0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8012cd6:	4b36      	ldr	r3, [pc, #216]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012cd8:	689b      	ldr	r3, [r3, #8]
 8012cda:	f003 030c 	and.w	r3, r3, #12
 8012cde:	2b08      	cmp	r3, #8
 8012ce0:	d05c      	beq.n	8012d9c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	699b      	ldr	r3, [r3, #24]
 8012ce6:	2b02      	cmp	r3, #2
 8012ce8:	d141      	bne.n	8012d6e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012cea:	4b32      	ldr	r3, [pc, #200]	; (8012db4 <HAL_RCC_OscConfig+0x480>)
 8012cec:	2200      	movs	r2, #0
 8012cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012cf0:	f7fd fb76 	bl	80103e0 <HAL_GetTick>
 8012cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012cf6:	e008      	b.n	8012d0a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012cf8:	f7fd fb72 	bl	80103e0 <HAL_GetTick>
 8012cfc:	4602      	mov	r2, r0
 8012cfe:	693b      	ldr	r3, [r7, #16]
 8012d00:	1ad3      	subs	r3, r2, r3
 8012d02:	2b02      	cmp	r3, #2
 8012d04:	d901      	bls.n	8012d0a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8012d06:	2303      	movs	r3, #3
 8012d08:	e04b      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012d0a:	4b29      	ldr	r3, [pc, #164]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d1f0      	bne.n	8012cf8 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8012d16:	4926      	ldr	r1, [pc, #152]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	69da      	ldr	r2, [r3, #28]
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	6a1b      	ldr	r3, [r3, #32]
 8012d20:	431a      	orrs	r2, r3
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012d26:	019b      	lsls	r3, r3, #6
 8012d28:	431a      	orrs	r2, r3
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012d2e:	085b      	lsrs	r3, r3, #1
 8012d30:	3b01      	subs	r3, #1
 8012d32:	041b      	lsls	r3, r3, #16
 8012d34:	431a      	orrs	r2, r3
 8012d36:	687b      	ldr	r3, [r7, #4]
 8012d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d3a:	061b      	lsls	r3, r3, #24
 8012d3c:	4313      	orrs	r3, r2
 8012d3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012d40:	4b1c      	ldr	r3, [pc, #112]	; (8012db4 <HAL_RCC_OscConfig+0x480>)
 8012d42:	2201      	movs	r2, #1
 8012d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012d46:	f7fd fb4b 	bl	80103e0 <HAL_GetTick>
 8012d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012d4c:	e008      	b.n	8012d60 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012d4e:	f7fd fb47 	bl	80103e0 <HAL_GetTick>
 8012d52:	4602      	mov	r2, r0
 8012d54:	693b      	ldr	r3, [r7, #16]
 8012d56:	1ad3      	subs	r3, r2, r3
 8012d58:	2b02      	cmp	r3, #2
 8012d5a:	d901      	bls.n	8012d60 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8012d5c:	2303      	movs	r3, #3
 8012d5e:	e020      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012d60:	4b13      	ldr	r3, [pc, #76]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012d62:	681b      	ldr	r3, [r3, #0]
 8012d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d0f0      	beq.n	8012d4e <HAL_RCC_OscConfig+0x41a>
 8012d6c:	e018      	b.n	8012da0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012d6e:	4b11      	ldr	r3, [pc, #68]	; (8012db4 <HAL_RCC_OscConfig+0x480>)
 8012d70:	2200      	movs	r2, #0
 8012d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012d74:	f7fd fb34 	bl	80103e0 <HAL_GetTick>
 8012d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012d7a:	e008      	b.n	8012d8e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8012d7c:	f7fd fb30 	bl	80103e0 <HAL_GetTick>
 8012d80:	4602      	mov	r2, r0
 8012d82:	693b      	ldr	r3, [r7, #16]
 8012d84:	1ad3      	subs	r3, r2, r3
 8012d86:	2b02      	cmp	r3, #2
 8012d88:	d901      	bls.n	8012d8e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8012d8a:	2303      	movs	r3, #3
 8012d8c:	e009      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8012d8e:	4b08      	ldr	r3, [pc, #32]	; (8012db0 <HAL_RCC_OscConfig+0x47c>)
 8012d90:	681b      	ldr	r3, [r3, #0]
 8012d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d1f0      	bne.n	8012d7c <HAL_RCC_OscConfig+0x448>
 8012d9a:	e001      	b.n	8012da0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8012d9c:	2301      	movs	r3, #1
 8012d9e:	e000      	b.n	8012da2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8012da0:	2300      	movs	r3, #0
}
 8012da2:	4618      	mov	r0, r3
 8012da4:	3718      	adds	r7, #24
 8012da6:	46bd      	mov	sp, r7
 8012da8:	bd80      	pop	{r7, pc}
 8012daa:	bf00      	nop
 8012dac:	40007000 	.word	0x40007000
 8012db0:	40023800 	.word	0x40023800
 8012db4:	42470060 	.word	0x42470060

08012db8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8012db8:	b580      	push	{r7, lr}
 8012dba:	b084      	sub	sp, #16
 8012dbc:	af00      	add	r7, sp, #0
 8012dbe:	6078      	str	r0, [r7, #4]
 8012dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d101      	bne.n	8012dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8012dc8:	2301      	movs	r3, #1
 8012dca:	e0ca      	b.n	8012f62 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8012dcc:	4b67      	ldr	r3, [pc, #412]	; (8012f6c <HAL_RCC_ClockConfig+0x1b4>)
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	f003 020f 	and.w	r2, r3, #15
 8012dd4:	683b      	ldr	r3, [r7, #0]
 8012dd6:	429a      	cmp	r2, r3
 8012dd8:	d20c      	bcs.n	8012df4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012dda:	4b64      	ldr	r3, [pc, #400]	; (8012f6c <HAL_RCC_ClockConfig+0x1b4>)
 8012ddc:	683a      	ldr	r2, [r7, #0]
 8012dde:	b2d2      	uxtb	r2, r2
 8012de0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012de2:	4b62      	ldr	r3, [pc, #392]	; (8012f6c <HAL_RCC_ClockConfig+0x1b4>)
 8012de4:	681b      	ldr	r3, [r3, #0]
 8012de6:	f003 020f 	and.w	r2, r3, #15
 8012dea:	683b      	ldr	r3, [r7, #0]
 8012dec:	429a      	cmp	r2, r3
 8012dee:	d001      	beq.n	8012df4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8012df0:	2301      	movs	r3, #1
 8012df2:	e0b6      	b.n	8012f62 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	f003 0302 	and.w	r3, r3, #2
 8012dfc:	2b00      	cmp	r3, #0
 8012dfe:	d020      	beq.n	8012e42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	681b      	ldr	r3, [r3, #0]
 8012e04:	f003 0304 	and.w	r3, r3, #4
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d005      	beq.n	8012e18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012e0c:	4a58      	ldr	r2, [pc, #352]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e0e:	4b58      	ldr	r3, [pc, #352]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e10:	689b      	ldr	r3, [r3, #8]
 8012e12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8012e16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	681b      	ldr	r3, [r3, #0]
 8012e1c:	f003 0308 	and.w	r3, r3, #8
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d005      	beq.n	8012e30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8012e24:	4a52      	ldr	r2, [pc, #328]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e26:	4b52      	ldr	r3, [pc, #328]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e28:	689b      	ldr	r3, [r3, #8]
 8012e2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8012e2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8012e30:	494f      	ldr	r1, [pc, #316]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e32:	4b4f      	ldr	r3, [pc, #316]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e34:	689b      	ldr	r3, [r3, #8]
 8012e36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	689b      	ldr	r3, [r3, #8]
 8012e3e:	4313      	orrs	r3, r2
 8012e40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	f003 0301 	and.w	r3, r3, #1
 8012e4a:	2b00      	cmp	r3, #0
 8012e4c:	d044      	beq.n	8012ed8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	685b      	ldr	r3, [r3, #4]
 8012e52:	2b01      	cmp	r3, #1
 8012e54:	d107      	bne.n	8012e66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8012e56:	4b46      	ldr	r3, [pc, #280]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d119      	bne.n	8012e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012e62:	2301      	movs	r3, #1
 8012e64:	e07d      	b.n	8012f62 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	685b      	ldr	r3, [r3, #4]
 8012e6a:	2b02      	cmp	r3, #2
 8012e6c:	d003      	beq.n	8012e76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8012e72:	2b03      	cmp	r3, #3
 8012e74:	d107      	bne.n	8012e86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8012e76:	4b3e      	ldr	r3, [pc, #248]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e78:	681b      	ldr	r3, [r3, #0]
 8012e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012e7e:	2b00      	cmp	r3, #0
 8012e80:	d109      	bne.n	8012e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012e82:	2301      	movs	r3, #1
 8012e84:	e06d      	b.n	8012f62 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012e86:	4b3a      	ldr	r3, [pc, #232]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	f003 0302 	and.w	r3, r3, #2
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d101      	bne.n	8012e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012e92:	2301      	movs	r3, #1
 8012e94:	e065      	b.n	8012f62 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8012e96:	4936      	ldr	r1, [pc, #216]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e98:	4b35      	ldr	r3, [pc, #212]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012e9a:	689b      	ldr	r3, [r3, #8]
 8012e9c:	f023 0203 	bic.w	r2, r3, #3
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	685b      	ldr	r3, [r3, #4]
 8012ea4:	4313      	orrs	r3, r2
 8012ea6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8012ea8:	f7fd fa9a 	bl	80103e0 <HAL_GetTick>
 8012eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012eae:	e00a      	b.n	8012ec6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012eb0:	f7fd fa96 	bl	80103e0 <HAL_GetTick>
 8012eb4:	4602      	mov	r2, r0
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	1ad3      	subs	r3, r2, r3
 8012eba:	f241 3288 	movw	r2, #5000	; 0x1388
 8012ebe:	4293      	cmp	r3, r2
 8012ec0:	d901      	bls.n	8012ec6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8012ec2:	2303      	movs	r3, #3
 8012ec4:	e04d      	b.n	8012f62 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012ec6:	4b2a      	ldr	r3, [pc, #168]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012ec8:	689b      	ldr	r3, [r3, #8]
 8012eca:	f003 020c 	and.w	r2, r3, #12
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	685b      	ldr	r3, [r3, #4]
 8012ed2:	009b      	lsls	r3, r3, #2
 8012ed4:	429a      	cmp	r2, r3
 8012ed6:	d1eb      	bne.n	8012eb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8012ed8:	4b24      	ldr	r3, [pc, #144]	; (8012f6c <HAL_RCC_ClockConfig+0x1b4>)
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	f003 020f 	and.w	r2, r3, #15
 8012ee0:	683b      	ldr	r3, [r7, #0]
 8012ee2:	429a      	cmp	r2, r3
 8012ee4:	d90c      	bls.n	8012f00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012ee6:	4b21      	ldr	r3, [pc, #132]	; (8012f6c <HAL_RCC_ClockConfig+0x1b4>)
 8012ee8:	683a      	ldr	r2, [r7, #0]
 8012eea:	b2d2      	uxtb	r2, r2
 8012eec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8012eee:	4b1f      	ldr	r3, [pc, #124]	; (8012f6c <HAL_RCC_ClockConfig+0x1b4>)
 8012ef0:	681b      	ldr	r3, [r3, #0]
 8012ef2:	f003 020f 	and.w	r2, r3, #15
 8012ef6:	683b      	ldr	r3, [r7, #0]
 8012ef8:	429a      	cmp	r2, r3
 8012efa:	d001      	beq.n	8012f00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8012efc:	2301      	movs	r3, #1
 8012efe:	e030      	b.n	8012f62 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	f003 0304 	and.w	r3, r3, #4
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d008      	beq.n	8012f1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8012f0c:	4918      	ldr	r1, [pc, #96]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012f0e:	4b18      	ldr	r3, [pc, #96]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012f10:	689b      	ldr	r3, [r3, #8]
 8012f12:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	68db      	ldr	r3, [r3, #12]
 8012f1a:	4313      	orrs	r3, r2
 8012f1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	681b      	ldr	r3, [r3, #0]
 8012f22:	f003 0308 	and.w	r3, r3, #8
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d009      	beq.n	8012f3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8012f2a:	4911      	ldr	r1, [pc, #68]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012f2c:	4b10      	ldr	r3, [pc, #64]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012f2e:	689b      	ldr	r3, [r3, #8]
 8012f30:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	691b      	ldr	r3, [r3, #16]
 8012f38:	00db      	lsls	r3, r3, #3
 8012f3a:	4313      	orrs	r3, r2
 8012f3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8012f3e:	f000 f81d 	bl	8012f7c <HAL_RCC_GetSysClockFreq>
 8012f42:	4601      	mov	r1, r0
 8012f44:	4b0a      	ldr	r3, [pc, #40]	; (8012f70 <HAL_RCC_ClockConfig+0x1b8>)
 8012f46:	689b      	ldr	r3, [r3, #8]
 8012f48:	091b      	lsrs	r3, r3, #4
 8012f4a:	f003 030f 	and.w	r3, r3, #15
 8012f4e:	4a09      	ldr	r2, [pc, #36]	; (8012f74 <HAL_RCC_ClockConfig+0x1bc>)
 8012f50:	5cd3      	ldrb	r3, [r2, r3]
 8012f52:	fa21 f303 	lsr.w	r3, r1, r3
 8012f56:	4a08      	ldr	r2, [pc, #32]	; (8012f78 <HAL_RCC_ClockConfig+0x1c0>)
 8012f58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8012f5a:	2000      	movs	r0, #0
 8012f5c:	f012 fc36 	bl	80257cc <HAL_InitTick>

  return HAL_OK;
 8012f60:	2300      	movs	r3, #0
}
 8012f62:	4618      	mov	r0, r3
 8012f64:	3710      	adds	r7, #16
 8012f66:	46bd      	mov	sp, r7
 8012f68:	bd80      	pop	{r7, pc}
 8012f6a:	bf00      	nop
 8012f6c:	40023c00 	.word	0x40023c00
 8012f70:	40023800 	.word	0x40023800
 8012f74:	0802b850 	.word	0x0802b850
 8012f78:	20000050 	.word	0x20000050

08012f7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8012f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f80:	b087      	sub	sp, #28
 8012f82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8012f84:	2200      	movs	r2, #0
 8012f86:	60fa      	str	r2, [r7, #12]
 8012f88:	2200      	movs	r2, #0
 8012f8a:	617a      	str	r2, [r7, #20]
 8012f8c:	2200      	movs	r2, #0
 8012f8e:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8012f90:	2200      	movs	r2, #0
 8012f92:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8012f94:	4a51      	ldr	r2, [pc, #324]	; (80130dc <HAL_RCC_GetSysClockFreq+0x160>)
 8012f96:	6892      	ldr	r2, [r2, #8]
 8012f98:	f002 020c 	and.w	r2, r2, #12
 8012f9c:	2a04      	cmp	r2, #4
 8012f9e:	d007      	beq.n	8012fb0 <HAL_RCC_GetSysClockFreq+0x34>
 8012fa0:	2a08      	cmp	r2, #8
 8012fa2:	d008      	beq.n	8012fb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8012fa4:	2a00      	cmp	r2, #0
 8012fa6:	f040 8090 	bne.w	80130ca <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8012faa:	4b4d      	ldr	r3, [pc, #308]	; (80130e0 <HAL_RCC_GetSysClockFreq+0x164>)
 8012fac:	613b      	str	r3, [r7, #16]
       break;
 8012fae:	e08f      	b.n	80130d0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8012fb0:	4b4c      	ldr	r3, [pc, #304]	; (80130e4 <HAL_RCC_GetSysClockFreq+0x168>)
 8012fb2:	613b      	str	r3, [r7, #16]
      break;
 8012fb4:	e08c      	b.n	80130d0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8012fb6:	4a49      	ldr	r2, [pc, #292]	; (80130dc <HAL_RCC_GetSysClockFreq+0x160>)
 8012fb8:	6852      	ldr	r2, [r2, #4]
 8012fba:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8012fbe:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8012fc0:	4a46      	ldr	r2, [pc, #280]	; (80130dc <HAL_RCC_GetSysClockFreq+0x160>)
 8012fc2:	6852      	ldr	r2, [r2, #4]
 8012fc4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8012fc8:	2a00      	cmp	r2, #0
 8012fca:	d023      	beq.n	8013014 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8012fcc:	4b43      	ldr	r3, [pc, #268]	; (80130dc <HAL_RCC_GetSysClockFreq+0x160>)
 8012fce:	685b      	ldr	r3, [r3, #4]
 8012fd0:	099b      	lsrs	r3, r3, #6
 8012fd2:	f04f 0400 	mov.w	r4, #0
 8012fd6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8012fda:	f04f 0200 	mov.w	r2, #0
 8012fde:	ea03 0301 	and.w	r3, r3, r1
 8012fe2:	ea04 0402 	and.w	r4, r4, r2
 8012fe6:	4a3f      	ldr	r2, [pc, #252]	; (80130e4 <HAL_RCC_GetSysClockFreq+0x168>)
 8012fe8:	fb02 f104 	mul.w	r1, r2, r4
 8012fec:	2200      	movs	r2, #0
 8012fee:	fb02 f203 	mul.w	r2, r2, r3
 8012ff2:	440a      	add	r2, r1
 8012ff4:	493b      	ldr	r1, [pc, #236]	; (80130e4 <HAL_RCC_GetSysClockFreq+0x168>)
 8012ff6:	fba3 0101 	umull	r0, r1, r3, r1
 8012ffa:	1853      	adds	r3, r2, r1
 8012ffc:	4619      	mov	r1, r3
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	f04f 0400 	mov.w	r4, #0
 8013004:	461a      	mov	r2, r3
 8013006:	4623      	mov	r3, r4
 8013008:	f7fd f82c 	bl	8010064 <__aeabi_uldivmod>
 801300c:	4603      	mov	r3, r0
 801300e:	460c      	mov	r4, r1
 8013010:	617b      	str	r3, [r7, #20]
 8013012:	e04c      	b.n	80130ae <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8013014:	4a31      	ldr	r2, [pc, #196]	; (80130dc <HAL_RCC_GetSysClockFreq+0x160>)
 8013016:	6852      	ldr	r2, [r2, #4]
 8013018:	0992      	lsrs	r2, r2, #6
 801301a:	4611      	mov	r1, r2
 801301c:	f04f 0200 	mov.w	r2, #0
 8013020:	f240 15ff 	movw	r5, #511	; 0x1ff
 8013024:	f04f 0600 	mov.w	r6, #0
 8013028:	ea05 0501 	and.w	r5, r5, r1
 801302c:	ea06 0602 	and.w	r6, r6, r2
 8013030:	4629      	mov	r1, r5
 8013032:	4632      	mov	r2, r6
 8013034:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8013038:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 801303c:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8013040:	4651      	mov	r1, sl
 8013042:	465a      	mov	r2, fp
 8013044:	46aa      	mov	sl, r5
 8013046:	46b3      	mov	fp, r6
 8013048:	4655      	mov	r5, sl
 801304a:	465e      	mov	r6, fp
 801304c:	1b4d      	subs	r5, r1, r5
 801304e:	eb62 0606 	sbc.w	r6, r2, r6
 8013052:	4629      	mov	r1, r5
 8013054:	4632      	mov	r2, r6
 8013056:	0194      	lsls	r4, r2, #6
 8013058:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 801305c:	018b      	lsls	r3, r1, #6
 801305e:	1a5b      	subs	r3, r3, r1
 8013060:	eb64 0402 	sbc.w	r4, r4, r2
 8013064:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8013068:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 801306c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8013070:	4643      	mov	r3, r8
 8013072:	464c      	mov	r4, r9
 8013074:	4655      	mov	r5, sl
 8013076:	465e      	mov	r6, fp
 8013078:	18ed      	adds	r5, r5, r3
 801307a:	eb46 0604 	adc.w	r6, r6, r4
 801307e:	462b      	mov	r3, r5
 8013080:	4634      	mov	r4, r6
 8013082:	02a2      	lsls	r2, r4, #10
 8013084:	607a      	str	r2, [r7, #4]
 8013086:	687a      	ldr	r2, [r7, #4]
 8013088:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 801308c:	607a      	str	r2, [r7, #4]
 801308e:	029b      	lsls	r3, r3, #10
 8013090:	603b      	str	r3, [r7, #0]
 8013092:	e897 0018 	ldmia.w	r7, {r3, r4}
 8013096:	4618      	mov	r0, r3
 8013098:	4621      	mov	r1, r4
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	f04f 0400 	mov.w	r4, #0
 80130a0:	461a      	mov	r2, r3
 80130a2:	4623      	mov	r3, r4
 80130a4:	f7fc ffde 	bl	8010064 <__aeabi_uldivmod>
 80130a8:	4603      	mov	r3, r0
 80130aa:	460c      	mov	r4, r1
 80130ac:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80130ae:	4b0b      	ldr	r3, [pc, #44]	; (80130dc <HAL_RCC_GetSysClockFreq+0x160>)
 80130b0:	685b      	ldr	r3, [r3, #4]
 80130b2:	0c1b      	lsrs	r3, r3, #16
 80130b4:	f003 0303 	and.w	r3, r3, #3
 80130b8:	3301      	adds	r3, #1
 80130ba:	005b      	lsls	r3, r3, #1
 80130bc:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80130be:	697a      	ldr	r2, [r7, #20]
 80130c0:	68bb      	ldr	r3, [r7, #8]
 80130c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80130c6:	613b      	str	r3, [r7, #16]
      break;
 80130c8:	e002      	b.n	80130d0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80130ca:	4b05      	ldr	r3, [pc, #20]	; (80130e0 <HAL_RCC_GetSysClockFreq+0x164>)
 80130cc:	613b      	str	r3, [r7, #16]
      break;
 80130ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80130d0:	693b      	ldr	r3, [r7, #16]
}
 80130d2:	4618      	mov	r0, r3
 80130d4:	371c      	adds	r7, #28
 80130d6:	46bd      	mov	sp, r7
 80130d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130dc:	40023800 	.word	0x40023800
 80130e0:	00f42400 	.word	0x00f42400
 80130e4:	017d7840 	.word	0x017d7840

080130e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80130e8:	b480      	push	{r7}
 80130ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80130ec:	4b03      	ldr	r3, [pc, #12]	; (80130fc <HAL_RCC_GetHCLKFreq+0x14>)
 80130ee:	681b      	ldr	r3, [r3, #0]
}
 80130f0:	4618      	mov	r0, r3
 80130f2:	46bd      	mov	sp, r7
 80130f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f8:	4770      	bx	lr
 80130fa:	bf00      	nop
 80130fc:	20000050 	.word	0x20000050

08013100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8013100:	b580      	push	{r7, lr}
 8013102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8013104:	f7ff fff0 	bl	80130e8 <HAL_RCC_GetHCLKFreq>
 8013108:	4601      	mov	r1, r0
 801310a:	4b05      	ldr	r3, [pc, #20]	; (8013120 <HAL_RCC_GetPCLK1Freq+0x20>)
 801310c:	689b      	ldr	r3, [r3, #8]
 801310e:	0a9b      	lsrs	r3, r3, #10
 8013110:	f003 0307 	and.w	r3, r3, #7
 8013114:	4a03      	ldr	r2, [pc, #12]	; (8013124 <HAL_RCC_GetPCLK1Freq+0x24>)
 8013116:	5cd3      	ldrb	r3, [r2, r3]
 8013118:	fa21 f303 	lsr.w	r3, r1, r3
}
 801311c:	4618      	mov	r0, r3
 801311e:	bd80      	pop	{r7, pc}
 8013120:	40023800 	.word	0x40023800
 8013124:	0802b860 	.word	0x0802b860

08013128 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8013128:	b580      	push	{r7, lr}
 801312a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 801312c:	f7ff ffdc 	bl	80130e8 <HAL_RCC_GetHCLKFreq>
 8013130:	4601      	mov	r1, r0
 8013132:	4b05      	ldr	r3, [pc, #20]	; (8013148 <HAL_RCC_GetPCLK2Freq+0x20>)
 8013134:	689b      	ldr	r3, [r3, #8]
 8013136:	0b5b      	lsrs	r3, r3, #13
 8013138:	f003 0307 	and.w	r3, r3, #7
 801313c:	4a03      	ldr	r2, [pc, #12]	; (801314c <HAL_RCC_GetPCLK2Freq+0x24>)
 801313e:	5cd3      	ldrb	r3, [r2, r3]
 8013140:	fa21 f303 	lsr.w	r3, r1, r3
}
 8013144:	4618      	mov	r0, r3
 8013146:	bd80      	pop	{r7, pc}
 8013148:	40023800 	.word	0x40023800
 801314c:	0802b860 	.word	0x0802b860

08013150 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8013150:	b480      	push	{r7}
 8013152:	b083      	sub	sp, #12
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]
 8013158:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	220f      	movs	r2, #15
 801315e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8013160:	4b12      	ldr	r3, [pc, #72]	; (80131ac <HAL_RCC_GetClockConfig+0x5c>)
 8013162:	689b      	ldr	r3, [r3, #8]
 8013164:	f003 0203 	and.w	r2, r3, #3
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 801316c:	4b0f      	ldr	r3, [pc, #60]	; (80131ac <HAL_RCC_GetClockConfig+0x5c>)
 801316e:	689b      	ldr	r3, [r3, #8]
 8013170:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8013178:	4b0c      	ldr	r3, [pc, #48]	; (80131ac <HAL_RCC_GetClockConfig+0x5c>)
 801317a:	689b      	ldr	r3, [r3, #8]
 801317c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8013184:	4b09      	ldr	r3, [pc, #36]	; (80131ac <HAL_RCC_GetClockConfig+0x5c>)
 8013186:	689b      	ldr	r3, [r3, #8]
 8013188:	08db      	lsrs	r3, r3, #3
 801318a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8013192:	4b07      	ldr	r3, [pc, #28]	; (80131b0 <HAL_RCC_GetClockConfig+0x60>)
 8013194:	681b      	ldr	r3, [r3, #0]
 8013196:	f003 020f 	and.w	r2, r3, #15
 801319a:	683b      	ldr	r3, [r7, #0]
 801319c:	601a      	str	r2, [r3, #0]
}
 801319e:	bf00      	nop
 80131a0:	370c      	adds	r7, #12
 80131a2:	46bd      	mov	sp, r7
 80131a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a8:	4770      	bx	lr
 80131aa:	bf00      	nop
 80131ac:	40023800 	.word	0x40023800
 80131b0:	40023c00 	.word	0x40023c00

080131b4 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80131b4:	b580      	push	{r7, lr}
 80131b6:	b082      	sub	sp, #8
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d101      	bne.n	80131c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80131c2:	2301      	movs	r3, #1
 80131c4:	e01d      	b.n	8013202 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80131cc:	b2db      	uxtb	r3, r3
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d106      	bne.n	80131e0 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	2200      	movs	r2, #0
 80131d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80131da:	6878      	ldr	r0, [r7, #4]
 80131dc:	f012 fcb6 	bl	8025b4c <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	2202      	movs	r2, #2
 80131e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	681a      	ldr	r2, [r3, #0]
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	3304      	adds	r3, #4
 80131f0:	4619      	mov	r1, r3
 80131f2:	4610      	mov	r0, r2
 80131f4:	f000 fa5a 	bl	80136ac <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	2201      	movs	r2, #1
 80131fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8013200:	2300      	movs	r3, #0
}
 8013202:	4618      	mov	r0, r3
 8013204:	3708      	adds	r7, #8
 8013206:	46bd      	mov	sp, r7
 8013208:	bd80      	pop	{r7, pc}

0801320a <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801320a:	b480      	push	{r7}
 801320c:	b083      	sub	sp, #12
 801320e:	af00      	add	r7, sp, #0
 8013210:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	687a      	ldr	r2, [r7, #4]
 8013218:	6812      	ldr	r2, [r2, #0]
 801321a:	68d2      	ldr	r2, [r2, #12]
 801321c:	f042 0201 	orr.w	r2, r2, #1
 8013220:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	687a      	ldr	r2, [r7, #4]
 8013228:	6812      	ldr	r2, [r2, #0]
 801322a:	6812      	ldr	r2, [r2, #0]
 801322c:	f042 0201 	orr.w	r2, r2, #1
 8013230:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8013232:	2300      	movs	r3, #0
}
 8013234:	4618      	mov	r0, r3
 8013236:	370c      	adds	r7, #12
 8013238:	46bd      	mov	sp, r7
 801323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801323e:	4770      	bx	lr

08013240 <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8013240:	b480      	push	{r7}
 8013242:	b083      	sub	sp, #12
 8013244:	af00      	add	r7, sp, #0
 8013246:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	681b      	ldr	r3, [r3, #0]
 801324c:	687a      	ldr	r2, [r7, #4]
 801324e:	6812      	ldr	r2, [r2, #0]
 8013250:	68d2      	ldr	r2, [r2, #12]
 8013252:	f022 0201 	bic.w	r2, r2, #1
 8013256:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	681b      	ldr	r3, [r3, #0]
 801325c:	6a1a      	ldr	r2, [r3, #32]
 801325e:	f241 1311 	movw	r3, #4369	; 0x1111
 8013262:	4013      	ands	r3, r2
 8013264:	2b00      	cmp	r3, #0
 8013266:	d10f      	bne.n	8013288 <HAL_TIM_Base_Stop_IT+0x48>
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	681b      	ldr	r3, [r3, #0]
 801326c:	6a1a      	ldr	r2, [r3, #32]
 801326e:	f240 4344 	movw	r3, #1092	; 0x444
 8013272:	4013      	ands	r3, r2
 8013274:	2b00      	cmp	r3, #0
 8013276:	d107      	bne.n	8013288 <HAL_TIM_Base_Stop_IT+0x48>
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	681b      	ldr	r3, [r3, #0]
 801327c:	687a      	ldr	r2, [r7, #4]
 801327e:	6812      	ldr	r2, [r2, #0]
 8013280:	6812      	ldr	r2, [r2, #0]
 8013282:	f022 0201 	bic.w	r2, r2, #1
 8013286:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 8013288:	2300      	movs	r3, #0
}
 801328a:	4618      	mov	r0, r3
 801328c:	370c      	adds	r7, #12
 801328e:	46bd      	mov	sp, r7
 8013290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013294:	4770      	bx	lr

08013296 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013296:	b580      	push	{r7, lr}
 8013298:	b082      	sub	sp, #8
 801329a:	af00      	add	r7, sp, #0
 801329c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	691b      	ldr	r3, [r3, #16]
 80132a4:	f003 0302 	and.w	r3, r3, #2
 80132a8:	2b02      	cmp	r3, #2
 80132aa:	d122      	bne.n	80132f2 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	68db      	ldr	r3, [r3, #12]
 80132b2:	f003 0302 	and.w	r3, r3, #2
 80132b6:	2b02      	cmp	r3, #2
 80132b8:	d11b      	bne.n	80132f2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	f06f 0202 	mvn.w	r2, #2
 80132c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	2201      	movs	r2, #1
 80132c8:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	699b      	ldr	r3, [r3, #24]
 80132d0:	f003 0303 	and.w	r3, r3, #3
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d003      	beq.n	80132e0 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80132d8:	6878      	ldr	r0, [r7, #4]
 80132da:	f000 f9c9 	bl	8013670 <HAL_TIM_IC_CaptureCallback>
 80132de:	e005      	b.n	80132ec <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80132e0:	6878      	ldr	r0, [r7, #4]
 80132e2:	f000 f9bb 	bl	801365c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80132e6:	6878      	ldr	r0, [r7, #4]
 80132e8:	f000 f9cc 	bl	8013684 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	2200      	movs	r2, #0
 80132f0:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	691b      	ldr	r3, [r3, #16]
 80132f8:	f003 0304 	and.w	r3, r3, #4
 80132fc:	2b04      	cmp	r3, #4
 80132fe:	d122      	bne.n	8013346 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	68db      	ldr	r3, [r3, #12]
 8013306:	f003 0304 	and.w	r3, r3, #4
 801330a:	2b04      	cmp	r3, #4
 801330c:	d11b      	bne.n	8013346 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	f06f 0204 	mvn.w	r2, #4
 8013316:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	2202      	movs	r2, #2
 801331c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 801331e:	687b      	ldr	r3, [r7, #4]
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	699b      	ldr	r3, [r3, #24]
 8013324:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013328:	2b00      	cmp	r3, #0
 801332a:	d003      	beq.n	8013334 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 801332c:	6878      	ldr	r0, [r7, #4]
 801332e:	f000 f99f 	bl	8013670 <HAL_TIM_IC_CaptureCallback>
 8013332:	e005      	b.n	8013340 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f000 f991 	bl	801365c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801333a:	6878      	ldr	r0, [r7, #4]
 801333c:	f000 f9a2 	bl	8013684 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	2200      	movs	r2, #0
 8013344:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	691b      	ldr	r3, [r3, #16]
 801334c:	f003 0308 	and.w	r3, r3, #8
 8013350:	2b08      	cmp	r3, #8
 8013352:	d122      	bne.n	801339a <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	68db      	ldr	r3, [r3, #12]
 801335a:	f003 0308 	and.w	r3, r3, #8
 801335e:	2b08      	cmp	r3, #8
 8013360:	d11b      	bne.n	801339a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	f06f 0208 	mvn.w	r2, #8
 801336a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	2204      	movs	r2, #4
 8013370:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013372:	687b      	ldr	r3, [r7, #4]
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	69db      	ldr	r3, [r3, #28]
 8013378:	f003 0303 	and.w	r3, r3, #3
 801337c:	2b00      	cmp	r3, #0
 801337e:	d003      	beq.n	8013388 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8013380:	6878      	ldr	r0, [r7, #4]
 8013382:	f000 f975 	bl	8013670 <HAL_TIM_IC_CaptureCallback>
 8013386:	e005      	b.n	8013394 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013388:	6878      	ldr	r0, [r7, #4]
 801338a:	f000 f967 	bl	801365c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 801338e:	6878      	ldr	r0, [r7, #4]
 8013390:	f000 f978 	bl	8013684 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	2200      	movs	r2, #0
 8013398:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	691b      	ldr	r3, [r3, #16]
 80133a0:	f003 0310 	and.w	r3, r3, #16
 80133a4:	2b10      	cmp	r3, #16
 80133a6:	d122      	bne.n	80133ee <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	68db      	ldr	r3, [r3, #12]
 80133ae:	f003 0310 	and.w	r3, r3, #16
 80133b2:	2b10      	cmp	r3, #16
 80133b4:	d11b      	bne.n	80133ee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	f06f 0210 	mvn.w	r2, #16
 80133be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	2208      	movs	r2, #8
 80133c4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80133c6:	687b      	ldr	r3, [r7, #4]
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	69db      	ldr	r3, [r3, #28]
 80133cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d003      	beq.n	80133dc <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80133d4:	6878      	ldr	r0, [r7, #4]
 80133d6:	f000 f94b 	bl	8013670 <HAL_TIM_IC_CaptureCallback>
 80133da:	e005      	b.n	80133e8 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80133dc:	6878      	ldr	r0, [r7, #4]
 80133de:	f000 f93d 	bl	801365c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80133e2:	6878      	ldr	r0, [r7, #4]
 80133e4:	f000 f94e 	bl	8013684 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	2200      	movs	r2, #0
 80133ec:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	681b      	ldr	r3, [r3, #0]
 80133f2:	691b      	ldr	r3, [r3, #16]
 80133f4:	f003 0301 	and.w	r3, r3, #1
 80133f8:	2b01      	cmp	r3, #1
 80133fa:	d10e      	bne.n	801341a <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	68db      	ldr	r3, [r3, #12]
 8013402:	f003 0301 	and.w	r3, r3, #1
 8013406:	2b01      	cmp	r3, #1
 8013408:	d107      	bne.n	801341a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	f06f 0201 	mvn.w	r2, #1
 8013412:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8013414:	6878      	ldr	r0, [r7, #4]
 8013416:	f011 fda5 	bl	8024f64 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	691b      	ldr	r3, [r3, #16]
 8013420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013424:	2b80      	cmp	r3, #128	; 0x80
 8013426:	d10e      	bne.n	8013446 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	68db      	ldr	r3, [r3, #12]
 801342e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013432:	2b80      	cmp	r3, #128	; 0x80
 8013434:	d107      	bne.n	8013446 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 801343e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8013440:	6878      	ldr	r0, [r7, #4]
 8013442:	f000 fad5 	bl	80139f0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	681b      	ldr	r3, [r3, #0]
 801344a:	691b      	ldr	r3, [r3, #16]
 801344c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013450:	2b40      	cmp	r3, #64	; 0x40
 8013452:	d10e      	bne.n	8013472 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	68db      	ldr	r3, [r3, #12]
 801345a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801345e:	2b40      	cmp	r3, #64	; 0x40
 8013460:	d107      	bne.n	8013472 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801346a:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 801346c:	6878      	ldr	r0, [r7, #4]
 801346e:	f000 f913 	bl	8013698 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	681b      	ldr	r3, [r3, #0]
 8013476:	691b      	ldr	r3, [r3, #16]
 8013478:	f003 0320 	and.w	r3, r3, #32
 801347c:	2b20      	cmp	r3, #32
 801347e:	d10e      	bne.n	801349e <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	68db      	ldr	r3, [r3, #12]
 8013486:	f003 0320 	and.w	r3, r3, #32
 801348a:	2b20      	cmp	r3, #32
 801348c:	d107      	bne.n	801349e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	f06f 0220 	mvn.w	r2, #32
 8013496:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8013498:	6878      	ldr	r0, [r7, #4]
 801349a:	f000 fa9f 	bl	80139dc <HAL_TIMEx_CommutationCallback>
    }
  }
}
 801349e:	bf00      	nop
 80134a0:	3708      	adds	r7, #8
 80134a2:	46bd      	mov	sp, r7
 80134a4:	bd80      	pop	{r7, pc}

080134a6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80134a6:	b580      	push	{r7, lr}
 80134a8:	b084      	sub	sp, #16
 80134aa:	af00      	add	r7, sp, #0
 80134ac:	6078      	str	r0, [r7, #4]
 80134ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80134b0:	2300      	movs	r3, #0
 80134b2:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80134ba:	2b01      	cmp	r3, #1
 80134bc:	d101      	bne.n	80134c2 <HAL_TIM_ConfigClockSource+0x1c>
 80134be:	2302      	movs	r3, #2
 80134c0:	e0c8      	b.n	8013654 <HAL_TIM_ConfigClockSource+0x1ae>
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	2201      	movs	r2, #1
 80134c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	2202      	movs	r2, #2
 80134ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	689b      	ldr	r3, [r3, #8]
 80134d8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80134da:	68fb      	ldr	r3, [r7, #12]
 80134dc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80134e0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80134e2:	68fb      	ldr	r3, [r7, #12]
 80134e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80134e8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	68fa      	ldr	r2, [r7, #12]
 80134f0:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80134f2:	683b      	ldr	r3, [r7, #0]
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	2b40      	cmp	r3, #64	; 0x40
 80134f8:	d077      	beq.n	80135ea <HAL_TIM_ConfigClockSource+0x144>
 80134fa:	2b40      	cmp	r3, #64	; 0x40
 80134fc:	d80e      	bhi.n	801351c <HAL_TIM_ConfigClockSource+0x76>
 80134fe:	2b10      	cmp	r3, #16
 8013500:	f000 808a 	beq.w	8013618 <HAL_TIM_ConfigClockSource+0x172>
 8013504:	2b10      	cmp	r3, #16
 8013506:	d802      	bhi.n	801350e <HAL_TIM_ConfigClockSource+0x68>
 8013508:	2b00      	cmp	r3, #0
 801350a:	d07e      	beq.n	801360a <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 801350c:	e099      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 801350e:	2b20      	cmp	r3, #32
 8013510:	f000 8089 	beq.w	8013626 <HAL_TIM_ConfigClockSource+0x180>
 8013514:	2b30      	cmp	r3, #48	; 0x30
 8013516:	f000 808d 	beq.w	8013634 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 801351a:	e092      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 801351c:	2b70      	cmp	r3, #112	; 0x70
 801351e:	d016      	beq.n	801354e <HAL_TIM_ConfigClockSource+0xa8>
 8013520:	2b70      	cmp	r3, #112	; 0x70
 8013522:	d804      	bhi.n	801352e <HAL_TIM_ConfigClockSource+0x88>
 8013524:	2b50      	cmp	r3, #80	; 0x50
 8013526:	d040      	beq.n	80135aa <HAL_TIM_ConfigClockSource+0x104>
 8013528:	2b60      	cmp	r3, #96	; 0x60
 801352a:	d04e      	beq.n	80135ca <HAL_TIM_ConfigClockSource+0x124>
    break;    
 801352c:	e089      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 801352e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013532:	d003      	beq.n	801353c <HAL_TIM_ConfigClockSource+0x96>
 8013534:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013538:	d024      	beq.n	8013584 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 801353a:	e082      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	687a      	ldr	r2, [r7, #4]
 8013542:	6812      	ldr	r2, [r2, #0]
 8013544:	6892      	ldr	r2, [r2, #8]
 8013546:	f022 0207 	bic.w	r2, r2, #7
 801354a:	609a      	str	r2, [r3, #8]
    break;
 801354c:	e079      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	6818      	ldr	r0, [r3, #0]
 8013552:	683b      	ldr	r3, [r7, #0]
 8013554:	6899      	ldr	r1, [r3, #8]
 8013556:	683b      	ldr	r3, [r7, #0]
 8013558:	685a      	ldr	r2, [r3, #4]
 801355a:	683b      	ldr	r3, [r7, #0]
 801355c:	68db      	ldr	r3, [r3, #12]
 801355e:	f000 f9d6 	bl	801390e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	689b      	ldr	r3, [r3, #8]
 8013568:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8013570:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8013578:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	68fa      	ldr	r2, [r7, #12]
 8013580:	609a      	str	r2, [r3, #8]
    break;
 8013582:	e05e      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	6818      	ldr	r0, [r3, #0]
 8013588:	683b      	ldr	r3, [r7, #0]
 801358a:	6899      	ldr	r1, [r3, #8]
 801358c:	683b      	ldr	r3, [r7, #0]
 801358e:	685a      	ldr	r2, [r3, #4]
 8013590:	683b      	ldr	r3, [r7, #0]
 8013592:	68db      	ldr	r3, [r3, #12]
 8013594:	f000 f9bb 	bl	801390e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	687a      	ldr	r2, [r7, #4]
 801359e:	6812      	ldr	r2, [r2, #0]
 80135a0:	6892      	ldr	r2, [r2, #8]
 80135a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80135a6:	609a      	str	r2, [r3, #8]
    break;
 80135a8:	e04b      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80135aa:	687b      	ldr	r3, [r7, #4]
 80135ac:	6818      	ldr	r0, [r3, #0]
 80135ae:	683b      	ldr	r3, [r7, #0]
 80135b0:	6859      	ldr	r1, [r3, #4]
 80135b2:	683b      	ldr	r3, [r7, #0]
 80135b4:	68db      	ldr	r3, [r3, #12]
 80135b6:	461a      	mov	r2, r3
 80135b8:	f000 f922 	bl	8013800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	2150      	movs	r1, #80	; 0x50
 80135c2:	4618      	mov	r0, r3
 80135c4:	f000 f983 	bl	80138ce <TIM_ITRx_SetConfig>
    break;
 80135c8:	e03b      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	6818      	ldr	r0, [r3, #0]
 80135ce:	683b      	ldr	r3, [r7, #0]
 80135d0:	6859      	ldr	r1, [r3, #4]
 80135d2:	683b      	ldr	r3, [r7, #0]
 80135d4:	68db      	ldr	r3, [r3, #12]
 80135d6:	461a      	mov	r2, r3
 80135d8:	f000 f945 	bl	8013866 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	2160      	movs	r1, #96	; 0x60
 80135e2:	4618      	mov	r0, r3
 80135e4:	f000 f973 	bl	80138ce <TIM_ITRx_SetConfig>
    break;
 80135e8:	e02b      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	6818      	ldr	r0, [r3, #0]
 80135ee:	683b      	ldr	r3, [r7, #0]
 80135f0:	6859      	ldr	r1, [r3, #4]
 80135f2:	683b      	ldr	r3, [r7, #0]
 80135f4:	68db      	ldr	r3, [r3, #12]
 80135f6:	461a      	mov	r2, r3
 80135f8:	f000 f902 	bl	8013800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	681b      	ldr	r3, [r3, #0]
 8013600:	2140      	movs	r1, #64	; 0x40
 8013602:	4618      	mov	r0, r3
 8013604:	f000 f963 	bl	80138ce <TIM_ITRx_SetConfig>
    break;
 8013608:	e01b      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	681b      	ldr	r3, [r3, #0]
 801360e:	2100      	movs	r1, #0
 8013610:	4618      	mov	r0, r3
 8013612:	f000 f95c 	bl	80138ce <TIM_ITRx_SetConfig>
    break;
 8013616:	e014      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	2110      	movs	r1, #16
 801361e:	4618      	mov	r0, r3
 8013620:	f000 f955 	bl	80138ce <TIM_ITRx_SetConfig>
    break;
 8013624:	e00d      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	681b      	ldr	r3, [r3, #0]
 801362a:	2120      	movs	r1, #32
 801362c:	4618      	mov	r0, r3
 801362e:	f000 f94e 	bl	80138ce <TIM_ITRx_SetConfig>
    break;
 8013632:	e006      	b.n	8013642 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	2130      	movs	r1, #48	; 0x30
 801363a:	4618      	mov	r0, r3
 801363c:	f000 f947 	bl	80138ce <TIM_ITRx_SetConfig>
    break;
 8013640:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	2201      	movs	r2, #1
 8013646:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	2200      	movs	r2, #0
 801364e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8013652:	2300      	movs	r3, #0
}
 8013654:	4618      	mov	r0, r3
 8013656:	3710      	adds	r7, #16
 8013658:	46bd      	mov	sp, r7
 801365a:	bd80      	pop	{r7, pc}

0801365c <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801365c:	b480      	push	{r7}
 801365e:	b083      	sub	sp, #12
 8013660:	af00      	add	r7, sp, #0
 8013662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013664:	bf00      	nop
 8013666:	370c      	adds	r7, #12
 8013668:	46bd      	mov	sp, r7
 801366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801366e:	4770      	bx	lr

08013670 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8013670:	b480      	push	{r7}
 8013672:	b083      	sub	sp, #12
 8013674:	af00      	add	r7, sp, #0
 8013676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013678:	bf00      	nop
 801367a:	370c      	adds	r7, #12
 801367c:	46bd      	mov	sp, r7
 801367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013682:	4770      	bx	lr

08013684 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013684:	b480      	push	{r7}
 8013686:	b083      	sub	sp, #12
 8013688:	af00      	add	r7, sp, #0
 801368a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801368c:	bf00      	nop
 801368e:	370c      	adds	r7, #12
 8013690:	46bd      	mov	sp, r7
 8013692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013696:	4770      	bx	lr

08013698 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013698:	b480      	push	{r7}
 801369a:	b083      	sub	sp, #12
 801369c:	af00      	add	r7, sp, #0
 801369e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80136a0:	bf00      	nop
 80136a2:	370c      	adds	r7, #12
 80136a4:	46bd      	mov	sp, r7
 80136a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136aa:	4770      	bx	lr

080136ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80136ac:	b480      	push	{r7}
 80136ae:	b085      	sub	sp, #20
 80136b0:	af00      	add	r7, sp, #0
 80136b2:	6078      	str	r0, [r7, #4]
 80136b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80136b6:	2300      	movs	r3, #0
 80136b8:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	681b      	ldr	r3, [r3, #0]
 80136be:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	4a44      	ldr	r2, [pc, #272]	; (80137d4 <TIM_Base_SetConfig+0x128>)
 80136c4:	4293      	cmp	r3, r2
 80136c6:	d013      	beq.n	80136f0 <TIM_Base_SetConfig+0x44>
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80136ce:	d00f      	beq.n	80136f0 <TIM_Base_SetConfig+0x44>
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	4a41      	ldr	r2, [pc, #260]	; (80137d8 <TIM_Base_SetConfig+0x12c>)
 80136d4:	4293      	cmp	r3, r2
 80136d6:	d00b      	beq.n	80136f0 <TIM_Base_SetConfig+0x44>
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	4a40      	ldr	r2, [pc, #256]	; (80137dc <TIM_Base_SetConfig+0x130>)
 80136dc:	4293      	cmp	r3, r2
 80136de:	d007      	beq.n	80136f0 <TIM_Base_SetConfig+0x44>
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	4a3f      	ldr	r2, [pc, #252]	; (80137e0 <TIM_Base_SetConfig+0x134>)
 80136e4:	4293      	cmp	r3, r2
 80136e6:	d003      	beq.n	80136f0 <TIM_Base_SetConfig+0x44>
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	4a3e      	ldr	r2, [pc, #248]	; (80137e4 <TIM_Base_SetConfig+0x138>)
 80136ec:	4293      	cmp	r3, r2
 80136ee:	d101      	bne.n	80136f4 <TIM_Base_SetConfig+0x48>
 80136f0:	2301      	movs	r3, #1
 80136f2:	e000      	b.n	80136f6 <TIM_Base_SetConfig+0x4a>
 80136f4:	2300      	movs	r3, #0
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d008      	beq.n	801370c <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013700:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013702:	683b      	ldr	r3, [r7, #0]
 8013704:	685b      	ldr	r3, [r3, #4]
 8013706:	68fa      	ldr	r2, [r7, #12]
 8013708:	4313      	orrs	r3, r2
 801370a:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	4a31      	ldr	r2, [pc, #196]	; (80137d4 <TIM_Base_SetConfig+0x128>)
 8013710:	4293      	cmp	r3, r2
 8013712:	d02b      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801371a:	d027      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	4a2e      	ldr	r2, [pc, #184]	; (80137d8 <TIM_Base_SetConfig+0x12c>)
 8013720:	4293      	cmp	r3, r2
 8013722:	d023      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 8013724:	687b      	ldr	r3, [r7, #4]
 8013726:	4a2d      	ldr	r2, [pc, #180]	; (80137dc <TIM_Base_SetConfig+0x130>)
 8013728:	4293      	cmp	r3, r2
 801372a:	d01f      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	4a2c      	ldr	r2, [pc, #176]	; (80137e0 <TIM_Base_SetConfig+0x134>)
 8013730:	4293      	cmp	r3, r2
 8013732:	d01b      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	4a2b      	ldr	r2, [pc, #172]	; (80137e4 <TIM_Base_SetConfig+0x138>)
 8013738:	4293      	cmp	r3, r2
 801373a:	d017      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	4a2a      	ldr	r2, [pc, #168]	; (80137e8 <TIM_Base_SetConfig+0x13c>)
 8013740:	4293      	cmp	r3, r2
 8013742:	d013      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	4a29      	ldr	r2, [pc, #164]	; (80137ec <TIM_Base_SetConfig+0x140>)
 8013748:	4293      	cmp	r3, r2
 801374a:	d00f      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	4a28      	ldr	r2, [pc, #160]	; (80137f0 <TIM_Base_SetConfig+0x144>)
 8013750:	4293      	cmp	r3, r2
 8013752:	d00b      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	4a27      	ldr	r2, [pc, #156]	; (80137f4 <TIM_Base_SetConfig+0x148>)
 8013758:	4293      	cmp	r3, r2
 801375a:	d007      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	4a26      	ldr	r2, [pc, #152]	; (80137f8 <TIM_Base_SetConfig+0x14c>)
 8013760:	4293      	cmp	r3, r2
 8013762:	d003      	beq.n	801376c <TIM_Base_SetConfig+0xc0>
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	4a25      	ldr	r2, [pc, #148]	; (80137fc <TIM_Base_SetConfig+0x150>)
 8013768:	4293      	cmp	r3, r2
 801376a:	d101      	bne.n	8013770 <TIM_Base_SetConfig+0xc4>
 801376c:	2301      	movs	r3, #1
 801376e:	e000      	b.n	8013772 <TIM_Base_SetConfig+0xc6>
 8013770:	2300      	movs	r3, #0
 8013772:	2b00      	cmp	r3, #0
 8013774:	d008      	beq.n	8013788 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801377c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801377e:	683b      	ldr	r3, [r7, #0]
 8013780:	68db      	ldr	r3, [r3, #12]
 8013782:	68fa      	ldr	r2, [r7, #12]
 8013784:	4313      	orrs	r3, r2
 8013786:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	68fa      	ldr	r2, [r7, #12]
 801378c:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801378e:	683b      	ldr	r3, [r7, #0]
 8013790:	689a      	ldr	r2, [r3, #8]
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8013796:	683b      	ldr	r3, [r7, #0]
 8013798:	681a      	ldr	r2, [r3, #0]
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	4a0c      	ldr	r2, [pc, #48]	; (80137d4 <TIM_Base_SetConfig+0x128>)
 80137a2:	4293      	cmp	r3, r2
 80137a4:	d003      	beq.n	80137ae <TIM_Base_SetConfig+0x102>
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	4a0e      	ldr	r2, [pc, #56]	; (80137e4 <TIM_Base_SetConfig+0x138>)
 80137aa:	4293      	cmp	r3, r2
 80137ac:	d101      	bne.n	80137b2 <TIM_Base_SetConfig+0x106>
 80137ae:	2301      	movs	r3, #1
 80137b0:	e000      	b.n	80137b4 <TIM_Base_SetConfig+0x108>
 80137b2:	2300      	movs	r3, #0
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d003      	beq.n	80137c0 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80137b8:	683b      	ldr	r3, [r7, #0]
 80137ba:	691a      	ldr	r2, [r3, #16]
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	2201      	movs	r2, #1
 80137c4:	615a      	str	r2, [r3, #20]
}
 80137c6:	bf00      	nop
 80137c8:	3714      	adds	r7, #20
 80137ca:	46bd      	mov	sp, r7
 80137cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137d0:	4770      	bx	lr
 80137d2:	bf00      	nop
 80137d4:	40010000 	.word	0x40010000
 80137d8:	40000400 	.word	0x40000400
 80137dc:	40000800 	.word	0x40000800
 80137e0:	40000c00 	.word	0x40000c00
 80137e4:	40010400 	.word	0x40010400
 80137e8:	40014000 	.word	0x40014000
 80137ec:	40014400 	.word	0x40014400
 80137f0:	40014800 	.word	0x40014800
 80137f4:	40001800 	.word	0x40001800
 80137f8:	40001c00 	.word	0x40001c00
 80137fc:	40002000 	.word	0x40002000

08013800 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013800:	b480      	push	{r7}
 8013802:	b087      	sub	sp, #28
 8013804:	af00      	add	r7, sp, #0
 8013806:	60f8      	str	r0, [r7, #12]
 8013808:	60b9      	str	r1, [r7, #8]
 801380a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 801380c:	2300      	movs	r3, #0
 801380e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8013810:	2300      	movs	r3, #0
 8013812:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	6a1b      	ldr	r3, [r3, #32]
 8013818:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801381a:	68fb      	ldr	r3, [r7, #12]
 801381c:	6a1b      	ldr	r3, [r3, #32]
 801381e:	f023 0201 	bic.w	r2, r3, #1
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	699b      	ldr	r3, [r3, #24]
 801382a:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801382c:	697b      	ldr	r3, [r7, #20]
 801382e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013832:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	011b      	lsls	r3, r3, #4
 8013838:	697a      	ldr	r2, [r7, #20]
 801383a:	4313      	orrs	r3, r2
 801383c:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801383e:	693b      	ldr	r3, [r7, #16]
 8013840:	f023 030a 	bic.w	r3, r3, #10
 8013844:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8013846:	693a      	ldr	r2, [r7, #16]
 8013848:	68bb      	ldr	r3, [r7, #8]
 801384a:	4313      	orrs	r3, r2
 801384c:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	697a      	ldr	r2, [r7, #20]
 8013852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	693a      	ldr	r2, [r7, #16]
 8013858:	621a      	str	r2, [r3, #32]
}
 801385a:	bf00      	nop
 801385c:	371c      	adds	r7, #28
 801385e:	46bd      	mov	sp, r7
 8013860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013864:	4770      	bx	lr

08013866 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013866:	b480      	push	{r7}
 8013868:	b087      	sub	sp, #28
 801386a:	af00      	add	r7, sp, #0
 801386c:	60f8      	str	r0, [r7, #12]
 801386e:	60b9      	str	r1, [r7, #8]
 8013870:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8013872:	2300      	movs	r3, #0
 8013874:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8013876:	2300      	movs	r3, #0
 8013878:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801387a:	68fb      	ldr	r3, [r7, #12]
 801387c:	6a1b      	ldr	r3, [r3, #32]
 801387e:	f023 0210 	bic.w	r2, r3, #16
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013886:	68fb      	ldr	r3, [r7, #12]
 8013888:	699b      	ldr	r3, [r3, #24]
 801388a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801388c:	68fb      	ldr	r3, [r7, #12]
 801388e:	6a1b      	ldr	r3, [r3, #32]
 8013890:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013892:	697b      	ldr	r3, [r7, #20]
 8013894:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013898:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	031b      	lsls	r3, r3, #12
 801389e:	697a      	ldr	r2, [r7, #20]
 80138a0:	4313      	orrs	r3, r2
 80138a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80138a4:	693b      	ldr	r3, [r7, #16]
 80138a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80138aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80138ac:	68bb      	ldr	r3, [r7, #8]
 80138ae:	011b      	lsls	r3, r3, #4
 80138b0:	693a      	ldr	r2, [r7, #16]
 80138b2:	4313      	orrs	r3, r2
 80138b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	697a      	ldr	r2, [r7, #20]
 80138ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80138bc:	68fb      	ldr	r3, [r7, #12]
 80138be:	693a      	ldr	r2, [r7, #16]
 80138c0:	621a      	str	r2, [r3, #32]
}
 80138c2:	bf00      	nop
 80138c4:	371c      	adds	r7, #28
 80138c6:	46bd      	mov	sp, r7
 80138c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138cc:	4770      	bx	lr

080138ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 80138ce:	b480      	push	{r7}
 80138d0:	b085      	sub	sp, #20
 80138d2:	af00      	add	r7, sp, #0
 80138d4:	6078      	str	r0, [r7, #4]
 80138d6:	460b      	mov	r3, r1
 80138d8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80138da:	2300      	movs	r3, #0
 80138dc:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80138de:	687b      	ldr	r3, [r7, #4]
 80138e0:	689b      	ldr	r3, [r3, #8]
 80138e2:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80138e4:	68fb      	ldr	r3, [r7, #12]
 80138e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80138ea:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80138ec:	887b      	ldrh	r3, [r7, #2]
 80138ee:	f043 0307 	orr.w	r3, r3, #7
 80138f2:	b29b      	uxth	r3, r3
 80138f4:	461a      	mov	r2, r3
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	4313      	orrs	r3, r2
 80138fa:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	68fa      	ldr	r2, [r7, #12]
 8013900:	609a      	str	r2, [r3, #8]
}
 8013902:	bf00      	nop
 8013904:	3714      	adds	r7, #20
 8013906:	46bd      	mov	sp, r7
 8013908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801390c:	4770      	bx	lr

0801390e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 801390e:	b480      	push	{r7}
 8013910:	b087      	sub	sp, #28
 8013912:	af00      	add	r7, sp, #0
 8013914:	60f8      	str	r0, [r7, #12]
 8013916:	60b9      	str	r1, [r7, #8]
 8013918:	607a      	str	r2, [r7, #4]
 801391a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 801391c:	2300      	movs	r3, #0
 801391e:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	689b      	ldr	r3, [r3, #8]
 8013924:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013926:	697b      	ldr	r3, [r7, #20]
 8013928:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801392c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 801392e:	683b      	ldr	r3, [r7, #0]
 8013930:	021a      	lsls	r2, r3, #8
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	431a      	orrs	r2, r3
 8013936:	68bb      	ldr	r3, [r7, #8]
 8013938:	4313      	orrs	r3, r2
 801393a:	697a      	ldr	r2, [r7, #20]
 801393c:	4313      	orrs	r3, r2
 801393e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013940:	68fb      	ldr	r3, [r7, #12]
 8013942:	697a      	ldr	r2, [r7, #20]
 8013944:	609a      	str	r2, [r3, #8]
} 
 8013946:	bf00      	nop
 8013948:	371c      	adds	r7, #28
 801394a:	46bd      	mov	sp, r7
 801394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013950:	4770      	bx	lr

08013952 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8013952:	b480      	push	{r7}
 8013954:	b083      	sub	sp, #12
 8013956:	af00      	add	r7, sp, #0
 8013958:	6078      	str	r0, [r7, #4]
 801395a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8013962:	2b01      	cmp	r3, #1
 8013964:	d101      	bne.n	801396a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013966:	2302      	movs	r3, #2
 8013968:	e032      	b.n	80139d0 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 801396a:	687b      	ldr	r3, [r7, #4]
 801396c:	2201      	movs	r2, #1
 801396e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	2202      	movs	r2, #2
 8013976:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	687a      	ldr	r2, [r7, #4]
 8013980:	6812      	ldr	r2, [r2, #0]
 8013982:	6852      	ldr	r2, [r2, #4]
 8013984:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8013988:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	687a      	ldr	r2, [r7, #4]
 8013990:	6812      	ldr	r2, [r2, #0]
 8013992:	6851      	ldr	r1, [r2, #4]
 8013994:	683a      	ldr	r2, [r7, #0]
 8013996:	6812      	ldr	r2, [r2, #0]
 8013998:	430a      	orrs	r2, r1
 801399a:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	687a      	ldr	r2, [r7, #4]
 80139a2:	6812      	ldr	r2, [r2, #0]
 80139a4:	6892      	ldr	r2, [r2, #8]
 80139a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80139aa:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	687a      	ldr	r2, [r7, #4]
 80139b2:	6812      	ldr	r2, [r2, #0]
 80139b4:	6891      	ldr	r1, [r2, #8]
 80139b6:	683a      	ldr	r2, [r7, #0]
 80139b8:	6852      	ldr	r2, [r2, #4]
 80139ba:	430a      	orrs	r2, r1
 80139bc:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	2201      	movs	r2, #1
 80139c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	2200      	movs	r2, #0
 80139ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80139ce:	2300      	movs	r3, #0
} 
 80139d0:	4618      	mov	r0, r3
 80139d2:	370c      	adds	r7, #12
 80139d4:	46bd      	mov	sp, r7
 80139d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139da:	4770      	bx	lr

080139dc <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80139dc:	b480      	push	{r7}
 80139de:	b083      	sub	sp, #12
 80139e0:	af00      	add	r7, sp, #0
 80139e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80139e4:	bf00      	nop
 80139e6:	370c      	adds	r7, #12
 80139e8:	46bd      	mov	sp, r7
 80139ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139ee:	4770      	bx	lr

080139f0 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80139f0:	b480      	push	{r7}
 80139f2:	b083      	sub	sp, #12
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80139f8:	bf00      	nop
 80139fa:	370c      	adds	r7, #12
 80139fc:	46bd      	mov	sp, r7
 80139fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a02:	4770      	bx	lr

08013a04 <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013a04:	b580      	push	{r7, lr}
 8013a06:	b082      	sub	sp, #8
 8013a08:	af00      	add	r7, sp, #0
 8013a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d101      	bne.n	8013a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8013a12:	2301      	movs	r3, #1
 8013a14:	e03f      	b.n	8013a96 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8013a16:	687b      	ldr	r3, [r7, #4]
 8013a18:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013a1c:	b2db      	uxtb	r3, r3
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d106      	bne.n	8013a30 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	2200      	movs	r2, #0
 8013a26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8013a2a:	6878      	ldr	r0, [r7, #4]
 8013a2c:	f012 fb2c 	bl	8026088 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	2224      	movs	r2, #36	; 0x24
 8013a34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	681b      	ldr	r3, [r3, #0]
 8013a3c:	687a      	ldr	r2, [r7, #4]
 8013a3e:	6812      	ldr	r2, [r2, #0]
 8013a40:	68d2      	ldr	r2, [r2, #12]
 8013a42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013a46:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8013a48:	6878      	ldr	r0, [r7, #4]
 8013a4a:	f000 fbc5 	bl	80141d8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	687a      	ldr	r2, [r7, #4]
 8013a54:	6812      	ldr	r2, [r2, #0]
 8013a56:	6912      	ldr	r2, [r2, #16]
 8013a58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8013a5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	687a      	ldr	r2, [r7, #4]
 8013a64:	6812      	ldr	r2, [r2, #0]
 8013a66:	6952      	ldr	r2, [r2, #20]
 8013a68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8013a6c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	687a      	ldr	r2, [r7, #4]
 8013a74:	6812      	ldr	r2, [r2, #0]
 8013a76:	68d2      	ldr	r2, [r2, #12]
 8013a78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8013a7c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	2200      	movs	r2, #0
 8013a82:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8013a84:	687b      	ldr	r3, [r7, #4]
 8013a86:	2220      	movs	r2, #32
 8013a88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	2220      	movs	r2, #32
 8013a90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8013a94:	2300      	movs	r3, #0
}
 8013a96:	4618      	mov	r0, r3
 8013a98:	3708      	adds	r7, #8
 8013a9a:	46bd      	mov	sp, r7
 8013a9c:	bd80      	pop	{r7, pc}

08013a9e <HAL_UART_DeInit>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8013a9e:	b580      	push	{r7, lr}
 8013aa0:	b082      	sub	sp, #8
 8013aa2:	af00      	add	r7, sp, #0
 8013aa4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d101      	bne.n	8013ab0 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8013aac:	2301      	movs	r3, #1
 8013aae:	e016      	b.n	8013ade <HAL_UART_DeInit+0x40>
  }
  
  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	2224      	movs	r2, #36	; 0x24
 8013ab4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8013ab8:	6878      	ldr	r0, [r7, #4]
 8013aba:	f012 fbfb 	bl	80262b4 <HAL_UART_MspDeInit>
  
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	2200      	movs	r2, #0
 8013ac2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	2200      	movs	r2, #0
 8013ac8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	2200      	movs	r2, #0
 8013ad0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Lock */
  __HAL_UNLOCK(huart);
 8013ad4:	687b      	ldr	r3, [r7, #4]
 8013ad6:	2200      	movs	r2, #0
 8013ad8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8013adc:	2300      	movs	r3, #0
}
 8013ade:	4618      	mov	r0, r3
 8013ae0:	3708      	adds	r7, #8
 8013ae2:	46bd      	mov	sp, r7
 8013ae4:	bd80      	pop	{r7, pc}

08013ae6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013ae6:	b480      	push	{r7}
 8013ae8:	b085      	sub	sp, #20
 8013aea:	af00      	add	r7, sp, #0
 8013aec:	60f8      	str	r0, [r7, #12]
 8013aee:	60b9      	str	r1, [r7, #8]
 8013af0:	4613      	mov	r3, r2
 8013af2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8013afa:	b2db      	uxtb	r3, r3
 8013afc:	2b20      	cmp	r3, #32
 8013afe:	d138      	bne.n	8013b72 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 8013b00:	68bb      	ldr	r3, [r7, #8]
 8013b02:	2b00      	cmp	r3, #0
 8013b04:	d002      	beq.n	8013b0c <HAL_UART_Receive_IT+0x26>
 8013b06:	88fb      	ldrh	r3, [r7, #6]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	d101      	bne.n	8013b10 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8013b0c:	2301      	movs	r3, #1
 8013b0e:	e031      	b.n	8013b74 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8013b16:	2b01      	cmp	r3, #1
 8013b18:	d101      	bne.n	8013b1e <HAL_UART_Receive_IT+0x38>
 8013b1a:	2302      	movs	r3, #2
 8013b1c:	e02a      	b.n	8013b74 <HAL_UART_Receive_IT+0x8e>
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	2201      	movs	r2, #1
 8013b22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	68ba      	ldr	r2, [r7, #8]
 8013b2a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	88fa      	ldrh	r2, [r7, #6]
 8013b30:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	88fa      	ldrh	r2, [r7, #6]
 8013b36:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	2200      	movs	r2, #0
 8013b3c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	2222      	movs	r2, #34	; 0x22
 8013b42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8013b46:	68fb      	ldr	r3, [r7, #12]
 8013b48:	2200      	movs	r2, #0
 8013b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	68fa      	ldr	r2, [r7, #12]
 8013b54:	6812      	ldr	r2, [r2, #0]
 8013b56:	6952      	ldr	r2, [r2, #20]
 8013b58:	f042 0201 	orr.w	r2, r2, #1
 8013b5c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	681b      	ldr	r3, [r3, #0]
 8013b62:	68fa      	ldr	r2, [r7, #12]
 8013b64:	6812      	ldr	r2, [r2, #0]
 8013b66:	68d2      	ldr	r2, [r2, #12]
 8013b68:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8013b6c:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8013b6e:	2300      	movs	r3, #0
 8013b70:	e000      	b.n	8013b74 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8013b72:	2302      	movs	r3, #2
  }
}
 8013b74:	4618      	mov	r0, r3
 8013b76:	3714      	adds	r7, #20
 8013b78:	46bd      	mov	sp, r7
 8013b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b7e:	4770      	bx	lr

08013b80 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b086      	sub	sp, #24
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	60f8      	str	r0, [r7, #12]
 8013b88:	60b9      	str	r1, [r7, #8]
 8013b8a:	4613      	mov	r3, r2
 8013b8c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013b94:	b2db      	uxtb	r3, r3
 8013b96:	2b20      	cmp	r3, #32
 8013b98:	d153      	bne.n	8013c42 <HAL_UART_Transmit_DMA+0xc2>
  {
    if((pData == NULL ) || (Size == 0))
 8013b9a:	68bb      	ldr	r3, [r7, #8]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d002      	beq.n	8013ba6 <HAL_UART_Transmit_DMA+0x26>
 8013ba0:	88fb      	ldrh	r3, [r7, #6]
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d101      	bne.n	8013baa <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8013ba6:	2301      	movs	r3, #1
 8013ba8:	e04c      	b.n	8013c44 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8013bb0:	2b01      	cmp	r3, #1
 8013bb2:	d101      	bne.n	8013bb8 <HAL_UART_Transmit_DMA+0x38>
 8013bb4:	2302      	movs	r3, #2
 8013bb6:	e045      	b.n	8013c44 <HAL_UART_Transmit_DMA+0xc4>
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	2201      	movs	r2, #1
 8013bbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8013bc0:	68ba      	ldr	r2, [r7, #8]
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	88fa      	ldrh	r2, [r7, #6]
 8013bca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8013bcc:	68fb      	ldr	r3, [r7, #12]
 8013bce:	88fa      	ldrh	r2, [r7, #6]
 8013bd0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013bd2:	68fb      	ldr	r3, [r7, #12]
 8013bd4:	2200      	movs	r2, #0
 8013bd6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013bd8:	68fb      	ldr	r3, [r7, #12]
 8013bda:	2221      	movs	r2, #33	; 0x21
 8013bdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8013be0:	68fb      	ldr	r3, [r7, #12]
 8013be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013be4:	4a19      	ldr	r2, [pc, #100]	; (8013c4c <HAL_UART_Transmit_DMA+0xcc>)
 8013be6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8013be8:	68fb      	ldr	r3, [r7, #12]
 8013bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013bec:	4a18      	ldr	r2, [pc, #96]	; (8013c50 <HAL_UART_Transmit_DMA+0xd0>)
 8013bee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8013bf0:	68fb      	ldr	r3, [r7, #12]
 8013bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013bf4:	4a17      	ldr	r2, [pc, #92]	; (8013c54 <HAL_UART_Transmit_DMA+0xd4>)
 8013bf6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013bfc:	2200      	movs	r2, #0
 8013bfe:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
 8013c00:	f107 0308 	add.w	r3, r7, #8
 8013c04:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8013c06:	68fb      	ldr	r3, [r7, #12]
 8013c08:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8013c0a:	697b      	ldr	r3, [r7, #20]
 8013c0c:	6819      	ldr	r1, [r3, #0]
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	3304      	adds	r3, #4
 8013c14:	461a      	mov	r2, r3
 8013c16:	88fb      	ldrh	r3, [r7, #6]
 8013c18:	f7fc fe0e 	bl	8010838 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8013c24:	601a      	str	r2, [r3, #0]
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	2200      	movs	r2, #0
 8013c2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	68fa      	ldr	r2, [r7, #12]
 8013c34:	6812      	ldr	r2, [r2, #0]
 8013c36:	6952      	ldr	r2, [r2, #20]
 8013c38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8013c3c:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 8013c3e:	2300      	movs	r3, #0
 8013c40:	e000      	b.n	8013c44 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8013c42:	2302      	movs	r3, #2
  }
}
 8013c44:	4618      	mov	r0, r3
 8013c46:	3718      	adds	r7, #24
 8013c48:	46bd      	mov	sp, r7
 8013c4a:	bd80      	pop	{r7, pc}
 8013c4c:	08013e79 	.word	0x08013e79
 8013c50:	08013ecb 	.word	0x08013ecb
 8013c54:	08013ee7 	.word	0x08013ee7

08013c58 <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b088      	sub	sp, #32
 8013c5c:	af00      	add	r7, sp, #0
 8013c5e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	68db      	ldr	r3, [r3, #12]
 8013c6e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013c70:	687b      	ldr	r3, [r7, #4]
 8013c72:	681b      	ldr	r3, [r3, #0]
 8013c74:	695b      	ldr	r3, [r3, #20]
 8013c76:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8013c78:	2300      	movs	r3, #0
 8013c7a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8013c80:	69fb      	ldr	r3, [r7, #28]
 8013c82:	f003 030f 	and.w	r3, r3, #15
 8013c86:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8013c88:	693b      	ldr	r3, [r7, #16]
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	d10d      	bne.n	8013caa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8013c8e:	69fb      	ldr	r3, [r7, #28]
 8013c90:	f003 0320 	and.w	r3, r3, #32
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d008      	beq.n	8013caa <HAL_UART_IRQHandler+0x52>
 8013c98:	69bb      	ldr	r3, [r7, #24]
 8013c9a:	f003 0320 	and.w	r3, r3, #32
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	d003      	beq.n	8013caa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8013ca2:	6878      	ldr	r0, [r7, #4]
 8013ca4:	f000 fa1e 	bl	80140e4 <UART_Receive_IT>
      return;
 8013ca8:	e0cc      	b.n	8013e44 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8013caa:	693b      	ldr	r3, [r7, #16]
 8013cac:	2b00      	cmp	r3, #0
 8013cae:	f000 80ab 	beq.w	8013e08 <HAL_UART_IRQHandler+0x1b0>
 8013cb2:	697b      	ldr	r3, [r7, #20]
 8013cb4:	f003 0301 	and.w	r3, r3, #1
 8013cb8:	2b00      	cmp	r3, #0
 8013cba:	d105      	bne.n	8013cc8 <HAL_UART_IRQHandler+0x70>
 8013cbc:	69bb      	ldr	r3, [r7, #24]
 8013cbe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	f000 80a0 	beq.w	8013e08 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8013cc8:	69fb      	ldr	r3, [r7, #28]
 8013cca:	f003 0301 	and.w	r3, r3, #1
 8013cce:	2b00      	cmp	r3, #0
 8013cd0:	d00a      	beq.n	8013ce8 <HAL_UART_IRQHandler+0x90>
 8013cd2:	69bb      	ldr	r3, [r7, #24]
 8013cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d005      	beq.n	8013ce8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013ce0:	f043 0201 	orr.w	r2, r3, #1
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8013ce8:	69fb      	ldr	r3, [r7, #28]
 8013cea:	f003 0304 	and.w	r3, r3, #4
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d00a      	beq.n	8013d08 <HAL_UART_IRQHandler+0xb0>
 8013cf2:	697b      	ldr	r3, [r7, #20]
 8013cf4:	f003 0301 	and.w	r3, r3, #1
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d005      	beq.n	8013d08 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d00:	f043 0202 	orr.w	r2, r3, #2
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8013d08:	69fb      	ldr	r3, [r7, #28]
 8013d0a:	f003 0302 	and.w	r3, r3, #2
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d00a      	beq.n	8013d28 <HAL_UART_IRQHandler+0xd0>
 8013d12:	697b      	ldr	r3, [r7, #20]
 8013d14:	f003 0301 	and.w	r3, r3, #1
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d005      	beq.n	8013d28 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d20:	f043 0204 	orr.w	r2, r3, #4
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8013d28:	69fb      	ldr	r3, [r7, #28]
 8013d2a:	f003 0308 	and.w	r3, r3, #8
 8013d2e:	2b00      	cmp	r3, #0
 8013d30:	d00a      	beq.n	8013d48 <HAL_UART_IRQHandler+0xf0>
 8013d32:	697b      	ldr	r3, [r7, #20]
 8013d34:	f003 0301 	and.w	r3, r3, #1
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d005      	beq.n	8013d48 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d40:	f043 0208 	orr.w	r2, r3, #8
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d078      	beq.n	8013e42 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8013d50:	69fb      	ldr	r3, [r7, #28]
 8013d52:	f003 0320 	and.w	r3, r3, #32
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d007      	beq.n	8013d6a <HAL_UART_IRQHandler+0x112>
 8013d5a:	69bb      	ldr	r3, [r7, #24]
 8013d5c:	f003 0320 	and.w	r3, r3, #32
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d002      	beq.n	8013d6a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8013d64:	6878      	ldr	r0, [r7, #4]
 8013d66:	f000 f9bd 	bl	80140e4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	695b      	ldr	r3, [r3, #20]
 8013d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	bf14      	ite	ne
 8013d78:	2301      	movne	r3, #1
 8013d7a:	2300      	moveq	r3, #0
 8013d7c:	b2db      	uxtb	r3, r3
 8013d7e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d84:	f003 0308 	and.w	r3, r3, #8
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	d102      	bne.n	8013d92 <HAL_UART_IRQHandler+0x13a>
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	2b00      	cmp	r3, #0
 8013d90:	d031      	beq.n	8013df6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8013d92:	6878      	ldr	r0, [r7, #4]
 8013d94:	f000 f907 	bl	8013fa6 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013d98:	687b      	ldr	r3, [r7, #4]
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	695b      	ldr	r3, [r3, #20]
 8013d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d023      	beq.n	8013dee <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	687a      	ldr	r2, [r7, #4]
 8013dac:	6812      	ldr	r2, [r2, #0]
 8013dae:	6952      	ldr	r2, [r2, #20]
 8013db0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013db4:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d013      	beq.n	8013de6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013dc2:	4a22      	ldr	r2, [pc, #136]	; (8013e4c <HAL_UART_IRQHandler+0x1f4>)
 8013dc4:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013dca:	4618      	mov	r0, r3
 8013dcc:	f7fc fd94 	bl	80108f8 <HAL_DMA_Abort_IT>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d016      	beq.n	8013e04 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013ddc:	687a      	ldr	r2, [r7, #4]
 8013dde:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013de0:	4610      	mov	r0, r2
 8013de2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013de4:	e00e      	b.n	8013e04 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8013de6:	6878      	ldr	r0, [r7, #4]
 8013de8:	f000 f83c 	bl	8013e64 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013dec:	e00a      	b.n	8013e04 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8013dee:	6878      	ldr	r0, [r7, #4]
 8013df0:	f000 f838 	bl	8013e64 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013df4:	e006      	b.n	8013e04 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8013df6:	6878      	ldr	r0, [r7, #4]
 8013df8:	f000 f834 	bl	8013e64 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	2200      	movs	r2, #0
 8013e00:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8013e02:	e01e      	b.n	8013e42 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013e04:	bf00      	nop
    return;
 8013e06:	e01c      	b.n	8013e42 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8013e08:	69fb      	ldr	r3, [r7, #28]
 8013e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d008      	beq.n	8013e24 <HAL_UART_IRQHandler+0x1cc>
 8013e12:	69bb      	ldr	r3, [r7, #24]
 8013e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d003      	beq.n	8013e24 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8013e1c:	6878      	ldr	r0, [r7, #4]
 8013e1e:	f000 f8f4 	bl	801400a <UART_Transmit_IT>
    return;
 8013e22:	e00f      	b.n	8013e44 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8013e24:	69fb      	ldr	r3, [r7, #28]
 8013e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d00a      	beq.n	8013e44 <HAL_UART_IRQHandler+0x1ec>
 8013e2e:	69bb      	ldr	r3, [r7, #24]
 8013e30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d005      	beq.n	8013e44 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8013e38:	6878      	ldr	r0, [r7, #4]
 8013e3a:	f000 f93b 	bl	80140b4 <UART_EndTransmit_IT>
    return;
 8013e3e:	bf00      	nop
 8013e40:	e000      	b.n	8013e44 <HAL_UART_IRQHandler+0x1ec>
    return;
 8013e42:	bf00      	nop
  }
}
 8013e44:	3720      	adds	r7, #32
 8013e46:	46bd      	mov	sp, r7
 8013e48:	bd80      	pop	{r7, pc}
 8013e4a:	bf00      	nop
 8013e4c:	08013fe3 	.word	0x08013fe3

08013e50 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8013e50:	b480      	push	{r7}
 8013e52:	b083      	sub	sp, #12
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8013e58:	bf00      	nop
 8013e5a:	370c      	adds	r7, #12
 8013e5c:	46bd      	mov	sp, r7
 8013e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e62:	4770      	bx	lr

08013e64 <HAL_UART_ErrorCallback>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8013e64:	b480      	push	{r7}
 8013e66:	b083      	sub	sp, #12
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8013e6c:	bf00      	nop
 8013e6e:	370c      	adds	r7, #12
 8013e70:	46bd      	mov	sp, r7
 8013e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e76:	4770      	bx	lr

08013e78 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013e78:	b580      	push	{r7, lr}
 8013e7a:	b084      	sub	sp, #16
 8013e7c:	af00      	add	r7, sp, #0
 8013e7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e84:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d113      	bne.n	8013ebc <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0U;
 8013e94:	68fb      	ldr	r3, [r7, #12]
 8013e96:	2200      	movs	r2, #0
 8013e98:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	68fa      	ldr	r2, [r7, #12]
 8013ea0:	6812      	ldr	r2, [r2, #0]
 8013ea2:	6952      	ldr	r2, [r2, #20]
 8013ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013ea8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	68fa      	ldr	r2, [r7, #12]
 8013eb0:	6812      	ldr	r2, [r2, #0]
 8013eb2:	68d2      	ldr	r2, [r2, #12]
 8013eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013eb8:	60da      	str	r2, [r3, #12]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8013eba:	e002      	b.n	8013ec2 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8013ebc:	68f8      	ldr	r0, [r7, #12]
 8013ebe:	f011 fa0b 	bl	80252d8 <HAL_UART_TxCpltCallback>
}
 8013ec2:	bf00      	nop
 8013ec4:	3710      	adds	r7, #16
 8013ec6:	46bd      	mov	sp, r7
 8013ec8:	bd80      	pop	{r7, pc}

08013eca <UART_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013eca:	b580      	push	{r7, lr}
 8013ecc:	b084      	sub	sp, #16
 8013ece:	af00      	add	r7, sp, #0
 8013ed0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ed6:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8013ed8:	68f8      	ldr	r0, [r7, #12]
 8013eda:	f7ff ffb9 	bl	8013e50 <HAL_UART_TxHalfCpltCallback>
}
 8013ede:	bf00      	nop
 8013ee0:	3710      	adds	r7, #16
 8013ee2:	46bd      	mov	sp, r7
 8013ee4:	bd80      	pop	{r7, pc}

08013ee6 <UART_DMAError>:
  * @brief  DMA UART communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013ee6:	b580      	push	{r7, lr}
 8013ee8:	b084      	sub	sp, #16
 8013eea:	af00      	add	r7, sp, #0
 8013eec:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8013eee:	2300      	movs	r3, #0
 8013ef0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ef6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8013ef8:	68bb      	ldr	r3, [r7, #8]
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	695b      	ldr	r3, [r3, #20]
 8013efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	bf14      	ite	ne
 8013f06:	2301      	movne	r3, #1
 8013f08:	2300      	moveq	r3, #0
 8013f0a:	b2db      	uxtb	r3, r3
 8013f0c:	60fb      	str	r3, [r7, #12]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8013f0e:	68bb      	ldr	r3, [r7, #8]
 8013f10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8013f14:	b2db      	uxtb	r3, r3
 8013f16:	2b21      	cmp	r3, #33	; 0x21
 8013f18:	d108      	bne.n	8013f2c <UART_DMAError+0x46>
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d005      	beq.n	8013f2c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0U;
 8013f20:	68bb      	ldr	r3, [r7, #8]
 8013f22:	2200      	movs	r2, #0
 8013f24:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8013f26:	68b8      	ldr	r0, [r7, #8]
 8013f28:	f000 f827 	bl	8013f7a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8013f2c:	68bb      	ldr	r3, [r7, #8]
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	695b      	ldr	r3, [r3, #20]
 8013f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	bf14      	ite	ne
 8013f3a:	2301      	movne	r3, #1
 8013f3c:	2300      	moveq	r3, #0
 8013f3e:	b2db      	uxtb	r3, r3
 8013f40:	60fb      	str	r3, [r7, #12]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8013f42:	68bb      	ldr	r3, [r7, #8]
 8013f44:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8013f48:	b2db      	uxtb	r3, r3
 8013f4a:	2b22      	cmp	r3, #34	; 0x22
 8013f4c:	d108      	bne.n	8013f60 <UART_DMAError+0x7a>
 8013f4e:	68fb      	ldr	r3, [r7, #12]
 8013f50:	2b00      	cmp	r3, #0
 8013f52:	d005      	beq.n	8013f60 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0U;
 8013f54:	68bb      	ldr	r3, [r7, #8]
 8013f56:	2200      	movs	r2, #0
 8013f58:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8013f5a:	68b8      	ldr	r0, [r7, #8]
 8013f5c:	f000 f823 	bl	8013fa6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013f60:	68bb      	ldr	r3, [r7, #8]
 8013f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013f64:	f043 0210 	orr.w	r2, r3, #16
 8013f68:	68bb      	ldr	r3, [r7, #8]
 8013f6a:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8013f6c:	68b8      	ldr	r0, [r7, #8]
 8013f6e:	f7ff ff79 	bl	8013e64 <HAL_UART_ErrorCallback>
}
 8013f72:	bf00      	nop
 8013f74:	3710      	adds	r7, #16
 8013f76:	46bd      	mov	sp, r7
 8013f78:	bd80      	pop	{r7, pc}

08013f7a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8013f7a:	b480      	push	{r7}
 8013f7c:	b083      	sub	sp, #12
 8013f7e:	af00      	add	r7, sp, #0
 8013f80:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	687a      	ldr	r2, [r7, #4]
 8013f88:	6812      	ldr	r2, [r2, #0]
 8013f8a:	68d2      	ldr	r2, [r2, #12]
 8013f8c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8013f90:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	2220      	movs	r2, #32
 8013f96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8013f9a:	bf00      	nop
 8013f9c:	370c      	adds	r7, #12
 8013f9e:	46bd      	mov	sp, r7
 8013fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa4:	4770      	bx	lr

08013fa6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8013fa6:	b480      	push	{r7}
 8013fa8:	b083      	sub	sp, #12
 8013faa:	af00      	add	r7, sp, #0
 8013fac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	687a      	ldr	r2, [r7, #4]
 8013fb4:	6812      	ldr	r2, [r2, #0]
 8013fb6:	68d2      	ldr	r2, [r2, #12]
 8013fb8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8013fbc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	687a      	ldr	r2, [r7, #4]
 8013fc4:	6812      	ldr	r2, [r2, #0]
 8013fc6:	6952      	ldr	r2, [r2, #20]
 8013fc8:	f022 0201 	bic.w	r2, r2, #1
 8013fcc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013fce:	687b      	ldr	r3, [r7, #4]
 8013fd0:	2220      	movs	r2, #32
 8013fd2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8013fd6:	bf00      	nop
 8013fd8:	370c      	adds	r7, #12
 8013fda:	46bd      	mov	sp, r7
 8013fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fe0:	4770      	bx	lr

08013fe2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013fe2:	b580      	push	{r7, lr}
 8013fe4:	b084      	sub	sp, #16
 8013fe6:	af00      	add	r7, sp, #0
 8013fe8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013fee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	2200      	movs	r2, #0
 8013ff4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8013ff6:	68fb      	ldr	r3, [r7, #12]
 8013ff8:	2200      	movs	r2, #0
 8013ffa:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8013ffc:	68f8      	ldr	r0, [r7, #12]
 8013ffe:	f7ff ff31 	bl	8013e64 <HAL_UART_ErrorCallback>
}
 8014002:	bf00      	nop
 8014004:	3710      	adds	r7, #16
 8014006:	46bd      	mov	sp, r7
 8014008:	bd80      	pop	{r7, pc}

0801400a <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801400a:	b480      	push	{r7}
 801400c:	b085      	sub	sp, #20
 801400e:	af00      	add	r7, sp, #0
 8014010:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8014018:	b2db      	uxtb	r3, r3
 801401a:	2b21      	cmp	r3, #33	; 0x21
 801401c:	d143      	bne.n	80140a6 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	689b      	ldr	r3, [r3, #8]
 8014022:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014026:	d119      	bne.n	801405c <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	6a1b      	ldr	r3, [r3, #32]
 801402c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	681b      	ldr	r3, [r3, #0]
 8014032:	68fa      	ldr	r2, [r7, #12]
 8014034:	8812      	ldrh	r2, [r2, #0]
 8014036:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801403a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	691b      	ldr	r3, [r3, #16]
 8014040:	2b00      	cmp	r3, #0
 8014042:	d105      	bne.n	8014050 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	6a1b      	ldr	r3, [r3, #32]
 8014048:	1c9a      	adds	r2, r3, #2
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	621a      	str	r2, [r3, #32]
 801404e:	e00e      	b.n	801406e <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	6a1b      	ldr	r3, [r3, #32]
 8014054:	1c5a      	adds	r2, r3, #1
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	621a      	str	r2, [r3, #32]
 801405a:	e008      	b.n	801406e <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	681a      	ldr	r2, [r3, #0]
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	6a1b      	ldr	r3, [r3, #32]
 8014064:	1c58      	adds	r0, r3, #1
 8014066:	6879      	ldr	r1, [r7, #4]
 8014068:	6208      	str	r0, [r1, #32]
 801406a:	781b      	ldrb	r3, [r3, #0]
 801406c:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014072:	b29b      	uxth	r3, r3
 8014074:	3b01      	subs	r3, #1
 8014076:	b29b      	uxth	r3, r3
 8014078:	687a      	ldr	r2, [r7, #4]
 801407a:	4619      	mov	r1, r3
 801407c:	84d1      	strh	r1, [r2, #38]	; 0x26
 801407e:	2b00      	cmp	r3, #0
 8014080:	d10f      	bne.n	80140a2 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	681b      	ldr	r3, [r3, #0]
 8014086:	687a      	ldr	r2, [r7, #4]
 8014088:	6812      	ldr	r2, [r2, #0]
 801408a:	68d2      	ldr	r2, [r2, #12]
 801408c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014090:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	687a      	ldr	r2, [r7, #4]
 8014098:	6812      	ldr	r2, [r2, #0]
 801409a:	68d2      	ldr	r2, [r2, #12]
 801409c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80140a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80140a2:	2300      	movs	r3, #0
 80140a4:	e000      	b.n	80140a8 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80140a6:	2302      	movs	r3, #2
  }
}
 80140a8:	4618      	mov	r0, r3
 80140aa:	3714      	adds	r7, #20
 80140ac:	46bd      	mov	sp, r7
 80140ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140b2:	4770      	bx	lr

080140b4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80140b4:	b580      	push	{r7, lr}
 80140b6:	b082      	sub	sp, #8
 80140b8:	af00      	add	r7, sp, #0
 80140ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	681b      	ldr	r3, [r3, #0]
 80140c0:	687a      	ldr	r2, [r7, #4]
 80140c2:	6812      	ldr	r2, [r2, #0]
 80140c4:	68d2      	ldr	r2, [r2, #12]
 80140c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80140ca:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	2220      	movs	r2, #32
 80140d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80140d4:	6878      	ldr	r0, [r7, #4]
 80140d6:	f011 f8ff 	bl	80252d8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80140da:	2300      	movs	r3, #0
}
 80140dc:	4618      	mov	r0, r3
 80140de:	3708      	adds	r7, #8
 80140e0:	46bd      	mov	sp, r7
 80140e2:	bd80      	pop	{r7, pc}

080140e4 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80140e4:	b580      	push	{r7, lr}
 80140e6:	b084      	sub	sp, #16
 80140e8:	af00      	add	r7, sp, #0
 80140ea:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80140f2:	b2db      	uxtb	r3, r3
 80140f4:	2b22      	cmp	r3, #34	; 0x22
 80140f6:	d169      	bne.n	80141cc <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	689b      	ldr	r3, [r3, #8]
 80140fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014100:	d123      	bne.n	801414a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014106:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	691b      	ldr	r3, [r3, #16]
 801410c:	2b00      	cmp	r3, #0
 801410e:	d10e      	bne.n	801412e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	685b      	ldr	r3, [r3, #4]
 8014116:	b29b      	uxth	r3, r3
 8014118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801411c:	b29a      	uxth	r2, r3
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014126:	1c9a      	adds	r2, r3, #2
 8014128:	687b      	ldr	r3, [r7, #4]
 801412a:	629a      	str	r2, [r3, #40]	; 0x28
 801412c:	e029      	b.n	8014182 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	681b      	ldr	r3, [r3, #0]
 8014132:	685b      	ldr	r3, [r3, #4]
 8014134:	b29b      	uxth	r3, r3
 8014136:	b2db      	uxtb	r3, r3
 8014138:	b29a      	uxth	r2, r3
 801413a:	68fb      	ldr	r3, [r7, #12]
 801413c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014142:	1c5a      	adds	r2, r3, #1
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	629a      	str	r2, [r3, #40]	; 0x28
 8014148:	e01b      	b.n	8014182 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	691b      	ldr	r3, [r3, #16]
 801414e:	2b00      	cmp	r3, #0
 8014150:	d10a      	bne.n	8014168 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014156:	1c59      	adds	r1, r3, #1
 8014158:	687a      	ldr	r2, [r7, #4]
 801415a:	6291      	str	r1, [r2, #40]	; 0x28
 801415c:	687a      	ldr	r2, [r7, #4]
 801415e:	6812      	ldr	r2, [r2, #0]
 8014160:	6852      	ldr	r2, [r2, #4]
 8014162:	b2d2      	uxtb	r2, r2
 8014164:	701a      	strb	r2, [r3, #0]
 8014166:	e00c      	b.n	8014182 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801416c:	1c59      	adds	r1, r3, #1
 801416e:	687a      	ldr	r2, [r7, #4]
 8014170:	6291      	str	r1, [r2, #40]	; 0x28
 8014172:	687a      	ldr	r2, [r7, #4]
 8014174:	6812      	ldr	r2, [r2, #0]
 8014176:	6852      	ldr	r2, [r2, #4]
 8014178:	b2d2      	uxtb	r2, r2
 801417a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801417e:	b2d2      	uxtb	r2, r2
 8014180:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014186:	b29b      	uxth	r3, r3
 8014188:	3b01      	subs	r3, #1
 801418a:	b29b      	uxth	r3, r3
 801418c:	687a      	ldr	r2, [r7, #4]
 801418e:	4619      	mov	r1, r3
 8014190:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8014192:	2b00      	cmp	r3, #0
 8014194:	d118      	bne.n	80141c8 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	681b      	ldr	r3, [r3, #0]
 801419a:	687a      	ldr	r2, [r7, #4]
 801419c:	6812      	ldr	r2, [r2, #0]
 801419e:	68d2      	ldr	r2, [r2, #12]
 80141a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80141a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	681b      	ldr	r3, [r3, #0]
 80141aa:	687a      	ldr	r2, [r7, #4]
 80141ac:	6812      	ldr	r2, [r2, #0]
 80141ae:	6952      	ldr	r2, [r2, #20]
 80141b0:	f022 0201 	bic.w	r2, r2, #1
 80141b4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	2220      	movs	r2, #32
 80141ba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80141be:	6878      	ldr	r0, [r7, #4]
 80141c0:	f011 f864 	bl	802528c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80141c4:	2300      	movs	r3, #0
 80141c6:	e002      	b.n	80141ce <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 80141c8:	2300      	movs	r3, #0
 80141ca:	e000      	b.n	80141ce <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 80141cc:	2302      	movs	r3, #2
  }
}
 80141ce:	4618      	mov	r0, r3
 80141d0:	3710      	adds	r7, #16
 80141d2:	46bd      	mov	sp, r7
 80141d4:	bd80      	pop	{r7, pc}
	...

080141d8 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80141d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80141da:	b085      	sub	sp, #20
 80141dc:	af00      	add	r7, sp, #0
 80141de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80141e0:	2300      	movs	r3, #0
 80141e2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	691b      	ldr	r3, [r3, #16]
 80141ea:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80141f2:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	68db      	ldr	r3, [r3, #12]
 80141f8:	68fa      	ldr	r2, [r7, #12]
 80141fa:	4313      	orrs	r3, r2
 80141fc:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	68fa      	ldr	r2, [r7, #12]
 8014204:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	681b      	ldr	r3, [r3, #0]
 801420a:	68db      	ldr	r3, [r3, #12]
 801420c:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 801420e:	68fb      	ldr	r3, [r7, #12]
 8014210:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8014214:	f023 030c 	bic.w	r3, r3, #12
 8014218:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	689a      	ldr	r2, [r3, #8]
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	691b      	ldr	r3, [r3, #16]
 8014222:	431a      	orrs	r2, r3
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	695b      	ldr	r3, [r3, #20]
 8014228:	431a      	orrs	r2, r3
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	69db      	ldr	r3, [r3, #28]
 801422e:	4313      	orrs	r3, r2
 8014230:	68fa      	ldr	r2, [r7, #12]
 8014232:	4313      	orrs	r3, r2
 8014234:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	68fa      	ldr	r2, [r7, #12]
 801423c:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	695b      	ldr	r3, [r3, #20]
 8014244:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801424c:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	699b      	ldr	r3, [r3, #24]
 8014252:	68fa      	ldr	r2, [r7, #12]
 8014254:	4313      	orrs	r3, r2
 8014256:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	681b      	ldr	r3, [r3, #0]
 801425c:	68fa      	ldr	r2, [r7, #12]
 801425e:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	69db      	ldr	r3, [r3, #28]
 8014264:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014268:	f040 80e4 	bne.w	8014434 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	4aab      	ldr	r2, [pc, #684]	; (8014520 <UART_SetConfig+0x348>)
 8014272:	4293      	cmp	r3, r2
 8014274:	d004      	beq.n	8014280 <UART_SetConfig+0xa8>
 8014276:	687b      	ldr	r3, [r7, #4]
 8014278:	681b      	ldr	r3, [r3, #0]
 801427a:	4aaa      	ldr	r2, [pc, #680]	; (8014524 <UART_SetConfig+0x34c>)
 801427c:	4293      	cmp	r3, r2
 801427e:	d16c      	bne.n	801435a <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	681c      	ldr	r4, [r3, #0]
 8014284:	f7fe ff50 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 8014288:	4602      	mov	r2, r0
 801428a:	4613      	mov	r3, r2
 801428c:	009b      	lsls	r3, r3, #2
 801428e:	4413      	add	r3, r2
 8014290:	009a      	lsls	r2, r3, #2
 8014292:	441a      	add	r2, r3
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	685b      	ldr	r3, [r3, #4]
 8014298:	005b      	lsls	r3, r3, #1
 801429a:	fbb2 f3f3 	udiv	r3, r2, r3
 801429e:	4aa2      	ldr	r2, [pc, #648]	; (8014528 <UART_SetConfig+0x350>)
 80142a0:	fba2 2303 	umull	r2, r3, r2, r3
 80142a4:	095b      	lsrs	r3, r3, #5
 80142a6:	011d      	lsls	r5, r3, #4
 80142a8:	f7fe ff3e 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 80142ac:	4602      	mov	r2, r0
 80142ae:	4613      	mov	r3, r2
 80142b0:	009b      	lsls	r3, r3, #2
 80142b2:	4413      	add	r3, r2
 80142b4:	009a      	lsls	r2, r3, #2
 80142b6:	441a      	add	r2, r3
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	685b      	ldr	r3, [r3, #4]
 80142bc:	005b      	lsls	r3, r3, #1
 80142be:	fbb2 f6f3 	udiv	r6, r2, r3
 80142c2:	f7fe ff31 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 80142c6:	4602      	mov	r2, r0
 80142c8:	4613      	mov	r3, r2
 80142ca:	009b      	lsls	r3, r3, #2
 80142cc:	4413      	add	r3, r2
 80142ce:	009a      	lsls	r2, r3, #2
 80142d0:	441a      	add	r2, r3
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	685b      	ldr	r3, [r3, #4]
 80142d6:	005b      	lsls	r3, r3, #1
 80142d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80142dc:	4a92      	ldr	r2, [pc, #584]	; (8014528 <UART_SetConfig+0x350>)
 80142de:	fba2 2303 	umull	r2, r3, r2, r3
 80142e2:	095b      	lsrs	r3, r3, #5
 80142e4:	2264      	movs	r2, #100	; 0x64
 80142e6:	fb02 f303 	mul.w	r3, r2, r3
 80142ea:	1af3      	subs	r3, r6, r3
 80142ec:	00db      	lsls	r3, r3, #3
 80142ee:	3332      	adds	r3, #50	; 0x32
 80142f0:	4a8d      	ldr	r2, [pc, #564]	; (8014528 <UART_SetConfig+0x350>)
 80142f2:	fba2 2303 	umull	r2, r3, r2, r3
 80142f6:	095b      	lsrs	r3, r3, #5
 80142f8:	005b      	lsls	r3, r3, #1
 80142fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80142fe:	441d      	add	r5, r3
 8014300:	f7fe ff12 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 8014304:	4602      	mov	r2, r0
 8014306:	4613      	mov	r3, r2
 8014308:	009b      	lsls	r3, r3, #2
 801430a:	4413      	add	r3, r2
 801430c:	009a      	lsls	r2, r3, #2
 801430e:	441a      	add	r2, r3
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	685b      	ldr	r3, [r3, #4]
 8014314:	005b      	lsls	r3, r3, #1
 8014316:	fbb2 f6f3 	udiv	r6, r2, r3
 801431a:	f7fe ff05 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 801431e:	4602      	mov	r2, r0
 8014320:	4613      	mov	r3, r2
 8014322:	009b      	lsls	r3, r3, #2
 8014324:	4413      	add	r3, r2
 8014326:	009a      	lsls	r2, r3, #2
 8014328:	441a      	add	r2, r3
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	685b      	ldr	r3, [r3, #4]
 801432e:	005b      	lsls	r3, r3, #1
 8014330:	fbb2 f3f3 	udiv	r3, r2, r3
 8014334:	4a7c      	ldr	r2, [pc, #496]	; (8014528 <UART_SetConfig+0x350>)
 8014336:	fba2 2303 	umull	r2, r3, r2, r3
 801433a:	095b      	lsrs	r3, r3, #5
 801433c:	2264      	movs	r2, #100	; 0x64
 801433e:	fb02 f303 	mul.w	r3, r2, r3
 8014342:	1af3      	subs	r3, r6, r3
 8014344:	00db      	lsls	r3, r3, #3
 8014346:	3332      	adds	r3, #50	; 0x32
 8014348:	4a77      	ldr	r2, [pc, #476]	; (8014528 <UART_SetConfig+0x350>)
 801434a:	fba2 2303 	umull	r2, r3, r2, r3
 801434e:	095b      	lsrs	r3, r3, #5
 8014350:	f003 0307 	and.w	r3, r3, #7
 8014354:	442b      	add	r3, r5
 8014356:	60a3      	str	r3, [r4, #8]
 8014358:	e154      	b.n	8014604 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	681c      	ldr	r4, [r3, #0]
 801435e:	f7fe fecf 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 8014362:	4602      	mov	r2, r0
 8014364:	4613      	mov	r3, r2
 8014366:	009b      	lsls	r3, r3, #2
 8014368:	4413      	add	r3, r2
 801436a:	009a      	lsls	r2, r3, #2
 801436c:	441a      	add	r2, r3
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	685b      	ldr	r3, [r3, #4]
 8014372:	005b      	lsls	r3, r3, #1
 8014374:	fbb2 f3f3 	udiv	r3, r2, r3
 8014378:	4a6b      	ldr	r2, [pc, #428]	; (8014528 <UART_SetConfig+0x350>)
 801437a:	fba2 2303 	umull	r2, r3, r2, r3
 801437e:	095b      	lsrs	r3, r3, #5
 8014380:	011d      	lsls	r5, r3, #4
 8014382:	f7fe febd 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 8014386:	4602      	mov	r2, r0
 8014388:	4613      	mov	r3, r2
 801438a:	009b      	lsls	r3, r3, #2
 801438c:	4413      	add	r3, r2
 801438e:	009a      	lsls	r2, r3, #2
 8014390:	441a      	add	r2, r3
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	685b      	ldr	r3, [r3, #4]
 8014396:	005b      	lsls	r3, r3, #1
 8014398:	fbb2 f6f3 	udiv	r6, r2, r3
 801439c:	f7fe feb0 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 80143a0:	4602      	mov	r2, r0
 80143a2:	4613      	mov	r3, r2
 80143a4:	009b      	lsls	r3, r3, #2
 80143a6:	4413      	add	r3, r2
 80143a8:	009a      	lsls	r2, r3, #2
 80143aa:	441a      	add	r2, r3
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	685b      	ldr	r3, [r3, #4]
 80143b0:	005b      	lsls	r3, r3, #1
 80143b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80143b6:	4a5c      	ldr	r2, [pc, #368]	; (8014528 <UART_SetConfig+0x350>)
 80143b8:	fba2 2303 	umull	r2, r3, r2, r3
 80143bc:	095b      	lsrs	r3, r3, #5
 80143be:	2264      	movs	r2, #100	; 0x64
 80143c0:	fb02 f303 	mul.w	r3, r2, r3
 80143c4:	1af3      	subs	r3, r6, r3
 80143c6:	00db      	lsls	r3, r3, #3
 80143c8:	3332      	adds	r3, #50	; 0x32
 80143ca:	4a57      	ldr	r2, [pc, #348]	; (8014528 <UART_SetConfig+0x350>)
 80143cc:	fba2 2303 	umull	r2, r3, r2, r3
 80143d0:	095b      	lsrs	r3, r3, #5
 80143d2:	005b      	lsls	r3, r3, #1
 80143d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80143d8:	441d      	add	r5, r3
 80143da:	f7fe fe91 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 80143de:	4602      	mov	r2, r0
 80143e0:	4613      	mov	r3, r2
 80143e2:	009b      	lsls	r3, r3, #2
 80143e4:	4413      	add	r3, r2
 80143e6:	009a      	lsls	r2, r3, #2
 80143e8:	441a      	add	r2, r3
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	685b      	ldr	r3, [r3, #4]
 80143ee:	005b      	lsls	r3, r3, #1
 80143f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80143f4:	f7fe fe84 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 80143f8:	4602      	mov	r2, r0
 80143fa:	4613      	mov	r3, r2
 80143fc:	009b      	lsls	r3, r3, #2
 80143fe:	4413      	add	r3, r2
 8014400:	009a      	lsls	r2, r3, #2
 8014402:	441a      	add	r2, r3
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	685b      	ldr	r3, [r3, #4]
 8014408:	005b      	lsls	r3, r3, #1
 801440a:	fbb2 f3f3 	udiv	r3, r2, r3
 801440e:	4a46      	ldr	r2, [pc, #280]	; (8014528 <UART_SetConfig+0x350>)
 8014410:	fba2 2303 	umull	r2, r3, r2, r3
 8014414:	095b      	lsrs	r3, r3, #5
 8014416:	2264      	movs	r2, #100	; 0x64
 8014418:	fb02 f303 	mul.w	r3, r2, r3
 801441c:	1af3      	subs	r3, r6, r3
 801441e:	00db      	lsls	r3, r3, #3
 8014420:	3332      	adds	r3, #50	; 0x32
 8014422:	4a41      	ldr	r2, [pc, #260]	; (8014528 <UART_SetConfig+0x350>)
 8014424:	fba2 2303 	umull	r2, r3, r2, r3
 8014428:	095b      	lsrs	r3, r3, #5
 801442a:	f003 0307 	and.w	r3, r3, #7
 801442e:	442b      	add	r3, r5
 8014430:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8014432:	e0e7      	b.n	8014604 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	681b      	ldr	r3, [r3, #0]
 8014438:	4a39      	ldr	r2, [pc, #228]	; (8014520 <UART_SetConfig+0x348>)
 801443a:	4293      	cmp	r3, r2
 801443c:	d004      	beq.n	8014448 <UART_SetConfig+0x270>
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	681b      	ldr	r3, [r3, #0]
 8014442:	4a38      	ldr	r2, [pc, #224]	; (8014524 <UART_SetConfig+0x34c>)
 8014444:	4293      	cmp	r3, r2
 8014446:	d171      	bne.n	801452c <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8014448:	687b      	ldr	r3, [r7, #4]
 801444a:	681c      	ldr	r4, [r3, #0]
 801444c:	f7fe fe6c 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 8014450:	4602      	mov	r2, r0
 8014452:	4613      	mov	r3, r2
 8014454:	009b      	lsls	r3, r3, #2
 8014456:	4413      	add	r3, r2
 8014458:	009a      	lsls	r2, r3, #2
 801445a:	441a      	add	r2, r3
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	685b      	ldr	r3, [r3, #4]
 8014460:	009b      	lsls	r3, r3, #2
 8014462:	fbb2 f3f3 	udiv	r3, r2, r3
 8014466:	4a30      	ldr	r2, [pc, #192]	; (8014528 <UART_SetConfig+0x350>)
 8014468:	fba2 2303 	umull	r2, r3, r2, r3
 801446c:	095b      	lsrs	r3, r3, #5
 801446e:	011d      	lsls	r5, r3, #4
 8014470:	f7fe fe5a 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 8014474:	4602      	mov	r2, r0
 8014476:	4613      	mov	r3, r2
 8014478:	009b      	lsls	r3, r3, #2
 801447a:	4413      	add	r3, r2
 801447c:	009a      	lsls	r2, r3, #2
 801447e:	441a      	add	r2, r3
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	685b      	ldr	r3, [r3, #4]
 8014484:	009b      	lsls	r3, r3, #2
 8014486:	fbb2 f6f3 	udiv	r6, r2, r3
 801448a:	f7fe fe4d 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 801448e:	4602      	mov	r2, r0
 8014490:	4613      	mov	r3, r2
 8014492:	009b      	lsls	r3, r3, #2
 8014494:	4413      	add	r3, r2
 8014496:	009a      	lsls	r2, r3, #2
 8014498:	441a      	add	r2, r3
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	685b      	ldr	r3, [r3, #4]
 801449e:	009b      	lsls	r3, r3, #2
 80144a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80144a4:	4a20      	ldr	r2, [pc, #128]	; (8014528 <UART_SetConfig+0x350>)
 80144a6:	fba2 2303 	umull	r2, r3, r2, r3
 80144aa:	095b      	lsrs	r3, r3, #5
 80144ac:	2264      	movs	r2, #100	; 0x64
 80144ae:	fb02 f303 	mul.w	r3, r2, r3
 80144b2:	1af3      	subs	r3, r6, r3
 80144b4:	011b      	lsls	r3, r3, #4
 80144b6:	3332      	adds	r3, #50	; 0x32
 80144b8:	4a1b      	ldr	r2, [pc, #108]	; (8014528 <UART_SetConfig+0x350>)
 80144ba:	fba2 2303 	umull	r2, r3, r2, r3
 80144be:	095b      	lsrs	r3, r3, #5
 80144c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80144c4:	441d      	add	r5, r3
 80144c6:	f7fe fe2f 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 80144ca:	4602      	mov	r2, r0
 80144cc:	4613      	mov	r3, r2
 80144ce:	009b      	lsls	r3, r3, #2
 80144d0:	4413      	add	r3, r2
 80144d2:	009a      	lsls	r2, r3, #2
 80144d4:	441a      	add	r2, r3
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	685b      	ldr	r3, [r3, #4]
 80144da:	009b      	lsls	r3, r3, #2
 80144dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80144e0:	f7fe fe22 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 80144e4:	4602      	mov	r2, r0
 80144e6:	4613      	mov	r3, r2
 80144e8:	009b      	lsls	r3, r3, #2
 80144ea:	4413      	add	r3, r2
 80144ec:	009a      	lsls	r2, r3, #2
 80144ee:	441a      	add	r2, r3
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	685b      	ldr	r3, [r3, #4]
 80144f4:	009b      	lsls	r3, r3, #2
 80144f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80144fa:	4a0b      	ldr	r2, [pc, #44]	; (8014528 <UART_SetConfig+0x350>)
 80144fc:	fba2 2303 	umull	r2, r3, r2, r3
 8014500:	095b      	lsrs	r3, r3, #5
 8014502:	2264      	movs	r2, #100	; 0x64
 8014504:	fb02 f303 	mul.w	r3, r2, r3
 8014508:	1af3      	subs	r3, r6, r3
 801450a:	011b      	lsls	r3, r3, #4
 801450c:	3332      	adds	r3, #50	; 0x32
 801450e:	4a06      	ldr	r2, [pc, #24]	; (8014528 <UART_SetConfig+0x350>)
 8014510:	fba2 2303 	umull	r2, r3, r2, r3
 8014514:	095b      	lsrs	r3, r3, #5
 8014516:	f003 030f 	and.w	r3, r3, #15
 801451a:	442b      	add	r3, r5
 801451c:	60a3      	str	r3, [r4, #8]
 801451e:	e071      	b.n	8014604 <UART_SetConfig+0x42c>
 8014520:	40011000 	.word	0x40011000
 8014524:	40011400 	.word	0x40011400
 8014528:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	681c      	ldr	r4, [r3, #0]
 8014530:	f7fe fde6 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 8014534:	4602      	mov	r2, r0
 8014536:	4613      	mov	r3, r2
 8014538:	009b      	lsls	r3, r3, #2
 801453a:	4413      	add	r3, r2
 801453c:	009a      	lsls	r2, r3, #2
 801453e:	441a      	add	r2, r3
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	685b      	ldr	r3, [r3, #4]
 8014544:	009b      	lsls	r3, r3, #2
 8014546:	fbb2 f3f3 	udiv	r3, r2, r3
 801454a:	4a30      	ldr	r2, [pc, #192]	; (801460c <UART_SetConfig+0x434>)
 801454c:	fba2 2303 	umull	r2, r3, r2, r3
 8014550:	095b      	lsrs	r3, r3, #5
 8014552:	011d      	lsls	r5, r3, #4
 8014554:	f7fe fdd4 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 8014558:	4602      	mov	r2, r0
 801455a:	4613      	mov	r3, r2
 801455c:	009b      	lsls	r3, r3, #2
 801455e:	4413      	add	r3, r2
 8014560:	009a      	lsls	r2, r3, #2
 8014562:	441a      	add	r2, r3
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	685b      	ldr	r3, [r3, #4]
 8014568:	009b      	lsls	r3, r3, #2
 801456a:	fbb2 f6f3 	udiv	r6, r2, r3
 801456e:	f7fe fdc7 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 8014572:	4602      	mov	r2, r0
 8014574:	4613      	mov	r3, r2
 8014576:	009b      	lsls	r3, r3, #2
 8014578:	4413      	add	r3, r2
 801457a:	009a      	lsls	r2, r3, #2
 801457c:	441a      	add	r2, r3
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	685b      	ldr	r3, [r3, #4]
 8014582:	009b      	lsls	r3, r3, #2
 8014584:	fbb2 f3f3 	udiv	r3, r2, r3
 8014588:	4a20      	ldr	r2, [pc, #128]	; (801460c <UART_SetConfig+0x434>)
 801458a:	fba2 2303 	umull	r2, r3, r2, r3
 801458e:	095b      	lsrs	r3, r3, #5
 8014590:	2264      	movs	r2, #100	; 0x64
 8014592:	fb02 f303 	mul.w	r3, r2, r3
 8014596:	1af3      	subs	r3, r6, r3
 8014598:	011b      	lsls	r3, r3, #4
 801459a:	3332      	adds	r3, #50	; 0x32
 801459c:	4a1b      	ldr	r2, [pc, #108]	; (801460c <UART_SetConfig+0x434>)
 801459e:	fba2 2303 	umull	r2, r3, r2, r3
 80145a2:	095b      	lsrs	r3, r3, #5
 80145a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80145a8:	441d      	add	r5, r3
 80145aa:	f7fe fda9 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 80145ae:	4602      	mov	r2, r0
 80145b0:	4613      	mov	r3, r2
 80145b2:	009b      	lsls	r3, r3, #2
 80145b4:	4413      	add	r3, r2
 80145b6:	009a      	lsls	r2, r3, #2
 80145b8:	441a      	add	r2, r3
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	685b      	ldr	r3, [r3, #4]
 80145be:	009b      	lsls	r3, r3, #2
 80145c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80145c4:	f7fe fd9c 	bl	8013100 <HAL_RCC_GetPCLK1Freq>
 80145c8:	4602      	mov	r2, r0
 80145ca:	4613      	mov	r3, r2
 80145cc:	009b      	lsls	r3, r3, #2
 80145ce:	4413      	add	r3, r2
 80145d0:	009a      	lsls	r2, r3, #2
 80145d2:	441a      	add	r2, r3
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	685b      	ldr	r3, [r3, #4]
 80145d8:	009b      	lsls	r3, r3, #2
 80145da:	fbb2 f3f3 	udiv	r3, r2, r3
 80145de:	4a0b      	ldr	r2, [pc, #44]	; (801460c <UART_SetConfig+0x434>)
 80145e0:	fba2 2303 	umull	r2, r3, r2, r3
 80145e4:	095b      	lsrs	r3, r3, #5
 80145e6:	2264      	movs	r2, #100	; 0x64
 80145e8:	fb02 f303 	mul.w	r3, r2, r3
 80145ec:	1af3      	subs	r3, r6, r3
 80145ee:	011b      	lsls	r3, r3, #4
 80145f0:	3332      	adds	r3, #50	; 0x32
 80145f2:	4a06      	ldr	r2, [pc, #24]	; (801460c <UART_SetConfig+0x434>)
 80145f4:	fba2 2303 	umull	r2, r3, r2, r3
 80145f8:	095b      	lsrs	r3, r3, #5
 80145fa:	f003 030f 	and.w	r3, r3, #15
 80145fe:	442b      	add	r3, r5
 8014600:	60a3      	str	r3, [r4, #8]
}
 8014602:	e7ff      	b.n	8014604 <UART_SetConfig+0x42c>
 8014604:	bf00      	nop
 8014606:	3714      	adds	r7, #20
 8014608:	46bd      	mov	sp, r7
 801460a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801460c:	51eb851f 	.word	0x51eb851f

08014610 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014610:	b480      	push	{r7}
 8014612:	b085      	sub	sp, #20
 8014614:	af00      	add	r7, sp, #0
 8014616:	4603      	mov	r3, r0
 8014618:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 801461a:	2300      	movs	r3, #0
 801461c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801461e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014622:	2b84      	cmp	r3, #132	; 0x84
 8014624:	d005      	beq.n	8014632 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014626:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	4413      	add	r3, r2
 801462e:	3303      	adds	r3, #3
 8014630:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014632:	68fb      	ldr	r3, [r7, #12]
}
 8014634:	4618      	mov	r0, r3
 8014636:	3714      	adds	r7, #20
 8014638:	46bd      	mov	sp, r7
 801463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801463e:	4770      	bx	lr

08014640 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014640:	b480      	push	{r7}
 8014642:	b083      	sub	sp, #12
 8014644:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014646:	f3ef 8305 	mrs	r3, IPSR
 801464a:	607b      	str	r3, [r7, #4]
  return(result);
 801464c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801464e:	2b00      	cmp	r3, #0
 8014650:	bf14      	ite	ne
 8014652:	2301      	movne	r3, #1
 8014654:	2300      	moveq	r3, #0
 8014656:	b2db      	uxtb	r3, r3
}
 8014658:	4618      	mov	r0, r3
 801465a:	370c      	adds	r7, #12
 801465c:	46bd      	mov	sp, r7
 801465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014662:	4770      	bx	lr

08014664 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014664:	b580      	push	{r7, lr}
 8014666:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014668:	f002 f812 	bl	8016690 <vTaskStartScheduler>
  
  return osOK;
 801466c:	2300      	movs	r3, #0
}
 801466e:	4618      	mov	r0, r3
 8014670:	bd80      	pop	{r7, pc}

08014672 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014672:	b580      	push	{r7, lr}
 8014674:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014676:	f7ff ffe3 	bl	8014640 <inHandlerMode>
 801467a:	4603      	mov	r3, r0
 801467c:	2b00      	cmp	r3, #0
 801467e:	d003      	beq.n	8014688 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014680:	f002 f920 	bl	80168c4 <xTaskGetTickCountFromISR>
 8014684:	4603      	mov	r3, r0
 8014686:	e002      	b.n	801468e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014688:	f002 f90c 	bl	80168a4 <xTaskGetTickCount>
 801468c:	4603      	mov	r3, r0
  }
}
 801468e:	4618      	mov	r0, r3
 8014690:	bd80      	pop	{r7, pc}

08014692 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014692:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014694:	b089      	sub	sp, #36	; 0x24
 8014696:	af04      	add	r7, sp, #16
 8014698:	6078      	str	r0, [r7, #4]
 801469a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	695b      	ldr	r3, [r3, #20]
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d020      	beq.n	80146e6 <osThreadCreate+0x54>
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	699b      	ldr	r3, [r3, #24]
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	d01c      	beq.n	80146e6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	685c      	ldr	r4, [r3, #4]
 80146b0:	687b      	ldr	r3, [r7, #4]
 80146b2:	681d      	ldr	r5, [r3, #0]
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	691e      	ldr	r6, [r3, #16]
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80146be:	4618      	mov	r0, r3
 80146c0:	f7ff ffa6 	bl	8014610 <makeFreeRtosPriority>
 80146c4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	695b      	ldr	r3, [r3, #20]
 80146ca:	687a      	ldr	r2, [r7, #4]
 80146cc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80146ce:	9202      	str	r2, [sp, #8]
 80146d0:	9301      	str	r3, [sp, #4]
 80146d2:	9100      	str	r1, [sp, #0]
 80146d4:	683b      	ldr	r3, [r7, #0]
 80146d6:	4632      	mov	r2, r6
 80146d8:	4629      	mov	r1, r5
 80146da:	4620      	mov	r0, r4
 80146dc:	f001 fe1e 	bl	801631c <xTaskCreateStatic>
 80146e0:	4603      	mov	r3, r0
 80146e2:	60fb      	str	r3, [r7, #12]
 80146e4:	e01c      	b.n	8014720 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80146e6:	687b      	ldr	r3, [r7, #4]
 80146e8:	685c      	ldr	r4, [r3, #4]
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80146f2:	b29e      	uxth	r6, r3
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80146fa:	4618      	mov	r0, r3
 80146fc:	f7ff ff88 	bl	8014610 <makeFreeRtosPriority>
 8014700:	4602      	mov	r2, r0
 8014702:	f107 030c 	add.w	r3, r7, #12
 8014706:	9301      	str	r3, [sp, #4]
 8014708:	9200      	str	r2, [sp, #0]
 801470a:	683b      	ldr	r3, [r7, #0]
 801470c:	4632      	mov	r2, r6
 801470e:	4629      	mov	r1, r5
 8014710:	4620      	mov	r0, r4
 8014712:	f001 fe4d 	bl	80163b0 <xTaskCreate>
 8014716:	4603      	mov	r3, r0
 8014718:	2b01      	cmp	r3, #1
 801471a:	d001      	beq.n	8014720 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 801471c:	2300      	movs	r3, #0
 801471e:	e000      	b.n	8014722 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8014720:	68fb      	ldr	r3, [r7, #12]
}
 8014722:	4618      	mov	r0, r3
 8014724:	3714      	adds	r7, #20
 8014726:	46bd      	mov	sp, r7
 8014728:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801472a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 801472a:	b580      	push	{r7, lr}
 801472c:	b084      	sub	sp, #16
 801472e:	af00      	add	r7, sp, #0
 8014730:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8014736:	68fb      	ldr	r3, [r7, #12]
 8014738:	2b00      	cmp	r3, #0
 801473a:	d001      	beq.n	8014740 <osDelay+0x16>
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	e000      	b.n	8014742 <osDelay+0x18>
 8014740:	2301      	movs	r3, #1
 8014742:	4618      	mov	r0, r3
 8014744:	f001 ff70 	bl	8016628 <vTaskDelay>
  
  return osOK;
 8014748:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 801474a:	4618      	mov	r0, r3
 801474c:	3710      	adds	r7, #16
 801474e:	46bd      	mov	sp, r7
 8014750:	bd80      	pop	{r7, pc}

08014752 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8014752:	b580      	push	{r7, lr}
 8014754:	b082      	sub	sp, #8
 8014756:	af00      	add	r7, sp, #0
 8014758:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	685b      	ldr	r3, [r3, #4]
 801475e:	2b00      	cmp	r3, #0
 8014760:	d007      	beq.n	8014772 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	685b      	ldr	r3, [r3, #4]
 8014766:	4619      	mov	r1, r3
 8014768:	2001      	movs	r0, #1
 801476a:	f001 f87f 	bl	801586c <xQueueCreateMutexStatic>
 801476e:	4603      	mov	r3, r0
 8014770:	e003      	b.n	801477a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8014772:	2001      	movs	r0, #1
 8014774:	f001 f862 	bl	801583c <xQueueCreateMutex>
 8014778:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 801477a:	4618      	mov	r0, r3
 801477c:	3708      	adds	r7, #8
 801477e:	46bd      	mov	sp, r7
 8014780:	bd80      	pop	{r7, pc}
	...

08014784 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8014784:	b580      	push	{r7, lr}
 8014786:	b084      	sub	sp, #16
 8014788:	af00      	add	r7, sp, #0
 801478a:	6078      	str	r0, [r7, #4]
 801478c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801478e:	2300      	movs	r3, #0
 8014790:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	2b00      	cmp	r3, #0
 8014796:	d101      	bne.n	801479c <osMutexWait+0x18>
    return osErrorParameter;
 8014798:	2380      	movs	r3, #128	; 0x80
 801479a:	e03c      	b.n	8014816 <osMutexWait+0x92>
  }
  
  ticks = 0;
 801479c:	2300      	movs	r3, #0
 801479e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80147a0:	683b      	ldr	r3, [r7, #0]
 80147a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80147a6:	d103      	bne.n	80147b0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80147a8:	f04f 33ff 	mov.w	r3, #4294967295
 80147ac:	60fb      	str	r3, [r7, #12]
 80147ae:	e009      	b.n	80147c4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80147b0:	683b      	ldr	r3, [r7, #0]
 80147b2:	2b00      	cmp	r3, #0
 80147b4:	d006      	beq.n	80147c4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80147b6:	683b      	ldr	r3, [r7, #0]
 80147b8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d101      	bne.n	80147c4 <osMutexWait+0x40>
      ticks = 1;
 80147c0:	2301      	movs	r3, #1
 80147c2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80147c4:	f7ff ff3c 	bl	8014640 <inHandlerMode>
 80147c8:	4603      	mov	r3, r0
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d017      	beq.n	80147fe <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80147ce:	f107 0308 	add.w	r3, r7, #8
 80147d2:	461a      	mov	r2, r3
 80147d4:	2100      	movs	r1, #0
 80147d6:	6878      	ldr	r0, [r7, #4]
 80147d8:	f001 fb8e 	bl	8015ef8 <xQueueReceiveFromISR>
 80147dc:	4603      	mov	r3, r0
 80147de:	2b01      	cmp	r3, #1
 80147e0:	d001      	beq.n	80147e6 <osMutexWait+0x62>
      return osErrorOS;
 80147e2:	23ff      	movs	r3, #255	; 0xff
 80147e4:	e017      	b.n	8014816 <osMutexWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80147e6:	68bb      	ldr	r3, [r7, #8]
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d013      	beq.n	8014814 <osMutexWait+0x90>
 80147ec:	4b0c      	ldr	r3, [pc, #48]	; (8014820 <osMutexWait+0x9c>)
 80147ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80147f2:	601a      	str	r2, [r3, #0]
 80147f4:	f3bf 8f4f 	dsb	sy
 80147f8:	f3bf 8f6f 	isb	sy
 80147fc:	e00a      	b.n	8014814 <osMutexWait+0x90>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80147fe:	2300      	movs	r3, #0
 8014800:	68fa      	ldr	r2, [r7, #12]
 8014802:	2100      	movs	r1, #0
 8014804:	6878      	ldr	r0, [r7, #4]
 8014806:	f001 fa65 	bl	8015cd4 <xQueueGenericReceive>
 801480a:	4603      	mov	r3, r0
 801480c:	2b01      	cmp	r3, #1
 801480e:	d001      	beq.n	8014814 <osMutexWait+0x90>
    return osErrorOS;
 8014810:	23ff      	movs	r3, #255	; 0xff
 8014812:	e000      	b.n	8014816 <osMutexWait+0x92>
  }
  
  return osOK;
 8014814:	2300      	movs	r3, #0
}
 8014816:	4618      	mov	r0, r3
 8014818:	3710      	adds	r7, #16
 801481a:	46bd      	mov	sp, r7
 801481c:	bd80      	pop	{r7, pc}
 801481e:	bf00      	nop
 8014820:	e000ed04 	.word	0xe000ed04

08014824 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b084      	sub	sp, #16
 8014828:	af00      	add	r7, sp, #0
 801482a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 801482c:	2300      	movs	r3, #0
 801482e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8014830:	2300      	movs	r3, #0
 8014832:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8014834:	f7ff ff04 	bl	8014640 <inHandlerMode>
 8014838:	4603      	mov	r3, r0
 801483a:	2b00      	cmp	r3, #0
 801483c:	d016      	beq.n	801486c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 801483e:	f107 0308 	add.w	r3, r7, #8
 8014842:	4619      	mov	r1, r3
 8014844:	6878      	ldr	r0, [r7, #4]
 8014846:	f001 f9bb 	bl	8015bc0 <xQueueGiveFromISR>
 801484a:	4603      	mov	r3, r0
 801484c:	2b01      	cmp	r3, #1
 801484e:	d001      	beq.n	8014854 <osMutexRelease+0x30>
      return osErrorOS;
 8014850:	23ff      	movs	r3, #255	; 0xff
 8014852:	e017      	b.n	8014884 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014854:	68bb      	ldr	r3, [r7, #8]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d013      	beq.n	8014882 <osMutexRelease+0x5e>
 801485a:	4b0c      	ldr	r3, [pc, #48]	; (801488c <osMutexRelease+0x68>)
 801485c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014860:	601a      	str	r2, [r3, #0]
 8014862:	f3bf 8f4f 	dsb	sy
 8014866:	f3bf 8f6f 	isb	sy
 801486a:	e00a      	b.n	8014882 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 801486c:	2300      	movs	r3, #0
 801486e:	2200      	movs	r2, #0
 8014870:	2100      	movs	r1, #0
 8014872:	6878      	ldr	r0, [r7, #4]
 8014874:	f001 f816 	bl	80158a4 <xQueueGenericSend>
 8014878:	4603      	mov	r3, r0
 801487a:	2b01      	cmp	r3, #1
 801487c:	d001      	beq.n	8014882 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 801487e:	23ff      	movs	r3, #255	; 0xff
 8014880:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8014882:	68fb      	ldr	r3, [r7, #12]
}
 8014884:	4618      	mov	r0, r3
 8014886:	3710      	adds	r7, #16
 8014888:	46bd      	mov	sp, r7
 801488a:	bd80      	pop	{r7, pc}
 801488c:	e000ed04 	.word	0xe000ed04

08014890 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8014890:	b580      	push	{r7, lr}
 8014892:	b086      	sub	sp, #24
 8014894:	af02      	add	r7, sp, #8
 8014896:	6078      	str	r0, [r7, #4]
 8014898:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	685b      	ldr	r3, [r3, #4]
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d010      	beq.n	80148c4 <osSemaphoreCreate+0x34>
    if (count == 1) {
 80148a2:	683b      	ldr	r3, [r7, #0]
 80148a4:	2b01      	cmp	r3, #1
 80148a6:	d10b      	bne.n	80148c0 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	685a      	ldr	r2, [r3, #4]
 80148ac:	2303      	movs	r3, #3
 80148ae:	9300      	str	r3, [sp, #0]
 80148b0:	4613      	mov	r3, r2
 80148b2:	2200      	movs	r2, #0
 80148b4:	2100      	movs	r1, #0
 80148b6:	2001      	movs	r0, #1
 80148b8:	f000 fed4 	bl	8015664 <xQueueGenericCreateStatic>
 80148bc:	4603      	mov	r3, r0
 80148be:	e016      	b.n	80148ee <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80148c0:	2300      	movs	r3, #0
 80148c2:	e014      	b.n	80148ee <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 80148c4:	683b      	ldr	r3, [r7, #0]
 80148c6:	2b01      	cmp	r3, #1
 80148c8:	d110      	bne.n	80148ec <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 80148ca:	2203      	movs	r2, #3
 80148cc:	2100      	movs	r1, #0
 80148ce:	2001      	movs	r0, #1
 80148d0:	f000 ff3a 	bl	8015748 <xQueueGenericCreate>
 80148d4:	60f8      	str	r0, [r7, #12]
 80148d6:	68fb      	ldr	r3, [r7, #12]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	d005      	beq.n	80148e8 <osSemaphoreCreate+0x58>
 80148dc:	2300      	movs	r3, #0
 80148de:	2200      	movs	r2, #0
 80148e0:	2100      	movs	r1, #0
 80148e2:	68f8      	ldr	r0, [r7, #12]
 80148e4:	f000 ffde 	bl	80158a4 <xQueueGenericSend>
      return sema;
 80148e8:	68fb      	ldr	r3, [r7, #12]
 80148ea:	e000      	b.n	80148ee <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80148ec:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80148ee:	4618      	mov	r0, r3
 80148f0:	3710      	adds	r7, #16
 80148f2:	46bd      	mov	sp, r7
 80148f4:	bd80      	pop	{r7, pc}
	...

080148f8 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80148f8:	b580      	push	{r7, lr}
 80148fa:	b084      	sub	sp, #16
 80148fc:	af00      	add	r7, sp, #0
 80148fe:	6078      	str	r0, [r7, #4]
 8014900:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8014902:	2300      	movs	r3, #0
 8014904:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	2b00      	cmp	r3, #0
 801490a:	d101      	bne.n	8014910 <osSemaphoreWait+0x18>
    return osErrorParameter;
 801490c:	2380      	movs	r3, #128	; 0x80
 801490e:	e03c      	b.n	801498a <osSemaphoreWait+0x92>
  }
  
  ticks = 0;
 8014910:	2300      	movs	r3, #0
 8014912:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8014914:	683b      	ldr	r3, [r7, #0]
 8014916:	f1b3 3fff 	cmp.w	r3, #4294967295
 801491a:	d103      	bne.n	8014924 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 801491c:	f04f 33ff 	mov.w	r3, #4294967295
 8014920:	60fb      	str	r3, [r7, #12]
 8014922:	e009      	b.n	8014938 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8014924:	683b      	ldr	r3, [r7, #0]
 8014926:	2b00      	cmp	r3, #0
 8014928:	d006      	beq.n	8014938 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 801492a:	683b      	ldr	r3, [r7, #0]
 801492c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	2b00      	cmp	r3, #0
 8014932:	d101      	bne.n	8014938 <osSemaphoreWait+0x40>
      ticks = 1;
 8014934:	2301      	movs	r3, #1
 8014936:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8014938:	f7ff fe82 	bl	8014640 <inHandlerMode>
 801493c:	4603      	mov	r3, r0
 801493e:	2b00      	cmp	r3, #0
 8014940:	d017      	beq.n	8014972 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8014942:	f107 0308 	add.w	r3, r7, #8
 8014946:	461a      	mov	r2, r3
 8014948:	2100      	movs	r1, #0
 801494a:	6878      	ldr	r0, [r7, #4]
 801494c:	f001 fad4 	bl	8015ef8 <xQueueReceiveFromISR>
 8014950:	4603      	mov	r3, r0
 8014952:	2b01      	cmp	r3, #1
 8014954:	d001      	beq.n	801495a <osSemaphoreWait+0x62>
      return osErrorOS;
 8014956:	23ff      	movs	r3, #255	; 0xff
 8014958:	e017      	b.n	801498a <osSemaphoreWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 801495a:	68bb      	ldr	r3, [r7, #8]
 801495c:	2b00      	cmp	r3, #0
 801495e:	d013      	beq.n	8014988 <osSemaphoreWait+0x90>
 8014960:	4b0c      	ldr	r3, [pc, #48]	; (8014994 <osSemaphoreWait+0x9c>)
 8014962:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014966:	601a      	str	r2, [r3, #0]
 8014968:	f3bf 8f4f 	dsb	sy
 801496c:	f3bf 8f6f 	isb	sy
 8014970:	e00a      	b.n	8014988 <osSemaphoreWait+0x90>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8014972:	2300      	movs	r3, #0
 8014974:	68fa      	ldr	r2, [r7, #12]
 8014976:	2100      	movs	r1, #0
 8014978:	6878      	ldr	r0, [r7, #4]
 801497a:	f001 f9ab 	bl	8015cd4 <xQueueGenericReceive>
 801497e:	4603      	mov	r3, r0
 8014980:	2b01      	cmp	r3, #1
 8014982:	d001      	beq.n	8014988 <osSemaphoreWait+0x90>
    return osErrorOS;
 8014984:	23ff      	movs	r3, #255	; 0xff
 8014986:	e000      	b.n	801498a <osSemaphoreWait+0x92>
  }
  
  return osOK;
 8014988:	2300      	movs	r3, #0
}
 801498a:	4618      	mov	r0, r3
 801498c:	3710      	adds	r7, #16
 801498e:	46bd      	mov	sp, r7
 8014990:	bd80      	pop	{r7, pc}
 8014992:	bf00      	nop
 8014994:	e000ed04 	.word	0xe000ed04

08014998 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b084      	sub	sp, #16
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80149a0:	2300      	movs	r3, #0
 80149a2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80149a4:	2300      	movs	r3, #0
 80149a6:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 80149a8:	f7ff fe4a 	bl	8014640 <inHandlerMode>
 80149ac:	4603      	mov	r3, r0
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d016      	beq.n	80149e0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80149b2:	f107 0308 	add.w	r3, r7, #8
 80149b6:	4619      	mov	r1, r3
 80149b8:	6878      	ldr	r0, [r7, #4]
 80149ba:	f001 f901 	bl	8015bc0 <xQueueGiveFromISR>
 80149be:	4603      	mov	r3, r0
 80149c0:	2b01      	cmp	r3, #1
 80149c2:	d001      	beq.n	80149c8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 80149c4:	23ff      	movs	r3, #255	; 0xff
 80149c6:	e017      	b.n	80149f8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80149c8:	68bb      	ldr	r3, [r7, #8]
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d013      	beq.n	80149f6 <osSemaphoreRelease+0x5e>
 80149ce:	4b0c      	ldr	r3, [pc, #48]	; (8014a00 <osSemaphoreRelease+0x68>)
 80149d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80149d4:	601a      	str	r2, [r3, #0]
 80149d6:	f3bf 8f4f 	dsb	sy
 80149da:	f3bf 8f6f 	isb	sy
 80149de:	e00a      	b.n	80149f6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80149e0:	2300      	movs	r3, #0
 80149e2:	2200      	movs	r2, #0
 80149e4:	2100      	movs	r1, #0
 80149e6:	6878      	ldr	r0, [r7, #4]
 80149e8:	f000 ff5c 	bl	80158a4 <xQueueGenericSend>
 80149ec:	4603      	mov	r3, r0
 80149ee:	2b01      	cmp	r3, #1
 80149f0:	d001      	beq.n	80149f6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80149f2:	23ff      	movs	r3, #255	; 0xff
 80149f4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80149f6:	68fb      	ldr	r3, [r7, #12]
}
 80149f8:	4618      	mov	r0, r3
 80149fa:	3710      	adds	r7, #16
 80149fc:	46bd      	mov	sp, r7
 80149fe:	bd80      	pop	{r7, pc}
 8014a00:	e000ed04 	.word	0xe000ed04

08014a04 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 8014a04:	b580      	push	{r7, lr}
 8014a06:	b082      	sub	sp, #8
 8014a08:	af00      	add	r7, sp, #0
 8014a0a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014a0c:	f7ff fe18 	bl	8014640 <inHandlerMode>
 8014a10:	4603      	mov	r3, r0
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d001      	beq.n	8014a1a <osSemaphoreDelete+0x16>
    return osErrorISR;
 8014a16:	2382      	movs	r3, #130	; 0x82
 8014a18:	e003      	b.n	8014a22 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 8014a1a:	6878      	ldr	r0, [r7, #4]
 8014a1c:	f001 fb21 	bl	8016062 <vQueueDelete>

  return osOK; 
 8014a20:	2300      	movs	r3, #0
}
 8014a22:	4618      	mov	r0, r3
 8014a24:	3708      	adds	r7, #8
 8014a26:	46bd      	mov	sp, r7
 8014a28:	bd80      	pop	{r7, pc}

08014a2a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8014a2a:	b590      	push	{r4, r7, lr}
 8014a2c:	b085      	sub	sp, #20
 8014a2e:	af02      	add	r7, sp, #8
 8014a30:	6078      	str	r0, [r7, #4]
 8014a32:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	689b      	ldr	r3, [r3, #8]
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d012      	beq.n	8014a62 <osMessageCreate+0x38>
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	68db      	ldr	r3, [r3, #12]
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d00e      	beq.n	8014a62 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	6818      	ldr	r0, [r3, #0]
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	6859      	ldr	r1, [r3, #4]
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	689a      	ldr	r2, [r3, #8]
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	68dc      	ldr	r4, [r3, #12]
 8014a54:	2300      	movs	r3, #0
 8014a56:	9300      	str	r3, [sp, #0]
 8014a58:	4623      	mov	r3, r4
 8014a5a:	f000 fe03 	bl	8015664 <xQueueGenericCreateStatic>
 8014a5e:	4603      	mov	r3, r0
 8014a60:	e008      	b.n	8014a74 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	6818      	ldr	r0, [r3, #0]
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	685b      	ldr	r3, [r3, #4]
 8014a6a:	2200      	movs	r2, #0
 8014a6c:	4619      	mov	r1, r3
 8014a6e:	f000 fe6b 	bl	8015748 <xQueueGenericCreate>
 8014a72:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8014a74:	4618      	mov	r0, r3
 8014a76:	370c      	adds	r7, #12
 8014a78:	46bd      	mov	sp, r7
 8014a7a:	bd90      	pop	{r4, r7, pc}

08014a7c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014a7c:	b580      	push	{r7, lr}
 8014a7e:	b086      	sub	sp, #24
 8014a80:	af00      	add	r7, sp, #0
 8014a82:	60f8      	str	r0, [r7, #12]
 8014a84:	60b9      	str	r1, [r7, #8]
 8014a86:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8014a88:	2300      	movs	r3, #0
 8014a8a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014a90:	697b      	ldr	r3, [r7, #20]
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d101      	bne.n	8014a9a <osMessagePut+0x1e>
    ticks = 1;
 8014a96:	2301      	movs	r3, #1
 8014a98:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8014a9a:	f7ff fdd1 	bl	8014640 <inHandlerMode>
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	d018      	beq.n	8014ad6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8014aa4:	f107 0210 	add.w	r2, r7, #16
 8014aa8:	f107 0108 	add.w	r1, r7, #8
 8014aac:	2300      	movs	r3, #0
 8014aae:	68f8      	ldr	r0, [r7, #12]
 8014ab0:	f000 fff2 	bl	8015a98 <xQueueGenericSendFromISR>
 8014ab4:	4603      	mov	r3, r0
 8014ab6:	2b01      	cmp	r3, #1
 8014ab8:	d001      	beq.n	8014abe <osMessagePut+0x42>
      return osErrorOS;
 8014aba:	23ff      	movs	r3, #255	; 0xff
 8014abc:	e018      	b.n	8014af0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014abe:	693b      	ldr	r3, [r7, #16]
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d014      	beq.n	8014aee <osMessagePut+0x72>
 8014ac4:	4b0c      	ldr	r3, [pc, #48]	; (8014af8 <osMessagePut+0x7c>)
 8014ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014aca:	601a      	str	r2, [r3, #0]
 8014acc:	f3bf 8f4f 	dsb	sy
 8014ad0:	f3bf 8f6f 	isb	sy
 8014ad4:	e00b      	b.n	8014aee <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8014ad6:	f107 0108 	add.w	r1, r7, #8
 8014ada:	2300      	movs	r3, #0
 8014adc:	697a      	ldr	r2, [r7, #20]
 8014ade:	68f8      	ldr	r0, [r7, #12]
 8014ae0:	f000 fee0 	bl	80158a4 <xQueueGenericSend>
 8014ae4:	4603      	mov	r3, r0
 8014ae6:	2b01      	cmp	r3, #1
 8014ae8:	d001      	beq.n	8014aee <osMessagePut+0x72>
      return osErrorOS;
 8014aea:	23ff      	movs	r3, #255	; 0xff
 8014aec:	e000      	b.n	8014af0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8014aee:	2300      	movs	r3, #0
}
 8014af0:	4618      	mov	r0, r3
 8014af2:	3718      	adds	r7, #24
 8014af4:	46bd      	mov	sp, r7
 8014af6:	bd80      	pop	{r7, pc}
 8014af8:	e000ed04 	.word	0xe000ed04

08014afc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8014afc:	b590      	push	{r4, r7, lr}
 8014afe:	b08b      	sub	sp, #44	; 0x2c
 8014b00:	af00      	add	r7, sp, #0
 8014b02:	60f8      	str	r0, [r7, #12]
 8014b04:	60b9      	str	r1, [r7, #8]
 8014b06:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8014b08:	68bb      	ldr	r3, [r7, #8]
 8014b0a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8014b10:	68bb      	ldr	r3, [r7, #8]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d10a      	bne.n	8014b2c <osMessageGet+0x30>
    event.status = osErrorParameter;
 8014b16:	2380      	movs	r3, #128	; 0x80
 8014b18:	617b      	str	r3, [r7, #20]
    return event;
 8014b1a:	68fb      	ldr	r3, [r7, #12]
 8014b1c:	461c      	mov	r4, r3
 8014b1e:	f107 0314 	add.w	r3, r7, #20
 8014b22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014b26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014b2a:	e054      	b.n	8014bd6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8014b2c:	2300      	movs	r3, #0
 8014b2e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8014b30:	2300      	movs	r3, #0
 8014b32:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b3a:	d103      	bne.n	8014b44 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8014b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8014b40:	627b      	str	r3, [r7, #36]	; 0x24
 8014b42:	e009      	b.n	8014b58 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d006      	beq.n	8014b58 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8014b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b50:	2b00      	cmp	r3, #0
 8014b52:	d101      	bne.n	8014b58 <osMessageGet+0x5c>
      ticks = 1;
 8014b54:	2301      	movs	r3, #1
 8014b56:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8014b58:	f7ff fd72 	bl	8014640 <inHandlerMode>
 8014b5c:	4603      	mov	r3, r0
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d01c      	beq.n	8014b9c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8014b62:	f107 0220 	add.w	r2, r7, #32
 8014b66:	f107 0314 	add.w	r3, r7, #20
 8014b6a:	3304      	adds	r3, #4
 8014b6c:	4619      	mov	r1, r3
 8014b6e:	68b8      	ldr	r0, [r7, #8]
 8014b70:	f001 f9c2 	bl	8015ef8 <xQueueReceiveFromISR>
 8014b74:	4603      	mov	r3, r0
 8014b76:	2b01      	cmp	r3, #1
 8014b78:	d102      	bne.n	8014b80 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8014b7a:	2310      	movs	r3, #16
 8014b7c:	617b      	str	r3, [r7, #20]
 8014b7e:	e001      	b.n	8014b84 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8014b80:	2300      	movs	r3, #0
 8014b82:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014b84:	6a3b      	ldr	r3, [r7, #32]
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d01d      	beq.n	8014bc6 <osMessageGet+0xca>
 8014b8a:	4b15      	ldr	r3, [pc, #84]	; (8014be0 <osMessageGet+0xe4>)
 8014b8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014b90:	601a      	str	r2, [r3, #0]
 8014b92:	f3bf 8f4f 	dsb	sy
 8014b96:	f3bf 8f6f 	isb	sy
 8014b9a:	e014      	b.n	8014bc6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8014b9c:	f107 0314 	add.w	r3, r7, #20
 8014ba0:	1d19      	adds	r1, r3, #4
 8014ba2:	2300      	movs	r3, #0
 8014ba4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014ba6:	68b8      	ldr	r0, [r7, #8]
 8014ba8:	f001 f894 	bl	8015cd4 <xQueueGenericReceive>
 8014bac:	4603      	mov	r3, r0
 8014bae:	2b01      	cmp	r3, #1
 8014bb0:	d102      	bne.n	8014bb8 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8014bb2:	2310      	movs	r3, #16
 8014bb4:	617b      	str	r3, [r7, #20]
 8014bb6:	e006      	b.n	8014bc6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8014bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	d101      	bne.n	8014bc2 <osMessageGet+0xc6>
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	e000      	b.n	8014bc4 <osMessageGet+0xc8>
 8014bc2:	2340      	movs	r3, #64	; 0x40
 8014bc4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8014bc6:	68fb      	ldr	r3, [r7, #12]
 8014bc8:	461c      	mov	r4, r3
 8014bca:	f107 0314 	add.w	r3, r7, #20
 8014bce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014bd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8014bd6:	68f8      	ldr	r0, [r7, #12]
 8014bd8:	372c      	adds	r7, #44	; 0x2c
 8014bda:	46bd      	mov	sp, r7
 8014bdc:	bd90      	pop	{r4, r7, pc}
 8014bde:	bf00      	nop
 8014be0:	e000ed04 	.word	0xe000ed04

08014be4 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8014be4:	b580      	push	{r7, lr}
 8014be6:	b082      	sub	sp, #8
 8014be8:	af00      	add	r7, sp, #0
 8014bea:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014bec:	f7ff fd28 	bl	8014640 <inHandlerMode>
 8014bf0:	4603      	mov	r3, r0
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d004      	beq.n	8014c00 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8014bf6:	6878      	ldr	r0, [r7, #4]
 8014bf8:	f001 fa18 	bl	801602c <uxQueueMessagesWaitingFromISR>
 8014bfc:	4603      	mov	r3, r0
 8014bfe:	e003      	b.n	8014c08 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8014c00:	6878      	ldr	r0, [r7, #4]
 8014c02:	f001 f9f6 	bl	8015ff2 <uxQueueMessagesWaiting>
 8014c06:	4603      	mov	r3, r0
  }
}
 8014c08:	4618      	mov	r0, r3
 8014c0a:	3708      	adds	r7, #8
 8014c0c:	46bd      	mov	sp, r7
 8014c0e:	bd80      	pop	{r7, pc}

08014c10 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 8014c10:	b580      	push	{r7, lr}
 8014c12:	b082      	sub	sp, #8
 8014c14:	af00      	add	r7, sp, #0
 8014c16:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8014c18:	f7ff fd12 	bl	8014640 <inHandlerMode>
 8014c1c:	4603      	mov	r3, r0
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d001      	beq.n	8014c26 <osMessageDelete+0x16>
    return osErrorISR;
 8014c22:	2382      	movs	r3, #130	; 0x82
 8014c24:	e003      	b.n	8014c2e <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 8014c26:	6878      	ldr	r0, [r7, #4]
 8014c28:	f001 fa1b 	bl	8016062 <vQueueDelete>

  return osOK; 
 8014c2c:	2300      	movs	r3, #0
}
 8014c2e:	4618      	mov	r0, r3
 8014c30:	3708      	adds	r7, #8
 8014c32:	46bd      	mov	sp, r7
 8014c34:	bd80      	pop	{r7, pc}

08014c36 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014c36:	b480      	push	{r7}
 8014c38:	b083      	sub	sp, #12
 8014c3a:	af00      	add	r7, sp, #0
 8014c3c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	f103 0208 	add.w	r2, r3, #8
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	f04f 32ff 	mov.w	r2, #4294967295
 8014c4e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	f103 0208 	add.w	r2, r3, #8
 8014c56:	687b      	ldr	r3, [r7, #4]
 8014c58:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	f103 0208 	add.w	r2, r3, #8
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	2200      	movs	r2, #0
 8014c68:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014c6a:	bf00      	nop
 8014c6c:	370c      	adds	r7, #12
 8014c6e:	46bd      	mov	sp, r7
 8014c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c74:	4770      	bx	lr

08014c76 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014c76:	b480      	push	{r7}
 8014c78:	b083      	sub	sp, #12
 8014c7a:	af00      	add	r7, sp, #0
 8014c7c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	2200      	movs	r2, #0
 8014c82:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014c84:	bf00      	nop
 8014c86:	370c      	adds	r7, #12
 8014c88:	46bd      	mov	sp, r7
 8014c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c8e:	4770      	bx	lr

08014c90 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014c90:	b480      	push	{r7}
 8014c92:	b085      	sub	sp, #20
 8014c94:	af00      	add	r7, sp, #0
 8014c96:	6078      	str	r0, [r7, #4]
 8014c98:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	685b      	ldr	r3, [r3, #4]
 8014c9e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014ca0:	683b      	ldr	r3, [r7, #0]
 8014ca2:	68fa      	ldr	r2, [r7, #12]
 8014ca4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014ca6:	68fb      	ldr	r3, [r7, #12]
 8014ca8:	689a      	ldr	r2, [r3, #8]
 8014caa:	683b      	ldr	r3, [r7, #0]
 8014cac:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014cae:	68fb      	ldr	r3, [r7, #12]
 8014cb0:	689b      	ldr	r3, [r3, #8]
 8014cb2:	683a      	ldr	r2, [r7, #0]
 8014cb4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	683a      	ldr	r2, [r7, #0]
 8014cba:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8014cbc:	683b      	ldr	r3, [r7, #0]
 8014cbe:	687a      	ldr	r2, [r7, #4]
 8014cc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	681b      	ldr	r3, [r3, #0]
 8014cc6:	1c5a      	adds	r2, r3, #1
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	601a      	str	r2, [r3, #0]
}
 8014ccc:	bf00      	nop
 8014cce:	3714      	adds	r7, #20
 8014cd0:	46bd      	mov	sp, r7
 8014cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cd6:	4770      	bx	lr

08014cd8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014cd8:	b480      	push	{r7}
 8014cda:	b085      	sub	sp, #20
 8014cdc:	af00      	add	r7, sp, #0
 8014cde:	6078      	str	r0, [r7, #4]
 8014ce0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014ce2:	683b      	ldr	r3, [r7, #0]
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014ce8:	68bb      	ldr	r3, [r7, #8]
 8014cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cee:	d103      	bne.n	8014cf8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	691b      	ldr	r3, [r3, #16]
 8014cf4:	60fb      	str	r3, [r7, #12]
 8014cf6:	e00c      	b.n	8014d12 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	3308      	adds	r3, #8
 8014cfc:	60fb      	str	r3, [r7, #12]
 8014cfe:	e002      	b.n	8014d06 <vListInsert+0x2e>
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	685b      	ldr	r3, [r3, #4]
 8014d04:	60fb      	str	r3, [r7, #12]
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	685b      	ldr	r3, [r3, #4]
 8014d0a:	681a      	ldr	r2, [r3, #0]
 8014d0c:	68bb      	ldr	r3, [r7, #8]
 8014d0e:	429a      	cmp	r2, r3
 8014d10:	d9f6      	bls.n	8014d00 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	685a      	ldr	r2, [r3, #4]
 8014d16:	683b      	ldr	r3, [r7, #0]
 8014d18:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014d1a:	683b      	ldr	r3, [r7, #0]
 8014d1c:	685b      	ldr	r3, [r3, #4]
 8014d1e:	683a      	ldr	r2, [r7, #0]
 8014d20:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014d22:	683b      	ldr	r3, [r7, #0]
 8014d24:	68fa      	ldr	r2, [r7, #12]
 8014d26:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	683a      	ldr	r2, [r7, #0]
 8014d2c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8014d2e:	683b      	ldr	r3, [r7, #0]
 8014d30:	687a      	ldr	r2, [r7, #4]
 8014d32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	1c5a      	adds	r2, r3, #1
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	601a      	str	r2, [r3, #0]
}
 8014d3e:	bf00      	nop
 8014d40:	3714      	adds	r7, #20
 8014d42:	46bd      	mov	sp, r7
 8014d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d48:	4770      	bx	lr

08014d4a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014d4a:	b480      	push	{r7}
 8014d4c:	b085      	sub	sp, #20
 8014d4e:	af00      	add	r7, sp, #0
 8014d50:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	691b      	ldr	r3, [r3, #16]
 8014d56:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014d58:	687b      	ldr	r3, [r7, #4]
 8014d5a:	685b      	ldr	r3, [r3, #4]
 8014d5c:	687a      	ldr	r2, [r7, #4]
 8014d5e:	6892      	ldr	r2, [r2, #8]
 8014d60:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	689b      	ldr	r3, [r3, #8]
 8014d66:	687a      	ldr	r2, [r7, #4]
 8014d68:	6852      	ldr	r2, [r2, #4]
 8014d6a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	685a      	ldr	r2, [r3, #4]
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	429a      	cmp	r2, r3
 8014d74:	d103      	bne.n	8014d7e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	689a      	ldr	r2, [r3, #8]
 8014d7a:	68fb      	ldr	r3, [r7, #12]
 8014d7c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	2200      	movs	r2, #0
 8014d82:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014d84:	68fb      	ldr	r3, [r7, #12]
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	1e5a      	subs	r2, r3, #1
 8014d8a:	68fb      	ldr	r3, [r7, #12]
 8014d8c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	681b      	ldr	r3, [r3, #0]
}
 8014d92:	4618      	mov	r0, r3
 8014d94:	3714      	adds	r7, #20
 8014d96:	46bd      	mov	sp, r7
 8014d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d9c:	4770      	bx	lr
	...

08014da0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8014da0:	b480      	push	{r7}
 8014da2:	b085      	sub	sp, #20
 8014da4:	af00      	add	r7, sp, #0
 8014da6:	60f8      	str	r0, [r7, #12]
 8014da8:	60b9      	str	r1, [r7, #8]
 8014daa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8014dac:	68fb      	ldr	r3, [r7, #12]
 8014dae:	3b04      	subs	r3, #4
 8014db0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8014db8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	3b04      	subs	r3, #4
 8014dbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8014dc0:	68bb      	ldr	r3, [r7, #8]
 8014dc2:	f023 0201 	bic.w	r2, r3, #1
 8014dc6:	68fb      	ldr	r3, [r7, #12]
 8014dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8014dca:	68fb      	ldr	r3, [r7, #12]
 8014dcc:	3b04      	subs	r3, #4
 8014dce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8014dd0:	4a0c      	ldr	r2, [pc, #48]	; (8014e04 <pxPortInitialiseStack+0x64>)
 8014dd2:	68fb      	ldr	r3, [r7, #12]
 8014dd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	3b14      	subs	r3, #20
 8014dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8014ddc:	687a      	ldr	r2, [r7, #4]
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8014de2:	68fb      	ldr	r3, [r7, #12]
 8014de4:	3b04      	subs	r3, #4
 8014de6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8014de8:	68fb      	ldr	r3, [r7, #12]
 8014dea:	f06f 0202 	mvn.w	r2, #2
 8014dee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	3b20      	subs	r3, #32
 8014df4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8014df6:	68fb      	ldr	r3, [r7, #12]
}
 8014df8:	4618      	mov	r0, r3
 8014dfa:	3714      	adds	r7, #20
 8014dfc:	46bd      	mov	sp, r7
 8014dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e02:	4770      	bx	lr
 8014e04:	08014e09 	.word	0x08014e09

08014e08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8014e08:	b480      	push	{r7}
 8014e0a:	b083      	sub	sp, #12
 8014e0c:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8014e0e:	4b0c      	ldr	r3, [pc, #48]	; (8014e40 <prvTaskExitError+0x38>)
 8014e10:	681b      	ldr	r3, [r3, #0]
 8014e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e16:	d009      	beq.n	8014e2c <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e1c:	f383 8811 	msr	BASEPRI, r3
 8014e20:	f3bf 8f6f 	isb	sy
 8014e24:	f3bf 8f4f 	dsb	sy
 8014e28:	607b      	str	r3, [r7, #4]
 8014e2a:	e7fe      	b.n	8014e2a <prvTaskExitError+0x22>
 8014e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e30:	f383 8811 	msr	BASEPRI, r3
 8014e34:	f3bf 8f6f 	isb	sy
 8014e38:	f3bf 8f4f 	dsb	sy
 8014e3c:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8014e3e:	e7fe      	b.n	8014e3e <prvTaskExitError+0x36>
 8014e40:	20000004 	.word	0x20000004
	...

08014e50 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8014e50:	4b07      	ldr	r3, [pc, #28]	; (8014e70 <pxCurrentTCBConst2>)
 8014e52:	6819      	ldr	r1, [r3, #0]
 8014e54:	6808      	ldr	r0, [r1, #0]
 8014e56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e5a:	f380 8809 	msr	PSP, r0
 8014e5e:	f3bf 8f6f 	isb	sy
 8014e62:	f04f 0000 	mov.w	r0, #0
 8014e66:	f380 8811 	msr	BASEPRI, r0
 8014e6a:	4770      	bx	lr
 8014e6c:	f3af 8000 	nop.w

08014e70 <pxCurrentTCBConst2>:
 8014e70:	20009260 	.word	0x20009260
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8014e74:	bf00      	nop
 8014e76:	bf00      	nop

08014e78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8014e78:	4806      	ldr	r0, [pc, #24]	; (8014e94 <prvPortStartFirstTask+0x1c>)
 8014e7a:	6800      	ldr	r0, [r0, #0]
 8014e7c:	6800      	ldr	r0, [r0, #0]
 8014e7e:	f380 8808 	msr	MSP, r0
 8014e82:	b662      	cpsie	i
 8014e84:	b661      	cpsie	f
 8014e86:	f3bf 8f4f 	dsb	sy
 8014e8a:	f3bf 8f6f 	isb	sy
 8014e8e:	df00      	svc	0
 8014e90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8014e92:	bf00      	nop
 8014e94:	e000ed08 	.word	0xe000ed08

08014e98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8014e98:	b580      	push	{r7, lr}
 8014e9a:	b086      	sub	sp, #24
 8014e9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8014e9e:	4b3b      	ldr	r3, [pc, #236]	; (8014f8c <xPortStartScheduler+0xf4>)
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	4a3b      	ldr	r2, [pc, #236]	; (8014f90 <xPortStartScheduler+0xf8>)
 8014ea4:	4293      	cmp	r3, r2
 8014ea6:	d109      	bne.n	8014ebc <xPortStartScheduler+0x24>
 8014ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eac:	f383 8811 	msr	BASEPRI, r3
 8014eb0:	f3bf 8f6f 	isb	sy
 8014eb4:	f3bf 8f4f 	dsb	sy
 8014eb8:	613b      	str	r3, [r7, #16]
 8014eba:	e7fe      	b.n	8014eba <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014ebc:	4b33      	ldr	r3, [pc, #204]	; (8014f8c <xPortStartScheduler+0xf4>)
 8014ebe:	681b      	ldr	r3, [r3, #0]
 8014ec0:	4a34      	ldr	r2, [pc, #208]	; (8014f94 <xPortStartScheduler+0xfc>)
 8014ec2:	4293      	cmp	r3, r2
 8014ec4:	d109      	bne.n	8014eda <xPortStartScheduler+0x42>
 8014ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eca:	f383 8811 	msr	BASEPRI, r3
 8014ece:	f3bf 8f6f 	isb	sy
 8014ed2:	f3bf 8f4f 	dsb	sy
 8014ed6:	60fb      	str	r3, [r7, #12]
 8014ed8:	e7fe      	b.n	8014ed8 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014eda:	4b2f      	ldr	r3, [pc, #188]	; (8014f98 <xPortStartScheduler+0x100>)
 8014edc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8014ede:	697b      	ldr	r3, [r7, #20]
 8014ee0:	781b      	ldrb	r3, [r3, #0]
 8014ee2:	b2db      	uxtb	r3, r3
 8014ee4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014ee6:	697b      	ldr	r3, [r7, #20]
 8014ee8:	22ff      	movs	r2, #255	; 0xff
 8014eea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014eec:	697b      	ldr	r3, [r7, #20]
 8014eee:	781b      	ldrb	r3, [r3, #0]
 8014ef0:	b2db      	uxtb	r3, r3
 8014ef2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014ef4:	79fb      	ldrb	r3, [r7, #7]
 8014ef6:	b2db      	uxtb	r3, r3
 8014ef8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014efc:	b2da      	uxtb	r2, r3
 8014efe:	4b27      	ldr	r3, [pc, #156]	; (8014f9c <xPortStartScheduler+0x104>)
 8014f00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8014f02:	4b27      	ldr	r3, [pc, #156]	; (8014fa0 <xPortStartScheduler+0x108>)
 8014f04:	2207      	movs	r2, #7
 8014f06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014f08:	e009      	b.n	8014f1e <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8014f0a:	4b25      	ldr	r3, [pc, #148]	; (8014fa0 <xPortStartScheduler+0x108>)
 8014f0c:	681b      	ldr	r3, [r3, #0]
 8014f0e:	3b01      	subs	r3, #1
 8014f10:	4a23      	ldr	r2, [pc, #140]	; (8014fa0 <xPortStartScheduler+0x108>)
 8014f12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014f14:	79fb      	ldrb	r3, [r7, #7]
 8014f16:	b2db      	uxtb	r3, r3
 8014f18:	005b      	lsls	r3, r3, #1
 8014f1a:	b2db      	uxtb	r3, r3
 8014f1c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014f1e:	79fb      	ldrb	r3, [r7, #7]
 8014f20:	b2db      	uxtb	r3, r3
 8014f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014f26:	2b80      	cmp	r3, #128	; 0x80
 8014f28:	d0ef      	beq.n	8014f0a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014f2a:	4b1d      	ldr	r3, [pc, #116]	; (8014fa0 <xPortStartScheduler+0x108>)
 8014f2c:	681b      	ldr	r3, [r3, #0]
 8014f2e:	021b      	lsls	r3, r3, #8
 8014f30:	4a1b      	ldr	r2, [pc, #108]	; (8014fa0 <xPortStartScheduler+0x108>)
 8014f32:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8014f34:	4b1a      	ldr	r3, [pc, #104]	; (8014fa0 <xPortStartScheduler+0x108>)
 8014f36:	681b      	ldr	r3, [r3, #0]
 8014f38:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8014f3c:	4a18      	ldr	r2, [pc, #96]	; (8014fa0 <xPortStartScheduler+0x108>)
 8014f3e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8014f40:	68bb      	ldr	r3, [r7, #8]
 8014f42:	b2da      	uxtb	r2, r3
 8014f44:	697b      	ldr	r3, [r7, #20]
 8014f46:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8014f48:	4a16      	ldr	r2, [pc, #88]	; (8014fa4 <xPortStartScheduler+0x10c>)
 8014f4a:	4b16      	ldr	r3, [pc, #88]	; (8014fa4 <xPortStartScheduler+0x10c>)
 8014f4c:	681b      	ldr	r3, [r3, #0]
 8014f4e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8014f52:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8014f54:	4a13      	ldr	r2, [pc, #76]	; (8014fa4 <xPortStartScheduler+0x10c>)
 8014f56:	4b13      	ldr	r3, [pc, #76]	; (8014fa4 <xPortStartScheduler+0x10c>)
 8014f58:	681b      	ldr	r3, [r3, #0]
 8014f5a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8014f5e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8014f60:	f000 f8d2 	bl	8015108 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8014f64:	4b10      	ldr	r3, [pc, #64]	; (8014fa8 <xPortStartScheduler+0x110>)
 8014f66:	2200      	movs	r2, #0
 8014f68:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8014f6a:	f000 f8e9 	bl	8015140 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8014f6e:	4a0f      	ldr	r2, [pc, #60]	; (8014fac <xPortStartScheduler+0x114>)
 8014f70:	4b0e      	ldr	r3, [pc, #56]	; (8014fac <xPortStartScheduler+0x114>)
 8014f72:	681b      	ldr	r3, [r3, #0]
 8014f74:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8014f78:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8014f7a:	f7ff ff7d 	bl	8014e78 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8014f7e:	f7ff ff43 	bl	8014e08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8014f82:	2300      	movs	r3, #0
}
 8014f84:	4618      	mov	r0, r3
 8014f86:	3718      	adds	r7, #24
 8014f88:	46bd      	mov	sp, r7
 8014f8a:	bd80      	pop	{r7, pc}
 8014f8c:	e000ed00 	.word	0xe000ed00
 8014f90:	410fc271 	.word	0x410fc271
 8014f94:	410fc270 	.word	0x410fc270
 8014f98:	e000e400 	.word	0xe000e400
 8014f9c:	20000240 	.word	0x20000240
 8014fa0:	20000244 	.word	0x20000244
 8014fa4:	e000ed20 	.word	0xe000ed20
 8014fa8:	20000004 	.word	0x20000004
 8014fac:	e000ef34 	.word	0xe000ef34

08014fb0 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014fb0:	b480      	push	{r7}
 8014fb2:	b083      	sub	sp, #12
 8014fb4:	af00      	add	r7, sp, #0
 8014fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fba:	f383 8811 	msr	BASEPRI, r3
 8014fbe:	f3bf 8f6f 	isb	sy
 8014fc2:	f3bf 8f4f 	dsb	sy
 8014fc6:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8014fc8:	4b0e      	ldr	r3, [pc, #56]	; (8015004 <vPortEnterCritical+0x54>)
 8014fca:	681b      	ldr	r3, [r3, #0]
 8014fcc:	3301      	adds	r3, #1
 8014fce:	4a0d      	ldr	r2, [pc, #52]	; (8015004 <vPortEnterCritical+0x54>)
 8014fd0:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014fd2:	4b0c      	ldr	r3, [pc, #48]	; (8015004 <vPortEnterCritical+0x54>)
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	2b01      	cmp	r3, #1
 8014fd8:	d10e      	bne.n	8014ff8 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014fda:	4b0b      	ldr	r3, [pc, #44]	; (8015008 <vPortEnterCritical+0x58>)
 8014fdc:	681b      	ldr	r3, [r3, #0]
 8014fde:	b2db      	uxtb	r3, r3
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d009      	beq.n	8014ff8 <vPortEnterCritical+0x48>
 8014fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fe8:	f383 8811 	msr	BASEPRI, r3
 8014fec:	f3bf 8f6f 	isb	sy
 8014ff0:	f3bf 8f4f 	dsb	sy
 8014ff4:	603b      	str	r3, [r7, #0]
 8014ff6:	e7fe      	b.n	8014ff6 <vPortEnterCritical+0x46>
	}
}
 8014ff8:	bf00      	nop
 8014ffa:	370c      	adds	r7, #12
 8014ffc:	46bd      	mov	sp, r7
 8014ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015002:	4770      	bx	lr
 8015004:	20000004 	.word	0x20000004
 8015008:	e000ed04 	.word	0xe000ed04

0801500c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801500c:	b480      	push	{r7}
 801500e:	b083      	sub	sp, #12
 8015010:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015012:	4b11      	ldr	r3, [pc, #68]	; (8015058 <vPortExitCritical+0x4c>)
 8015014:	681b      	ldr	r3, [r3, #0]
 8015016:	2b00      	cmp	r3, #0
 8015018:	d109      	bne.n	801502e <vPortExitCritical+0x22>
 801501a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801501e:	f383 8811 	msr	BASEPRI, r3
 8015022:	f3bf 8f6f 	isb	sy
 8015026:	f3bf 8f4f 	dsb	sy
 801502a:	607b      	str	r3, [r7, #4]
 801502c:	e7fe      	b.n	801502c <vPortExitCritical+0x20>
	uxCriticalNesting--;
 801502e:	4b0a      	ldr	r3, [pc, #40]	; (8015058 <vPortExitCritical+0x4c>)
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	3b01      	subs	r3, #1
 8015034:	4a08      	ldr	r2, [pc, #32]	; (8015058 <vPortExitCritical+0x4c>)
 8015036:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015038:	4b07      	ldr	r3, [pc, #28]	; (8015058 <vPortExitCritical+0x4c>)
 801503a:	681b      	ldr	r3, [r3, #0]
 801503c:	2b00      	cmp	r3, #0
 801503e:	d104      	bne.n	801504a <vPortExitCritical+0x3e>
 8015040:	2300      	movs	r3, #0
 8015042:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015044:	683b      	ldr	r3, [r7, #0]
 8015046:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 801504a:	bf00      	nop
 801504c:	370c      	adds	r7, #12
 801504e:	46bd      	mov	sp, r7
 8015050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015054:	4770      	bx	lr
 8015056:	bf00      	nop
 8015058:	20000004 	.word	0x20000004
 801505c:	00000000 	.word	0x00000000

08015060 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015060:	f3ef 8009 	mrs	r0, PSP
 8015064:	f3bf 8f6f 	isb	sy
 8015068:	4b15      	ldr	r3, [pc, #84]	; (80150c0 <pxCurrentTCBConst>)
 801506a:	681a      	ldr	r2, [r3, #0]
 801506c:	f01e 0f10 	tst.w	lr, #16
 8015070:	bf08      	it	eq
 8015072:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015076:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801507a:	6010      	str	r0, [r2, #0]
 801507c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8015080:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015084:	f380 8811 	msr	BASEPRI, r0
 8015088:	f3bf 8f4f 	dsb	sy
 801508c:	f3bf 8f6f 	isb	sy
 8015090:	f001 fce6 	bl	8016a60 <vTaskSwitchContext>
 8015094:	f04f 0000 	mov.w	r0, #0
 8015098:	f380 8811 	msr	BASEPRI, r0
 801509c:	bc08      	pop	{r3}
 801509e:	6819      	ldr	r1, [r3, #0]
 80150a0:	6808      	ldr	r0, [r1, #0]
 80150a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150a6:	f01e 0f10 	tst.w	lr, #16
 80150aa:	bf08      	it	eq
 80150ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80150b0:	f380 8809 	msr	PSP, r0
 80150b4:	f3bf 8f6f 	isb	sy
 80150b8:	4770      	bx	lr
 80150ba:	bf00      	nop
 80150bc:	f3af 8000 	nop.w

080150c0 <pxCurrentTCBConst>:
 80150c0:	20009260 	.word	0x20009260
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80150c4:	bf00      	nop
 80150c6:	bf00      	nop

080150c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80150c8:	b580      	push	{r7, lr}
 80150ca:	b082      	sub	sp, #8
 80150cc:	af00      	add	r7, sp, #0
	__asm volatile
 80150ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150d2:	f383 8811 	msr	BASEPRI, r3
 80150d6:	f3bf 8f6f 	isb	sy
 80150da:	f3bf 8f4f 	dsb	sy
 80150de:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80150e0:	f001 fc02 	bl	80168e8 <xTaskIncrementTick>
 80150e4:	4603      	mov	r3, r0
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d003      	beq.n	80150f2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80150ea:	4b06      	ldr	r3, [pc, #24]	; (8015104 <SysTick_Handler+0x3c>)
 80150ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80150f0:	601a      	str	r2, [r3, #0]
 80150f2:	2300      	movs	r3, #0
 80150f4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80150f6:	683b      	ldr	r3, [r7, #0]
 80150f8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80150fc:	bf00      	nop
 80150fe:	3708      	adds	r7, #8
 8015100:	46bd      	mov	sp, r7
 8015102:	bd80      	pop	{r7, pc}
 8015104:	e000ed04 	.word	0xe000ed04

08015108 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015108:	b480      	push	{r7}
 801510a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801510c:	4a08      	ldr	r2, [pc, #32]	; (8015130 <vPortSetupTimerInterrupt+0x28>)
 801510e:	4b09      	ldr	r3, [pc, #36]	; (8015134 <vPortSetupTimerInterrupt+0x2c>)
 8015110:	681b      	ldr	r3, [r3, #0]
 8015112:	4909      	ldr	r1, [pc, #36]	; (8015138 <vPortSetupTimerInterrupt+0x30>)
 8015114:	fba1 1303 	umull	r1, r3, r1, r3
 8015118:	099b      	lsrs	r3, r3, #6
 801511a:	3b01      	subs	r3, #1
 801511c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801511e:	4b07      	ldr	r3, [pc, #28]	; (801513c <vPortSetupTimerInterrupt+0x34>)
 8015120:	2207      	movs	r2, #7
 8015122:	601a      	str	r2, [r3, #0]
}
 8015124:	bf00      	nop
 8015126:	46bd      	mov	sp, r7
 8015128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801512c:	4770      	bx	lr
 801512e:	bf00      	nop
 8015130:	e000e014 	.word	0xe000e014
 8015134:	20000050 	.word	0x20000050
 8015138:	10624dd3 	.word	0x10624dd3
 801513c:	e000e010 	.word	0xe000e010

08015140 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015140:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015150 <vPortEnableVFP+0x10>
 8015144:	6801      	ldr	r1, [r0, #0]
 8015146:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801514a:	6001      	str	r1, [r0, #0]
 801514c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801514e:	bf00      	nop
 8015150:	e000ed88 	.word	0xe000ed88

08015154 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015154:	b480      	push	{r7}
 8015156:	b085      	sub	sp, #20
 8015158:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 801515a:	f3ef 8305 	mrs	r3, IPSR
 801515e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015160:	68fb      	ldr	r3, [r7, #12]
 8015162:	2b0f      	cmp	r3, #15
 8015164:	d913      	bls.n	801518e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015166:	4a16      	ldr	r2, [pc, #88]	; (80151c0 <vPortValidateInterruptPriority+0x6c>)
 8015168:	68fb      	ldr	r3, [r7, #12]
 801516a:	4413      	add	r3, r2
 801516c:	781b      	ldrb	r3, [r3, #0]
 801516e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015170:	4b14      	ldr	r3, [pc, #80]	; (80151c4 <vPortValidateInterruptPriority+0x70>)
 8015172:	781b      	ldrb	r3, [r3, #0]
 8015174:	7afa      	ldrb	r2, [r7, #11]
 8015176:	429a      	cmp	r2, r3
 8015178:	d209      	bcs.n	801518e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 801517a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801517e:	f383 8811 	msr	BASEPRI, r3
 8015182:	f3bf 8f6f 	isb	sy
 8015186:	f3bf 8f4f 	dsb	sy
 801518a:	607b      	str	r3, [r7, #4]
 801518c:	e7fe      	b.n	801518c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801518e:	4b0e      	ldr	r3, [pc, #56]	; (80151c8 <vPortValidateInterruptPriority+0x74>)
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015196:	4b0d      	ldr	r3, [pc, #52]	; (80151cc <vPortValidateInterruptPriority+0x78>)
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	429a      	cmp	r2, r3
 801519c:	d909      	bls.n	80151b2 <vPortValidateInterruptPriority+0x5e>
 801519e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151a2:	f383 8811 	msr	BASEPRI, r3
 80151a6:	f3bf 8f6f 	isb	sy
 80151aa:	f3bf 8f4f 	dsb	sy
 80151ae:	603b      	str	r3, [r7, #0]
 80151b0:	e7fe      	b.n	80151b0 <vPortValidateInterruptPriority+0x5c>
	}
 80151b2:	bf00      	nop
 80151b4:	3714      	adds	r7, #20
 80151b6:	46bd      	mov	sp, r7
 80151b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151bc:	4770      	bx	lr
 80151be:	bf00      	nop
 80151c0:	e000e3f0 	.word	0xe000e3f0
 80151c4:	20000240 	.word	0x20000240
 80151c8:	e000ed0c 	.word	0xe000ed0c
 80151cc:	20000244 	.word	0x20000244

080151d0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80151d0:	b580      	push	{r7, lr}
 80151d2:	b08a      	sub	sp, #40	; 0x28
 80151d4:	af00      	add	r7, sp, #0
 80151d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80151d8:	2300      	movs	r3, #0
 80151da:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80151dc:	f001 fab8 	bl	8016750 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80151e0:	4b57      	ldr	r3, [pc, #348]	; (8015340 <pvPortMalloc+0x170>)
 80151e2:	681b      	ldr	r3, [r3, #0]
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d101      	bne.n	80151ec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80151e8:	f000 f918 	bl	801541c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80151ec:	4b55      	ldr	r3, [pc, #340]	; (8015344 <pvPortMalloc+0x174>)
 80151ee:	681a      	ldr	r2, [r3, #0]
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	4013      	ands	r3, r2
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	f040 808c 	bne.w	8015312 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d01c      	beq.n	801523a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8015200:	2208      	movs	r2, #8
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	4413      	add	r3, r2
 8015206:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	f003 0307 	and.w	r3, r3, #7
 801520e:	2b00      	cmp	r3, #0
 8015210:	d013      	beq.n	801523a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	f023 0307 	bic.w	r3, r3, #7
 8015218:	3308      	adds	r3, #8
 801521a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	f003 0307 	and.w	r3, r3, #7
 8015222:	2b00      	cmp	r3, #0
 8015224:	d009      	beq.n	801523a <pvPortMalloc+0x6a>
 8015226:	f04f 0350 	mov.w	r3, #80	; 0x50
 801522a:	f383 8811 	msr	BASEPRI, r3
 801522e:	f3bf 8f6f 	isb	sy
 8015232:	f3bf 8f4f 	dsb	sy
 8015236:	617b      	str	r3, [r7, #20]
 8015238:	e7fe      	b.n	8015238 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	2b00      	cmp	r3, #0
 801523e:	d068      	beq.n	8015312 <pvPortMalloc+0x142>
 8015240:	4b41      	ldr	r3, [pc, #260]	; (8015348 <pvPortMalloc+0x178>)
 8015242:	681b      	ldr	r3, [r3, #0]
 8015244:	687a      	ldr	r2, [r7, #4]
 8015246:	429a      	cmp	r2, r3
 8015248:	d863      	bhi.n	8015312 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801524a:	4b40      	ldr	r3, [pc, #256]	; (801534c <pvPortMalloc+0x17c>)
 801524c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801524e:	4b3f      	ldr	r3, [pc, #252]	; (801534c <pvPortMalloc+0x17c>)
 8015250:	681b      	ldr	r3, [r3, #0]
 8015252:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015254:	e004      	b.n	8015260 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8015256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015258:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801525a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801525c:	681b      	ldr	r3, [r3, #0]
 801525e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015262:	685a      	ldr	r2, [r3, #4]
 8015264:	687b      	ldr	r3, [r7, #4]
 8015266:	429a      	cmp	r2, r3
 8015268:	d203      	bcs.n	8015272 <pvPortMalloc+0xa2>
 801526a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801526c:	681b      	ldr	r3, [r3, #0]
 801526e:	2b00      	cmp	r3, #0
 8015270:	d1f1      	bne.n	8015256 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015272:	4b33      	ldr	r3, [pc, #204]	; (8015340 <pvPortMalloc+0x170>)
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015278:	429a      	cmp	r2, r3
 801527a:	d04a      	beq.n	8015312 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801527c:	6a3b      	ldr	r3, [r7, #32]
 801527e:	681b      	ldr	r3, [r3, #0]
 8015280:	2208      	movs	r2, #8
 8015282:	4413      	add	r3, r2
 8015284:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015288:	681a      	ldr	r2, [r3, #0]
 801528a:	6a3b      	ldr	r3, [r7, #32]
 801528c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801528e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015290:	685a      	ldr	r2, [r3, #4]
 8015292:	687b      	ldr	r3, [r7, #4]
 8015294:	1ad2      	subs	r2, r2, r3
 8015296:	2308      	movs	r3, #8
 8015298:	005b      	lsls	r3, r3, #1
 801529a:	429a      	cmp	r2, r3
 801529c:	d91e      	bls.n	80152dc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801529e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	4413      	add	r3, r2
 80152a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80152a6:	69bb      	ldr	r3, [r7, #24]
 80152a8:	f003 0307 	and.w	r3, r3, #7
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d009      	beq.n	80152c4 <pvPortMalloc+0xf4>
 80152b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80152b4:	f383 8811 	msr	BASEPRI, r3
 80152b8:	f3bf 8f6f 	isb	sy
 80152bc:	f3bf 8f4f 	dsb	sy
 80152c0:	613b      	str	r3, [r7, #16]
 80152c2:	e7fe      	b.n	80152c2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80152c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152c6:	685a      	ldr	r2, [r3, #4]
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	1ad2      	subs	r2, r2, r3
 80152cc:	69bb      	ldr	r3, [r7, #24]
 80152ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80152d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152d2:	687a      	ldr	r2, [r7, #4]
 80152d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80152d6:	69b8      	ldr	r0, [r7, #24]
 80152d8:	f000 f902 	bl	80154e0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80152dc:	4b1a      	ldr	r3, [pc, #104]	; (8015348 <pvPortMalloc+0x178>)
 80152de:	681a      	ldr	r2, [r3, #0]
 80152e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80152e2:	685b      	ldr	r3, [r3, #4]
 80152e4:	1ad3      	subs	r3, r2, r3
 80152e6:	4a18      	ldr	r2, [pc, #96]	; (8015348 <pvPortMalloc+0x178>)
 80152e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80152ea:	4b17      	ldr	r3, [pc, #92]	; (8015348 <pvPortMalloc+0x178>)
 80152ec:	681a      	ldr	r2, [r3, #0]
 80152ee:	4b18      	ldr	r3, [pc, #96]	; (8015350 <pvPortMalloc+0x180>)
 80152f0:	681b      	ldr	r3, [r3, #0]
 80152f2:	429a      	cmp	r2, r3
 80152f4:	d203      	bcs.n	80152fe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80152f6:	4b14      	ldr	r3, [pc, #80]	; (8015348 <pvPortMalloc+0x178>)
 80152f8:	681b      	ldr	r3, [r3, #0]
 80152fa:	4a15      	ldr	r2, [pc, #84]	; (8015350 <pvPortMalloc+0x180>)
 80152fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80152fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015300:	685a      	ldr	r2, [r3, #4]
 8015302:	4b10      	ldr	r3, [pc, #64]	; (8015344 <pvPortMalloc+0x174>)
 8015304:	681b      	ldr	r3, [r3, #0]
 8015306:	431a      	orrs	r2, r3
 8015308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801530a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801530e:	2200      	movs	r2, #0
 8015310:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015312:	f001 fa2b 	bl	801676c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015316:	69fb      	ldr	r3, [r7, #28]
 8015318:	f003 0307 	and.w	r3, r3, #7
 801531c:	2b00      	cmp	r3, #0
 801531e:	d009      	beq.n	8015334 <pvPortMalloc+0x164>
 8015320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015324:	f383 8811 	msr	BASEPRI, r3
 8015328:	f3bf 8f6f 	isb	sy
 801532c:	f3bf 8f4f 	dsb	sy
 8015330:	60fb      	str	r3, [r7, #12]
 8015332:	e7fe      	b.n	8015332 <pvPortMalloc+0x162>
	return pvReturn;
 8015334:	69fb      	ldr	r3, [r7, #28]
}
 8015336:	4618      	mov	r0, r3
 8015338:	3728      	adds	r7, #40	; 0x28
 801533a:	46bd      	mov	sp, r7
 801533c:	bd80      	pop	{r7, pc}
 801533e:	bf00      	nop
 8015340:	20009250 	.word	0x20009250
 8015344:	2000925c 	.word	0x2000925c
 8015348:	20009254 	.word	0x20009254
 801534c:	20009248 	.word	0x20009248
 8015350:	20009258 	.word	0x20009258

08015354 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015354:	b580      	push	{r7, lr}
 8015356:	b086      	sub	sp, #24
 8015358:	af00      	add	r7, sp, #0
 801535a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801535c:	687b      	ldr	r3, [r7, #4]
 801535e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	2b00      	cmp	r3, #0
 8015364:	d046      	beq.n	80153f4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015366:	2308      	movs	r3, #8
 8015368:	425b      	negs	r3, r3
 801536a:	697a      	ldr	r2, [r7, #20]
 801536c:	4413      	add	r3, r2
 801536e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015370:	697b      	ldr	r3, [r7, #20]
 8015372:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015374:	693b      	ldr	r3, [r7, #16]
 8015376:	685a      	ldr	r2, [r3, #4]
 8015378:	4b20      	ldr	r3, [pc, #128]	; (80153fc <vPortFree+0xa8>)
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	4013      	ands	r3, r2
 801537e:	2b00      	cmp	r3, #0
 8015380:	d109      	bne.n	8015396 <vPortFree+0x42>
 8015382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015386:	f383 8811 	msr	BASEPRI, r3
 801538a:	f3bf 8f6f 	isb	sy
 801538e:	f3bf 8f4f 	dsb	sy
 8015392:	60fb      	str	r3, [r7, #12]
 8015394:	e7fe      	b.n	8015394 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015396:	693b      	ldr	r3, [r7, #16]
 8015398:	681b      	ldr	r3, [r3, #0]
 801539a:	2b00      	cmp	r3, #0
 801539c:	d009      	beq.n	80153b2 <vPortFree+0x5e>
 801539e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153a2:	f383 8811 	msr	BASEPRI, r3
 80153a6:	f3bf 8f6f 	isb	sy
 80153aa:	f3bf 8f4f 	dsb	sy
 80153ae:	60bb      	str	r3, [r7, #8]
 80153b0:	e7fe      	b.n	80153b0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80153b2:	693b      	ldr	r3, [r7, #16]
 80153b4:	685a      	ldr	r2, [r3, #4]
 80153b6:	4b11      	ldr	r3, [pc, #68]	; (80153fc <vPortFree+0xa8>)
 80153b8:	681b      	ldr	r3, [r3, #0]
 80153ba:	4013      	ands	r3, r2
 80153bc:	2b00      	cmp	r3, #0
 80153be:	d019      	beq.n	80153f4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80153c0:	693b      	ldr	r3, [r7, #16]
 80153c2:	681b      	ldr	r3, [r3, #0]
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d115      	bne.n	80153f4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80153c8:	693b      	ldr	r3, [r7, #16]
 80153ca:	685a      	ldr	r2, [r3, #4]
 80153cc:	4b0b      	ldr	r3, [pc, #44]	; (80153fc <vPortFree+0xa8>)
 80153ce:	681b      	ldr	r3, [r3, #0]
 80153d0:	43db      	mvns	r3, r3
 80153d2:	401a      	ands	r2, r3
 80153d4:	693b      	ldr	r3, [r7, #16]
 80153d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80153d8:	f001 f9ba 	bl	8016750 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80153dc:	693b      	ldr	r3, [r7, #16]
 80153de:	685a      	ldr	r2, [r3, #4]
 80153e0:	4b07      	ldr	r3, [pc, #28]	; (8015400 <vPortFree+0xac>)
 80153e2:	681b      	ldr	r3, [r3, #0]
 80153e4:	4413      	add	r3, r2
 80153e6:	4a06      	ldr	r2, [pc, #24]	; (8015400 <vPortFree+0xac>)
 80153e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80153ea:	6938      	ldr	r0, [r7, #16]
 80153ec:	f000 f878 	bl	80154e0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80153f0:	f001 f9bc 	bl	801676c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80153f4:	bf00      	nop
 80153f6:	3718      	adds	r7, #24
 80153f8:	46bd      	mov	sp, r7
 80153fa:	bd80      	pop	{r7, pc}
 80153fc:	2000925c 	.word	0x2000925c
 8015400:	20009254 	.word	0x20009254

08015404 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8015404:	b480      	push	{r7}
 8015406:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8015408:	4b03      	ldr	r3, [pc, #12]	; (8015418 <xPortGetFreeHeapSize+0x14>)
 801540a:	681b      	ldr	r3, [r3, #0]
}
 801540c:	4618      	mov	r0, r3
 801540e:	46bd      	mov	sp, r7
 8015410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015414:	4770      	bx	lr
 8015416:	bf00      	nop
 8015418:	20009254 	.word	0x20009254

0801541c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801541c:	b480      	push	{r7}
 801541e:	b085      	sub	sp, #20
 8015420:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015422:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8015426:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8015428:	4b27      	ldr	r3, [pc, #156]	; (80154c8 <prvHeapInit+0xac>)
 801542a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801542c:	68fb      	ldr	r3, [r7, #12]
 801542e:	f003 0307 	and.w	r3, r3, #7
 8015432:	2b00      	cmp	r3, #0
 8015434:	d00c      	beq.n	8015450 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	3307      	adds	r3, #7
 801543a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	f023 0307 	bic.w	r3, r3, #7
 8015442:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015444:	68ba      	ldr	r2, [r7, #8]
 8015446:	68fb      	ldr	r3, [r7, #12]
 8015448:	1ad3      	subs	r3, r2, r3
 801544a:	4a1f      	ldr	r2, [pc, #124]	; (80154c8 <prvHeapInit+0xac>)
 801544c:	4413      	add	r3, r2
 801544e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015454:	4a1d      	ldr	r2, [pc, #116]	; (80154cc <prvHeapInit+0xb0>)
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801545a:	4b1c      	ldr	r3, [pc, #112]	; (80154cc <prvHeapInit+0xb0>)
 801545c:	2200      	movs	r2, #0
 801545e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015460:	687a      	ldr	r2, [r7, #4]
 8015462:	68bb      	ldr	r3, [r7, #8]
 8015464:	4413      	add	r3, r2
 8015466:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8015468:	2208      	movs	r2, #8
 801546a:	68fb      	ldr	r3, [r7, #12]
 801546c:	1a9b      	subs	r3, r3, r2
 801546e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015470:	68fb      	ldr	r3, [r7, #12]
 8015472:	f023 0307 	bic.w	r3, r3, #7
 8015476:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015478:	68fb      	ldr	r3, [r7, #12]
 801547a:	4a15      	ldr	r2, [pc, #84]	; (80154d0 <prvHeapInit+0xb4>)
 801547c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801547e:	4b14      	ldr	r3, [pc, #80]	; (80154d0 <prvHeapInit+0xb4>)
 8015480:	681b      	ldr	r3, [r3, #0]
 8015482:	2200      	movs	r2, #0
 8015484:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8015486:	4b12      	ldr	r3, [pc, #72]	; (80154d0 <prvHeapInit+0xb4>)
 8015488:	681b      	ldr	r3, [r3, #0]
 801548a:	2200      	movs	r2, #0
 801548c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015492:	683b      	ldr	r3, [r7, #0]
 8015494:	68fa      	ldr	r2, [r7, #12]
 8015496:	1ad2      	subs	r2, r2, r3
 8015498:	683b      	ldr	r3, [r7, #0]
 801549a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801549c:	4b0c      	ldr	r3, [pc, #48]	; (80154d0 <prvHeapInit+0xb4>)
 801549e:	681a      	ldr	r2, [r3, #0]
 80154a0:	683b      	ldr	r3, [r7, #0]
 80154a2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80154a4:	683b      	ldr	r3, [r7, #0]
 80154a6:	685b      	ldr	r3, [r3, #4]
 80154a8:	4a0a      	ldr	r2, [pc, #40]	; (80154d4 <prvHeapInit+0xb8>)
 80154aa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80154ac:	683b      	ldr	r3, [r7, #0]
 80154ae:	685b      	ldr	r3, [r3, #4]
 80154b0:	4a09      	ldr	r2, [pc, #36]	; (80154d8 <prvHeapInit+0xbc>)
 80154b2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80154b4:	4b09      	ldr	r3, [pc, #36]	; (80154dc <prvHeapInit+0xc0>)
 80154b6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80154ba:	601a      	str	r2, [r3, #0]
}
 80154bc:	bf00      	nop
 80154be:	3714      	adds	r7, #20
 80154c0:	46bd      	mov	sp, r7
 80154c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154c6:	4770      	bx	lr
 80154c8:	20000248 	.word	0x20000248
 80154cc:	20009248 	.word	0x20009248
 80154d0:	20009250 	.word	0x20009250
 80154d4:	20009258 	.word	0x20009258
 80154d8:	20009254 	.word	0x20009254
 80154dc:	2000925c 	.word	0x2000925c

080154e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80154e0:	b480      	push	{r7}
 80154e2:	b085      	sub	sp, #20
 80154e4:	af00      	add	r7, sp, #0
 80154e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80154e8:	4b28      	ldr	r3, [pc, #160]	; (801558c <prvInsertBlockIntoFreeList+0xac>)
 80154ea:	60fb      	str	r3, [r7, #12]
 80154ec:	e002      	b.n	80154f4 <prvInsertBlockIntoFreeList+0x14>
 80154ee:	68fb      	ldr	r3, [r7, #12]
 80154f0:	681b      	ldr	r3, [r3, #0]
 80154f2:	60fb      	str	r3, [r7, #12]
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	681a      	ldr	r2, [r3, #0]
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	429a      	cmp	r2, r3
 80154fc:	d3f7      	bcc.n	80154ee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015502:	68fb      	ldr	r3, [r7, #12]
 8015504:	685b      	ldr	r3, [r3, #4]
 8015506:	68ba      	ldr	r2, [r7, #8]
 8015508:	441a      	add	r2, r3
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	429a      	cmp	r2, r3
 801550e:	d108      	bne.n	8015522 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	685a      	ldr	r2, [r3, #4]
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	685b      	ldr	r3, [r3, #4]
 8015518:	441a      	add	r2, r3
 801551a:	68fb      	ldr	r3, [r7, #12]
 801551c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801551e:	68fb      	ldr	r3, [r7, #12]
 8015520:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	685b      	ldr	r3, [r3, #4]
 801552a:	68ba      	ldr	r2, [r7, #8]
 801552c:	441a      	add	r2, r3
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	429a      	cmp	r2, r3
 8015534:	d118      	bne.n	8015568 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015536:	68fb      	ldr	r3, [r7, #12]
 8015538:	681a      	ldr	r2, [r3, #0]
 801553a:	4b15      	ldr	r3, [pc, #84]	; (8015590 <prvInsertBlockIntoFreeList+0xb0>)
 801553c:	681b      	ldr	r3, [r3, #0]
 801553e:	429a      	cmp	r2, r3
 8015540:	d00d      	beq.n	801555e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	685a      	ldr	r2, [r3, #4]
 8015546:	68fb      	ldr	r3, [r7, #12]
 8015548:	681b      	ldr	r3, [r3, #0]
 801554a:	685b      	ldr	r3, [r3, #4]
 801554c:	441a      	add	r2, r3
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015552:	68fb      	ldr	r3, [r7, #12]
 8015554:	681b      	ldr	r3, [r3, #0]
 8015556:	681a      	ldr	r2, [r3, #0]
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	601a      	str	r2, [r3, #0]
 801555c:	e008      	b.n	8015570 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801555e:	4b0c      	ldr	r3, [pc, #48]	; (8015590 <prvInsertBlockIntoFreeList+0xb0>)
 8015560:	681a      	ldr	r2, [r3, #0]
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	601a      	str	r2, [r3, #0]
 8015566:	e003      	b.n	8015570 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015568:	68fb      	ldr	r3, [r7, #12]
 801556a:	681a      	ldr	r2, [r3, #0]
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015570:	68fa      	ldr	r2, [r7, #12]
 8015572:	687b      	ldr	r3, [r7, #4]
 8015574:	429a      	cmp	r2, r3
 8015576:	d002      	beq.n	801557e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015578:	68fb      	ldr	r3, [r7, #12]
 801557a:	687a      	ldr	r2, [r7, #4]
 801557c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801557e:	bf00      	nop
 8015580:	3714      	adds	r7, #20
 8015582:	46bd      	mov	sp, r7
 8015584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015588:	4770      	bx	lr
 801558a:	bf00      	nop
 801558c:	20009248 	.word	0x20009248
 8015590:	20009250 	.word	0x20009250

08015594 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015594:	b580      	push	{r7, lr}
 8015596:	b084      	sub	sp, #16
 8015598:	af00      	add	r7, sp, #0
 801559a:	6078      	str	r0, [r7, #4]
 801559c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d109      	bne.n	80155bc <xQueueGenericReset+0x28>
 80155a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155ac:	f383 8811 	msr	BASEPRI, r3
 80155b0:	f3bf 8f6f 	isb	sy
 80155b4:	f3bf 8f4f 	dsb	sy
 80155b8:	60bb      	str	r3, [r7, #8]
 80155ba:	e7fe      	b.n	80155ba <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80155bc:	f7ff fcf8 	bl	8014fb0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	681a      	ldr	r2, [r3, #0]
 80155c4:	68fb      	ldr	r3, [r7, #12]
 80155c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80155c8:	68f9      	ldr	r1, [r7, #12]
 80155ca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80155cc:	fb01 f303 	mul.w	r3, r1, r3
 80155d0:	441a      	add	r2, r3
 80155d2:	68fb      	ldr	r3, [r7, #12]
 80155d4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	2200      	movs	r2, #0
 80155da:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80155dc:	68fb      	ldr	r3, [r7, #12]
 80155de:	681a      	ldr	r2, [r3, #0]
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	681a      	ldr	r2, [r3, #0]
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80155ec:	3b01      	subs	r3, #1
 80155ee:	68f9      	ldr	r1, [r7, #12]
 80155f0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80155f2:	fb01 f303 	mul.w	r3, r1, r3
 80155f6:	441a      	add	r2, r3
 80155f8:	68fb      	ldr	r3, [r7, #12]
 80155fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80155fc:	68fb      	ldr	r3, [r7, #12]
 80155fe:	22ff      	movs	r2, #255	; 0xff
 8015600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	22ff      	movs	r2, #255	; 0xff
 8015608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801560c:	683b      	ldr	r3, [r7, #0]
 801560e:	2b00      	cmp	r3, #0
 8015610:	d114      	bne.n	801563c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015612:	68fb      	ldr	r3, [r7, #12]
 8015614:	691b      	ldr	r3, [r3, #16]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d01a      	beq.n	8015650 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801561a:	68fb      	ldr	r3, [r7, #12]
 801561c:	3310      	adds	r3, #16
 801561e:	4618      	mov	r0, r3
 8015620:	f001 fab8 	bl	8016b94 <xTaskRemoveFromEventList>
 8015624:	4603      	mov	r3, r0
 8015626:	2b00      	cmp	r3, #0
 8015628:	d012      	beq.n	8015650 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801562a:	4b0d      	ldr	r3, [pc, #52]	; (8015660 <xQueueGenericReset+0xcc>)
 801562c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015630:	601a      	str	r2, [r3, #0]
 8015632:	f3bf 8f4f 	dsb	sy
 8015636:	f3bf 8f6f 	isb	sy
 801563a:	e009      	b.n	8015650 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	3310      	adds	r3, #16
 8015640:	4618      	mov	r0, r3
 8015642:	f7ff faf8 	bl	8014c36 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8015646:	68fb      	ldr	r3, [r7, #12]
 8015648:	3324      	adds	r3, #36	; 0x24
 801564a:	4618      	mov	r0, r3
 801564c:	f7ff faf3 	bl	8014c36 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8015650:	f7ff fcdc 	bl	801500c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015654:	2301      	movs	r3, #1
}
 8015656:	4618      	mov	r0, r3
 8015658:	3710      	adds	r7, #16
 801565a:	46bd      	mov	sp, r7
 801565c:	bd80      	pop	{r7, pc}
 801565e:	bf00      	nop
 8015660:	e000ed04 	.word	0xe000ed04

08015664 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015664:	b580      	push	{r7, lr}
 8015666:	b08e      	sub	sp, #56	; 0x38
 8015668:	af02      	add	r7, sp, #8
 801566a:	60f8      	str	r0, [r7, #12]
 801566c:	60b9      	str	r1, [r7, #8]
 801566e:	607a      	str	r2, [r7, #4]
 8015670:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015672:	68fb      	ldr	r3, [r7, #12]
 8015674:	2b00      	cmp	r3, #0
 8015676:	d109      	bne.n	801568c <xQueueGenericCreateStatic+0x28>
 8015678:	f04f 0350 	mov.w	r3, #80	; 0x50
 801567c:	f383 8811 	msr	BASEPRI, r3
 8015680:	f3bf 8f6f 	isb	sy
 8015684:	f3bf 8f4f 	dsb	sy
 8015688:	62bb      	str	r3, [r7, #40]	; 0x28
 801568a:	e7fe      	b.n	801568a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801568c:	683b      	ldr	r3, [r7, #0]
 801568e:	2b00      	cmp	r3, #0
 8015690:	d109      	bne.n	80156a6 <xQueueGenericCreateStatic+0x42>
 8015692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015696:	f383 8811 	msr	BASEPRI, r3
 801569a:	f3bf 8f6f 	isb	sy
 801569e:	f3bf 8f4f 	dsb	sy
 80156a2:	627b      	str	r3, [r7, #36]	; 0x24
 80156a4:	e7fe      	b.n	80156a4 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d002      	beq.n	80156b2 <xQueueGenericCreateStatic+0x4e>
 80156ac:	68bb      	ldr	r3, [r7, #8]
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d001      	beq.n	80156b6 <xQueueGenericCreateStatic+0x52>
 80156b2:	2301      	movs	r3, #1
 80156b4:	e000      	b.n	80156b8 <xQueueGenericCreateStatic+0x54>
 80156b6:	2300      	movs	r3, #0
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d109      	bne.n	80156d0 <xQueueGenericCreateStatic+0x6c>
 80156bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156c0:	f383 8811 	msr	BASEPRI, r3
 80156c4:	f3bf 8f6f 	isb	sy
 80156c8:	f3bf 8f4f 	dsb	sy
 80156cc:	623b      	str	r3, [r7, #32]
 80156ce:	e7fe      	b.n	80156ce <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d102      	bne.n	80156dc <xQueueGenericCreateStatic+0x78>
 80156d6:	68bb      	ldr	r3, [r7, #8]
 80156d8:	2b00      	cmp	r3, #0
 80156da:	d101      	bne.n	80156e0 <xQueueGenericCreateStatic+0x7c>
 80156dc:	2301      	movs	r3, #1
 80156de:	e000      	b.n	80156e2 <xQueueGenericCreateStatic+0x7e>
 80156e0:	2300      	movs	r3, #0
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d109      	bne.n	80156fa <xQueueGenericCreateStatic+0x96>
 80156e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156ea:	f383 8811 	msr	BASEPRI, r3
 80156ee:	f3bf 8f6f 	isb	sy
 80156f2:	f3bf 8f4f 	dsb	sy
 80156f6:	61fb      	str	r3, [r7, #28]
 80156f8:	e7fe      	b.n	80156f8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80156fa:	2350      	movs	r3, #80	; 0x50
 80156fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80156fe:	697b      	ldr	r3, [r7, #20]
 8015700:	2b50      	cmp	r3, #80	; 0x50
 8015702:	d009      	beq.n	8015718 <xQueueGenericCreateStatic+0xb4>
 8015704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015708:	f383 8811 	msr	BASEPRI, r3
 801570c:	f3bf 8f6f 	isb	sy
 8015710:	f3bf 8f4f 	dsb	sy
 8015714:	61bb      	str	r3, [r7, #24]
 8015716:	e7fe      	b.n	8015716 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015718:	683b      	ldr	r3, [r7, #0]
 801571a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801571c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801571e:	2b00      	cmp	r3, #0
 8015720:	d00d      	beq.n	801573e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015724:	2201      	movs	r2, #1
 8015726:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801572a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801572e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015730:	9300      	str	r3, [sp, #0]
 8015732:	4613      	mov	r3, r2
 8015734:	687a      	ldr	r2, [r7, #4]
 8015736:	68b9      	ldr	r1, [r7, #8]
 8015738:	68f8      	ldr	r0, [r7, #12]
 801573a:	f000 f842 	bl	80157c2 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 801573e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8015740:	4618      	mov	r0, r3
 8015742:	3730      	adds	r7, #48	; 0x30
 8015744:	46bd      	mov	sp, r7
 8015746:	bd80      	pop	{r7, pc}

08015748 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015748:	b580      	push	{r7, lr}
 801574a:	b08a      	sub	sp, #40	; 0x28
 801574c:	af02      	add	r7, sp, #8
 801574e:	60f8      	str	r0, [r7, #12]
 8015750:	60b9      	str	r1, [r7, #8]
 8015752:	4613      	mov	r3, r2
 8015754:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015756:	68fb      	ldr	r3, [r7, #12]
 8015758:	2b00      	cmp	r3, #0
 801575a:	d109      	bne.n	8015770 <xQueueGenericCreate+0x28>
 801575c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015760:	f383 8811 	msr	BASEPRI, r3
 8015764:	f3bf 8f6f 	isb	sy
 8015768:	f3bf 8f4f 	dsb	sy
 801576c:	613b      	str	r3, [r7, #16]
 801576e:	e7fe      	b.n	801576e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8015770:	68bb      	ldr	r3, [r7, #8]
 8015772:	2b00      	cmp	r3, #0
 8015774:	d102      	bne.n	801577c <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015776:	2300      	movs	r3, #0
 8015778:	61fb      	str	r3, [r7, #28]
 801577a:	e004      	b.n	8015786 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801577c:	68fb      	ldr	r3, [r7, #12]
 801577e:	68ba      	ldr	r2, [r7, #8]
 8015780:	fb02 f303 	mul.w	r3, r2, r3
 8015784:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8015786:	69fb      	ldr	r3, [r7, #28]
 8015788:	3350      	adds	r3, #80	; 0x50
 801578a:	4618      	mov	r0, r3
 801578c:	f7ff fd20 	bl	80151d0 <pvPortMalloc>
 8015790:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015792:	69bb      	ldr	r3, [r7, #24]
 8015794:	2b00      	cmp	r3, #0
 8015796:	d00f      	beq.n	80157b8 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8015798:	69bb      	ldr	r3, [r7, #24]
 801579a:	3350      	adds	r3, #80	; 0x50
 801579c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801579e:	69bb      	ldr	r3, [r7, #24]
 80157a0:	2200      	movs	r2, #0
 80157a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80157a6:	79fa      	ldrb	r2, [r7, #7]
 80157a8:	69bb      	ldr	r3, [r7, #24]
 80157aa:	9300      	str	r3, [sp, #0]
 80157ac:	4613      	mov	r3, r2
 80157ae:	697a      	ldr	r2, [r7, #20]
 80157b0:	68b9      	ldr	r1, [r7, #8]
 80157b2:	68f8      	ldr	r0, [r7, #12]
 80157b4:	f000 f805 	bl	80157c2 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 80157b8:	69bb      	ldr	r3, [r7, #24]
	}
 80157ba:	4618      	mov	r0, r3
 80157bc:	3720      	adds	r7, #32
 80157be:	46bd      	mov	sp, r7
 80157c0:	bd80      	pop	{r7, pc}

080157c2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80157c2:	b580      	push	{r7, lr}
 80157c4:	b084      	sub	sp, #16
 80157c6:	af00      	add	r7, sp, #0
 80157c8:	60f8      	str	r0, [r7, #12]
 80157ca:	60b9      	str	r1, [r7, #8]
 80157cc:	607a      	str	r2, [r7, #4]
 80157ce:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80157d0:	68bb      	ldr	r3, [r7, #8]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d103      	bne.n	80157de <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80157d6:	69bb      	ldr	r3, [r7, #24]
 80157d8:	69ba      	ldr	r2, [r7, #24]
 80157da:	601a      	str	r2, [r3, #0]
 80157dc:	e002      	b.n	80157e4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80157de:	69bb      	ldr	r3, [r7, #24]
 80157e0:	687a      	ldr	r2, [r7, #4]
 80157e2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80157e4:	69bb      	ldr	r3, [r7, #24]
 80157e6:	68fa      	ldr	r2, [r7, #12]
 80157e8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80157ea:	69bb      	ldr	r3, [r7, #24]
 80157ec:	68ba      	ldr	r2, [r7, #8]
 80157ee:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80157f0:	2101      	movs	r1, #1
 80157f2:	69b8      	ldr	r0, [r7, #24]
 80157f4:	f7ff fece 	bl	8015594 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80157f8:	69bb      	ldr	r3, [r7, #24]
 80157fa:	78fa      	ldrb	r2, [r7, #3]
 80157fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8015800:	bf00      	nop
 8015802:	3710      	adds	r7, #16
 8015804:	46bd      	mov	sp, r7
 8015806:	bd80      	pop	{r7, pc}

08015808 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8015808:	b580      	push	{r7, lr}
 801580a:	b082      	sub	sp, #8
 801580c:	af00      	add	r7, sp, #0
 801580e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8015810:	687b      	ldr	r3, [r7, #4]
 8015812:	2b00      	cmp	r3, #0
 8015814:	d00e      	beq.n	8015834 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8015816:	687b      	ldr	r3, [r7, #4]
 8015818:	2200      	movs	r2, #0
 801581a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	2200      	movs	r2, #0
 8015820:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	2200      	movs	r2, #0
 8015826:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8015828:	2300      	movs	r3, #0
 801582a:	2200      	movs	r2, #0
 801582c:	2100      	movs	r1, #0
 801582e:	6878      	ldr	r0, [r7, #4]
 8015830:	f000 f838 	bl	80158a4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8015834:	bf00      	nop
 8015836:	3708      	adds	r7, #8
 8015838:	46bd      	mov	sp, r7
 801583a:	bd80      	pop	{r7, pc}

0801583c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 801583c:	b580      	push	{r7, lr}
 801583e:	b086      	sub	sp, #24
 8015840:	af00      	add	r7, sp, #0
 8015842:	4603      	mov	r3, r0
 8015844:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8015846:	2301      	movs	r3, #1
 8015848:	617b      	str	r3, [r7, #20]
 801584a:	2300      	movs	r3, #0
 801584c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 801584e:	79fb      	ldrb	r3, [r7, #7]
 8015850:	461a      	mov	r2, r3
 8015852:	6939      	ldr	r1, [r7, #16]
 8015854:	6978      	ldr	r0, [r7, #20]
 8015856:	f7ff ff77 	bl	8015748 <xQueueGenericCreate>
 801585a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 801585c:	68f8      	ldr	r0, [r7, #12]
 801585e:	f7ff ffd3 	bl	8015808 <prvInitialiseMutex>

		return pxNewQueue;
 8015862:	68fb      	ldr	r3, [r7, #12]
	}
 8015864:	4618      	mov	r0, r3
 8015866:	3718      	adds	r7, #24
 8015868:	46bd      	mov	sp, r7
 801586a:	bd80      	pop	{r7, pc}

0801586c <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 801586c:	b580      	push	{r7, lr}
 801586e:	b088      	sub	sp, #32
 8015870:	af02      	add	r7, sp, #8
 8015872:	4603      	mov	r3, r0
 8015874:	6039      	str	r1, [r7, #0]
 8015876:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8015878:	2301      	movs	r3, #1
 801587a:	617b      	str	r3, [r7, #20]
 801587c:	2300      	movs	r3, #0
 801587e:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8015880:	79fb      	ldrb	r3, [r7, #7]
 8015882:	9300      	str	r3, [sp, #0]
 8015884:	683b      	ldr	r3, [r7, #0]
 8015886:	2200      	movs	r2, #0
 8015888:	6939      	ldr	r1, [r7, #16]
 801588a:	6978      	ldr	r0, [r7, #20]
 801588c:	f7ff feea 	bl	8015664 <xQueueGenericCreateStatic>
 8015890:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8015892:	68f8      	ldr	r0, [r7, #12]
 8015894:	f7ff ffb8 	bl	8015808 <prvInitialiseMutex>

		return pxNewQueue;
 8015898:	68fb      	ldr	r3, [r7, #12]
	}
 801589a:	4618      	mov	r0, r3
 801589c:	3718      	adds	r7, #24
 801589e:	46bd      	mov	sp, r7
 80158a0:	bd80      	pop	{r7, pc}
	...

080158a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b08e      	sub	sp, #56	; 0x38
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	60f8      	str	r0, [r7, #12]
 80158ac:	60b9      	str	r1, [r7, #8]
 80158ae:	607a      	str	r2, [r7, #4]
 80158b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80158b2:	2300      	movs	r3, #0
 80158b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80158b6:	68fb      	ldr	r3, [r7, #12]
 80158b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80158ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d109      	bne.n	80158d4 <xQueueGenericSend+0x30>
 80158c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158c4:	f383 8811 	msr	BASEPRI, r3
 80158c8:	f3bf 8f6f 	isb	sy
 80158cc:	f3bf 8f4f 	dsb	sy
 80158d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80158d2:	e7fe      	b.n	80158d2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80158d4:	68bb      	ldr	r3, [r7, #8]
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d103      	bne.n	80158e2 <xQueueGenericSend+0x3e>
 80158da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d101      	bne.n	80158e6 <xQueueGenericSend+0x42>
 80158e2:	2301      	movs	r3, #1
 80158e4:	e000      	b.n	80158e8 <xQueueGenericSend+0x44>
 80158e6:	2300      	movs	r3, #0
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d109      	bne.n	8015900 <xQueueGenericSend+0x5c>
 80158ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158f0:	f383 8811 	msr	BASEPRI, r3
 80158f4:	f3bf 8f6f 	isb	sy
 80158f8:	f3bf 8f4f 	dsb	sy
 80158fc:	627b      	str	r3, [r7, #36]	; 0x24
 80158fe:	e7fe      	b.n	80158fe <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015900:	683b      	ldr	r3, [r7, #0]
 8015902:	2b02      	cmp	r3, #2
 8015904:	d103      	bne.n	801590e <xQueueGenericSend+0x6a>
 8015906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801590a:	2b01      	cmp	r3, #1
 801590c:	d101      	bne.n	8015912 <xQueueGenericSend+0x6e>
 801590e:	2301      	movs	r3, #1
 8015910:	e000      	b.n	8015914 <xQueueGenericSend+0x70>
 8015912:	2300      	movs	r3, #0
 8015914:	2b00      	cmp	r3, #0
 8015916:	d109      	bne.n	801592c <xQueueGenericSend+0x88>
 8015918:	f04f 0350 	mov.w	r3, #80	; 0x50
 801591c:	f383 8811 	msr	BASEPRI, r3
 8015920:	f3bf 8f6f 	isb	sy
 8015924:	f3bf 8f4f 	dsb	sy
 8015928:	623b      	str	r3, [r7, #32]
 801592a:	e7fe      	b.n	801592a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801592c:	f001 fb0a 	bl	8016f44 <xTaskGetSchedulerState>
 8015930:	4603      	mov	r3, r0
 8015932:	2b00      	cmp	r3, #0
 8015934:	d102      	bne.n	801593c <xQueueGenericSend+0x98>
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	2b00      	cmp	r3, #0
 801593a:	d101      	bne.n	8015940 <xQueueGenericSend+0x9c>
 801593c:	2301      	movs	r3, #1
 801593e:	e000      	b.n	8015942 <xQueueGenericSend+0x9e>
 8015940:	2300      	movs	r3, #0
 8015942:	2b00      	cmp	r3, #0
 8015944:	d109      	bne.n	801595a <xQueueGenericSend+0xb6>
 8015946:	f04f 0350 	mov.w	r3, #80	; 0x50
 801594a:	f383 8811 	msr	BASEPRI, r3
 801594e:	f3bf 8f6f 	isb	sy
 8015952:	f3bf 8f4f 	dsb	sy
 8015956:	61fb      	str	r3, [r7, #28]
 8015958:	e7fe      	b.n	8015958 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801595a:	f7ff fb29 	bl	8014fb0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801595e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015960:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015966:	429a      	cmp	r2, r3
 8015968:	d302      	bcc.n	8015970 <xQueueGenericSend+0xcc>
 801596a:	683b      	ldr	r3, [r7, #0]
 801596c:	2b02      	cmp	r3, #2
 801596e:	d129      	bne.n	80159c4 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015970:	683a      	ldr	r2, [r7, #0]
 8015972:	68b9      	ldr	r1, [r7, #8]
 8015974:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015976:	f000 fb96 	bl	80160a6 <prvCopyDataToQueue>
 801597a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801597c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801597e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015980:	2b00      	cmp	r3, #0
 8015982:	d010      	beq.n	80159a6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015986:	3324      	adds	r3, #36	; 0x24
 8015988:	4618      	mov	r0, r3
 801598a:	f001 f903 	bl	8016b94 <xTaskRemoveFromEventList>
 801598e:	4603      	mov	r3, r0
 8015990:	2b00      	cmp	r3, #0
 8015992:	d013      	beq.n	80159bc <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015994:	4b3f      	ldr	r3, [pc, #252]	; (8015a94 <xQueueGenericSend+0x1f0>)
 8015996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801599a:	601a      	str	r2, [r3, #0]
 801599c:	f3bf 8f4f 	dsb	sy
 80159a0:	f3bf 8f6f 	isb	sy
 80159a4:	e00a      	b.n	80159bc <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80159a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d007      	beq.n	80159bc <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80159ac:	4b39      	ldr	r3, [pc, #228]	; (8015a94 <xQueueGenericSend+0x1f0>)
 80159ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80159b2:	601a      	str	r2, [r3, #0]
 80159b4:	f3bf 8f4f 	dsb	sy
 80159b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80159bc:	f7ff fb26 	bl	801500c <vPortExitCritical>
				return pdPASS;
 80159c0:	2301      	movs	r3, #1
 80159c2:	e063      	b.n	8015a8c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	2b00      	cmp	r3, #0
 80159c8:	d103      	bne.n	80159d2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80159ca:	f7ff fb1f 	bl	801500c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80159ce:	2300      	movs	r3, #0
 80159d0:	e05c      	b.n	8015a8c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80159d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80159d4:	2b00      	cmp	r3, #0
 80159d6:	d106      	bne.n	80159e6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 80159d8:	f107 0314 	add.w	r3, r7, #20
 80159dc:	4618      	mov	r0, r3
 80159de:	f001 f93b 	bl	8016c58 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80159e2:	2301      	movs	r3, #1
 80159e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80159e6:	f7ff fb11 	bl	801500c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80159ea:	f000 feb1 	bl	8016750 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80159ee:	f7ff fadf 	bl	8014fb0 <vPortEnterCritical>
 80159f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80159f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80159f8:	b25b      	sxtb	r3, r3
 80159fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80159fe:	d103      	bne.n	8015a08 <xQueueGenericSend+0x164>
 8015a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015a02:	2200      	movs	r2, #0
 8015a04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8015a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015a0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015a0e:	b25b      	sxtb	r3, r3
 8015a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a14:	d103      	bne.n	8015a1e <xQueueGenericSend+0x17a>
 8015a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015a18:	2200      	movs	r2, #0
 8015a1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8015a1e:	f7ff faf5 	bl	801500c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015a22:	1d3a      	adds	r2, r7, #4
 8015a24:	f107 0314 	add.w	r3, r7, #20
 8015a28:	4611      	mov	r1, r2
 8015a2a:	4618      	mov	r0, r3
 8015a2c:	f001 f938 	bl	8016ca0 <xTaskCheckForTimeOut>
 8015a30:	4603      	mov	r3, r0
 8015a32:	2b00      	cmp	r3, #0
 8015a34:	d124      	bne.n	8015a80 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8015a36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015a38:	f000 fc2d 	bl	8016296 <prvIsQueueFull>
 8015a3c:	4603      	mov	r3, r0
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	d018      	beq.n	8015a74 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8015a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015a44:	3310      	adds	r3, #16
 8015a46:	687a      	ldr	r2, [r7, #4]
 8015a48:	4611      	mov	r1, r2
 8015a4a:	4618      	mov	r0, r3
 8015a4c:	f001 f87e 	bl	8016b4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015a50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015a52:	f000 fbb8 	bl	80161c6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8015a56:	f000 fe89 	bl	801676c <xTaskResumeAll>
 8015a5a:	4603      	mov	r3, r0
 8015a5c:	2b00      	cmp	r3, #0
 8015a5e:	f47f af7c 	bne.w	801595a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8015a62:	4b0c      	ldr	r3, [pc, #48]	; (8015a94 <xQueueGenericSend+0x1f0>)
 8015a64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015a68:	601a      	str	r2, [r3, #0]
 8015a6a:	f3bf 8f4f 	dsb	sy
 8015a6e:	f3bf 8f6f 	isb	sy
 8015a72:	e772      	b.n	801595a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015a74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015a76:	f000 fba6 	bl	80161c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015a7a:	f000 fe77 	bl	801676c <xTaskResumeAll>
 8015a7e:	e76c      	b.n	801595a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015a80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015a82:	f000 fba0 	bl	80161c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015a86:	f000 fe71 	bl	801676c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8015a8a:	2300      	movs	r3, #0
		}
	}
}
 8015a8c:	4618      	mov	r0, r3
 8015a8e:	3738      	adds	r7, #56	; 0x38
 8015a90:	46bd      	mov	sp, r7
 8015a92:	bd80      	pop	{r7, pc}
 8015a94:	e000ed04 	.word	0xe000ed04

08015a98 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8015a98:	b580      	push	{r7, lr}
 8015a9a:	b08e      	sub	sp, #56	; 0x38
 8015a9c:	af00      	add	r7, sp, #0
 8015a9e:	60f8      	str	r0, [r7, #12]
 8015aa0:	60b9      	str	r1, [r7, #8]
 8015aa2:	607a      	str	r2, [r7, #4]
 8015aa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8015aa6:	68fb      	ldr	r3, [r7, #12]
 8015aa8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015aac:	2b00      	cmp	r3, #0
 8015aae:	d109      	bne.n	8015ac4 <xQueueGenericSendFromISR+0x2c>
 8015ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ab4:	f383 8811 	msr	BASEPRI, r3
 8015ab8:	f3bf 8f6f 	isb	sy
 8015abc:	f3bf 8f4f 	dsb	sy
 8015ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8015ac2:	e7fe      	b.n	8015ac2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015ac4:	68bb      	ldr	r3, [r7, #8]
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d103      	bne.n	8015ad2 <xQueueGenericSendFromISR+0x3a>
 8015aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015ace:	2b00      	cmp	r3, #0
 8015ad0:	d101      	bne.n	8015ad6 <xQueueGenericSendFromISR+0x3e>
 8015ad2:	2301      	movs	r3, #1
 8015ad4:	e000      	b.n	8015ad8 <xQueueGenericSendFromISR+0x40>
 8015ad6:	2300      	movs	r3, #0
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d109      	bne.n	8015af0 <xQueueGenericSendFromISR+0x58>
 8015adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ae0:	f383 8811 	msr	BASEPRI, r3
 8015ae4:	f3bf 8f6f 	isb	sy
 8015ae8:	f3bf 8f4f 	dsb	sy
 8015aec:	623b      	str	r3, [r7, #32]
 8015aee:	e7fe      	b.n	8015aee <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015af0:	683b      	ldr	r3, [r7, #0]
 8015af2:	2b02      	cmp	r3, #2
 8015af4:	d103      	bne.n	8015afe <xQueueGenericSendFromISR+0x66>
 8015af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015afa:	2b01      	cmp	r3, #1
 8015afc:	d101      	bne.n	8015b02 <xQueueGenericSendFromISR+0x6a>
 8015afe:	2301      	movs	r3, #1
 8015b00:	e000      	b.n	8015b04 <xQueueGenericSendFromISR+0x6c>
 8015b02:	2300      	movs	r3, #0
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d109      	bne.n	8015b1c <xQueueGenericSendFromISR+0x84>
 8015b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b0c:	f383 8811 	msr	BASEPRI, r3
 8015b10:	f3bf 8f6f 	isb	sy
 8015b14:	f3bf 8f4f 	dsb	sy
 8015b18:	61fb      	str	r3, [r7, #28]
 8015b1a:	e7fe      	b.n	8015b1a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015b1c:	f7ff fb1a 	bl	8015154 <vPortValidateInterruptPriority>
	__asm volatile
 8015b20:	f3ef 8211 	mrs	r2, BASEPRI
 8015b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b28:	f383 8811 	msr	BASEPRI, r3
 8015b2c:	f3bf 8f6f 	isb	sy
 8015b30:	f3bf 8f4f 	dsb	sy
 8015b34:	61ba      	str	r2, [r7, #24]
 8015b36:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015b38:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015b44:	429a      	cmp	r2, r3
 8015b46:	d302      	bcc.n	8015b4e <xQueueGenericSendFromISR+0xb6>
 8015b48:	683b      	ldr	r3, [r7, #0]
 8015b4a:	2b02      	cmp	r3, #2
 8015b4c:	d12c      	bne.n	8015ba8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8015b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015b54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015b58:	683a      	ldr	r2, [r7, #0]
 8015b5a:	68b9      	ldr	r1, [r7, #8]
 8015b5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015b5e:	f000 faa2 	bl	80160a6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015b62:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8015b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b6a:	d112      	bne.n	8015b92 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d016      	beq.n	8015ba2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b76:	3324      	adds	r3, #36	; 0x24
 8015b78:	4618      	mov	r0, r3
 8015b7a:	f001 f80b 	bl	8016b94 <xTaskRemoveFromEventList>
 8015b7e:	4603      	mov	r3, r0
 8015b80:	2b00      	cmp	r3, #0
 8015b82:	d00e      	beq.n	8015ba2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d00b      	beq.n	8015ba2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	2201      	movs	r2, #1
 8015b8e:	601a      	str	r2, [r3, #0]
 8015b90:	e007      	b.n	8015ba2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015b92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015b96:	3301      	adds	r3, #1
 8015b98:	b2db      	uxtb	r3, r3
 8015b9a:	b25a      	sxtb	r2, r3
 8015b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015b9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8015ba2:	2301      	movs	r3, #1
 8015ba4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8015ba6:	e001      	b.n	8015bac <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015ba8:	2300      	movs	r3, #0
 8015baa:	637b      	str	r3, [r7, #52]	; 0x34
 8015bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015bae:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015bb0:	693b      	ldr	r3, [r7, #16]
 8015bb2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8015bb8:	4618      	mov	r0, r3
 8015bba:	3738      	adds	r7, #56	; 0x38
 8015bbc:	46bd      	mov	sp, r7
 8015bbe:	bd80      	pop	{r7, pc}

08015bc0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015bc0:	b580      	push	{r7, lr}
 8015bc2:	b08e      	sub	sp, #56	; 0x38
 8015bc4:	af00      	add	r7, sp, #0
 8015bc6:	6078      	str	r0, [r7, #4]
 8015bc8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8015bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d109      	bne.n	8015be8 <xQueueGiveFromISR+0x28>
	__asm volatile
 8015bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bd8:	f383 8811 	msr	BASEPRI, r3
 8015bdc:	f3bf 8f6f 	isb	sy
 8015be0:	f3bf 8f4f 	dsb	sy
 8015be4:	623b      	str	r3, [r7, #32]
 8015be6:	e7fe      	b.n	8015be6 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d009      	beq.n	8015c04 <xQueueGiveFromISR+0x44>
 8015bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bf4:	f383 8811 	msr	BASEPRI, r3
 8015bf8:	f3bf 8f6f 	isb	sy
 8015bfc:	f3bf 8f4f 	dsb	sy
 8015c00:	61fb      	str	r3, [r7, #28]
 8015c02:	e7fe      	b.n	8015c02 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8015c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d103      	bne.n	8015c14 <xQueueGiveFromISR+0x54>
 8015c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c0e:	685b      	ldr	r3, [r3, #4]
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d101      	bne.n	8015c18 <xQueueGiveFromISR+0x58>
 8015c14:	2301      	movs	r3, #1
 8015c16:	e000      	b.n	8015c1a <xQueueGiveFromISR+0x5a>
 8015c18:	2300      	movs	r3, #0
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d109      	bne.n	8015c32 <xQueueGiveFromISR+0x72>
 8015c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c22:	f383 8811 	msr	BASEPRI, r3
 8015c26:	f3bf 8f6f 	isb	sy
 8015c2a:	f3bf 8f4f 	dsb	sy
 8015c2e:	61bb      	str	r3, [r7, #24]
 8015c30:	e7fe      	b.n	8015c30 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015c32:	f7ff fa8f 	bl	8015154 <vPortValidateInterruptPriority>
	__asm volatile
 8015c36:	f3ef 8211 	mrs	r2, BASEPRI
 8015c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c3e:	f383 8811 	msr	BASEPRI, r3
 8015c42:	f3bf 8f6f 	isb	sy
 8015c46:	f3bf 8f4f 	dsb	sy
 8015c4a:	617a      	str	r2, [r7, #20]
 8015c4c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8015c4e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015c50:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015c56:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8015c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c5e:	429a      	cmp	r2, r3
 8015c60:	d92b      	bls.n	8015cba <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8015c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015c68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8015c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c6e:	1c5a      	adds	r2, r3, #1
 8015c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c72:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015c74:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015c7c:	d112      	bne.n	8015ca4 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d016      	beq.n	8015cb4 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015c88:	3324      	adds	r3, #36	; 0x24
 8015c8a:	4618      	mov	r0, r3
 8015c8c:	f000 ff82 	bl	8016b94 <xTaskRemoveFromEventList>
 8015c90:	4603      	mov	r3, r0
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d00e      	beq.n	8015cb4 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8015c96:	683b      	ldr	r3, [r7, #0]
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d00b      	beq.n	8015cb4 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015c9c:	683b      	ldr	r3, [r7, #0]
 8015c9e:	2201      	movs	r2, #1
 8015ca0:	601a      	str	r2, [r3, #0]
 8015ca2:	e007      	b.n	8015cb4 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015ca8:	3301      	adds	r3, #1
 8015caa:	b2db      	uxtb	r3, r3
 8015cac:	b25a      	sxtb	r2, r3
 8015cae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015cb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8015cb4:	2301      	movs	r3, #1
 8015cb6:	637b      	str	r3, [r7, #52]	; 0x34
 8015cb8:	e001      	b.n	8015cbe <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8015cba:	2300      	movs	r3, #0
 8015cbc:	637b      	str	r3, [r7, #52]	; 0x34
 8015cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cc0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8015cca:	4618      	mov	r0, r3
 8015ccc:	3738      	adds	r7, #56	; 0x38
 8015cce:	46bd      	mov	sp, r7
 8015cd0:	bd80      	pop	{r7, pc}
	...

08015cd4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8015cd4:	b580      	push	{r7, lr}
 8015cd6:	b08e      	sub	sp, #56	; 0x38
 8015cd8:	af00      	add	r7, sp, #0
 8015cda:	60f8      	str	r0, [r7, #12]
 8015cdc:	60b9      	str	r1, [r7, #8]
 8015cde:	607a      	str	r2, [r7, #4]
 8015ce0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8015ce2:	2300      	movs	r3, #0
 8015ce4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8015ce6:	68fb      	ldr	r3, [r7, #12]
 8015ce8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015cec:	2b00      	cmp	r3, #0
 8015cee:	d109      	bne.n	8015d04 <xQueueGenericReceive+0x30>
	__asm volatile
 8015cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015cf4:	f383 8811 	msr	BASEPRI, r3
 8015cf8:	f3bf 8f6f 	isb	sy
 8015cfc:	f3bf 8f4f 	dsb	sy
 8015d00:	627b      	str	r3, [r7, #36]	; 0x24
 8015d02:	e7fe      	b.n	8015d02 <xQueueGenericReceive+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015d04:	68bb      	ldr	r3, [r7, #8]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d103      	bne.n	8015d12 <xQueueGenericReceive+0x3e>
 8015d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d101      	bne.n	8015d16 <xQueueGenericReceive+0x42>
 8015d12:	2301      	movs	r3, #1
 8015d14:	e000      	b.n	8015d18 <xQueueGenericReceive+0x44>
 8015d16:	2300      	movs	r3, #0
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d109      	bne.n	8015d30 <xQueueGenericReceive+0x5c>
 8015d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d20:	f383 8811 	msr	BASEPRI, r3
 8015d24:	f3bf 8f6f 	isb	sy
 8015d28:	f3bf 8f4f 	dsb	sy
 8015d2c:	623b      	str	r3, [r7, #32]
 8015d2e:	e7fe      	b.n	8015d2e <xQueueGenericReceive+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015d30:	f001 f908 	bl	8016f44 <xTaskGetSchedulerState>
 8015d34:	4603      	mov	r3, r0
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d102      	bne.n	8015d40 <xQueueGenericReceive+0x6c>
 8015d3a:	687b      	ldr	r3, [r7, #4]
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d101      	bne.n	8015d44 <xQueueGenericReceive+0x70>
 8015d40:	2301      	movs	r3, #1
 8015d42:	e000      	b.n	8015d46 <xQueueGenericReceive+0x72>
 8015d44:	2300      	movs	r3, #0
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d109      	bne.n	8015d5e <xQueueGenericReceive+0x8a>
 8015d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d4e:	f383 8811 	msr	BASEPRI, r3
 8015d52:	f3bf 8f6f 	isb	sy
 8015d56:	f3bf 8f4f 	dsb	sy
 8015d5a:	61fb      	str	r3, [r7, #28]
 8015d5c:	e7fe      	b.n	8015d5c <xQueueGenericReceive+0x88>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8015d5e:	f7ff f927 	bl	8014fb0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015d66:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d046      	beq.n	8015dfc <xQueueGenericReceive+0x128>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8015d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d70:	68db      	ldr	r3, [r3, #12]
 8015d72:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015d74:	68b9      	ldr	r1, [r7, #8]
 8015d76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015d78:	f000 f9ff 	bl	801617a <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8015d7c:	683b      	ldr	r3, [r7, #0]
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d121      	bne.n	8015dc6 <xQueueGenericReceive+0xf2>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8015d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d84:	1e5a      	subs	r2, r3, #1
 8015d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d88:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d8c:	681b      	ldr	r3, [r3, #0]
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	d104      	bne.n	8015d9c <xQueueGenericReceive+0xc8>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8015d92:	f001 f9ef 	bl	8017174 <pvTaskIncrementMutexHeldCount>
 8015d96:	4602      	mov	r2, r0
 8015d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d9a:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015d9e:	691b      	ldr	r3, [r3, #16]
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d027      	beq.n	8015df4 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015da6:	3310      	adds	r3, #16
 8015da8:	4618      	mov	r0, r3
 8015daa:	f000 fef3 	bl	8016b94 <xTaskRemoveFromEventList>
 8015dae:	4603      	mov	r3, r0
 8015db0:	2b00      	cmp	r3, #0
 8015db2:	d01f      	beq.n	8015df4 <xQueueGenericReceive+0x120>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8015db4:	4b4f      	ldr	r3, [pc, #316]	; (8015ef4 <xQueueGenericReceive+0x220>)
 8015db6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015dba:	601a      	str	r2, [r3, #0]
 8015dbc:	f3bf 8f4f 	dsb	sy
 8015dc0:	f3bf 8f6f 	isb	sy
 8015dc4:	e016      	b.n	8015df4 <xQueueGenericReceive+0x120>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8015dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015dc8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015dca:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d00f      	beq.n	8015df4 <xQueueGenericReceive+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015dd6:	3324      	adds	r3, #36	; 0x24
 8015dd8:	4618      	mov	r0, r3
 8015dda:	f000 fedb 	bl	8016b94 <xTaskRemoveFromEventList>
 8015dde:	4603      	mov	r3, r0
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d007      	beq.n	8015df4 <xQueueGenericReceive+0x120>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8015de4:	4b43      	ldr	r3, [pc, #268]	; (8015ef4 <xQueueGenericReceive+0x220>)
 8015de6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015dea:	601a      	str	r2, [r3, #0]
 8015dec:	f3bf 8f4f 	dsb	sy
 8015df0:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8015df4:	f7ff f90a 	bl	801500c <vPortExitCritical>
				return pdPASS;
 8015df8:	2301      	movs	r3, #1
 8015dfa:	e077      	b.n	8015eec <xQueueGenericReceive+0x218>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	2b00      	cmp	r3, #0
 8015e00:	d103      	bne.n	8015e0a <xQueueGenericReceive+0x136>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015e02:	f7ff f903 	bl	801500c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015e06:	2300      	movs	r3, #0
 8015e08:	e070      	b.n	8015eec <xQueueGenericReceive+0x218>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	d106      	bne.n	8015e1e <xQueueGenericReceive+0x14a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8015e10:	f107 0314 	add.w	r3, r7, #20
 8015e14:	4618      	mov	r0, r3
 8015e16:	f000 ff1f 	bl	8016c58 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015e1a:	2301      	movs	r3, #1
 8015e1c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015e1e:	f7ff f8f5 	bl	801500c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015e22:	f000 fc95 	bl	8016750 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015e26:	f7ff f8c3 	bl	8014fb0 <vPortEnterCritical>
 8015e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015e2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015e30:	b25b      	sxtb	r3, r3
 8015e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e36:	d103      	bne.n	8015e40 <xQueueGenericReceive+0x16c>
 8015e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015e3a:	2200      	movs	r2, #0
 8015e3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8015e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015e42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015e46:	b25b      	sxtb	r3, r3
 8015e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e4c:	d103      	bne.n	8015e56 <xQueueGenericReceive+0x182>
 8015e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015e50:	2200      	movs	r2, #0
 8015e52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8015e56:	f7ff f8d9 	bl	801500c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015e5a:	1d3a      	adds	r2, r7, #4
 8015e5c:	f107 0314 	add.w	r3, r7, #20
 8015e60:	4611      	mov	r1, r2
 8015e62:	4618      	mov	r0, r3
 8015e64:	f000 ff1c 	bl	8016ca0 <xTaskCheckForTimeOut>
 8015e68:	4603      	mov	r3, r0
 8015e6a:	2b00      	cmp	r3, #0
 8015e6c:	d131      	bne.n	8015ed2 <xQueueGenericReceive+0x1fe>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015e6e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015e70:	f000 f9fb 	bl	801626a <prvIsQueueEmpty>
 8015e74:	4603      	mov	r3, r0
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	d025      	beq.n	8015ec6 <xQueueGenericReceive+0x1f2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015e7c:	681b      	ldr	r3, [r3, #0]
 8015e7e:	2b00      	cmp	r3, #0
 8015e80:	d108      	bne.n	8015e94 <xQueueGenericReceive+0x1c0>
					{
						taskENTER_CRITICAL();
 8015e82:	f7ff f895 	bl	8014fb0 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8015e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015e88:	685b      	ldr	r3, [r3, #4]
 8015e8a:	4618      	mov	r0, r3
 8015e8c:	f001 f878 	bl	8016f80 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8015e90:	f7ff f8bc 	bl	801500c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015e96:	3324      	adds	r3, #36	; 0x24
 8015e98:	687a      	ldr	r2, [r7, #4]
 8015e9a:	4611      	mov	r1, r2
 8015e9c:	4618      	mov	r0, r3
 8015e9e:	f000 fe55 	bl	8016b4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015ea2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015ea4:	f000 f98f 	bl	80161c6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015ea8:	f000 fc60 	bl	801676c <xTaskResumeAll>
 8015eac:	4603      	mov	r3, r0
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	f47f af55 	bne.w	8015d5e <xQueueGenericReceive+0x8a>
				{
					portYIELD_WITHIN_API();
 8015eb4:	4b0f      	ldr	r3, [pc, #60]	; (8015ef4 <xQueueGenericReceive+0x220>)
 8015eb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015eba:	601a      	str	r2, [r3, #0]
 8015ebc:	f3bf 8f4f 	dsb	sy
 8015ec0:	f3bf 8f6f 	isb	sy
 8015ec4:	e74b      	b.n	8015d5e <xQueueGenericReceive+0x8a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015ec6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015ec8:	f000 f97d 	bl	80161c6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015ecc:	f000 fc4e 	bl	801676c <xTaskResumeAll>
 8015ed0:	e745      	b.n	8015d5e <xQueueGenericReceive+0x8a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8015ed2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015ed4:	f000 f977 	bl	80161c6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015ed8:	f000 fc48 	bl	801676c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015edc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015ede:	f000 f9c4 	bl	801626a <prvIsQueueEmpty>
 8015ee2:	4603      	mov	r3, r0
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	f43f af3a 	beq.w	8015d5e <xQueueGenericReceive+0x8a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015eea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8015eec:	4618      	mov	r0, r3
 8015eee:	3738      	adds	r7, #56	; 0x38
 8015ef0:	46bd      	mov	sp, r7
 8015ef2:	bd80      	pop	{r7, pc}
 8015ef4:	e000ed04 	.word	0xe000ed04

08015ef8 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015ef8:	b580      	push	{r7, lr}
 8015efa:	b08e      	sub	sp, #56	; 0x38
 8015efc:	af00      	add	r7, sp, #0
 8015efe:	60f8      	str	r0, [r7, #12]
 8015f00:	60b9      	str	r1, [r7, #8]
 8015f02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8015f04:	68fb      	ldr	r3, [r7, #12]
 8015f06:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	d109      	bne.n	8015f22 <xQueueReceiveFromISR+0x2a>
 8015f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f12:	f383 8811 	msr	BASEPRI, r3
 8015f16:	f3bf 8f6f 	isb	sy
 8015f1a:	f3bf 8f4f 	dsb	sy
 8015f1e:	623b      	str	r3, [r7, #32]
 8015f20:	e7fe      	b.n	8015f20 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015f22:	68bb      	ldr	r3, [r7, #8]
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d103      	bne.n	8015f30 <xQueueReceiveFromISR+0x38>
 8015f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015f2c:	2b00      	cmp	r3, #0
 8015f2e:	d101      	bne.n	8015f34 <xQueueReceiveFromISR+0x3c>
 8015f30:	2301      	movs	r3, #1
 8015f32:	e000      	b.n	8015f36 <xQueueReceiveFromISR+0x3e>
 8015f34:	2300      	movs	r3, #0
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d109      	bne.n	8015f4e <xQueueReceiveFromISR+0x56>
 8015f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f3e:	f383 8811 	msr	BASEPRI, r3
 8015f42:	f3bf 8f6f 	isb	sy
 8015f46:	f3bf 8f4f 	dsb	sy
 8015f4a:	61fb      	str	r3, [r7, #28]
 8015f4c:	e7fe      	b.n	8015f4c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015f4e:	f7ff f901 	bl	8015154 <vPortValidateInterruptPriority>
	__asm volatile
 8015f52:	f3ef 8211 	mrs	r2, BASEPRI
 8015f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f5a:	f383 8811 	msr	BASEPRI, r3
 8015f5e:	f3bf 8f6f 	isb	sy
 8015f62:	f3bf 8f4f 	dsb	sy
 8015f66:	61ba      	str	r2, [r7, #24]
 8015f68:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015f6a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015f72:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d02f      	beq.n	8015fda <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015f80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015f84:	68b9      	ldr	r1, [r7, #8]
 8015f86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015f88:	f000 f8f7 	bl	801617a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8015f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015f8e:	1e5a      	subs	r2, r3, #1
 8015f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f92:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015f94:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015f9c:	d112      	bne.n	8015fc4 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fa0:	691b      	ldr	r3, [r3, #16]
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d016      	beq.n	8015fd4 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fa8:	3310      	adds	r3, #16
 8015faa:	4618      	mov	r0, r3
 8015fac:	f000 fdf2 	bl	8016b94 <xTaskRemoveFromEventList>
 8015fb0:	4603      	mov	r3, r0
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d00e      	beq.n	8015fd4 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d00b      	beq.n	8015fd4 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015fbc:	687b      	ldr	r3, [r7, #4]
 8015fbe:	2201      	movs	r2, #1
 8015fc0:	601a      	str	r2, [r3, #0]
 8015fc2:	e007      	b.n	8015fd4 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015fc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015fc8:	3301      	adds	r3, #1
 8015fca:	b2db      	uxtb	r3, r3
 8015fcc:	b25a      	sxtb	r2, r3
 8015fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015fd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8015fd4:	2301      	movs	r3, #1
 8015fd6:	637b      	str	r3, [r7, #52]	; 0x34
 8015fd8:	e001      	b.n	8015fde <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8015fda:	2300      	movs	r3, #0
 8015fdc:	637b      	str	r3, [r7, #52]	; 0x34
 8015fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fe0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015fe2:	693b      	ldr	r3, [r7, #16]
 8015fe4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8015fea:	4618      	mov	r0, r3
 8015fec:	3738      	adds	r7, #56	; 0x38
 8015fee:	46bd      	mov	sp, r7
 8015ff0:	bd80      	pop	{r7, pc}

08015ff2 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015ff2:	b580      	push	{r7, lr}
 8015ff4:	b084      	sub	sp, #16
 8015ff6:	af00      	add	r7, sp, #0
 8015ff8:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015ffa:	687b      	ldr	r3, [r7, #4]
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d109      	bne.n	8016014 <uxQueueMessagesWaiting+0x22>
	__asm volatile
 8016000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016004:	f383 8811 	msr	BASEPRI, r3
 8016008:	f3bf 8f6f 	isb	sy
 801600c:	f3bf 8f4f 	dsb	sy
 8016010:	60bb      	str	r3, [r7, #8]
 8016012:	e7fe      	b.n	8016012 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
 8016014:	f7fe ffcc 	bl	8014fb0 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8016018:	687b      	ldr	r3, [r7, #4]
 801601a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801601c:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 801601e:	f7fe fff5 	bl	801500c <vPortExitCritical>

	return uxReturn;
 8016022:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8016024:	4618      	mov	r0, r3
 8016026:	3710      	adds	r7, #16
 8016028:	46bd      	mov	sp, r7
 801602a:	bd80      	pop	{r7, pc}

0801602c <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 801602c:	b480      	push	{r7}
 801602e:	b085      	sub	sp, #20
 8016030:	af00      	add	r7, sp, #0
 8016032:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	2b00      	cmp	r3, #0
 8016038:	d109      	bne.n	801604e <uxQueueMessagesWaitingFromISR+0x22>
 801603a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801603e:	f383 8811 	msr	BASEPRI, r3
 8016042:	f3bf 8f6f 	isb	sy
 8016046:	f3bf 8f4f 	dsb	sy
 801604a:	60bb      	str	r3, [r7, #8]
 801604c:	e7fe      	b.n	801604c <uxQueueMessagesWaitingFromISR+0x20>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016052:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 8016054:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8016056:	4618      	mov	r0, r3
 8016058:	3714      	adds	r7, #20
 801605a:	46bd      	mov	sp, r7
 801605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016060:	4770      	bx	lr

08016062 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8016062:	b580      	push	{r7, lr}
 8016064:	b084      	sub	sp, #16
 8016066:	af00      	add	r7, sp, #0
 8016068:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801606e:	68fb      	ldr	r3, [r7, #12]
 8016070:	2b00      	cmp	r3, #0
 8016072:	d109      	bne.n	8016088 <vQueueDelete+0x26>
 8016074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016078:	f383 8811 	msr	BASEPRI, r3
 801607c:	f3bf 8f6f 	isb	sy
 8016080:	f3bf 8f4f 	dsb	sy
 8016084:	60bb      	str	r3, [r7, #8]
 8016086:	e7fe      	b.n	8016086 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8016088:	68f8      	ldr	r0, [r7, #12]
 801608a:	f000 f91d 	bl	80162c8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801608e:	68fb      	ldr	r3, [r7, #12]
 8016090:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016094:	2b00      	cmp	r3, #0
 8016096:	d102      	bne.n	801609e <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 8016098:	68f8      	ldr	r0, [r7, #12]
 801609a:	f7ff f95b 	bl	8015354 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801609e:	bf00      	nop
 80160a0:	3710      	adds	r7, #16
 80160a2:	46bd      	mov	sp, r7
 80160a4:	bd80      	pop	{r7, pc}

080160a6 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80160a6:	b580      	push	{r7, lr}
 80160a8:	b086      	sub	sp, #24
 80160aa:	af00      	add	r7, sp, #0
 80160ac:	60f8      	str	r0, [r7, #12]
 80160ae:	60b9      	str	r1, [r7, #8]
 80160b0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80160b2:	2300      	movs	r3, #0
 80160b4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80160ba:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	d10d      	bne.n	80160e0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80160c4:	68fb      	ldr	r3, [r7, #12]
 80160c6:	681b      	ldr	r3, [r3, #0]
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d14d      	bne.n	8016168 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80160cc:	68fb      	ldr	r3, [r7, #12]
 80160ce:	685b      	ldr	r3, [r3, #4]
 80160d0:	4618      	mov	r0, r3
 80160d2:	f000 ffcb 	bl	801706c <xTaskPriorityDisinherit>
 80160d6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80160d8:	68fb      	ldr	r3, [r7, #12]
 80160da:	2200      	movs	r2, #0
 80160dc:	605a      	str	r2, [r3, #4]
 80160de:	e043      	b.n	8016168 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	d119      	bne.n	801611a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80160e6:	68fb      	ldr	r3, [r7, #12]
 80160e8:	6898      	ldr	r0, [r3, #8]
 80160ea:	68fb      	ldr	r3, [r7, #12]
 80160ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80160ee:	461a      	mov	r2, r3
 80160f0:	68b9      	ldr	r1, [r7, #8]
 80160f2:	f010 fbd0 	bl	8026896 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80160f6:	68fb      	ldr	r3, [r7, #12]
 80160f8:	689a      	ldr	r2, [r3, #8]
 80160fa:	68fb      	ldr	r3, [r7, #12]
 80160fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80160fe:	441a      	add	r2, r3
 8016100:	68fb      	ldr	r3, [r7, #12]
 8016102:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016104:	68fb      	ldr	r3, [r7, #12]
 8016106:	689a      	ldr	r2, [r3, #8]
 8016108:	68fb      	ldr	r3, [r7, #12]
 801610a:	685b      	ldr	r3, [r3, #4]
 801610c:	429a      	cmp	r2, r3
 801610e:	d32b      	bcc.n	8016168 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8016110:	68fb      	ldr	r3, [r7, #12]
 8016112:	681a      	ldr	r2, [r3, #0]
 8016114:	68fb      	ldr	r3, [r7, #12]
 8016116:	609a      	str	r2, [r3, #8]
 8016118:	e026      	b.n	8016168 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801611a:	68fb      	ldr	r3, [r7, #12]
 801611c:	68d8      	ldr	r0, [r3, #12]
 801611e:	68fb      	ldr	r3, [r7, #12]
 8016120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016122:	461a      	mov	r2, r3
 8016124:	68b9      	ldr	r1, [r7, #8]
 8016126:	f010 fbb6 	bl	8026896 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	68da      	ldr	r2, [r3, #12]
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016132:	425b      	negs	r3, r3
 8016134:	441a      	add	r2, r3
 8016136:	68fb      	ldr	r3, [r7, #12]
 8016138:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	68da      	ldr	r2, [r3, #12]
 801613e:	68fb      	ldr	r3, [r7, #12]
 8016140:	681b      	ldr	r3, [r3, #0]
 8016142:	429a      	cmp	r2, r3
 8016144:	d207      	bcs.n	8016156 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8016146:	68fb      	ldr	r3, [r7, #12]
 8016148:	685a      	ldr	r2, [r3, #4]
 801614a:	68fb      	ldr	r3, [r7, #12]
 801614c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801614e:	425b      	negs	r3, r3
 8016150:	441a      	add	r2, r3
 8016152:	68fb      	ldr	r3, [r7, #12]
 8016154:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	2b02      	cmp	r3, #2
 801615a:	d105      	bne.n	8016168 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801615c:	693b      	ldr	r3, [r7, #16]
 801615e:	2b00      	cmp	r3, #0
 8016160:	d002      	beq.n	8016168 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8016162:	693b      	ldr	r3, [r7, #16]
 8016164:	3b01      	subs	r3, #1
 8016166:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8016168:	693b      	ldr	r3, [r7, #16]
 801616a:	1c5a      	adds	r2, r3, #1
 801616c:	68fb      	ldr	r3, [r7, #12]
 801616e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8016170:	697b      	ldr	r3, [r7, #20]
}
 8016172:	4618      	mov	r0, r3
 8016174:	3718      	adds	r7, #24
 8016176:	46bd      	mov	sp, r7
 8016178:	bd80      	pop	{r7, pc}

0801617a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801617a:	b580      	push	{r7, lr}
 801617c:	b082      	sub	sp, #8
 801617e:	af00      	add	r7, sp, #0
 8016180:	6078      	str	r0, [r7, #4]
 8016182:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016188:	2b00      	cmp	r3, #0
 801618a:	d018      	beq.n	80161be <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 801618c:	687b      	ldr	r3, [r7, #4]
 801618e:	68da      	ldr	r2, [r3, #12]
 8016190:	687b      	ldr	r3, [r7, #4]
 8016192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016194:	441a      	add	r2, r3
 8016196:	687b      	ldr	r3, [r7, #4]
 8016198:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	68da      	ldr	r2, [r3, #12]
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	685b      	ldr	r3, [r3, #4]
 80161a2:	429a      	cmp	r2, r3
 80161a4:	d303      	bcc.n	80161ae <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	681a      	ldr	r2, [r3, #0]
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	68d9      	ldr	r1, [r3, #12]
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80161b6:	461a      	mov	r2, r3
 80161b8:	6838      	ldr	r0, [r7, #0]
 80161ba:	f010 fb6c 	bl	8026896 <memcpy>
	}
}
 80161be:	bf00      	nop
 80161c0:	3708      	adds	r7, #8
 80161c2:	46bd      	mov	sp, r7
 80161c4:	bd80      	pop	{r7, pc}

080161c6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80161c6:	b580      	push	{r7, lr}
 80161c8:	b084      	sub	sp, #16
 80161ca:	af00      	add	r7, sp, #0
 80161cc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80161ce:	f7fe feef 	bl	8014fb0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80161d8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80161da:	e011      	b.n	8016200 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80161dc:	687b      	ldr	r3, [r7, #4]
 80161de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	d012      	beq.n	801620a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	3324      	adds	r3, #36	; 0x24
 80161e8:	4618      	mov	r0, r3
 80161ea:	f000 fcd3 	bl	8016b94 <xTaskRemoveFromEventList>
 80161ee:	4603      	mov	r3, r0
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	d001      	beq.n	80161f8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80161f4:	f000 fdb2 	bl	8016d5c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80161f8:	7bfb      	ldrb	r3, [r7, #15]
 80161fa:	3b01      	subs	r3, #1
 80161fc:	b2db      	uxtb	r3, r3
 80161fe:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016204:	2b00      	cmp	r3, #0
 8016206:	dce9      	bgt.n	80161dc <prvUnlockQueue+0x16>
 8016208:	e000      	b.n	801620c <prvUnlockQueue+0x46>
					break;
 801620a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	22ff      	movs	r2, #255	; 0xff
 8016210:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8016214:	f7fe fefa 	bl	801500c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8016218:	f7fe feca 	bl	8014fb0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016222:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016224:	e011      	b.n	801624a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	691b      	ldr	r3, [r3, #16]
 801622a:	2b00      	cmp	r3, #0
 801622c:	d012      	beq.n	8016254 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	3310      	adds	r3, #16
 8016232:	4618      	mov	r0, r3
 8016234:	f000 fcae 	bl	8016b94 <xTaskRemoveFromEventList>
 8016238:	4603      	mov	r3, r0
 801623a:	2b00      	cmp	r3, #0
 801623c:	d001      	beq.n	8016242 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801623e:	f000 fd8d 	bl	8016d5c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8016242:	7bbb      	ldrb	r3, [r7, #14]
 8016244:	3b01      	subs	r3, #1
 8016246:	b2db      	uxtb	r3, r3
 8016248:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801624a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801624e:	2b00      	cmp	r3, #0
 8016250:	dce9      	bgt.n	8016226 <prvUnlockQueue+0x60>
 8016252:	e000      	b.n	8016256 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8016254:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	22ff      	movs	r2, #255	; 0xff
 801625a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801625e:	f7fe fed5 	bl	801500c <vPortExitCritical>
}
 8016262:	bf00      	nop
 8016264:	3710      	adds	r7, #16
 8016266:	46bd      	mov	sp, r7
 8016268:	bd80      	pop	{r7, pc}

0801626a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801626a:	b580      	push	{r7, lr}
 801626c:	b084      	sub	sp, #16
 801626e:	af00      	add	r7, sp, #0
 8016270:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016272:	f7fe fe9d 	bl	8014fb0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016276:	687b      	ldr	r3, [r7, #4]
 8016278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801627a:	2b00      	cmp	r3, #0
 801627c:	d102      	bne.n	8016284 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801627e:	2301      	movs	r3, #1
 8016280:	60fb      	str	r3, [r7, #12]
 8016282:	e001      	b.n	8016288 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8016284:	2300      	movs	r3, #0
 8016286:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016288:	f7fe fec0 	bl	801500c <vPortExitCritical>

	return xReturn;
 801628c:	68fb      	ldr	r3, [r7, #12]
}
 801628e:	4618      	mov	r0, r3
 8016290:	3710      	adds	r7, #16
 8016292:	46bd      	mov	sp, r7
 8016294:	bd80      	pop	{r7, pc}

08016296 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8016296:	b580      	push	{r7, lr}
 8016298:	b084      	sub	sp, #16
 801629a:	af00      	add	r7, sp, #0
 801629c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801629e:	f7fe fe87 	bl	8014fb0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80162aa:	429a      	cmp	r2, r3
 80162ac:	d102      	bne.n	80162b4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80162ae:	2301      	movs	r3, #1
 80162b0:	60fb      	str	r3, [r7, #12]
 80162b2:	e001      	b.n	80162b8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80162b4:	2300      	movs	r3, #0
 80162b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80162b8:	f7fe fea8 	bl	801500c <vPortExitCritical>

	return xReturn;
 80162bc:	68fb      	ldr	r3, [r7, #12]
}
 80162be:	4618      	mov	r0, r3
 80162c0:	3710      	adds	r7, #16
 80162c2:	46bd      	mov	sp, r7
 80162c4:	bd80      	pop	{r7, pc}
	...

080162c8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80162c8:	b480      	push	{r7}
 80162ca:	b085      	sub	sp, #20
 80162cc:	af00      	add	r7, sp, #0
 80162ce:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80162d0:	2300      	movs	r3, #0
 80162d2:	60fb      	str	r3, [r7, #12]
 80162d4:	e016      	b.n	8016304 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80162d6:	4a10      	ldr	r2, [pc, #64]	; (8016318 <vQueueUnregisterQueue+0x50>)
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	00db      	lsls	r3, r3, #3
 80162dc:	4413      	add	r3, r2
 80162de:	685a      	ldr	r2, [r3, #4]
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	429a      	cmp	r2, r3
 80162e4:	d10b      	bne.n	80162fe <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80162e6:	4a0c      	ldr	r2, [pc, #48]	; (8016318 <vQueueUnregisterQueue+0x50>)
 80162e8:	68fb      	ldr	r3, [r7, #12]
 80162ea:	2100      	movs	r1, #0
 80162ec:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80162f0:	4a09      	ldr	r2, [pc, #36]	; (8016318 <vQueueUnregisterQueue+0x50>)
 80162f2:	68fb      	ldr	r3, [r7, #12]
 80162f4:	00db      	lsls	r3, r3, #3
 80162f6:	4413      	add	r3, r2
 80162f8:	2200      	movs	r2, #0
 80162fa:	605a      	str	r2, [r3, #4]
				break;
 80162fc:	e005      	b.n	801630a <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	3301      	adds	r3, #1
 8016302:	60fb      	str	r3, [r7, #12]
 8016304:	68fb      	ldr	r3, [r7, #12]
 8016306:	2b0f      	cmp	r3, #15
 8016308:	d9e5      	bls.n	80162d6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801630a:	bf00      	nop
 801630c:	3714      	adds	r7, #20
 801630e:	46bd      	mov	sp, r7
 8016310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016314:	4770      	bx	lr
 8016316:	bf00      	nop
 8016318:	2000a1e0 	.word	0x2000a1e0

0801631c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801631c:	b580      	push	{r7, lr}
 801631e:	b08c      	sub	sp, #48	; 0x30
 8016320:	af04      	add	r7, sp, #16
 8016322:	60f8      	str	r0, [r7, #12]
 8016324:	60b9      	str	r1, [r7, #8]
 8016326:	607a      	str	r2, [r7, #4]
 8016328:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801632a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801632c:	2b00      	cmp	r3, #0
 801632e:	d109      	bne.n	8016344 <xTaskCreateStatic+0x28>
 8016330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016334:	f383 8811 	msr	BASEPRI, r3
 8016338:	f3bf 8f6f 	isb	sy
 801633c:	f3bf 8f4f 	dsb	sy
 8016340:	61bb      	str	r3, [r7, #24]
 8016342:	e7fe      	b.n	8016342 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8016344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016346:	2b00      	cmp	r3, #0
 8016348:	d109      	bne.n	801635e <xTaskCreateStatic+0x42>
 801634a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801634e:	f383 8811 	msr	BASEPRI, r3
 8016352:	f3bf 8f6f 	isb	sy
 8016356:	f3bf 8f4f 	dsb	sy
 801635a:	617b      	str	r3, [r7, #20]
 801635c:	e7fe      	b.n	801635c <xTaskCreateStatic+0x40>

		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801635e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016360:	2b00      	cmp	r3, #0
 8016362:	d01e      	beq.n	80163a2 <xTaskCreateStatic+0x86>
 8016364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016366:	2b00      	cmp	r3, #0
 8016368:	d01b      	beq.n	80163a2 <xTaskCreateStatic+0x86>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801636a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801636c:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801636e:	69fb      	ldr	r3, [r7, #28]
 8016370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016372:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016374:	69fb      	ldr	r3, [r7, #28]
 8016376:	2202      	movs	r2, #2
 8016378:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801637c:	2300      	movs	r3, #0
 801637e:	9303      	str	r3, [sp, #12]
 8016380:	69fb      	ldr	r3, [r7, #28]
 8016382:	9302      	str	r3, [sp, #8]
 8016384:	f107 0310 	add.w	r3, r7, #16
 8016388:	9301      	str	r3, [sp, #4]
 801638a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801638c:	9300      	str	r3, [sp, #0]
 801638e:	683b      	ldr	r3, [r7, #0]
 8016390:	687a      	ldr	r2, [r7, #4]
 8016392:	68b9      	ldr	r1, [r7, #8]
 8016394:	68f8      	ldr	r0, [r7, #12]
 8016396:	f000 f850 	bl	801643a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801639a:	69f8      	ldr	r0, [r7, #28]
 801639c:	f000 f8d6 	bl	801654c <prvAddNewTaskToReadyList>
 80163a0:	e001      	b.n	80163a6 <xTaskCreateStatic+0x8a>
		}
		else
		{
			xReturn = NULL;
 80163a2:	2300      	movs	r3, #0
 80163a4:	613b      	str	r3, [r7, #16]
		}

		return xReturn;
 80163a6:	693b      	ldr	r3, [r7, #16]
	}
 80163a8:	4618      	mov	r0, r3
 80163aa:	3720      	adds	r7, #32
 80163ac:	46bd      	mov	sp, r7
 80163ae:	bd80      	pop	{r7, pc}

080163b0 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80163b0:	b580      	push	{r7, lr}
 80163b2:	b08c      	sub	sp, #48	; 0x30
 80163b4:	af04      	add	r7, sp, #16
 80163b6:	60f8      	str	r0, [r7, #12]
 80163b8:	60b9      	str	r1, [r7, #8]
 80163ba:	603b      	str	r3, [r7, #0]
 80163bc:	4613      	mov	r3, r2
 80163be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80163c0:	88fb      	ldrh	r3, [r7, #6]
 80163c2:	009b      	lsls	r3, r3, #2
 80163c4:	4618      	mov	r0, r3
 80163c6:	f7fe ff03 	bl	80151d0 <pvPortMalloc>
 80163ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80163cc:	697b      	ldr	r3, [r7, #20]
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d00e      	beq.n	80163f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80163d2:	2060      	movs	r0, #96	; 0x60
 80163d4:	f7fe fefc 	bl	80151d0 <pvPortMalloc>
 80163d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80163da:	69fb      	ldr	r3, [r7, #28]
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d003      	beq.n	80163e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80163e0:	69fb      	ldr	r3, [r7, #28]
 80163e2:	697a      	ldr	r2, [r7, #20]
 80163e4:	631a      	str	r2, [r3, #48]	; 0x30
 80163e6:	e005      	b.n	80163f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80163e8:	6978      	ldr	r0, [r7, #20]
 80163ea:	f7fe ffb3 	bl	8015354 <vPortFree>
 80163ee:	e001      	b.n	80163f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80163f0:	2300      	movs	r3, #0
 80163f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80163f4:	69fb      	ldr	r3, [r7, #28]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d017      	beq.n	801642a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80163fa:	69fb      	ldr	r3, [r7, #28]
 80163fc:	2200      	movs	r2, #0
 80163fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8016402:	88fa      	ldrh	r2, [r7, #6]
 8016404:	2300      	movs	r3, #0
 8016406:	9303      	str	r3, [sp, #12]
 8016408:	69fb      	ldr	r3, [r7, #28]
 801640a:	9302      	str	r3, [sp, #8]
 801640c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801640e:	9301      	str	r3, [sp, #4]
 8016410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016412:	9300      	str	r3, [sp, #0]
 8016414:	683b      	ldr	r3, [r7, #0]
 8016416:	68b9      	ldr	r1, [r7, #8]
 8016418:	68f8      	ldr	r0, [r7, #12]
 801641a:	f000 f80e 	bl	801643a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801641e:	69f8      	ldr	r0, [r7, #28]
 8016420:	f000 f894 	bl	801654c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016424:	2301      	movs	r3, #1
 8016426:	61bb      	str	r3, [r7, #24]
 8016428:	e002      	b.n	8016430 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801642a:	f04f 33ff 	mov.w	r3, #4294967295
 801642e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016430:	69bb      	ldr	r3, [r7, #24]
	}
 8016432:	4618      	mov	r0, r3
 8016434:	3720      	adds	r7, #32
 8016436:	46bd      	mov	sp, r7
 8016438:	bd80      	pop	{r7, pc}

0801643a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 801643a:	b580      	push	{r7, lr}
 801643c:	b088      	sub	sp, #32
 801643e:	af00      	add	r7, sp, #0
 8016440:	60f8      	str	r0, [r7, #12]
 8016442:	60b9      	str	r1, [r7, #8]
 8016444:	607a      	str	r2, [r7, #4]
 8016446:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801644a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801644c:	687b      	ldr	r3, [r7, #4]
 801644e:	009b      	lsls	r3, r3, #2
 8016450:	461a      	mov	r2, r3
 8016452:	21a5      	movs	r1, #165	; 0xa5
 8016454:	f010 fa2a 	bl	80268ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8016458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801645a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8016462:	3b01      	subs	r3, #1
 8016464:	009b      	lsls	r3, r3, #2
 8016466:	4413      	add	r3, r2
 8016468:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 801646a:	69bb      	ldr	r3, [r7, #24]
 801646c:	f023 0307 	bic.w	r3, r3, #7
 8016470:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016472:	69bb      	ldr	r3, [r7, #24]
 8016474:	f003 0307 	and.w	r3, r3, #7
 8016478:	2b00      	cmp	r3, #0
 801647a:	d009      	beq.n	8016490 <prvInitialiseNewTask+0x56>
 801647c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016480:	f383 8811 	msr	BASEPRI, r3
 8016484:	f3bf 8f6f 	isb	sy
 8016488:	f3bf 8f4f 	dsb	sy
 801648c:	617b      	str	r3, [r7, #20]
 801648e:	e7fe      	b.n	801648e <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016490:	2300      	movs	r3, #0
 8016492:	61fb      	str	r3, [r7, #28]
 8016494:	e012      	b.n	80164bc <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016496:	68ba      	ldr	r2, [r7, #8]
 8016498:	69fb      	ldr	r3, [r7, #28]
 801649a:	4413      	add	r3, r2
 801649c:	7819      	ldrb	r1, [r3, #0]
 801649e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80164a0:	69fb      	ldr	r3, [r7, #28]
 80164a2:	4413      	add	r3, r2
 80164a4:	3334      	adds	r3, #52	; 0x34
 80164a6:	460a      	mov	r2, r1
 80164a8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80164aa:	68ba      	ldr	r2, [r7, #8]
 80164ac:	69fb      	ldr	r3, [r7, #28]
 80164ae:	4413      	add	r3, r2
 80164b0:	781b      	ldrb	r3, [r3, #0]
 80164b2:	2b00      	cmp	r3, #0
 80164b4:	d006      	beq.n	80164c4 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80164b6:	69fb      	ldr	r3, [r7, #28]
 80164b8:	3301      	adds	r3, #1
 80164ba:	61fb      	str	r3, [r7, #28]
 80164bc:	69fb      	ldr	r3, [r7, #28]
 80164be:	2b0f      	cmp	r3, #15
 80164c0:	d9e9      	bls.n	8016496 <prvInitialiseNewTask+0x5c>
 80164c2:	e000      	b.n	80164c6 <prvInitialiseNewTask+0x8c>
		{
			break;
 80164c4:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80164c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164c8:	2200      	movs	r2, #0
 80164ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80164ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80164d0:	2b06      	cmp	r3, #6
 80164d2:	d901      	bls.n	80164d8 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80164d4:	2306      	movs	r3, #6
 80164d6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80164d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80164dc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80164de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80164e2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80164e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164e6:	2200      	movs	r2, #0
 80164e8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80164ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164ec:	3304      	adds	r3, #4
 80164ee:	4618      	mov	r0, r3
 80164f0:	f7fe fbc1 	bl	8014c76 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80164f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80164f6:	3318      	adds	r3, #24
 80164f8:	4618      	mov	r0, r3
 80164fa:	f7fe fbbc 	bl	8014c76 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80164fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016502:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016506:	f1c3 0207 	rsb	r2, r3, #7
 801650a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801650c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801650e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016510:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016512:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8016514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016516:	2200      	movs	r2, #0
 8016518:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801651a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801651c:	2200      	movs	r2, #0
 801651e:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016522:	2200      	movs	r2, #0
 8016524:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016528:	683a      	ldr	r2, [r7, #0]
 801652a:	68f9      	ldr	r1, [r7, #12]
 801652c:	69b8      	ldr	r0, [r7, #24]
 801652e:	f7fe fc37 	bl	8014da0 <pxPortInitialiseStack>
 8016532:	4602      	mov	r2, r0
 8016534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016536:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8016538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801653a:	2b00      	cmp	r3, #0
 801653c:	d002      	beq.n	8016544 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801653e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016540:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016542:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016544:	bf00      	nop
 8016546:	3720      	adds	r7, #32
 8016548:	46bd      	mov	sp, r7
 801654a:	bd80      	pop	{r7, pc}

0801654c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801654c:	b580      	push	{r7, lr}
 801654e:	b082      	sub	sp, #8
 8016550:	af00      	add	r7, sp, #0
 8016552:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016554:	f7fe fd2c 	bl	8014fb0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016558:	4b2c      	ldr	r3, [pc, #176]	; (801660c <prvAddNewTaskToReadyList+0xc0>)
 801655a:	681b      	ldr	r3, [r3, #0]
 801655c:	3301      	adds	r3, #1
 801655e:	4a2b      	ldr	r2, [pc, #172]	; (801660c <prvAddNewTaskToReadyList+0xc0>)
 8016560:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016562:	4b2b      	ldr	r3, [pc, #172]	; (8016610 <prvAddNewTaskToReadyList+0xc4>)
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	2b00      	cmp	r3, #0
 8016568:	d109      	bne.n	801657e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801656a:	4a29      	ldr	r2, [pc, #164]	; (8016610 <prvAddNewTaskToReadyList+0xc4>)
 801656c:	687b      	ldr	r3, [r7, #4]
 801656e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016570:	4b26      	ldr	r3, [pc, #152]	; (801660c <prvAddNewTaskToReadyList+0xc0>)
 8016572:	681b      	ldr	r3, [r3, #0]
 8016574:	2b01      	cmp	r3, #1
 8016576:	d110      	bne.n	801659a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016578:	f000 fc14 	bl	8016da4 <prvInitialiseTaskLists>
 801657c:	e00d      	b.n	801659a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801657e:	4b25      	ldr	r3, [pc, #148]	; (8016614 <prvAddNewTaskToReadyList+0xc8>)
 8016580:	681b      	ldr	r3, [r3, #0]
 8016582:	2b00      	cmp	r3, #0
 8016584:	d109      	bne.n	801659a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016586:	4b22      	ldr	r3, [pc, #136]	; (8016610 <prvAddNewTaskToReadyList+0xc4>)
 8016588:	681b      	ldr	r3, [r3, #0]
 801658a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801658c:	687b      	ldr	r3, [r7, #4]
 801658e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016590:	429a      	cmp	r2, r3
 8016592:	d802      	bhi.n	801659a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016594:	4a1e      	ldr	r2, [pc, #120]	; (8016610 <prvAddNewTaskToReadyList+0xc4>)
 8016596:	687b      	ldr	r3, [r7, #4]
 8016598:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801659a:	4b1f      	ldr	r3, [pc, #124]	; (8016618 <prvAddNewTaskToReadyList+0xcc>)
 801659c:	681b      	ldr	r3, [r3, #0]
 801659e:	3301      	adds	r3, #1
 80165a0:	4a1d      	ldr	r2, [pc, #116]	; (8016618 <prvAddNewTaskToReadyList+0xcc>)
 80165a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80165a4:	4b1c      	ldr	r3, [pc, #112]	; (8016618 <prvAddNewTaskToReadyList+0xcc>)
 80165a6:	681a      	ldr	r2, [r3, #0]
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80165b0:	2201      	movs	r2, #1
 80165b2:	409a      	lsls	r2, r3
 80165b4:	4b19      	ldr	r3, [pc, #100]	; (801661c <prvAddNewTaskToReadyList+0xd0>)
 80165b6:	681b      	ldr	r3, [r3, #0]
 80165b8:	4313      	orrs	r3, r2
 80165ba:	4a18      	ldr	r2, [pc, #96]	; (801661c <prvAddNewTaskToReadyList+0xd0>)
 80165bc:	6013      	str	r3, [r2, #0]
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80165c2:	4613      	mov	r3, r2
 80165c4:	009b      	lsls	r3, r3, #2
 80165c6:	4413      	add	r3, r2
 80165c8:	009b      	lsls	r3, r3, #2
 80165ca:	4a15      	ldr	r2, [pc, #84]	; (8016620 <prvAddNewTaskToReadyList+0xd4>)
 80165cc:	441a      	add	r2, r3
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	3304      	adds	r3, #4
 80165d2:	4619      	mov	r1, r3
 80165d4:	4610      	mov	r0, r2
 80165d6:	f7fe fb5b 	bl	8014c90 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80165da:	f7fe fd17 	bl	801500c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80165de:	4b0d      	ldr	r3, [pc, #52]	; (8016614 <prvAddNewTaskToReadyList+0xc8>)
 80165e0:	681b      	ldr	r3, [r3, #0]
 80165e2:	2b00      	cmp	r3, #0
 80165e4:	d00e      	beq.n	8016604 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80165e6:	4b0a      	ldr	r3, [pc, #40]	; (8016610 <prvAddNewTaskToReadyList+0xc4>)
 80165e8:	681b      	ldr	r3, [r3, #0]
 80165ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80165f0:	429a      	cmp	r2, r3
 80165f2:	d207      	bcs.n	8016604 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80165f4:	4b0b      	ldr	r3, [pc, #44]	; (8016624 <prvAddNewTaskToReadyList+0xd8>)
 80165f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80165fa:	601a      	str	r2, [r3, #0]
 80165fc:	f3bf 8f4f 	dsb	sy
 8016600:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016604:	bf00      	nop
 8016606:	3708      	adds	r7, #8
 8016608:	46bd      	mov	sp, r7
 801660a:	bd80      	pop	{r7, pc}
 801660c:	20009360 	.word	0x20009360
 8016610:	20009260 	.word	0x20009260
 8016614:	2000936c 	.word	0x2000936c
 8016618:	2000937c 	.word	0x2000937c
 801661c:	20009368 	.word	0x20009368
 8016620:	20009264 	.word	0x20009264
 8016624:	e000ed04 	.word	0xe000ed04

08016628 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016628:	b580      	push	{r7, lr}
 801662a:	b084      	sub	sp, #16
 801662c:	af00      	add	r7, sp, #0
 801662e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016630:	2300      	movs	r3, #0
 8016632:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016634:	687b      	ldr	r3, [r7, #4]
 8016636:	2b00      	cmp	r3, #0
 8016638:	d016      	beq.n	8016668 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801663a:	4b13      	ldr	r3, [pc, #76]	; (8016688 <vTaskDelay+0x60>)
 801663c:	681b      	ldr	r3, [r3, #0]
 801663e:	2b00      	cmp	r3, #0
 8016640:	d009      	beq.n	8016656 <vTaskDelay+0x2e>
 8016642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016646:	f383 8811 	msr	BASEPRI, r3
 801664a:	f3bf 8f6f 	isb	sy
 801664e:	f3bf 8f4f 	dsb	sy
 8016652:	60bb      	str	r3, [r7, #8]
 8016654:	e7fe      	b.n	8016654 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8016656:	f000 f87b 	bl	8016750 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801665a:	2100      	movs	r1, #0
 801665c:	6878      	ldr	r0, [r7, #4]
 801665e:	f000 fd9d 	bl	801719c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016662:	f000 f883 	bl	801676c <xTaskResumeAll>
 8016666:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016668:	68fb      	ldr	r3, [r7, #12]
 801666a:	2b00      	cmp	r3, #0
 801666c:	d107      	bne.n	801667e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 801666e:	4b07      	ldr	r3, [pc, #28]	; (801668c <vTaskDelay+0x64>)
 8016670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016674:	601a      	str	r2, [r3, #0]
 8016676:	f3bf 8f4f 	dsb	sy
 801667a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801667e:	bf00      	nop
 8016680:	3710      	adds	r7, #16
 8016682:	46bd      	mov	sp, r7
 8016684:	bd80      	pop	{r7, pc}
 8016686:	bf00      	nop
 8016688:	20009388 	.word	0x20009388
 801668c:	e000ed04 	.word	0xe000ed04

08016690 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016690:	b580      	push	{r7, lr}
 8016692:	b08a      	sub	sp, #40	; 0x28
 8016694:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016696:	2300      	movs	r3, #0
 8016698:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801669a:	2300      	movs	r3, #0
 801669c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801669e:	463a      	mov	r2, r7
 80166a0:	1d39      	adds	r1, r7, #4
 80166a2:	f107 0308 	add.w	r3, r7, #8
 80166a6:	4618      	mov	r0, r3
 80166a8:	f00e f868 	bl	802477c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80166ac:	6839      	ldr	r1, [r7, #0]
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	68ba      	ldr	r2, [r7, #8]
 80166b2:	9202      	str	r2, [sp, #8]
 80166b4:	9301      	str	r3, [sp, #4]
 80166b6:	2300      	movs	r3, #0
 80166b8:	9300      	str	r3, [sp, #0]
 80166ba:	2300      	movs	r3, #0
 80166bc:	460a      	mov	r2, r1
 80166be:	491e      	ldr	r1, [pc, #120]	; (8016738 <vTaskStartScheduler+0xa8>)
 80166c0:	481e      	ldr	r0, [pc, #120]	; (801673c <vTaskStartScheduler+0xac>)
 80166c2:	f7ff fe2b 	bl	801631c <xTaskCreateStatic>
 80166c6:	4602      	mov	r2, r0
 80166c8:	4b1d      	ldr	r3, [pc, #116]	; (8016740 <vTaskStartScheduler+0xb0>)
 80166ca:	601a      	str	r2, [r3, #0]
												( void * ) NULL,
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80166cc:	4b1c      	ldr	r3, [pc, #112]	; (8016740 <vTaskStartScheduler+0xb0>)
 80166ce:	681b      	ldr	r3, [r3, #0]
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d002      	beq.n	80166da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80166d4:	2301      	movs	r3, #1
 80166d6:	617b      	str	r3, [r7, #20]
 80166d8:	e001      	b.n	80166de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80166da:	2300      	movs	r3, #0
 80166dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80166de:	697b      	ldr	r3, [r7, #20]
 80166e0:	2b01      	cmp	r3, #1
 80166e2:	d117      	bne.n	8016714 <vTaskStartScheduler+0x84>
 80166e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166e8:	f383 8811 	msr	BASEPRI, r3
 80166ec:	f3bf 8f6f 	isb	sy
 80166f0:	f3bf 8f4f 	dsb	sy
 80166f4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80166f6:	4b13      	ldr	r3, [pc, #76]	; (8016744 <vTaskStartScheduler+0xb4>)
 80166f8:	f04f 32ff 	mov.w	r2, #4294967295
 80166fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80166fe:	4b12      	ldr	r3, [pc, #72]	; (8016748 <vTaskStartScheduler+0xb8>)
 8016700:	2201      	movs	r2, #1
 8016702:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8016704:	4b11      	ldr	r3, [pc, #68]	; (801674c <vTaskStartScheduler+0xbc>)
 8016706:	2200      	movs	r2, #0
 8016708:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 801670a:	f00e f819 	bl	8024740 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801670e:	f7fe fbc3 	bl	8014e98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016712:	e00d      	b.n	8016730 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016714:	697b      	ldr	r3, [r7, #20]
 8016716:	f1b3 3fff 	cmp.w	r3, #4294967295
 801671a:	d109      	bne.n	8016730 <vTaskStartScheduler+0xa0>
 801671c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016720:	f383 8811 	msr	BASEPRI, r3
 8016724:	f3bf 8f6f 	isb	sy
 8016728:	f3bf 8f4f 	dsb	sy
 801672c:	60fb      	str	r3, [r7, #12]
 801672e:	e7fe      	b.n	801672e <vTaskStartScheduler+0x9e>
}
 8016730:	bf00      	nop
 8016732:	3718      	adds	r7, #24
 8016734:	46bd      	mov	sp, r7
 8016736:	bd80      	pop	{r7, pc}
 8016738:	08026a78 	.word	0x08026a78
 801673c:	08016d75 	.word	0x08016d75
 8016740:	20009384 	.word	0x20009384
 8016744:	20009380 	.word	0x20009380
 8016748:	2000936c 	.word	0x2000936c
 801674c:	20009364 	.word	0x20009364

08016750 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016750:	b480      	push	{r7}
 8016752:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016754:	4b04      	ldr	r3, [pc, #16]	; (8016768 <vTaskSuspendAll+0x18>)
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	3301      	adds	r3, #1
 801675a:	4a03      	ldr	r2, [pc, #12]	; (8016768 <vTaskSuspendAll+0x18>)
 801675c:	6013      	str	r3, [r2, #0]
}
 801675e:	bf00      	nop
 8016760:	46bd      	mov	sp, r7
 8016762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016766:	4770      	bx	lr
 8016768:	20009388 	.word	0x20009388

0801676c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801676c:	b580      	push	{r7, lr}
 801676e:	b084      	sub	sp, #16
 8016770:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8016772:	2300      	movs	r3, #0
 8016774:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8016776:	2300      	movs	r3, #0
 8016778:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801677a:	4b41      	ldr	r3, [pc, #260]	; (8016880 <xTaskResumeAll+0x114>)
 801677c:	681b      	ldr	r3, [r3, #0]
 801677e:	2b00      	cmp	r3, #0
 8016780:	d109      	bne.n	8016796 <xTaskResumeAll+0x2a>
 8016782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016786:	f383 8811 	msr	BASEPRI, r3
 801678a:	f3bf 8f6f 	isb	sy
 801678e:	f3bf 8f4f 	dsb	sy
 8016792:	603b      	str	r3, [r7, #0]
 8016794:	e7fe      	b.n	8016794 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8016796:	f7fe fc0b 	bl	8014fb0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801679a:	4b39      	ldr	r3, [pc, #228]	; (8016880 <xTaskResumeAll+0x114>)
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	3b01      	subs	r3, #1
 80167a0:	4a37      	ldr	r2, [pc, #220]	; (8016880 <xTaskResumeAll+0x114>)
 80167a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80167a4:	4b36      	ldr	r3, [pc, #216]	; (8016880 <xTaskResumeAll+0x114>)
 80167a6:	681b      	ldr	r3, [r3, #0]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d161      	bne.n	8016870 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80167ac:	4b35      	ldr	r3, [pc, #212]	; (8016884 <xTaskResumeAll+0x118>)
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	d05d      	beq.n	8016870 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80167b4:	e02e      	b.n	8016814 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80167b6:	4b34      	ldr	r3, [pc, #208]	; (8016888 <xTaskResumeAll+0x11c>)
 80167b8:	68db      	ldr	r3, [r3, #12]
 80167ba:	68db      	ldr	r3, [r3, #12]
 80167bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80167be:	68fb      	ldr	r3, [r7, #12]
 80167c0:	3318      	adds	r3, #24
 80167c2:	4618      	mov	r0, r3
 80167c4:	f7fe fac1 	bl	8014d4a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80167c8:	68fb      	ldr	r3, [r7, #12]
 80167ca:	3304      	adds	r3, #4
 80167cc:	4618      	mov	r0, r3
 80167ce:	f7fe fabc 	bl	8014d4a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80167d6:	2201      	movs	r2, #1
 80167d8:	409a      	lsls	r2, r3
 80167da:	4b2c      	ldr	r3, [pc, #176]	; (801688c <xTaskResumeAll+0x120>)
 80167dc:	681b      	ldr	r3, [r3, #0]
 80167de:	4313      	orrs	r3, r2
 80167e0:	4a2a      	ldr	r2, [pc, #168]	; (801688c <xTaskResumeAll+0x120>)
 80167e2:	6013      	str	r3, [r2, #0]
 80167e4:	68fb      	ldr	r3, [r7, #12]
 80167e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80167e8:	4613      	mov	r3, r2
 80167ea:	009b      	lsls	r3, r3, #2
 80167ec:	4413      	add	r3, r2
 80167ee:	009b      	lsls	r3, r3, #2
 80167f0:	4a27      	ldr	r2, [pc, #156]	; (8016890 <xTaskResumeAll+0x124>)
 80167f2:	441a      	add	r2, r3
 80167f4:	68fb      	ldr	r3, [r7, #12]
 80167f6:	3304      	adds	r3, #4
 80167f8:	4619      	mov	r1, r3
 80167fa:	4610      	mov	r0, r2
 80167fc:	f7fe fa48 	bl	8014c90 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016800:	68fb      	ldr	r3, [r7, #12]
 8016802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016804:	4b23      	ldr	r3, [pc, #140]	; (8016894 <xTaskResumeAll+0x128>)
 8016806:	681b      	ldr	r3, [r3, #0]
 8016808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801680a:	429a      	cmp	r2, r3
 801680c:	d302      	bcc.n	8016814 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 801680e:	4b22      	ldr	r3, [pc, #136]	; (8016898 <xTaskResumeAll+0x12c>)
 8016810:	2201      	movs	r2, #1
 8016812:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016814:	4b1c      	ldr	r3, [pc, #112]	; (8016888 <xTaskResumeAll+0x11c>)
 8016816:	681b      	ldr	r3, [r3, #0]
 8016818:	2b00      	cmp	r3, #0
 801681a:	d1cc      	bne.n	80167b6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801681c:	68fb      	ldr	r3, [r7, #12]
 801681e:	2b00      	cmp	r3, #0
 8016820:	d001      	beq.n	8016826 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016822:	f000 fb69 	bl	8016ef8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8016826:	4b1d      	ldr	r3, [pc, #116]	; (801689c <xTaskResumeAll+0x130>)
 8016828:	681b      	ldr	r3, [r3, #0]
 801682a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	2b00      	cmp	r3, #0
 8016830:	d010      	beq.n	8016854 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016832:	f000 f859 	bl	80168e8 <xTaskIncrementTick>
 8016836:	4603      	mov	r3, r0
 8016838:	2b00      	cmp	r3, #0
 801683a:	d002      	beq.n	8016842 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 801683c:	4b16      	ldr	r3, [pc, #88]	; (8016898 <xTaskResumeAll+0x12c>)
 801683e:	2201      	movs	r2, #1
 8016840:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8016842:	687b      	ldr	r3, [r7, #4]
 8016844:	3b01      	subs	r3, #1
 8016846:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	2b00      	cmp	r3, #0
 801684c:	d1f1      	bne.n	8016832 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 801684e:	4b13      	ldr	r3, [pc, #76]	; (801689c <xTaskResumeAll+0x130>)
 8016850:	2200      	movs	r2, #0
 8016852:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8016854:	4b10      	ldr	r3, [pc, #64]	; (8016898 <xTaskResumeAll+0x12c>)
 8016856:	681b      	ldr	r3, [r3, #0]
 8016858:	2b00      	cmp	r3, #0
 801685a:	d009      	beq.n	8016870 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801685c:	2301      	movs	r3, #1
 801685e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016860:	4b0f      	ldr	r3, [pc, #60]	; (80168a0 <xTaskResumeAll+0x134>)
 8016862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016866:	601a      	str	r2, [r3, #0]
 8016868:	f3bf 8f4f 	dsb	sy
 801686c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016870:	f7fe fbcc 	bl	801500c <vPortExitCritical>

	return xAlreadyYielded;
 8016874:	68bb      	ldr	r3, [r7, #8]
}
 8016876:	4618      	mov	r0, r3
 8016878:	3710      	adds	r7, #16
 801687a:	46bd      	mov	sp, r7
 801687c:	bd80      	pop	{r7, pc}
 801687e:	bf00      	nop
 8016880:	20009388 	.word	0x20009388
 8016884:	20009360 	.word	0x20009360
 8016888:	20009320 	.word	0x20009320
 801688c:	20009368 	.word	0x20009368
 8016890:	20009264 	.word	0x20009264
 8016894:	20009260 	.word	0x20009260
 8016898:	20009374 	.word	0x20009374
 801689c:	20009370 	.word	0x20009370
 80168a0:	e000ed04 	.word	0xe000ed04

080168a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80168a4:	b480      	push	{r7}
 80168a6:	b083      	sub	sp, #12
 80168a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80168aa:	4b05      	ldr	r3, [pc, #20]	; (80168c0 <xTaskGetTickCount+0x1c>)
 80168ac:	681b      	ldr	r3, [r3, #0]
 80168ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80168b0:	687b      	ldr	r3, [r7, #4]
}
 80168b2:	4618      	mov	r0, r3
 80168b4:	370c      	adds	r7, #12
 80168b6:	46bd      	mov	sp, r7
 80168b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168bc:	4770      	bx	lr
 80168be:	bf00      	nop
 80168c0:	20009364 	.word	0x20009364

080168c4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b082      	sub	sp, #8
 80168c8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80168ca:	f7fe fc43 	bl	8015154 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80168ce:	2300      	movs	r3, #0
 80168d0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80168d2:	4b04      	ldr	r3, [pc, #16]	; (80168e4 <xTaskGetTickCountFromISR+0x20>)
 80168d4:	681b      	ldr	r3, [r3, #0]
 80168d6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80168d8:	683b      	ldr	r3, [r7, #0]
}
 80168da:	4618      	mov	r0, r3
 80168dc:	3708      	adds	r7, #8
 80168de:	46bd      	mov	sp, r7
 80168e0:	bd80      	pop	{r7, pc}
 80168e2:	bf00      	nop
 80168e4:	20009364 	.word	0x20009364

080168e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80168e8:	b580      	push	{r7, lr}
 80168ea:	b086      	sub	sp, #24
 80168ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80168ee:	2300      	movs	r3, #0
 80168f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168f2:	4b50      	ldr	r3, [pc, #320]	; (8016a34 <xTaskIncrementTick+0x14c>)
 80168f4:	681b      	ldr	r3, [r3, #0]
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	f040 808c 	bne.w	8016a14 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 80168fc:	4b4e      	ldr	r3, [pc, #312]	; (8016a38 <xTaskIncrementTick+0x150>)
 80168fe:	681b      	ldr	r3, [r3, #0]
 8016900:	3301      	adds	r3, #1
 8016902:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016904:	4a4c      	ldr	r2, [pc, #304]	; (8016a38 <xTaskIncrementTick+0x150>)
 8016906:	693b      	ldr	r3, [r7, #16]
 8016908:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 801690a:	693b      	ldr	r3, [r7, #16]
 801690c:	2b00      	cmp	r3, #0
 801690e:	d11f      	bne.n	8016950 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8016910:	4b4a      	ldr	r3, [pc, #296]	; (8016a3c <xTaskIncrementTick+0x154>)
 8016912:	681b      	ldr	r3, [r3, #0]
 8016914:	681b      	ldr	r3, [r3, #0]
 8016916:	2b00      	cmp	r3, #0
 8016918:	d009      	beq.n	801692e <xTaskIncrementTick+0x46>
 801691a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801691e:	f383 8811 	msr	BASEPRI, r3
 8016922:	f3bf 8f6f 	isb	sy
 8016926:	f3bf 8f4f 	dsb	sy
 801692a:	603b      	str	r3, [r7, #0]
 801692c:	e7fe      	b.n	801692c <xTaskIncrementTick+0x44>
 801692e:	4b43      	ldr	r3, [pc, #268]	; (8016a3c <xTaskIncrementTick+0x154>)
 8016930:	681b      	ldr	r3, [r3, #0]
 8016932:	60fb      	str	r3, [r7, #12]
 8016934:	4b42      	ldr	r3, [pc, #264]	; (8016a40 <xTaskIncrementTick+0x158>)
 8016936:	681b      	ldr	r3, [r3, #0]
 8016938:	4a40      	ldr	r2, [pc, #256]	; (8016a3c <xTaskIncrementTick+0x154>)
 801693a:	6013      	str	r3, [r2, #0]
 801693c:	4a40      	ldr	r2, [pc, #256]	; (8016a40 <xTaskIncrementTick+0x158>)
 801693e:	68fb      	ldr	r3, [r7, #12]
 8016940:	6013      	str	r3, [r2, #0]
 8016942:	4b40      	ldr	r3, [pc, #256]	; (8016a44 <xTaskIncrementTick+0x15c>)
 8016944:	681b      	ldr	r3, [r3, #0]
 8016946:	3301      	adds	r3, #1
 8016948:	4a3e      	ldr	r2, [pc, #248]	; (8016a44 <xTaskIncrementTick+0x15c>)
 801694a:	6013      	str	r3, [r2, #0]
 801694c:	f000 fad4 	bl	8016ef8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016950:	4b3d      	ldr	r3, [pc, #244]	; (8016a48 <xTaskIncrementTick+0x160>)
 8016952:	681b      	ldr	r3, [r3, #0]
 8016954:	693a      	ldr	r2, [r7, #16]
 8016956:	429a      	cmp	r2, r3
 8016958:	d34d      	bcc.n	80169f6 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801695a:	4b38      	ldr	r3, [pc, #224]	; (8016a3c <xTaskIncrementTick+0x154>)
 801695c:	681b      	ldr	r3, [r3, #0]
 801695e:	681b      	ldr	r3, [r3, #0]
 8016960:	2b00      	cmp	r3, #0
 8016962:	d101      	bne.n	8016968 <xTaskIncrementTick+0x80>
 8016964:	2301      	movs	r3, #1
 8016966:	e000      	b.n	801696a <xTaskIncrementTick+0x82>
 8016968:	2300      	movs	r3, #0
 801696a:	2b00      	cmp	r3, #0
 801696c:	d004      	beq.n	8016978 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801696e:	4b36      	ldr	r3, [pc, #216]	; (8016a48 <xTaskIncrementTick+0x160>)
 8016970:	f04f 32ff 	mov.w	r2, #4294967295
 8016974:	601a      	str	r2, [r3, #0]
					break;
 8016976:	e03e      	b.n	80169f6 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8016978:	4b30      	ldr	r3, [pc, #192]	; (8016a3c <xTaskIncrementTick+0x154>)
 801697a:	681b      	ldr	r3, [r3, #0]
 801697c:	68db      	ldr	r3, [r3, #12]
 801697e:	68db      	ldr	r3, [r3, #12]
 8016980:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016982:	68bb      	ldr	r3, [r7, #8]
 8016984:	685b      	ldr	r3, [r3, #4]
 8016986:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8016988:	693a      	ldr	r2, [r7, #16]
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	429a      	cmp	r2, r3
 801698e:	d203      	bcs.n	8016998 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016990:	4a2d      	ldr	r2, [pc, #180]	; (8016a48 <xTaskIncrementTick+0x160>)
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	6013      	str	r3, [r2, #0]
						break;
 8016996:	e02e      	b.n	80169f6 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016998:	68bb      	ldr	r3, [r7, #8]
 801699a:	3304      	adds	r3, #4
 801699c:	4618      	mov	r0, r3
 801699e:	f7fe f9d4 	bl	8014d4a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80169a2:	68bb      	ldr	r3, [r7, #8]
 80169a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80169a6:	2b00      	cmp	r3, #0
 80169a8:	d004      	beq.n	80169b4 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80169aa:	68bb      	ldr	r3, [r7, #8]
 80169ac:	3318      	adds	r3, #24
 80169ae:	4618      	mov	r0, r3
 80169b0:	f7fe f9cb 	bl	8014d4a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80169b4:	68bb      	ldr	r3, [r7, #8]
 80169b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80169b8:	2201      	movs	r2, #1
 80169ba:	409a      	lsls	r2, r3
 80169bc:	4b23      	ldr	r3, [pc, #140]	; (8016a4c <xTaskIncrementTick+0x164>)
 80169be:	681b      	ldr	r3, [r3, #0]
 80169c0:	4313      	orrs	r3, r2
 80169c2:	4a22      	ldr	r2, [pc, #136]	; (8016a4c <xTaskIncrementTick+0x164>)
 80169c4:	6013      	str	r3, [r2, #0]
 80169c6:	68bb      	ldr	r3, [r7, #8]
 80169c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80169ca:	4613      	mov	r3, r2
 80169cc:	009b      	lsls	r3, r3, #2
 80169ce:	4413      	add	r3, r2
 80169d0:	009b      	lsls	r3, r3, #2
 80169d2:	4a1f      	ldr	r2, [pc, #124]	; (8016a50 <xTaskIncrementTick+0x168>)
 80169d4:	441a      	add	r2, r3
 80169d6:	68bb      	ldr	r3, [r7, #8]
 80169d8:	3304      	adds	r3, #4
 80169da:	4619      	mov	r1, r3
 80169dc:	4610      	mov	r0, r2
 80169de:	f7fe f957 	bl	8014c90 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80169e2:	68bb      	ldr	r3, [r7, #8]
 80169e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80169e6:	4b1b      	ldr	r3, [pc, #108]	; (8016a54 <xTaskIncrementTick+0x16c>)
 80169e8:	681b      	ldr	r3, [r3, #0]
 80169ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80169ec:	429a      	cmp	r2, r3
 80169ee:	d3b4      	bcc.n	801695a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80169f0:	2301      	movs	r3, #1
 80169f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80169f4:	e7b1      	b.n	801695a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80169f6:	4b17      	ldr	r3, [pc, #92]	; (8016a54 <xTaskIncrementTick+0x16c>)
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80169fc:	4914      	ldr	r1, [pc, #80]	; (8016a50 <xTaskIncrementTick+0x168>)
 80169fe:	4613      	mov	r3, r2
 8016a00:	009b      	lsls	r3, r3, #2
 8016a02:	4413      	add	r3, r2
 8016a04:	009b      	lsls	r3, r3, #2
 8016a06:	440b      	add	r3, r1
 8016a08:	681b      	ldr	r3, [r3, #0]
 8016a0a:	2b01      	cmp	r3, #1
 8016a0c:	d907      	bls.n	8016a1e <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8016a0e:	2301      	movs	r3, #1
 8016a10:	617b      	str	r3, [r7, #20]
 8016a12:	e004      	b.n	8016a1e <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8016a14:	4b10      	ldr	r3, [pc, #64]	; (8016a58 <xTaskIncrementTick+0x170>)
 8016a16:	681b      	ldr	r3, [r3, #0]
 8016a18:	3301      	adds	r3, #1
 8016a1a:	4a0f      	ldr	r2, [pc, #60]	; (8016a58 <xTaskIncrementTick+0x170>)
 8016a1c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016a1e:	4b0f      	ldr	r3, [pc, #60]	; (8016a5c <xTaskIncrementTick+0x174>)
 8016a20:	681b      	ldr	r3, [r3, #0]
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d001      	beq.n	8016a2a <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8016a26:	2301      	movs	r3, #1
 8016a28:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016a2a:	697b      	ldr	r3, [r7, #20]
}
 8016a2c:	4618      	mov	r0, r3
 8016a2e:	3718      	adds	r7, #24
 8016a30:	46bd      	mov	sp, r7
 8016a32:	bd80      	pop	{r7, pc}
 8016a34:	20009388 	.word	0x20009388
 8016a38:	20009364 	.word	0x20009364
 8016a3c:	20009318 	.word	0x20009318
 8016a40:	2000931c 	.word	0x2000931c
 8016a44:	20009378 	.word	0x20009378
 8016a48:	20009380 	.word	0x20009380
 8016a4c:	20009368 	.word	0x20009368
 8016a50:	20009264 	.word	0x20009264
 8016a54:	20009260 	.word	0x20009260
 8016a58:	20009370 	.word	0x20009370
 8016a5c:	20009374 	.word	0x20009374

08016a60 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016a60:	b580      	push	{r7, lr}
 8016a62:	b086      	sub	sp, #24
 8016a64:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8016a66:	4b32      	ldr	r3, [pc, #200]	; (8016b30 <vTaskSwitchContext+0xd0>)
 8016a68:	681b      	ldr	r3, [r3, #0]
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	d003      	beq.n	8016a76 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016a6e:	4b31      	ldr	r3, [pc, #196]	; (8016b34 <vTaskSwitchContext+0xd4>)
 8016a70:	2201      	movs	r2, #1
 8016a72:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8016a74:	e057      	b.n	8016b26 <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 8016a76:	4b2f      	ldr	r3, [pc, #188]	; (8016b34 <vTaskSwitchContext+0xd4>)
 8016a78:	2200      	movs	r2, #0
 8016a7a:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8016a7c:	f00d fe72 	bl	8024764 <getRunTimeCounterValue>
 8016a80:	4602      	mov	r2, r0
 8016a82:	4b2d      	ldr	r3, [pc, #180]	; (8016b38 <vTaskSwitchContext+0xd8>)
 8016a84:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8016a86:	4b2c      	ldr	r3, [pc, #176]	; (8016b38 <vTaskSwitchContext+0xd8>)
 8016a88:	681a      	ldr	r2, [r3, #0]
 8016a8a:	4b2c      	ldr	r3, [pc, #176]	; (8016b3c <vTaskSwitchContext+0xdc>)
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	429a      	cmp	r2, r3
 8016a90:	d909      	bls.n	8016aa6 <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8016a92:	4b2b      	ldr	r3, [pc, #172]	; (8016b40 <vTaskSwitchContext+0xe0>)
 8016a94:	681b      	ldr	r3, [r3, #0]
 8016a96:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8016a98:	4a27      	ldr	r2, [pc, #156]	; (8016b38 <vTaskSwitchContext+0xd8>)
 8016a9a:	6810      	ldr	r0, [r2, #0]
 8016a9c:	4a27      	ldr	r2, [pc, #156]	; (8016b3c <vTaskSwitchContext+0xdc>)
 8016a9e:	6812      	ldr	r2, [r2, #0]
 8016aa0:	1a82      	subs	r2, r0, r2
 8016aa2:	440a      	add	r2, r1
 8016aa4:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 8016aa6:	4b24      	ldr	r3, [pc, #144]	; (8016b38 <vTaskSwitchContext+0xd8>)
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	4a24      	ldr	r2, [pc, #144]	; (8016b3c <vTaskSwitchContext+0xdc>)
 8016aac:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8016aae:	4b25      	ldr	r3, [pc, #148]	; (8016b44 <vTaskSwitchContext+0xe4>)
 8016ab0:	681b      	ldr	r3, [r3, #0]
 8016ab2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8016ab4:	68fb      	ldr	r3, [r7, #12]
 8016ab6:	fab3 f383 	clz	r3, r3
 8016aba:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016abc:	7afb      	ldrb	r3, [r7, #11]
 8016abe:	f1c3 031f 	rsb	r3, r3, #31
 8016ac2:	617b      	str	r3, [r7, #20]
 8016ac4:	4920      	ldr	r1, [pc, #128]	; (8016b48 <vTaskSwitchContext+0xe8>)
 8016ac6:	697a      	ldr	r2, [r7, #20]
 8016ac8:	4613      	mov	r3, r2
 8016aca:	009b      	lsls	r3, r3, #2
 8016acc:	4413      	add	r3, r2
 8016ace:	009b      	lsls	r3, r3, #2
 8016ad0:	440b      	add	r3, r1
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d109      	bne.n	8016aec <vTaskSwitchContext+0x8c>
	__asm volatile
 8016ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016adc:	f383 8811 	msr	BASEPRI, r3
 8016ae0:	f3bf 8f6f 	isb	sy
 8016ae4:	f3bf 8f4f 	dsb	sy
 8016ae8:	607b      	str	r3, [r7, #4]
 8016aea:	e7fe      	b.n	8016aea <vTaskSwitchContext+0x8a>
 8016aec:	697a      	ldr	r2, [r7, #20]
 8016aee:	4613      	mov	r3, r2
 8016af0:	009b      	lsls	r3, r3, #2
 8016af2:	4413      	add	r3, r2
 8016af4:	009b      	lsls	r3, r3, #2
 8016af6:	4a14      	ldr	r2, [pc, #80]	; (8016b48 <vTaskSwitchContext+0xe8>)
 8016af8:	4413      	add	r3, r2
 8016afa:	613b      	str	r3, [r7, #16]
 8016afc:	693b      	ldr	r3, [r7, #16]
 8016afe:	685b      	ldr	r3, [r3, #4]
 8016b00:	685a      	ldr	r2, [r3, #4]
 8016b02:	693b      	ldr	r3, [r7, #16]
 8016b04:	605a      	str	r2, [r3, #4]
 8016b06:	693b      	ldr	r3, [r7, #16]
 8016b08:	685a      	ldr	r2, [r3, #4]
 8016b0a:	693b      	ldr	r3, [r7, #16]
 8016b0c:	3308      	adds	r3, #8
 8016b0e:	429a      	cmp	r2, r3
 8016b10:	d104      	bne.n	8016b1c <vTaskSwitchContext+0xbc>
 8016b12:	693b      	ldr	r3, [r7, #16]
 8016b14:	685b      	ldr	r3, [r3, #4]
 8016b16:	685a      	ldr	r2, [r3, #4]
 8016b18:	693b      	ldr	r3, [r7, #16]
 8016b1a:	605a      	str	r2, [r3, #4]
 8016b1c:	693b      	ldr	r3, [r7, #16]
 8016b1e:	685b      	ldr	r3, [r3, #4]
 8016b20:	68db      	ldr	r3, [r3, #12]
 8016b22:	4a07      	ldr	r2, [pc, #28]	; (8016b40 <vTaskSwitchContext+0xe0>)
 8016b24:	6013      	str	r3, [r2, #0]
}
 8016b26:	bf00      	nop
 8016b28:	3718      	adds	r7, #24
 8016b2a:	46bd      	mov	sp, r7
 8016b2c:	bd80      	pop	{r7, pc}
 8016b2e:	bf00      	nop
 8016b30:	20009388 	.word	0x20009388
 8016b34:	20009374 	.word	0x20009374
 8016b38:	20009390 	.word	0x20009390
 8016b3c:	2000938c 	.word	0x2000938c
 8016b40:	20009260 	.word	0x20009260
 8016b44:	20009368 	.word	0x20009368
 8016b48:	20009264 	.word	0x20009264

08016b4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016b4c:	b580      	push	{r7, lr}
 8016b4e:	b084      	sub	sp, #16
 8016b50:	af00      	add	r7, sp, #0
 8016b52:	6078      	str	r0, [r7, #4]
 8016b54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	d109      	bne.n	8016b70 <vTaskPlaceOnEventList+0x24>
 8016b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b60:	f383 8811 	msr	BASEPRI, r3
 8016b64:	f3bf 8f6f 	isb	sy
 8016b68:	f3bf 8f4f 	dsb	sy
 8016b6c:	60fb      	str	r3, [r7, #12]
 8016b6e:	e7fe      	b.n	8016b6e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016b70:	4b07      	ldr	r3, [pc, #28]	; (8016b90 <vTaskPlaceOnEventList+0x44>)
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	3318      	adds	r3, #24
 8016b76:	4619      	mov	r1, r3
 8016b78:	6878      	ldr	r0, [r7, #4]
 8016b7a:	f7fe f8ad 	bl	8014cd8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8016b7e:	2101      	movs	r1, #1
 8016b80:	6838      	ldr	r0, [r7, #0]
 8016b82:	f000 fb0b 	bl	801719c <prvAddCurrentTaskToDelayedList>
}
 8016b86:	bf00      	nop
 8016b88:	3710      	adds	r7, #16
 8016b8a:	46bd      	mov	sp, r7
 8016b8c:	bd80      	pop	{r7, pc}
 8016b8e:	bf00      	nop
 8016b90:	20009260 	.word	0x20009260

08016b94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016b94:	b580      	push	{r7, lr}
 8016b96:	b086      	sub	sp, #24
 8016b98:	af00      	add	r7, sp, #0
 8016b9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8016b9c:	687b      	ldr	r3, [r7, #4]
 8016b9e:	68db      	ldr	r3, [r3, #12]
 8016ba0:	68db      	ldr	r3, [r3, #12]
 8016ba2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016ba4:	693b      	ldr	r3, [r7, #16]
 8016ba6:	2b00      	cmp	r3, #0
 8016ba8:	d109      	bne.n	8016bbe <xTaskRemoveFromEventList+0x2a>
 8016baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016bae:	f383 8811 	msr	BASEPRI, r3
 8016bb2:	f3bf 8f6f 	isb	sy
 8016bb6:	f3bf 8f4f 	dsb	sy
 8016bba:	60fb      	str	r3, [r7, #12]
 8016bbc:	e7fe      	b.n	8016bbc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016bbe:	693b      	ldr	r3, [r7, #16]
 8016bc0:	3318      	adds	r3, #24
 8016bc2:	4618      	mov	r0, r3
 8016bc4:	f7fe f8c1 	bl	8014d4a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016bc8:	4b1d      	ldr	r3, [pc, #116]	; (8016c40 <xTaskRemoveFromEventList+0xac>)
 8016bca:	681b      	ldr	r3, [r3, #0]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	d11c      	bne.n	8016c0a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016bd0:	693b      	ldr	r3, [r7, #16]
 8016bd2:	3304      	adds	r3, #4
 8016bd4:	4618      	mov	r0, r3
 8016bd6:	f7fe f8b8 	bl	8014d4a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016bda:	693b      	ldr	r3, [r7, #16]
 8016bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016bde:	2201      	movs	r2, #1
 8016be0:	409a      	lsls	r2, r3
 8016be2:	4b18      	ldr	r3, [pc, #96]	; (8016c44 <xTaskRemoveFromEventList+0xb0>)
 8016be4:	681b      	ldr	r3, [r3, #0]
 8016be6:	4313      	orrs	r3, r2
 8016be8:	4a16      	ldr	r2, [pc, #88]	; (8016c44 <xTaskRemoveFromEventList+0xb0>)
 8016bea:	6013      	str	r3, [r2, #0]
 8016bec:	693b      	ldr	r3, [r7, #16]
 8016bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016bf0:	4613      	mov	r3, r2
 8016bf2:	009b      	lsls	r3, r3, #2
 8016bf4:	4413      	add	r3, r2
 8016bf6:	009b      	lsls	r3, r3, #2
 8016bf8:	4a13      	ldr	r2, [pc, #76]	; (8016c48 <xTaskRemoveFromEventList+0xb4>)
 8016bfa:	441a      	add	r2, r3
 8016bfc:	693b      	ldr	r3, [r7, #16]
 8016bfe:	3304      	adds	r3, #4
 8016c00:	4619      	mov	r1, r3
 8016c02:	4610      	mov	r0, r2
 8016c04:	f7fe f844 	bl	8014c90 <vListInsertEnd>
 8016c08:	e005      	b.n	8016c16 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016c0a:	693b      	ldr	r3, [r7, #16]
 8016c0c:	3318      	adds	r3, #24
 8016c0e:	4619      	mov	r1, r3
 8016c10:	480e      	ldr	r0, [pc, #56]	; (8016c4c <xTaskRemoveFromEventList+0xb8>)
 8016c12:	f7fe f83d 	bl	8014c90 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016c16:	693b      	ldr	r3, [r7, #16]
 8016c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016c1a:	4b0d      	ldr	r3, [pc, #52]	; (8016c50 <xTaskRemoveFromEventList+0xbc>)
 8016c1c:	681b      	ldr	r3, [r3, #0]
 8016c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016c20:	429a      	cmp	r2, r3
 8016c22:	d905      	bls.n	8016c30 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016c24:	2301      	movs	r3, #1
 8016c26:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016c28:	4b0a      	ldr	r3, [pc, #40]	; (8016c54 <xTaskRemoveFromEventList+0xc0>)
 8016c2a:	2201      	movs	r2, #1
 8016c2c:	601a      	str	r2, [r3, #0]
 8016c2e:	e001      	b.n	8016c34 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8016c30:	2300      	movs	r3, #0
 8016c32:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8016c34:	697b      	ldr	r3, [r7, #20]
}
 8016c36:	4618      	mov	r0, r3
 8016c38:	3718      	adds	r7, #24
 8016c3a:	46bd      	mov	sp, r7
 8016c3c:	bd80      	pop	{r7, pc}
 8016c3e:	bf00      	nop
 8016c40:	20009388 	.word	0x20009388
 8016c44:	20009368 	.word	0x20009368
 8016c48:	20009264 	.word	0x20009264
 8016c4c:	20009320 	.word	0x20009320
 8016c50:	20009260 	.word	0x20009260
 8016c54:	20009374 	.word	0x20009374

08016c58 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016c58:	b480      	push	{r7}
 8016c5a:	b085      	sub	sp, #20
 8016c5c:	af00      	add	r7, sp, #0
 8016c5e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	2b00      	cmp	r3, #0
 8016c64:	d109      	bne.n	8016c7a <vTaskSetTimeOutState+0x22>
 8016c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c6a:	f383 8811 	msr	BASEPRI, r3
 8016c6e:	f3bf 8f6f 	isb	sy
 8016c72:	f3bf 8f4f 	dsb	sy
 8016c76:	60fb      	str	r3, [r7, #12]
 8016c78:	e7fe      	b.n	8016c78 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016c7a:	4b07      	ldr	r3, [pc, #28]	; (8016c98 <vTaskSetTimeOutState+0x40>)
 8016c7c:	681a      	ldr	r2, [r3, #0]
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016c82:	4b06      	ldr	r3, [pc, #24]	; (8016c9c <vTaskSetTimeOutState+0x44>)
 8016c84:	681a      	ldr	r2, [r3, #0]
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	605a      	str	r2, [r3, #4]
}
 8016c8a:	bf00      	nop
 8016c8c:	3714      	adds	r7, #20
 8016c8e:	46bd      	mov	sp, r7
 8016c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c94:	4770      	bx	lr
 8016c96:	bf00      	nop
 8016c98:	20009378 	.word	0x20009378
 8016c9c:	20009364 	.word	0x20009364

08016ca0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016ca0:	b580      	push	{r7, lr}
 8016ca2:	b086      	sub	sp, #24
 8016ca4:	af00      	add	r7, sp, #0
 8016ca6:	6078      	str	r0, [r7, #4]
 8016ca8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	2b00      	cmp	r3, #0
 8016cae:	d109      	bne.n	8016cc4 <xTaskCheckForTimeOut+0x24>
 8016cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cb4:	f383 8811 	msr	BASEPRI, r3
 8016cb8:	f3bf 8f6f 	isb	sy
 8016cbc:	f3bf 8f4f 	dsb	sy
 8016cc0:	60fb      	str	r3, [r7, #12]
 8016cc2:	e7fe      	b.n	8016cc2 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8016cc4:	683b      	ldr	r3, [r7, #0]
 8016cc6:	2b00      	cmp	r3, #0
 8016cc8:	d109      	bne.n	8016cde <xTaskCheckForTimeOut+0x3e>
 8016cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cce:	f383 8811 	msr	BASEPRI, r3
 8016cd2:	f3bf 8f6f 	isb	sy
 8016cd6:	f3bf 8f4f 	dsb	sy
 8016cda:	60bb      	str	r3, [r7, #8]
 8016cdc:	e7fe      	b.n	8016cdc <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8016cde:	f7fe f967 	bl	8014fb0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016ce2:	4b1c      	ldr	r3, [pc, #112]	; (8016d54 <xTaskCheckForTimeOut+0xb4>)
 8016ce4:	681b      	ldr	r3, [r3, #0]
 8016ce6:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016ce8:	683b      	ldr	r3, [r7, #0]
 8016cea:	681b      	ldr	r3, [r3, #0]
 8016cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016cf0:	d102      	bne.n	8016cf8 <xTaskCheckForTimeOut+0x58>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016cf2:	2300      	movs	r3, #0
 8016cf4:	617b      	str	r3, [r7, #20]
 8016cf6:	e026      	b.n	8016d46 <xTaskCheckForTimeOut+0xa6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	681a      	ldr	r2, [r3, #0]
 8016cfc:	4b16      	ldr	r3, [pc, #88]	; (8016d58 <xTaskCheckForTimeOut+0xb8>)
 8016cfe:	681b      	ldr	r3, [r3, #0]
 8016d00:	429a      	cmp	r2, r3
 8016d02:	d007      	beq.n	8016d14 <xTaskCheckForTimeOut+0x74>
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	685a      	ldr	r2, [r3, #4]
 8016d08:	693b      	ldr	r3, [r7, #16]
 8016d0a:	429a      	cmp	r2, r3
 8016d0c:	d802      	bhi.n	8016d14 <xTaskCheckForTimeOut+0x74>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8016d0e:	2301      	movs	r3, #1
 8016d10:	617b      	str	r3, [r7, #20]
 8016d12:	e018      	b.n	8016d46 <xTaskCheckForTimeOut+0xa6>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	685b      	ldr	r3, [r3, #4]
 8016d18:	693a      	ldr	r2, [r7, #16]
 8016d1a:	1ad2      	subs	r2, r2, r3
 8016d1c:	683b      	ldr	r3, [r7, #0]
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	429a      	cmp	r2, r3
 8016d22:	d20e      	bcs.n	8016d42 <xTaskCheckForTimeOut+0xa2>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8016d24:	683b      	ldr	r3, [r7, #0]
 8016d26:	681a      	ldr	r2, [r3, #0]
 8016d28:	687b      	ldr	r3, [r7, #4]
 8016d2a:	6859      	ldr	r1, [r3, #4]
 8016d2c:	693b      	ldr	r3, [r7, #16]
 8016d2e:	1acb      	subs	r3, r1, r3
 8016d30:	441a      	add	r2, r3
 8016d32:	683b      	ldr	r3, [r7, #0]
 8016d34:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8016d36:	6878      	ldr	r0, [r7, #4]
 8016d38:	f7ff ff8e 	bl	8016c58 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8016d3c:	2300      	movs	r3, #0
 8016d3e:	617b      	str	r3, [r7, #20]
 8016d40:	e001      	b.n	8016d46 <xTaskCheckForTimeOut+0xa6>
		}
		else
		{
			xReturn = pdTRUE;
 8016d42:	2301      	movs	r3, #1
 8016d44:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8016d46:	f7fe f961 	bl	801500c <vPortExitCritical>

	return xReturn;
 8016d4a:	697b      	ldr	r3, [r7, #20]
}
 8016d4c:	4618      	mov	r0, r3
 8016d4e:	3718      	adds	r7, #24
 8016d50:	46bd      	mov	sp, r7
 8016d52:	bd80      	pop	{r7, pc}
 8016d54:	20009364 	.word	0x20009364
 8016d58:	20009378 	.word	0x20009378

08016d5c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016d5c:	b480      	push	{r7}
 8016d5e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016d60:	4b03      	ldr	r3, [pc, #12]	; (8016d70 <vTaskMissedYield+0x14>)
 8016d62:	2201      	movs	r2, #1
 8016d64:	601a      	str	r2, [r3, #0]
}
 8016d66:	bf00      	nop
 8016d68:	46bd      	mov	sp, r7
 8016d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d6e:	4770      	bx	lr
 8016d70:	20009374 	.word	0x20009374

08016d74 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016d74:	b580      	push	{r7, lr}
 8016d76:	b082      	sub	sp, #8
 8016d78:	af00      	add	r7, sp, #0
 8016d7a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016d7c:	f000 f852 	bl	8016e24 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016d80:	4b06      	ldr	r3, [pc, #24]	; (8016d9c <prvIdleTask+0x28>)
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	2b01      	cmp	r3, #1
 8016d86:	d9f9      	bls.n	8016d7c <prvIdleTask+0x8>
			{
				taskYIELD();
 8016d88:	4b05      	ldr	r3, [pc, #20]	; (8016da0 <prvIdleTask+0x2c>)
 8016d8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016d8e:	601a      	str	r2, [r3, #0]
 8016d90:	f3bf 8f4f 	dsb	sy
 8016d94:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016d98:	e7f0      	b.n	8016d7c <prvIdleTask+0x8>
 8016d9a:	bf00      	nop
 8016d9c:	20009264 	.word	0x20009264
 8016da0:	e000ed04 	.word	0xe000ed04

08016da4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016da4:	b580      	push	{r7, lr}
 8016da6:	b082      	sub	sp, #8
 8016da8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016daa:	2300      	movs	r3, #0
 8016dac:	607b      	str	r3, [r7, #4]
 8016dae:	e00c      	b.n	8016dca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016db0:	687a      	ldr	r2, [r7, #4]
 8016db2:	4613      	mov	r3, r2
 8016db4:	009b      	lsls	r3, r3, #2
 8016db6:	4413      	add	r3, r2
 8016db8:	009b      	lsls	r3, r3, #2
 8016dba:	4a12      	ldr	r2, [pc, #72]	; (8016e04 <prvInitialiseTaskLists+0x60>)
 8016dbc:	4413      	add	r3, r2
 8016dbe:	4618      	mov	r0, r3
 8016dc0:	f7fd ff39 	bl	8014c36 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	3301      	adds	r3, #1
 8016dc8:	607b      	str	r3, [r7, #4]
 8016dca:	687b      	ldr	r3, [r7, #4]
 8016dcc:	2b06      	cmp	r3, #6
 8016dce:	d9ef      	bls.n	8016db0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016dd0:	480d      	ldr	r0, [pc, #52]	; (8016e08 <prvInitialiseTaskLists+0x64>)
 8016dd2:	f7fd ff30 	bl	8014c36 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016dd6:	480d      	ldr	r0, [pc, #52]	; (8016e0c <prvInitialiseTaskLists+0x68>)
 8016dd8:	f7fd ff2d 	bl	8014c36 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016ddc:	480c      	ldr	r0, [pc, #48]	; (8016e10 <prvInitialiseTaskLists+0x6c>)
 8016dde:	f7fd ff2a 	bl	8014c36 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016de2:	480c      	ldr	r0, [pc, #48]	; (8016e14 <prvInitialiseTaskLists+0x70>)
 8016de4:	f7fd ff27 	bl	8014c36 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016de8:	480b      	ldr	r0, [pc, #44]	; (8016e18 <prvInitialiseTaskLists+0x74>)
 8016dea:	f7fd ff24 	bl	8014c36 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016dee:	4b0b      	ldr	r3, [pc, #44]	; (8016e1c <prvInitialiseTaskLists+0x78>)
 8016df0:	4a05      	ldr	r2, [pc, #20]	; (8016e08 <prvInitialiseTaskLists+0x64>)
 8016df2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016df4:	4b0a      	ldr	r3, [pc, #40]	; (8016e20 <prvInitialiseTaskLists+0x7c>)
 8016df6:	4a05      	ldr	r2, [pc, #20]	; (8016e0c <prvInitialiseTaskLists+0x68>)
 8016df8:	601a      	str	r2, [r3, #0]
}
 8016dfa:	bf00      	nop
 8016dfc:	3708      	adds	r7, #8
 8016dfe:	46bd      	mov	sp, r7
 8016e00:	bd80      	pop	{r7, pc}
 8016e02:	bf00      	nop
 8016e04:	20009264 	.word	0x20009264
 8016e08:	200092f0 	.word	0x200092f0
 8016e0c:	20009304 	.word	0x20009304
 8016e10:	20009320 	.word	0x20009320
 8016e14:	20009334 	.word	0x20009334
 8016e18:	2000934c 	.word	0x2000934c
 8016e1c:	20009318 	.word	0x20009318
 8016e20:	2000931c 	.word	0x2000931c

08016e24 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016e24:	b580      	push	{r7, lr}
 8016e26:	b082      	sub	sp, #8
 8016e28:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016e2a:	e028      	b.n	8016e7e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8016e2c:	f7ff fc90 	bl	8016750 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8016e30:	4b17      	ldr	r3, [pc, #92]	; (8016e90 <prvCheckTasksWaitingTermination+0x6c>)
 8016e32:	681b      	ldr	r3, [r3, #0]
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	bf0c      	ite	eq
 8016e38:	2301      	moveq	r3, #1
 8016e3a:	2300      	movne	r3, #0
 8016e3c:	b2db      	uxtb	r3, r3
 8016e3e:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8016e40:	f7ff fc94 	bl	801676c <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	2b00      	cmp	r3, #0
 8016e48:	d119      	bne.n	8016e7e <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8016e4a:	f7fe f8b1 	bl	8014fb0 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8016e4e:	4b10      	ldr	r3, [pc, #64]	; (8016e90 <prvCheckTasksWaitingTermination+0x6c>)
 8016e50:	68db      	ldr	r3, [r3, #12]
 8016e52:	68db      	ldr	r3, [r3, #12]
 8016e54:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016e56:	683b      	ldr	r3, [r7, #0]
 8016e58:	3304      	adds	r3, #4
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	f7fd ff75 	bl	8014d4a <uxListRemove>
					--uxCurrentNumberOfTasks;
 8016e60:	4b0c      	ldr	r3, [pc, #48]	; (8016e94 <prvCheckTasksWaitingTermination+0x70>)
 8016e62:	681b      	ldr	r3, [r3, #0]
 8016e64:	3b01      	subs	r3, #1
 8016e66:	4a0b      	ldr	r2, [pc, #44]	; (8016e94 <prvCheckTasksWaitingTermination+0x70>)
 8016e68:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8016e6a:	4b0b      	ldr	r3, [pc, #44]	; (8016e98 <prvCheckTasksWaitingTermination+0x74>)
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	3b01      	subs	r3, #1
 8016e70:	4a09      	ldr	r2, [pc, #36]	; (8016e98 <prvCheckTasksWaitingTermination+0x74>)
 8016e72:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8016e74:	f7fe f8ca 	bl	801500c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8016e78:	6838      	ldr	r0, [r7, #0]
 8016e7a:	f000 f80f 	bl	8016e9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016e7e:	4b06      	ldr	r3, [pc, #24]	; (8016e98 <prvCheckTasksWaitingTermination+0x74>)
 8016e80:	681b      	ldr	r3, [r3, #0]
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	d1d2      	bne.n	8016e2c <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016e86:	bf00      	nop
 8016e88:	3708      	adds	r7, #8
 8016e8a:	46bd      	mov	sp, r7
 8016e8c:	bd80      	pop	{r7, pc}
 8016e8e:	bf00      	nop
 8016e90:	20009334 	.word	0x20009334
 8016e94:	20009360 	.word	0x20009360
 8016e98:	20009348 	.word	0x20009348

08016e9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016e9c:	b580      	push	{r7, lr}
 8016e9e:	b084      	sub	sp, #16
 8016ea0:	af00      	add	r7, sp, #0
 8016ea2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE == 1 )
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d108      	bne.n	8016ec0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016eae:	687b      	ldr	r3, [r7, #4]
 8016eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016eb2:	4618      	mov	r0, r3
 8016eb4:	f7fe fa4e 	bl	8015354 <vPortFree>
				vPortFree( pxTCB );
 8016eb8:	6878      	ldr	r0, [r7, #4]
 8016eba:	f7fe fa4b 	bl	8015354 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016ebe:	e017      	b.n	8016ef0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8016ec6:	2b01      	cmp	r3, #1
 8016ec8:	d103      	bne.n	8016ed2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016eca:	6878      	ldr	r0, [r7, #4]
 8016ecc:	f7fe fa42 	bl	8015354 <vPortFree>
	}
 8016ed0:	e00e      	b.n	8016ef0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8016ed8:	2b02      	cmp	r3, #2
 8016eda:	d009      	beq.n	8016ef0 <prvDeleteTCB+0x54>
 8016edc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ee0:	f383 8811 	msr	BASEPRI, r3
 8016ee4:	f3bf 8f6f 	isb	sy
 8016ee8:	f3bf 8f4f 	dsb	sy
 8016eec:	60fb      	str	r3, [r7, #12]
 8016eee:	e7fe      	b.n	8016eee <prvDeleteTCB+0x52>
	}
 8016ef0:	bf00      	nop
 8016ef2:	3710      	adds	r7, #16
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	bd80      	pop	{r7, pc}

08016ef8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016ef8:	b480      	push	{r7}
 8016efa:	b083      	sub	sp, #12
 8016efc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016efe:	4b0f      	ldr	r3, [pc, #60]	; (8016f3c <prvResetNextTaskUnblockTime+0x44>)
 8016f00:	681b      	ldr	r3, [r3, #0]
 8016f02:	681b      	ldr	r3, [r3, #0]
 8016f04:	2b00      	cmp	r3, #0
 8016f06:	d101      	bne.n	8016f0c <prvResetNextTaskUnblockTime+0x14>
 8016f08:	2301      	movs	r3, #1
 8016f0a:	e000      	b.n	8016f0e <prvResetNextTaskUnblockTime+0x16>
 8016f0c:	2300      	movs	r3, #0
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d004      	beq.n	8016f1c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016f12:	4b0b      	ldr	r3, [pc, #44]	; (8016f40 <prvResetNextTaskUnblockTime+0x48>)
 8016f14:	f04f 32ff 	mov.w	r2, #4294967295
 8016f18:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016f1a:	e008      	b.n	8016f2e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8016f1c:	4b07      	ldr	r3, [pc, #28]	; (8016f3c <prvResetNextTaskUnblockTime+0x44>)
 8016f1e:	681b      	ldr	r3, [r3, #0]
 8016f20:	68db      	ldr	r3, [r3, #12]
 8016f22:	68db      	ldr	r3, [r3, #12]
 8016f24:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	685b      	ldr	r3, [r3, #4]
 8016f2a:	4a05      	ldr	r2, [pc, #20]	; (8016f40 <prvResetNextTaskUnblockTime+0x48>)
 8016f2c:	6013      	str	r3, [r2, #0]
}
 8016f2e:	bf00      	nop
 8016f30:	370c      	adds	r7, #12
 8016f32:	46bd      	mov	sp, r7
 8016f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f38:	4770      	bx	lr
 8016f3a:	bf00      	nop
 8016f3c:	20009318 	.word	0x20009318
 8016f40:	20009380 	.word	0x20009380

08016f44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016f44:	b480      	push	{r7}
 8016f46:	b083      	sub	sp, #12
 8016f48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016f4a:	4b0b      	ldr	r3, [pc, #44]	; (8016f78 <xTaskGetSchedulerState+0x34>)
 8016f4c:	681b      	ldr	r3, [r3, #0]
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	d102      	bne.n	8016f58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016f52:	2301      	movs	r3, #1
 8016f54:	607b      	str	r3, [r7, #4]
 8016f56:	e008      	b.n	8016f6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016f58:	4b08      	ldr	r3, [pc, #32]	; (8016f7c <xTaskGetSchedulerState+0x38>)
 8016f5a:	681b      	ldr	r3, [r3, #0]
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d102      	bne.n	8016f66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016f60:	2302      	movs	r3, #2
 8016f62:	607b      	str	r3, [r7, #4]
 8016f64:	e001      	b.n	8016f6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016f66:	2300      	movs	r3, #0
 8016f68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016f6a:	687b      	ldr	r3, [r7, #4]
	}
 8016f6c:	4618      	mov	r0, r3
 8016f6e:	370c      	adds	r7, #12
 8016f70:	46bd      	mov	sp, r7
 8016f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f76:	4770      	bx	lr
 8016f78:	2000936c 	.word	0x2000936c
 8016f7c:	20009388 	.word	0x20009388

08016f80 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8016f80:	b580      	push	{r7, lr}
 8016f82:	b084      	sub	sp, #16
 8016f84:	af00      	add	r7, sp, #0
 8016f86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d062      	beq.n	8017058 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016f92:	68fb      	ldr	r3, [r7, #12]
 8016f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016f96:	4b32      	ldr	r3, [pc, #200]	; (8017060 <vTaskPriorityInherit+0xe0>)
 8016f98:	681b      	ldr	r3, [r3, #0]
 8016f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016f9c:	429a      	cmp	r2, r3
 8016f9e:	d25b      	bcs.n	8017058 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016fa0:	68fb      	ldr	r3, [r7, #12]
 8016fa2:	699b      	ldr	r3, [r3, #24]
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	db06      	blt.n	8016fb6 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016fa8:	4b2d      	ldr	r3, [pc, #180]	; (8017060 <vTaskPriorityInherit+0xe0>)
 8016faa:	681b      	ldr	r3, [r3, #0]
 8016fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016fae:	f1c3 0207 	rsb	r2, r3, #7
 8016fb2:	68fb      	ldr	r3, [r7, #12]
 8016fb4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016fb6:	68fb      	ldr	r3, [r7, #12]
 8016fb8:	6959      	ldr	r1, [r3, #20]
 8016fba:	68fb      	ldr	r3, [r7, #12]
 8016fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016fbe:	4613      	mov	r3, r2
 8016fc0:	009b      	lsls	r3, r3, #2
 8016fc2:	4413      	add	r3, r2
 8016fc4:	009b      	lsls	r3, r3, #2
 8016fc6:	4a27      	ldr	r2, [pc, #156]	; (8017064 <vTaskPriorityInherit+0xe4>)
 8016fc8:	4413      	add	r3, r2
 8016fca:	4299      	cmp	r1, r3
 8016fcc:	d101      	bne.n	8016fd2 <vTaskPriorityInherit+0x52>
 8016fce:	2301      	movs	r3, #1
 8016fd0:	e000      	b.n	8016fd4 <vTaskPriorityInherit+0x54>
 8016fd2:	2300      	movs	r3, #0
 8016fd4:	2b00      	cmp	r3, #0
 8016fd6:	d03a      	beq.n	801704e <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016fd8:	68fb      	ldr	r3, [r7, #12]
 8016fda:	3304      	adds	r3, #4
 8016fdc:	4618      	mov	r0, r3
 8016fde:	f7fd feb4 	bl	8014d4a <uxListRemove>
 8016fe2:	4603      	mov	r3, r0
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d115      	bne.n	8017014 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016fe8:	68fb      	ldr	r3, [r7, #12]
 8016fea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016fec:	491d      	ldr	r1, [pc, #116]	; (8017064 <vTaskPriorityInherit+0xe4>)
 8016fee:	4613      	mov	r3, r2
 8016ff0:	009b      	lsls	r3, r3, #2
 8016ff2:	4413      	add	r3, r2
 8016ff4:	009b      	lsls	r3, r3, #2
 8016ff6:	440b      	add	r3, r1
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d10a      	bne.n	8017014 <vTaskPriorityInherit+0x94>
 8016ffe:	68fb      	ldr	r3, [r7, #12]
 8017000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017002:	2201      	movs	r2, #1
 8017004:	fa02 f303 	lsl.w	r3, r2, r3
 8017008:	43da      	mvns	r2, r3
 801700a:	4b17      	ldr	r3, [pc, #92]	; (8017068 <vTaskPriorityInherit+0xe8>)
 801700c:	681b      	ldr	r3, [r3, #0]
 801700e:	4013      	ands	r3, r2
 8017010:	4a15      	ldr	r2, [pc, #84]	; (8017068 <vTaskPriorityInherit+0xe8>)
 8017012:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8017014:	4b12      	ldr	r3, [pc, #72]	; (8017060 <vTaskPriorityInherit+0xe0>)
 8017016:	681b      	ldr	r3, [r3, #0]
 8017018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 801701e:	68fb      	ldr	r3, [r7, #12]
 8017020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017022:	2201      	movs	r2, #1
 8017024:	409a      	lsls	r2, r3
 8017026:	4b10      	ldr	r3, [pc, #64]	; (8017068 <vTaskPriorityInherit+0xe8>)
 8017028:	681b      	ldr	r3, [r3, #0]
 801702a:	4313      	orrs	r3, r2
 801702c:	4a0e      	ldr	r2, [pc, #56]	; (8017068 <vTaskPriorityInherit+0xe8>)
 801702e:	6013      	str	r3, [r2, #0]
 8017030:	68fb      	ldr	r3, [r7, #12]
 8017032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017034:	4613      	mov	r3, r2
 8017036:	009b      	lsls	r3, r3, #2
 8017038:	4413      	add	r3, r2
 801703a:	009b      	lsls	r3, r3, #2
 801703c:	4a09      	ldr	r2, [pc, #36]	; (8017064 <vTaskPriorityInherit+0xe4>)
 801703e:	441a      	add	r2, r3
 8017040:	68fb      	ldr	r3, [r7, #12]
 8017042:	3304      	adds	r3, #4
 8017044:	4619      	mov	r1, r3
 8017046:	4610      	mov	r0, r2
 8017048:	f7fd fe22 	bl	8014c90 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801704c:	e004      	b.n	8017058 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 801704e:	4b04      	ldr	r3, [pc, #16]	; (8017060 <vTaskPriorityInherit+0xe0>)
 8017050:	681b      	ldr	r3, [r3, #0]
 8017052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017054:	68fb      	ldr	r3, [r7, #12]
 8017056:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 8017058:	bf00      	nop
 801705a:	3710      	adds	r7, #16
 801705c:	46bd      	mov	sp, r7
 801705e:	bd80      	pop	{r7, pc}
 8017060:	20009260 	.word	0x20009260
 8017064:	20009264 	.word	0x20009264
 8017068:	20009368 	.word	0x20009368

0801706c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801706c:	b580      	push	{r7, lr}
 801706e:	b086      	sub	sp, #24
 8017070:	af00      	add	r7, sp, #0
 8017072:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8017074:	687b      	ldr	r3, [r7, #4]
 8017076:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8017078:	2300      	movs	r3, #0
 801707a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801707c:	687b      	ldr	r3, [r7, #4]
 801707e:	2b00      	cmp	r3, #0
 8017080:	d06c      	beq.n	801715c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8017082:	4b39      	ldr	r3, [pc, #228]	; (8017168 <xTaskPriorityDisinherit+0xfc>)
 8017084:	681b      	ldr	r3, [r3, #0]
 8017086:	693a      	ldr	r2, [r7, #16]
 8017088:	429a      	cmp	r2, r3
 801708a:	d009      	beq.n	80170a0 <xTaskPriorityDisinherit+0x34>
 801708c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017090:	f383 8811 	msr	BASEPRI, r3
 8017094:	f3bf 8f6f 	isb	sy
 8017098:	f3bf 8f4f 	dsb	sy
 801709c:	60fb      	str	r3, [r7, #12]
 801709e:	e7fe      	b.n	801709e <xTaskPriorityDisinherit+0x32>

			configASSERT( pxTCB->uxMutexesHeld );
 80170a0:	693b      	ldr	r3, [r7, #16]
 80170a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d109      	bne.n	80170bc <xTaskPriorityDisinherit+0x50>
 80170a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80170ac:	f383 8811 	msr	BASEPRI, r3
 80170b0:	f3bf 8f6f 	isb	sy
 80170b4:	f3bf 8f4f 	dsb	sy
 80170b8:	60bb      	str	r3, [r7, #8]
 80170ba:	e7fe      	b.n	80170ba <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80170bc:	693b      	ldr	r3, [r7, #16]
 80170be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80170c0:	1e5a      	subs	r2, r3, #1
 80170c2:	693b      	ldr	r3, [r7, #16]
 80170c4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80170c6:	693b      	ldr	r3, [r7, #16]
 80170c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80170ca:	693b      	ldr	r3, [r7, #16]
 80170cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80170ce:	429a      	cmp	r2, r3
 80170d0:	d044      	beq.n	801715c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80170d2:	693b      	ldr	r3, [r7, #16]
 80170d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80170d6:	2b00      	cmp	r3, #0
 80170d8:	d140      	bne.n	801715c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80170da:	693b      	ldr	r3, [r7, #16]
 80170dc:	3304      	adds	r3, #4
 80170de:	4618      	mov	r0, r3
 80170e0:	f7fd fe33 	bl	8014d4a <uxListRemove>
 80170e4:	4603      	mov	r3, r0
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d115      	bne.n	8017116 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80170ea:	693b      	ldr	r3, [r7, #16]
 80170ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80170ee:	491f      	ldr	r1, [pc, #124]	; (801716c <xTaskPriorityDisinherit+0x100>)
 80170f0:	4613      	mov	r3, r2
 80170f2:	009b      	lsls	r3, r3, #2
 80170f4:	4413      	add	r3, r2
 80170f6:	009b      	lsls	r3, r3, #2
 80170f8:	440b      	add	r3, r1
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	d10a      	bne.n	8017116 <xTaskPriorityDisinherit+0xaa>
 8017100:	693b      	ldr	r3, [r7, #16]
 8017102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017104:	2201      	movs	r2, #1
 8017106:	fa02 f303 	lsl.w	r3, r2, r3
 801710a:	43da      	mvns	r2, r3
 801710c:	4b18      	ldr	r3, [pc, #96]	; (8017170 <xTaskPriorityDisinherit+0x104>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	4013      	ands	r3, r2
 8017112:	4a17      	ldr	r2, [pc, #92]	; (8017170 <xTaskPriorityDisinherit+0x104>)
 8017114:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8017116:	693b      	ldr	r3, [r7, #16]
 8017118:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801711a:	693b      	ldr	r3, [r7, #16]
 801711c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801711e:	693b      	ldr	r3, [r7, #16]
 8017120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017122:	f1c3 0207 	rsb	r2, r3, #7
 8017126:	693b      	ldr	r3, [r7, #16]
 8017128:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801712a:	693b      	ldr	r3, [r7, #16]
 801712c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801712e:	2201      	movs	r2, #1
 8017130:	409a      	lsls	r2, r3
 8017132:	4b0f      	ldr	r3, [pc, #60]	; (8017170 <xTaskPriorityDisinherit+0x104>)
 8017134:	681b      	ldr	r3, [r3, #0]
 8017136:	4313      	orrs	r3, r2
 8017138:	4a0d      	ldr	r2, [pc, #52]	; (8017170 <xTaskPriorityDisinherit+0x104>)
 801713a:	6013      	str	r3, [r2, #0]
 801713c:	693b      	ldr	r3, [r7, #16]
 801713e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017140:	4613      	mov	r3, r2
 8017142:	009b      	lsls	r3, r3, #2
 8017144:	4413      	add	r3, r2
 8017146:	009b      	lsls	r3, r3, #2
 8017148:	4a08      	ldr	r2, [pc, #32]	; (801716c <xTaskPriorityDisinherit+0x100>)
 801714a:	441a      	add	r2, r3
 801714c:	693b      	ldr	r3, [r7, #16]
 801714e:	3304      	adds	r3, #4
 8017150:	4619      	mov	r1, r3
 8017152:	4610      	mov	r0, r2
 8017154:	f7fd fd9c 	bl	8014c90 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8017158:	2301      	movs	r3, #1
 801715a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801715c:	697b      	ldr	r3, [r7, #20]
	}
 801715e:	4618      	mov	r0, r3
 8017160:	3718      	adds	r7, #24
 8017162:	46bd      	mov	sp, r7
 8017164:	bd80      	pop	{r7, pc}
 8017166:	bf00      	nop
 8017168:	20009260 	.word	0x20009260
 801716c:	20009264 	.word	0x20009264
 8017170:	20009368 	.word	0x20009368

08017174 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8017174:	b480      	push	{r7}
 8017176:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8017178:	4b07      	ldr	r3, [pc, #28]	; (8017198 <pvTaskIncrementMutexHeldCount+0x24>)
 801717a:	681b      	ldr	r3, [r3, #0]
 801717c:	2b00      	cmp	r3, #0
 801717e:	d004      	beq.n	801718a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8017180:	4b05      	ldr	r3, [pc, #20]	; (8017198 <pvTaskIncrementMutexHeldCount+0x24>)
 8017182:	681b      	ldr	r3, [r3, #0]
 8017184:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017186:	3201      	adds	r2, #1
 8017188:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 801718a:	4b03      	ldr	r3, [pc, #12]	; (8017198 <pvTaskIncrementMutexHeldCount+0x24>)
 801718c:	681b      	ldr	r3, [r3, #0]
	}
 801718e:	4618      	mov	r0, r3
 8017190:	46bd      	mov	sp, r7
 8017192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017196:	4770      	bx	lr
 8017198:	20009260 	.word	0x20009260

0801719c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801719c:	b580      	push	{r7, lr}
 801719e:	b084      	sub	sp, #16
 80171a0:	af00      	add	r7, sp, #0
 80171a2:	6078      	str	r0, [r7, #4]
 80171a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80171a6:	4b29      	ldr	r3, [pc, #164]	; (801724c <prvAddCurrentTaskToDelayedList+0xb0>)
 80171a8:	681b      	ldr	r3, [r3, #0]
 80171aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80171ac:	4b28      	ldr	r3, [pc, #160]	; (8017250 <prvAddCurrentTaskToDelayedList+0xb4>)
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	3304      	adds	r3, #4
 80171b2:	4618      	mov	r0, r3
 80171b4:	f7fd fdc9 	bl	8014d4a <uxListRemove>
 80171b8:	4603      	mov	r3, r0
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d10b      	bne.n	80171d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80171be:	4b24      	ldr	r3, [pc, #144]	; (8017250 <prvAddCurrentTaskToDelayedList+0xb4>)
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80171c4:	2201      	movs	r2, #1
 80171c6:	fa02 f303 	lsl.w	r3, r2, r3
 80171ca:	43da      	mvns	r2, r3
 80171cc:	4b21      	ldr	r3, [pc, #132]	; (8017254 <prvAddCurrentTaskToDelayedList+0xb8>)
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	4013      	ands	r3, r2
 80171d2:	4a20      	ldr	r2, [pc, #128]	; (8017254 <prvAddCurrentTaskToDelayedList+0xb8>)
 80171d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80171dc:	d10a      	bne.n	80171f4 <prvAddCurrentTaskToDelayedList+0x58>
 80171de:	683b      	ldr	r3, [r7, #0]
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d007      	beq.n	80171f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80171e4:	4b1a      	ldr	r3, [pc, #104]	; (8017250 <prvAddCurrentTaskToDelayedList+0xb4>)
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	3304      	adds	r3, #4
 80171ea:	4619      	mov	r1, r3
 80171ec:	481a      	ldr	r0, [pc, #104]	; (8017258 <prvAddCurrentTaskToDelayedList+0xbc>)
 80171ee:	f7fd fd4f 	bl	8014c90 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80171f2:	e026      	b.n	8017242 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80171f4:	68fa      	ldr	r2, [r7, #12]
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	4413      	add	r3, r2
 80171fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80171fc:	4b14      	ldr	r3, [pc, #80]	; (8017250 <prvAddCurrentTaskToDelayedList+0xb4>)
 80171fe:	681b      	ldr	r3, [r3, #0]
 8017200:	68ba      	ldr	r2, [r7, #8]
 8017202:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8017204:	68ba      	ldr	r2, [r7, #8]
 8017206:	68fb      	ldr	r3, [r7, #12]
 8017208:	429a      	cmp	r2, r3
 801720a:	d209      	bcs.n	8017220 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801720c:	4b13      	ldr	r3, [pc, #76]	; (801725c <prvAddCurrentTaskToDelayedList+0xc0>)
 801720e:	681a      	ldr	r2, [r3, #0]
 8017210:	4b0f      	ldr	r3, [pc, #60]	; (8017250 <prvAddCurrentTaskToDelayedList+0xb4>)
 8017212:	681b      	ldr	r3, [r3, #0]
 8017214:	3304      	adds	r3, #4
 8017216:	4619      	mov	r1, r3
 8017218:	4610      	mov	r0, r2
 801721a:	f7fd fd5d 	bl	8014cd8 <vListInsert>
}
 801721e:	e010      	b.n	8017242 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017220:	4b0f      	ldr	r3, [pc, #60]	; (8017260 <prvAddCurrentTaskToDelayedList+0xc4>)
 8017222:	681a      	ldr	r2, [r3, #0]
 8017224:	4b0a      	ldr	r3, [pc, #40]	; (8017250 <prvAddCurrentTaskToDelayedList+0xb4>)
 8017226:	681b      	ldr	r3, [r3, #0]
 8017228:	3304      	adds	r3, #4
 801722a:	4619      	mov	r1, r3
 801722c:	4610      	mov	r0, r2
 801722e:	f7fd fd53 	bl	8014cd8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8017232:	4b0c      	ldr	r3, [pc, #48]	; (8017264 <prvAddCurrentTaskToDelayedList+0xc8>)
 8017234:	681b      	ldr	r3, [r3, #0]
 8017236:	68ba      	ldr	r2, [r7, #8]
 8017238:	429a      	cmp	r2, r3
 801723a:	d202      	bcs.n	8017242 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801723c:	4a09      	ldr	r2, [pc, #36]	; (8017264 <prvAddCurrentTaskToDelayedList+0xc8>)
 801723e:	68bb      	ldr	r3, [r7, #8]
 8017240:	6013      	str	r3, [r2, #0]
}
 8017242:	bf00      	nop
 8017244:	3710      	adds	r7, #16
 8017246:	46bd      	mov	sp, r7
 8017248:	bd80      	pop	{r7, pc}
 801724a:	bf00      	nop
 801724c:	20009364 	.word	0x20009364
 8017250:	20009260 	.word	0x20009260
 8017254:	20009368 	.word	0x20009368
 8017258:	2000934c 	.word	0x2000934c
 801725c:	2000931c 	.word	0x2000931c
 8017260:	20009318 	.word	0x20009318
 8017264:	20009380 	.word	0x20009380

08017268 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 8017268:	b580      	push	{r7, lr}
 801726a:	b084      	sub	sp, #16
 801726c:	af00      	add	r7, sp, #0
 801726e:	6078      	str	r0, [r7, #4]
 8017270:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 8017272:	683b      	ldr	r3, [r7, #0]
 8017274:	681b      	ldr	r3, [r3, #0]
 8017276:	330c      	adds	r3, #12
 8017278:	461a      	mov	r2, r3
 801727a:	6839      	ldr	r1, [r7, #0]
 801727c:	6878      	ldr	r0, [r7, #4]
 801727e:	f002 f943 	bl	8019508 <tcpip_send_msg_wait_sem>
 8017282:	4603      	mov	r3, r0
 8017284:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8017286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801728a:	2b00      	cmp	r3, #0
 801728c:	d103      	bne.n	8017296 <netconn_apimsg+0x2e>
    return apimsg->err;
 801728e:	683b      	ldr	r3, [r7, #0]
 8017290:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017294:	e001      	b.n	801729a <netconn_apimsg+0x32>
  }
  return err;
 8017296:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801729a:	4618      	mov	r0, r3
 801729c:	3710      	adds	r7, #16
 801729e:	46bd      	mov	sp, r7
 80172a0:	bd80      	pop	{r7, pc}
	...

080172a4 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 80172a4:	b580      	push	{r7, lr}
 80172a6:	b08a      	sub	sp, #40	; 0x28
 80172a8:	af00      	add	r7, sp, #0
 80172aa:	4603      	mov	r3, r0
 80172ac:	603a      	str	r2, [r7, #0]
 80172ae:	71fb      	strb	r3, [r7, #7]
 80172b0:	460b      	mov	r3, r1
 80172b2:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 80172b4:	79fb      	ldrb	r3, [r7, #7]
 80172b6:	6839      	ldr	r1, [r7, #0]
 80172b8:	4618      	mov	r0, r3
 80172ba:	f000 ff87 	bl	80181cc <netconn_alloc>
 80172be:	6278      	str	r0, [r7, #36]	; 0x24
  if (conn != NULL) {
 80172c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d054      	beq.n	8017370 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 80172c6:	79bb      	ldrb	r3, [r7, #6]
 80172c8:	753b      	strb	r3, [r7, #20]
    API_MSG_VAR_REF(msg).conn = conn;
 80172ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80172cc:	60fb      	str	r3, [r7, #12]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 80172ce:	f107 030c 	add.w	r3, r7, #12
 80172d2:	4619      	mov	r1, r3
 80172d4:	4829      	ldr	r0, [pc, #164]	; (801737c <netconn_new_with_proto_and_callback+0xd8>)
 80172d6:	f7ff ffc7 	bl	8017268 <netconn_apimsg>
 80172da:	4603      	mov	r3, r0
 80172dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (err != ERR_OK) {
 80172e0:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d043      	beq.n	8017370 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 80172e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80172ea:	685b      	ldr	r3, [r3, #4]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d005      	beq.n	80172fc <netconn_new_with_proto_and_callback+0x58>
 80172f0:	4b23      	ldr	r3, [pc, #140]	; (8017380 <netconn_new_with_proto_and_callback+0xdc>)
 80172f2:	2289      	movs	r2, #137	; 0x89
 80172f4:	4923      	ldr	r1, [pc, #140]	; (8017384 <netconn_new_with_proto_and_callback+0xe0>)
 80172f6:	4824      	ldr	r0, [pc, #144]	; (8017388 <netconn_new_with_proto_and_callback+0xe4>)
 80172f8:	f00e fdfa 	bl	8025ef0 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 80172fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80172fe:	3310      	adds	r3, #16
 8017300:	4618      	mov	r0, r3
 8017302:	f00c f865 	bl	80233d0 <sys_mbox_valid>
 8017306:	4603      	mov	r3, r0
 8017308:	2b00      	cmp	r3, #0
 801730a:	d105      	bne.n	8017318 <netconn_new_with_proto_and_callback+0x74>
 801730c:	4b1c      	ldr	r3, [pc, #112]	; (8017380 <netconn_new_with_proto_and_callback+0xdc>)
 801730e:	228a      	movs	r2, #138	; 0x8a
 8017310:	491e      	ldr	r1, [pc, #120]	; (801738c <netconn_new_with_proto_and_callback+0xe8>)
 8017312:	481d      	ldr	r0, [pc, #116]	; (8017388 <netconn_new_with_proto_and_callback+0xe4>)
 8017314:	f00e fdec 	bl	8025ef0 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 8017318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801731a:	3314      	adds	r3, #20
 801731c:	4618      	mov	r0, r3
 801731e:	f00c f857 	bl	80233d0 <sys_mbox_valid>
 8017322:	4603      	mov	r3, r0
 8017324:	2b00      	cmp	r3, #0
 8017326:	d005      	beq.n	8017334 <netconn_new_with_proto_and_callback+0x90>
 8017328:	4b15      	ldr	r3, [pc, #84]	; (8017380 <netconn_new_with_proto_and_callback+0xdc>)
 801732a:	228c      	movs	r2, #140	; 0x8c
 801732c:	4918      	ldr	r1, [pc, #96]	; (8017390 <netconn_new_with_proto_and_callback+0xec>)
 801732e:	4816      	ldr	r0, [pc, #88]	; (8017388 <netconn_new_with_proto_and_callback+0xe4>)
 8017330:	f00e fdde 	bl	8025ef0 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 8017334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017336:	330c      	adds	r3, #12
 8017338:	4618      	mov	r0, r3
 801733a:	f00c f8da 	bl	80234f2 <sys_sem_valid>
 801733e:	4603      	mov	r3, r0
 8017340:	2b00      	cmp	r3, #0
 8017342:	d105      	bne.n	8017350 <netconn_new_with_proto_and_callback+0xac>
 8017344:	4b0e      	ldr	r3, [pc, #56]	; (8017380 <netconn_new_with_proto_and_callback+0xdc>)
 8017346:	228f      	movs	r2, #143	; 0x8f
 8017348:	4912      	ldr	r1, [pc, #72]	; (8017394 <netconn_new_with_proto_and_callback+0xf0>)
 801734a:	480f      	ldr	r0, [pc, #60]	; (8017388 <netconn_new_with_proto_and_callback+0xe4>)
 801734c:	f00e fdd0 	bl	8025ef0 <iprintf>
      sys_sem_free(&conn->op_completed);
 8017350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017352:	330c      	adds	r3, #12
 8017354:	4618      	mov	r0, r3
 8017356:	f00c f8bf 	bl	80234d8 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 801735a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801735c:	3310      	adds	r3, #16
 801735e:	4618      	mov	r0, r3
 8017360:	f00b ff9a 	bl	8023298 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 8017364:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017366:	2007      	movs	r0, #7
 8017368:	f005 f8ac 	bl	801c4c4 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 801736c:	2300      	movs	r3, #0
 801736e:	e000      	b.n	8017372 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 8017370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8017372:	4618      	mov	r0, r3
 8017374:	3728      	adds	r7, #40	; 0x28
 8017376:	46bd      	mov	sp, r7
 8017378:	bd80      	pop	{r7, pc}
 801737a:	bf00      	nop
 801737c:	08018175 	.word	0x08018175
 8017380:	08026a80 	.word	0x08026a80
 8017384:	08026ab4 	.word	0x08026ab4
 8017388:	08026ad8 	.word	0x08026ad8
 801738c:	08026b00 	.word	0x08026b00
 8017390:	08026b18 	.word	0x08026b18
 8017394:	08026b3c 	.word	0x08026b3c

08017398 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 8017398:	b580      	push	{r7, lr}
 801739a:	b088      	sub	sp, #32
 801739c:	af00      	add	r7, sp, #0
 801739e:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	d101      	bne.n	80173aa <netconn_delete+0x12>
    return ERR_OK;
 80173a6:	2300      	movs	r3, #0
 80173a8:	e016      	b.n	80173d8 <netconn_delete+0x40>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	60bb      	str	r3, [r7, #8]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 80173ae:	2329      	movs	r3, #41	; 0x29
 80173b0:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 80173b2:	f107 0308 	add.w	r3, r7, #8
 80173b6:	4619      	mov	r1, r3
 80173b8:	4809      	ldr	r0, [pc, #36]	; (80173e0 <netconn_delete+0x48>)
 80173ba:	f7ff ff55 	bl	8017268 <netconn_apimsg>
 80173be:	4603      	mov	r3, r0
 80173c0:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 80173c2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80173c6:	2b00      	cmp	r3, #0
 80173c8:	d002      	beq.n	80173d0 <netconn_delete+0x38>
    return err;
 80173ca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80173ce:	e003      	b.n	80173d8 <netconn_delete+0x40>
  }

  netconn_free(conn);
 80173d0:	6878      	ldr	r0, [r7, #4]
 80173d2:	f000 ff6b 	bl	80182ac <netconn_free>

  return ERR_OK;
 80173d6:	2300      	movs	r3, #0
}
 80173d8:	4618      	mov	r0, r3
 80173da:	3720      	adds	r7, #32
 80173dc:	46bd      	mov	sp, r7
 80173de:	bd80      	pop	{r7, pc}
 80173e0:	08018731 	.word	0x08018731

080173e4 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 80173e4:	b580      	push	{r7, lr}
 80173e6:	b08a      	sub	sp, #40	; 0x28
 80173e8:	af00      	add	r7, sp, #0
 80173ea:	60f8      	str	r0, [r7, #12]
 80173ec:	60b9      	str	r1, [r7, #8]
 80173ee:	4613      	mov	r3, r2
 80173f0:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  
  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 80173f2:	68fb      	ldr	r3, [r7, #12]
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d108      	bne.n	801740a <netconn_bind+0x26>
 80173f8:	4b11      	ldr	r3, [pc, #68]	; (8017440 <netconn_bind+0x5c>)
 80173fa:	22ff      	movs	r2, #255	; 0xff
 80173fc:	4911      	ldr	r1, [pc, #68]	; (8017444 <netconn_bind+0x60>)
 80173fe:	4812      	ldr	r0, [pc, #72]	; (8017448 <netconn_bind+0x64>)
 8017400:	f00e fd76 	bl	8025ef0 <iprintf>
 8017404:	f06f 030f 	mvn.w	r3, #15
 8017408:	e015      	b.n	8017436 <netconn_bind+0x52>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 801740a:	68bb      	ldr	r3, [r7, #8]
 801740c:	2b00      	cmp	r3, #0
 801740e:	d101      	bne.n	8017414 <netconn_bind+0x30>
    addr = IP4_ADDR_ANY;
 8017410:	4b0e      	ldr	r3, [pc, #56]	; (801744c <netconn_bind+0x68>)
 8017412:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8017414:	68fb      	ldr	r3, [r7, #12]
 8017416:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 8017418:	68bb      	ldr	r3, [r7, #8]
 801741a:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 801741c:	88fb      	ldrh	r3, [r7, #6]
 801741e:	83bb      	strh	r3, [r7, #28]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 8017420:	f107 0310 	add.w	r3, r7, #16
 8017424:	4619      	mov	r1, r3
 8017426:	480a      	ldr	r0, [pc, #40]	; (8017450 <netconn_bind+0x6c>)
 8017428:	f7ff ff1e 	bl	8017268 <netconn_apimsg>
 801742c:	4603      	mov	r3, r0
 801742e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  API_MSG_VAR_FREE(msg);

  return err;
 8017432:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8017436:	4618      	mov	r0, r3
 8017438:	3728      	adds	r7, #40	; 0x28
 801743a:	46bd      	mov	sp, r7
 801743c:	bd80      	pop	{r7, pc}
 801743e:	bf00      	nop
 8017440:	08026a80 	.word	0x08026a80
 8017444:	08026bb8 	.word	0x08026bb8
 8017448:	08026ad8 	.word	0x08026ad8
 801744c:	0802b724 	.word	0x0802b724
 8017450:	08018935 	.word	0x08018935

08017454 <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 8017454:	b580      	push	{r7, lr}
 8017456:	b088      	sub	sp, #32
 8017458:	af00      	add	r7, sp, #0
 801745a:	6078      	str	r0, [r7, #4]
 801745c:	460b      	mov	r3, r1
 801745e:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 8017460:	687b      	ldr	r3, [r7, #4]
 8017462:	2b00      	cmp	r3, #0
 8017464:	d109      	bne.n	801747a <netconn_listen_with_backlog+0x26>
 8017466:	4b0d      	ldr	r3, [pc, #52]	; (801749c <netconn_listen_with_backlog+0x48>)
 8017468:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801746c:	490c      	ldr	r1, [pc, #48]	; (80174a0 <netconn_listen_with_backlog+0x4c>)
 801746e:	480d      	ldr	r0, [pc, #52]	; (80174a4 <netconn_listen_with_backlog+0x50>)
 8017470:	f00e fd3e 	bl	8025ef0 <iprintf>
 8017474:	f06f 030f 	mvn.w	r3, #15
 8017478:	e00b      	b.n	8017492 <netconn_listen_with_backlog+0x3e>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	60bb      	str	r3, [r7, #8]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 801747e:	f107 0308 	add.w	r3, r7, #8
 8017482:	4619      	mov	r1, r3
 8017484:	4808      	ldr	r0, [pc, #32]	; (80174a8 <netconn_listen_with_backlog+0x54>)
 8017486:	f7ff feef 	bl	8017268 <netconn_apimsg>
 801748a:	4603      	mov	r3, r0
 801748c:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 801748e:	f997 301f 	ldrsb.w	r3, [r7, #31]
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 8017492:	4618      	mov	r0, r3
 8017494:	3720      	adds	r7, #32
 8017496:	46bd      	mov	sp, r7
 8017498:	bd80      	pop	{r7, pc}
 801749a:	bf00      	nop
 801749c:	08026a80 	.word	0x08026a80
 80174a0:	08026c18 	.word	0x08026c18
 80174a4:	08026ad8 	.word	0x08026ad8
 80174a8:	080189f5 	.word	0x080189f5

080174ac <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 80174ac:	b580      	push	{r7, lr}
 80174ae:	b086      	sub	sp, #24
 80174b0:	af00      	add	r7, sp, #0
 80174b2:	6078      	str	r0, [r7, #4]
 80174b4:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 80174b6:	683b      	ldr	r3, [r7, #0]
 80174b8:	2b00      	cmp	r3, #0
 80174ba:	d109      	bne.n	80174d0 <netconn_accept+0x24>
 80174bc:	4b34      	ldr	r3, [pc, #208]	; (8017590 <netconn_accept+0xe4>)
 80174be:	f240 128d 	movw	r2, #397	; 0x18d
 80174c2:	4934      	ldr	r1, [pc, #208]	; (8017594 <netconn_accept+0xe8>)
 80174c4:	4834      	ldr	r0, [pc, #208]	; (8017598 <netconn_accept+0xec>)
 80174c6:	f00e fd13 	bl	8025ef0 <iprintf>
 80174ca:	f06f 030f 	mvn.w	r3, #15
 80174ce:	e05b      	b.n	8017588 <netconn_accept+0xdc>
  *new_conn = NULL;
 80174d0:	683b      	ldr	r3, [r7, #0]
 80174d2:	2200      	movs	r2, #0
 80174d4:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d109      	bne.n	80174f0 <netconn_accept+0x44>
 80174dc:	4b2c      	ldr	r3, [pc, #176]	; (8017590 <netconn_accept+0xe4>)
 80174de:	f240 128f 	movw	r2, #399	; 0x18f
 80174e2:	492e      	ldr	r1, [pc, #184]	; (801759c <netconn_accept+0xf0>)
 80174e4:	482c      	ldr	r0, [pc, #176]	; (8017598 <netconn_accept+0xec>)
 80174e6:	f00e fd03 	bl	8025ef0 <iprintf>
 80174ea:	f06f 030f 	mvn.w	r3, #15
 80174ee:	e04b      	b.n	8017588 <netconn_accept+0xdc>

  if (ERR_IS_FATAL(conn->last_err)) {
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80174f6:	f113 0f0c 	cmn.w	r3, #12
 80174fa:	da03      	bge.n	8017504 <netconn_accept+0x58>
    /* don't recv on fatal errors: this might block the application task
       waiting on acceptmbox forever! */
    return conn->last_err;
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017502:	e041      	b.n	8017588 <netconn_accept+0xdc>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	3314      	adds	r3, #20
 8017508:	4618      	mov	r0, r3
 801750a:	f00b ff61 	bl	80233d0 <sys_mbox_valid>
 801750e:	4603      	mov	r3, r0
 8017510:	2b00      	cmp	r3, #0
 8017512:	d102      	bne.n	801751a <netconn_accept+0x6e>
    return ERR_CLSD;
 8017514:	f06f 030e 	mvn.w	r3, #14
 8017518:	e036      	b.n	8017588 <netconn_accept+0xdc>
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 801751a:	687b      	ldr	r3, [r7, #4]
 801751c:	3314      	adds	r3, #20
 801751e:	f107 010c 	add.w	r1, r7, #12
 8017522:	2200      	movs	r2, #0
 8017524:	4618      	mov	r0, r3
 8017526:	f00b fef8 	bl	802331a <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/
  newconn = (struct netconn *)accept_ptr;
 801752a:	68fb      	ldr	r3, [r7, #12]
 801752c:	617b      	str	r3, [r7, #20]
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 801752e:	687b      	ldr	r3, [r7, #4]
 8017530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017532:	2b00      	cmp	r3, #0
 8017534:	d005      	beq.n	8017542 <netconn_accept+0x96>
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801753a:	2200      	movs	r2, #0
 801753c:	2101      	movs	r1, #1
 801753e:	6878      	ldr	r0, [r7, #4]
 8017540:	4798      	blx	r3

  if (accept_ptr == &netconn_aborted) {
 8017542:	68fb      	ldr	r3, [r7, #12]
 8017544:	4a16      	ldr	r2, [pc, #88]	; (80175a0 <netconn_accept+0xf4>)
 8017546:	4293      	cmp	r3, r2
 8017548:	d102      	bne.n	8017550 <netconn_accept+0xa4>
    /* a connection has been aborted: out of pcbs or out of netconns during accept */
    /* @todo: set netconn error, but this would be fatal and thus block further accepts */
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_ABRT;
 801754a:	f06f 030c 	mvn.w	r3, #12
 801754e:	e01b      	b.n	8017588 <netconn_accept+0xdc>
  }
  if (newconn == NULL) {
 8017550:	697b      	ldr	r3, [r7, #20]
 8017552:	2b00      	cmp	r3, #0
 8017554:	d114      	bne.n	8017580 <netconn_accept+0xd4>
    /* connection has been aborted */
    /* in this special case, we set the netconn error from application thread, as
       on a ready-to-accept listening netconn, there should not be anything running
       in tcpip_thread */
    NETCONN_SET_SAFE_ERR(conn, ERR_CLSD);
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	2b00      	cmp	r3, #0
 801755a:	d00e      	beq.n	801757a <netconn_accept+0xce>
 801755c:	f00c f854 	bl	8023608 <sys_arch_protect>
 8017560:	6138      	str	r0, [r7, #16]
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017568:	f113 0f0c 	cmn.w	r3, #12
 801756c:	db02      	blt.n	8017574 <netconn_accept+0xc8>
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	22f1      	movs	r2, #241	; 0xf1
 8017572:	721a      	strb	r2, [r3, #8]
 8017574:	6938      	ldr	r0, [r7, #16]
 8017576:	f00c f855 	bl	8023624 <sys_arch_unprotect>
#if TCP_LISTEN_BACKLOG
    API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */
    return ERR_CLSD;
 801757a:	f06f 030e 	mvn.w	r3, #14
 801757e:	e003      	b.n	8017588 <netconn_accept+0xdc>
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 8017580:	683b      	ldr	r3, [r7, #0]
 8017582:	697a      	ldr	r2, [r7, #20]
 8017584:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8017586:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 8017588:	4618      	mov	r0, r3
 801758a:	3718      	adds	r7, #24
 801758c:	46bd      	mov	sp, r7
 801758e:	bd80      	pop	{r7, pc}
 8017590:	08026a80 	.word	0x08026a80
 8017594:	08026c38 	.word	0x08026c38
 8017598:	08026ad8 	.word	0x08026ad8
 801759c:	08026c58 	.word	0x08026c58
 80175a0:	2000a260 	.word	0x2000a260

080175a4 <netconn_recv_data>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf)
{
 80175a4:	b580      	push	{r7, lr}
 80175a6:	b08a      	sub	sp, #40	; 0x28
 80175a8:	af00      	add	r7, sp, #0
 80175aa:	6078      	str	r0, [r7, #4]
 80175ac:	6039      	str	r1, [r7, #0]
  void *buf = NULL;
 80175ae:	2300      	movs	r3, #0
 80175b0:	623b      	str	r3, [r7, #32]
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 80175b2:	683b      	ldr	r3, [r7, #0]
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d109      	bne.n	80175cc <netconn_recv_data+0x28>
 80175b8:	4b5c      	ldr	r3, [pc, #368]	; (801772c <netconn_recv_data+0x188>)
 80175ba:	f240 12e7 	movw	r2, #487	; 0x1e7
 80175be:	495c      	ldr	r1, [pc, #368]	; (8017730 <netconn_recv_data+0x18c>)
 80175c0:	485c      	ldr	r0, [pc, #368]	; (8017734 <netconn_recv_data+0x190>)
 80175c2:	f00e fc95 	bl	8025ef0 <iprintf>
 80175c6:	f06f 030f 	mvn.w	r3, #15
 80175ca:	e0aa      	b.n	8017722 <netconn_recv_data+0x17e>
  *new_buf = NULL;
 80175cc:	683b      	ldr	r3, [r7, #0]
 80175ce:	2200      	movs	r2, #0
 80175d0:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	2b00      	cmp	r3, #0
 80175d6:	d109      	bne.n	80175ec <netconn_recv_data+0x48>
 80175d8:	4b54      	ldr	r3, [pc, #336]	; (801772c <netconn_recv_data+0x188>)
 80175da:	f240 12e9 	movw	r2, #489	; 0x1e9
 80175de:	4956      	ldr	r1, [pc, #344]	; (8017738 <netconn_recv_data+0x194>)
 80175e0:	4854      	ldr	r0, [pc, #336]	; (8017734 <netconn_recv_data+0x190>)
 80175e2:	f00e fc85 	bl	8025ef0 <iprintf>
 80175e6:	f06f 030f 	mvn.w	r3, #15
 80175ea:	e09a      	b.n	8017722 <netconn_recv_data+0x17e>
#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	781b      	ldrb	r3, [r3, #0]
 80175f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80175f4:	2b10      	cmp	r3, #16
 80175f6:	d115      	bne.n	8017624 <netconn_recv_data+0x80>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    if (!sys_mbox_valid(&conn->recvmbox)) {
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	3310      	adds	r3, #16
 80175fc:	4618      	mov	r0, r3
 80175fe:	f00b fee7 	bl	80233d0 <sys_mbox_valid>
 8017602:	4603      	mov	r3, r0
 8017604:	2b00      	cmp	r3, #0
 8017606:	d10d      	bne.n	8017624 <netconn_recv_data+0x80>
      /* This happens when calling this function after receiving FIN */
      return sys_mbox_valid(&conn->acceptmbox) ? ERR_CONN : ERR_CLSD;
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	3314      	adds	r3, #20
 801760c:	4618      	mov	r0, r3
 801760e:	f00b fedf 	bl	80233d0 <sys_mbox_valid>
 8017612:	4603      	mov	r3, r0
 8017614:	2b00      	cmp	r3, #0
 8017616:	d002      	beq.n	801761e <netconn_recv_data+0x7a>
 8017618:	f06f 030a 	mvn.w	r3, #10
 801761c:	e081      	b.n	8017722 <netconn_recv_data+0x17e>
 801761e:	f06f 030e 	mvn.w	r3, #14
 8017622:	e07e      	b.n	8017722 <netconn_recv_data+0x17e>
    }
  }
#endif /* LWIP_TCP */
  LWIP_ERROR("netconn_recv: invalid recvmbox", sys_mbox_valid(&conn->recvmbox), return ERR_CONN;);
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	3310      	adds	r3, #16
 8017628:	4618      	mov	r0, r3
 801762a:	f00b fed1 	bl	80233d0 <sys_mbox_valid>
 801762e:	4603      	mov	r3, r0
 8017630:	2b00      	cmp	r3, #0
 8017632:	d109      	bne.n	8017648 <netconn_recv_data+0xa4>
 8017634:	4b3d      	ldr	r3, [pc, #244]	; (801772c <netconn_recv_data+0x188>)
 8017636:	f240 12f5 	movw	r2, #501	; 0x1f5
 801763a:	4940      	ldr	r1, [pc, #256]	; (801773c <netconn_recv_data+0x198>)
 801763c:	483d      	ldr	r0, [pc, #244]	; (8017734 <netconn_recv_data+0x190>)
 801763e:	f00e fc57 	bl	8025ef0 <iprintf>
 8017642:	f06f 030a 	mvn.w	r3, #10
 8017646:	e06c      	b.n	8017722 <netconn_recv_data+0x17e>

  if (ERR_IS_FATAL(conn->last_err)) {
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801764e:	f113 0f0c 	cmn.w	r3, #12
 8017652:	da03      	bge.n	801765c <netconn_recv_data+0xb8>
    /* don't recv on fatal errors: this might block the application task
       waiting on recvmbox forever! */
    /* @todo: this does not allow us to fetch data that has been put into recvmbox
       before the fatal error occurred - is that a problem? */
    return conn->last_err;
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801765a:	e062      	b.n	8017722 <netconn_recv_data+0x17e>
    }
#endif /* LWIP_TCP */
    return ERR_TIMEOUT;
  }
#else
  sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	3310      	adds	r3, #16
 8017660:	f107 0120 	add.w	r1, r7, #32
 8017664:	2200      	movs	r2, #0
 8017666:	4618      	mov	r0, r3
 8017668:	f00b fe57 	bl	802331a <sys_arch_mbox_fetch>
#endif /* LWIP_SO_RCVTIMEO*/

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 801766c:	687b      	ldr	r3, [r7, #4]
 801766e:	781b      	ldrb	r3, [r3, #0]
 8017670:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017674:	2b10      	cmp	r3, #16
 8017676:	d138      	bne.n	80176ea <netconn_recv_data+0x146>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    /* Let the stack know that we have taken the data. */
    /* @todo: Speedup: Don't block and wait for the answer here
       (to prevent multiple thread-switches). */
    API_MSG_VAR_REF(msg).conn = conn;
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	60fb      	str	r3, [r7, #12]
    if (buf != NULL) {
 801767c:	6a3b      	ldr	r3, [r7, #32]
 801767e:	2b00      	cmp	r3, #0
 8017680:	d003      	beq.n	801768a <netconn_recv_data+0xe6>
      API_MSG_VAR_REF(msg).msg.r.len = ((struct pbuf *)buf)->tot_len;
 8017682:	6a3b      	ldr	r3, [r7, #32]
 8017684:	891b      	ldrh	r3, [r3, #8]
 8017686:	617b      	str	r3, [r7, #20]
 8017688:	e001      	b.n	801768e <netconn_recv_data+0xea>
    } else {
      API_MSG_VAR_REF(msg).msg.r.len = 1;
 801768a:	2301      	movs	r3, #1
 801768c:	617b      	str	r3, [r7, #20]
    }

    /* don't care for the return value of lwip_netconn_do_recv */
    netconn_apimsg(lwip_netconn_do_recv, &API_MSG_VAR_REF(msg));
 801768e:	f107 030c 	add.w	r3, r7, #12
 8017692:	4619      	mov	r1, r3
 8017694:	482a      	ldr	r0, [pc, #168]	; (8017740 <netconn_recv_data+0x19c>)
 8017696:	f7ff fde7 	bl	8017268 <netconn_apimsg>
    API_MSG_VAR_FREE(msg);

    /* If we are closed, we indicate that we no longer wish to use the socket */
    if (buf == NULL) {
 801769a:	6a3b      	ldr	r3, [r7, #32]
 801769c:	2b00      	cmp	r3, #0
 801769e:	d120      	bne.n	80176e2 <netconn_recv_data+0x13e>
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d005      	beq.n	80176b4 <netconn_recv_data+0x110>
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80176ac:	2200      	movs	r2, #0
 80176ae:	2101      	movs	r1, #1
 80176b0:	6878      	ldr	r0, [r7, #4]
 80176b2:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	685b      	ldr	r3, [r3, #4]
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d10b      	bne.n	80176d4 <netconn_recv_data+0x130>
        /* race condition: RST during recv */
        return conn->last_err == ERR_OK ? ERR_RST : conn->last_err;
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80176c2:	2b00      	cmp	r3, #0
 80176c4:	d003      	beq.n	80176ce <netconn_recv_data+0x12a>
 80176c6:	687b      	ldr	r3, [r7, #4]
 80176c8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80176cc:	e029      	b.n	8017722 <netconn_recv_data+0x17e>
 80176ce:	f06f 030d 	mvn.w	r3, #13
 80176d2:	e026      	b.n	8017722 <netconn_recv_data+0x17e>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 80176d4:	2101      	movs	r1, #1
 80176d6:	6878      	ldr	r0, [r7, #4]
 80176d8:	f000 f926 	bl	8017928 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 80176dc:	f06f 030e 	mvn.w	r3, #14
 80176e0:	e01f      	b.n	8017722 <netconn_recv_data+0x17e>
    }
    len = ((struct pbuf *)buf)->tot_len;
 80176e2:	6a3b      	ldr	r3, [r7, #32]
 80176e4:	891b      	ldrh	r3, [r3, #8]
 80176e6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80176e8:	e00d      	b.n	8017706 <netconn_recv_data+0x162>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 80176ea:	6a3b      	ldr	r3, [r7, #32]
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d106      	bne.n	80176fe <netconn_recv_data+0x15a>
 80176f0:	4b0e      	ldr	r3, [pc, #56]	; (801772c <netconn_recv_data+0x188>)
 80176f2:	f240 223e 	movw	r2, #574	; 0x23e
 80176f6:	4913      	ldr	r1, [pc, #76]	; (8017744 <netconn_recv_data+0x1a0>)
 80176f8:	480e      	ldr	r0, [pc, #56]	; (8017734 <netconn_recv_data+0x190>)
 80176fa:	f00e fbf9 	bl	8025ef0 <iprintf>
    len = netbuf_len((struct netbuf*)buf);
 80176fe:	6a3b      	ldr	r3, [r7, #32]
 8017700:	681b      	ldr	r3, [r3, #0]
 8017702:	891b      	ldrh	r3, [r3, #8]
 8017704:	84fb      	strh	r3, [r7, #38]	; 0x26

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801770a:	2b00      	cmp	r3, #0
 801770c:	d005      	beq.n	801771a <netconn_recv_data+0x176>
 801770e:	687b      	ldr	r3, [r7, #4]
 8017710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017712:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8017714:	2101      	movs	r1, #1
 8017716:	6878      	ldr	r0, [r7, #4]
 8017718:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 801771a:	6a3a      	ldr	r2, [r7, #32]
 801771c:	683b      	ldr	r3, [r7, #0]
 801771e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 8017720:	2300      	movs	r3, #0
}
 8017722:	4618      	mov	r0, r3
 8017724:	3728      	adds	r7, #40	; 0x28
 8017726:	46bd      	mov	sp, r7
 8017728:	bd80      	pop	{r7, pc}
 801772a:	bf00      	nop
 801772c:	08026a80 	.word	0x08026a80
 8017730:	08026c78 	.word	0x08026c78
 8017734:	08026ad8 	.word	0x08026ad8
 8017738:	08026c98 	.word	0x08026c98
 801773c:	08026cb4 	.word	0x08026cb4
 8017740:	08018b79 	.word	0x08018b79
 8017744:	08026cd4 	.word	0x08026cd4

08017748 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 8017748:	b580      	push	{r7, lr}
 801774a:	b086      	sub	sp, #24
 801774c:	af00      	add	r7, sp, #0
 801774e:	6078      	str	r0, [r7, #4]
 8017750:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 8017752:	2300      	movs	r3, #0
 8017754:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8017756:	683b      	ldr	r3, [r7, #0]
 8017758:	2b00      	cmp	r3, #0
 801775a:	d109      	bne.n	8017770 <netconn_recv+0x28>
 801775c:	4b31      	ldr	r3, [pc, #196]	; (8017824 <netconn_recv+0xdc>)
 801775e:	f44f 721d 	mov.w	r2, #628	; 0x274
 8017762:	4931      	ldr	r1, [pc, #196]	; (8017828 <netconn_recv+0xe0>)
 8017764:	4831      	ldr	r0, [pc, #196]	; (801782c <netconn_recv+0xe4>)
 8017766:	f00e fbc3 	bl	8025ef0 <iprintf>
 801776a:	f06f 030f 	mvn.w	r3, #15
 801776e:	e054      	b.n	801781a <netconn_recv+0xd2>
  *new_buf = NULL;
 8017770:	683b      	ldr	r3, [r7, #0]
 8017772:	2200      	movs	r2, #0
 8017774:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8017776:	687b      	ldr	r3, [r7, #4]
 8017778:	2b00      	cmp	r3, #0
 801777a:	d109      	bne.n	8017790 <netconn_recv+0x48>
 801777c:	4b29      	ldr	r3, [pc, #164]	; (8017824 <netconn_recv+0xdc>)
 801777e:	f240 2276 	movw	r2, #630	; 0x276
 8017782:	492b      	ldr	r1, [pc, #172]	; (8017830 <netconn_recv+0xe8>)
 8017784:	4829      	ldr	r0, [pc, #164]	; (801782c <netconn_recv+0xe4>)
 8017786:	f00e fbb3 	bl	8025ef0 <iprintf>
 801778a:	f06f 030f 	mvn.w	r3, #15
 801778e:	e044      	b.n	801781a <netconn_recv+0xd2>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8017790:	687b      	ldr	r3, [r7, #4]
 8017792:	781b      	ldrb	r3, [r3, #0]
 8017794:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017798:	2b10      	cmp	r3, #16
 801779a:	d139      	bne.n	8017810 <netconn_recv+0xc8>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 801779c:	2300      	movs	r3, #0
 801779e:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 80177a0:	2006      	movs	r0, #6
 80177a2:	f004 fe3d 	bl	801c420 <memp_malloc>
 80177a6:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 80177a8:	697b      	ldr	r3, [r7, #20]
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	d102      	bne.n	80177b4 <netconn_recv+0x6c>
      return ERR_MEM;
 80177ae:	f04f 33ff 	mov.w	r3, #4294967295
 80177b2:	e032      	b.n	801781a <netconn_recv+0xd2>
    }

    err = netconn_recv_data(conn, (void **)&p);
 80177b4:	f107 030c 	add.w	r3, r7, #12
 80177b8:	4619      	mov	r1, r3
 80177ba:	6878      	ldr	r0, [r7, #4]
 80177bc:	f7ff fef2 	bl	80175a4 <netconn_recv_data>
 80177c0:	4603      	mov	r3, r0
 80177c2:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80177c4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80177c8:	2b00      	cmp	r3, #0
 80177ca:	d006      	beq.n	80177da <netconn_recv+0x92>
      memp_free(MEMP_NETBUF, buf);
 80177cc:	6979      	ldr	r1, [r7, #20]
 80177ce:	2006      	movs	r0, #6
 80177d0:	f004 fe78 	bl	801c4c4 <memp_free>
      return err;
 80177d4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80177d8:	e01f      	b.n	801781a <netconn_recv+0xd2>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 80177da:	68fb      	ldr	r3, [r7, #12]
 80177dc:	2b00      	cmp	r3, #0
 80177de:	d106      	bne.n	80177ee <netconn_recv+0xa6>
 80177e0:	4b10      	ldr	r3, [pc, #64]	; (8017824 <netconn_recv+0xdc>)
 80177e2:	f240 228a 	movw	r2, #650	; 0x28a
 80177e6:	4913      	ldr	r1, [pc, #76]	; (8017834 <netconn_recv+0xec>)
 80177e8:	4810      	ldr	r0, [pc, #64]	; (801782c <netconn_recv+0xe4>)
 80177ea:	f00e fb81 	bl	8025ef0 <iprintf>

    buf->p = p;
 80177ee:	68fa      	ldr	r2, [r7, #12]
 80177f0:	697b      	ldr	r3, [r7, #20]
 80177f2:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 80177f4:	68fa      	ldr	r2, [r7, #12]
 80177f6:	697b      	ldr	r3, [r7, #20]
 80177f8:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 80177fa:	697b      	ldr	r3, [r7, #20]
 80177fc:	2200      	movs	r2, #0
 80177fe:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 8017800:	697b      	ldr	r3, [r7, #20]
 8017802:	2200      	movs	r2, #0
 8017804:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 8017806:	683b      	ldr	r3, [r7, #0]
 8017808:	697a      	ldr	r2, [r7, #20]
 801780a:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 801780c:	2300      	movs	r3, #0
 801780e:	e004      	b.n	801781a <netconn_recv+0xd2>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf);
 8017810:	6839      	ldr	r1, [r7, #0]
 8017812:	6878      	ldr	r0, [r7, #4]
 8017814:	f7ff fec6 	bl	80175a4 <netconn_recv_data>
 8017818:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 801781a:	4618      	mov	r0, r3
 801781c:	3718      	adds	r7, #24
 801781e:	46bd      	mov	sp, r7
 8017820:	bd80      	pop	{r7, pc}
 8017822:	bf00      	nop
 8017824:	08026a80 	.word	0x08026a80
 8017828:	08026c78 	.word	0x08026c78
 801782c:	08026ad8 	.word	0x08026ad8
 8017830:	08026c98 	.word	0x08026c98
 8017834:	08026ce0 	.word	0x08026ce0

08017838 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 8017838:	b580      	push	{r7, lr}
 801783a:	b08a      	sub	sp, #40	; 0x28
 801783c:	af00      	add	r7, sp, #0
 801783e:	60f8      	str	r0, [r7, #12]
 8017840:	60b9      	str	r1, [r7, #8]
 8017842:	607a      	str	r2, [r7, #4]
 8017844:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  u8_t dontblock;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 8017846:	68fb      	ldr	r3, [r7, #12]
 8017848:	2b00      	cmp	r3, #0
 801784a:	d109      	bne.n	8017860 <netconn_write_partly+0x28>
 801784c:	4b31      	ldr	r3, [pc, #196]	; (8017914 <netconn_write_partly+0xdc>)
 801784e:	f240 22e6 	movw	r2, #742	; 0x2e6
 8017852:	4931      	ldr	r1, [pc, #196]	; (8017918 <netconn_write_partly+0xe0>)
 8017854:	4831      	ldr	r0, [pc, #196]	; (801791c <netconn_write_partly+0xe4>)
 8017856:	f00e fb4b 	bl	8025ef0 <iprintf>
 801785a:	f06f 030f 	mvn.w	r3, #15
 801785e:	e054      	b.n	801790a <netconn_write_partly+0xd2>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type)== NETCONN_TCP), return ERR_VAL;);
 8017860:	68fb      	ldr	r3, [r7, #12]
 8017862:	781b      	ldrb	r3, [r3, #0]
 8017864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017868:	2b10      	cmp	r3, #16
 801786a:	d009      	beq.n	8017880 <netconn_write_partly+0x48>
 801786c:	4b29      	ldr	r3, [pc, #164]	; (8017914 <netconn_write_partly+0xdc>)
 801786e:	f240 22e7 	movw	r2, #743	; 0x2e7
 8017872:	492b      	ldr	r1, [pc, #172]	; (8017920 <netconn_write_partly+0xe8>)
 8017874:	4829      	ldr	r0, [pc, #164]	; (801791c <netconn_write_partly+0xe4>)
 8017876:	f00e fb3b 	bl	8025ef0 <iprintf>
 801787a:	f06f 0305 	mvn.w	r3, #5
 801787e:	e044      	b.n	801790a <netconn_write_partly+0xd2>
  if (size == 0) {
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	2b00      	cmp	r3, #0
 8017884:	d101      	bne.n	801788a <netconn_write_partly+0x52>
    return ERR_OK;
 8017886:	2300      	movs	r3, #0
 8017888:	e03f      	b.n	801790a <netconn_write_partly+0xd2>
  }
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 801788a:	68fb      	ldr	r3, [r7, #12]
 801788c:	7f1b      	ldrb	r3, [r3, #28]
 801788e:	f003 0302 	and.w	r3, r3, #2
 8017892:	2b00      	cmp	r3, #0
 8017894:	d104      	bne.n	80178a0 <netconn_write_partly+0x68>
 8017896:	78fb      	ldrb	r3, [r7, #3]
 8017898:	f003 0304 	and.w	r3, r3, #4
 801789c:	2b00      	cmp	r3, #0
 801789e:	d001      	beq.n	80178a4 <netconn_write_partly+0x6c>
 80178a0:	2301      	movs	r3, #1
 80178a2:	e000      	b.n	80178a6 <netconn_write_partly+0x6e>
 80178a4:	2300      	movs	r3, #0
 80178a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 80178aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80178ae:	2b00      	cmp	r3, #0
 80178b0:	d005      	beq.n	80178be <netconn_write_partly+0x86>
 80178b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	d102      	bne.n	80178be <netconn_write_partly+0x86>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 80178b8:	f06f 0305 	mvn.w	r3, #5
 80178bc:	e025      	b.n	801790a <netconn_write_partly+0xd2>
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 80178be:	68fb      	ldr	r3, [r7, #12]
 80178c0:	613b      	str	r3, [r7, #16]
  API_MSG_VAR_REF(msg).msg.w.dataptr = dataptr;
 80178c2:	68bb      	ldr	r3, [r7, #8]
 80178c4:	61bb      	str	r3, [r7, #24]
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 80178c6:	78fb      	ldrb	r3, [r7, #3]
 80178c8:	f887 3020 	strb.w	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.len = size;
 80178cc:	687b      	ldr	r3, [r7, #4]
 80178ce:	61fb      	str	r3, [r7, #28]
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 80178d0:	f107 0310 	add.w	r3, r7, #16
 80178d4:	4619      	mov	r1, r3
 80178d6:	4813      	ldr	r0, [pc, #76]	; (8017924 <netconn_write_partly+0xec>)
 80178d8:	f7ff fcc6 	bl	8017268 <netconn_apimsg>
 80178dc:	4603      	mov	r3, r0
 80178de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if ((err == ERR_OK) && (bytes_written != NULL)) {
 80178e2:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d10d      	bne.n	8017906 <netconn_write_partly+0xce>
 80178ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d00a      	beq.n	8017906 <netconn_write_partly+0xce>
    if (dontblock) {
 80178f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	d003      	beq.n	8017900 <netconn_write_partly+0xc8>
      /* nonblocking write: maybe the data has been sent partly */
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.len;
 80178f8:	69fa      	ldr	r2, [r7, #28]
 80178fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80178fc:	601a      	str	r2, [r3, #0]
 80178fe:	e002      	b.n	8017906 <netconn_write_partly+0xce>
    } else {
      /* blocking call succeeded: all data has been sent if it */
      *bytes_written = size;
 8017900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017902:	687a      	ldr	r2, [r7, #4]
 8017904:	601a      	str	r2, [r3, #0]
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 8017906:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
}
 801790a:	4618      	mov	r0, r3
 801790c:	3728      	adds	r7, #40	; 0x28
 801790e:	46bd      	mov	sp, r7
 8017910:	bd80      	pop	{r7, pc}
 8017912:	bf00      	nop
 8017914:	08026a80 	.word	0x08026a80
 8017918:	08026d08 	.word	0x08026d08
 801791c:	08026ad8 	.word	0x08026ad8
 8017920:	08026d24 	.word	0x08026d24
 8017924:	08018f59 	.word	0x08018f59

08017928 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 8017928:	b580      	push	{r7, lr}
 801792a:	b088      	sub	sp, #32
 801792c:	af00      	add	r7, sp, #0
 801792e:	6078      	str	r0, [r7, #4]
 8017930:	460b      	mov	r3, r1
 8017932:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 8017934:	687b      	ldr	r3, [r7, #4]
 8017936:	2b00      	cmp	r3, #0
 8017938:	d109      	bne.n	801794e <netconn_close_shutdown+0x26>
 801793a:	4b0f      	ldr	r3, [pc, #60]	; (8017978 <netconn_close_shutdown+0x50>)
 801793c:	f44f 724a 	mov.w	r2, #808	; 0x328
 8017940:	490e      	ldr	r1, [pc, #56]	; (801797c <netconn_close_shutdown+0x54>)
 8017942:	480f      	ldr	r0, [pc, #60]	; (8017980 <netconn_close_shutdown+0x58>)
 8017944:	f00e fad4 	bl	8025ef0 <iprintf>
 8017948:	f06f 030f 	mvn.w	r3, #15
 801794c:	e00f      	b.n	801796e <netconn_close_shutdown+0x46>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	60bb      	str	r3, [r7, #8]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 8017952:	78fb      	ldrb	r3, [r7, #3]
 8017954:	743b      	strb	r3, [r7, #16]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 8017956:	2329      	movs	r3, #41	; 0x29
 8017958:	747b      	strb	r3, [r7, #17]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 801795a:	f107 0308 	add.w	r3, r7, #8
 801795e:	4619      	mov	r1, r3
 8017960:	4808      	ldr	r0, [pc, #32]	; (8017984 <netconn_close_shutdown+0x5c>)
 8017962:	f7ff fc81 	bl	8017268 <netconn_apimsg>
 8017966:	4603      	mov	r3, r0
 8017968:	77fb      	strb	r3, [r7, #31]
  API_MSG_VAR_FREE(msg);

  return err;
 801796a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801796e:	4618      	mov	r0, r3
 8017970:	3720      	adds	r7, #32
 8017972:	46bd      	mov	sp, r7
 8017974:	bd80      	pop	{r7, pc}
 8017976:	bf00      	nop
 8017978:	08026a80 	.word	0x08026a80
 801797c:	08026d48 	.word	0x08026d48
 8017980:	08026ad8 	.word	0x08026ad8
 8017984:	080190b9 	.word	0x080190b9

08017988 <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b082      	sub	sp, #8
 801798c:	af00      	add	r7, sp, #0
 801798e:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 8017990:	2103      	movs	r1, #3
 8017992:	6878      	ldr	r0, [r7, #4]
 8017994:	f7ff ffc8 	bl	8017928 <netconn_close_shutdown>
 8017998:	4603      	mov	r3, r0
}
 801799a:	4618      	mov	r0, r3
 801799c:	3708      	adds	r7, #8
 801799e:	46bd      	mov	sp, r7
 80179a0:	bd80      	pop	{r7, pc}
	...

080179a4 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
   const ip_addr_t *addr, u16_t port)
{
 80179a4:	b580      	push	{r7, lr}
 80179a6:	b088      	sub	sp, #32
 80179a8:	af00      	add	r7, sp, #0
 80179aa:	60f8      	str	r0, [r7, #12]
 80179ac:	60b9      	str	r1, [r7, #8]
 80179ae:	607a      	str	r2, [r7, #4]
 80179b0:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 80179b2:	68bb      	ldr	r3, [r7, #8]
 80179b4:	2b00      	cmp	r3, #0
 80179b6:	d105      	bne.n	80179c4 <recv_udp+0x20>
 80179b8:	4b34      	ldr	r3, [pc, #208]	; (8017a8c <recv_udp+0xe8>)
 80179ba:	22b1      	movs	r2, #177	; 0xb1
 80179bc:	4934      	ldr	r1, [pc, #208]	; (8017a90 <recv_udp+0xec>)
 80179be:	4835      	ldr	r0, [pc, #212]	; (8017a94 <recv_udp+0xf0>)
 80179c0:	f00e fa96 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 80179c4:	68fb      	ldr	r3, [r7, #12]
 80179c6:	2b00      	cmp	r3, #0
 80179c8:	d105      	bne.n	80179d6 <recv_udp+0x32>
 80179ca:	4b30      	ldr	r3, [pc, #192]	; (8017a8c <recv_udp+0xe8>)
 80179cc:	22b2      	movs	r2, #178	; 0xb2
 80179ce:	4932      	ldr	r1, [pc, #200]	; (8017a98 <recv_udp+0xf4>)
 80179d0:	4830      	ldr	r0, [pc, #192]	; (8017a94 <recv_udp+0xf0>)
 80179d2:	f00e fa8d 	bl	8025ef0 <iprintf>
  conn = (struct netconn *)arg;
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 80179da:	69fb      	ldr	r3, [r7, #28]
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d103      	bne.n	80179e8 <recv_udp+0x44>
    pbuf_free(p);
 80179e0:	6878      	ldr	r0, [r7, #4]
 80179e2:	f005 fac9 	bl	801cf78 <pbuf_free>
    return;
 80179e6:	e04d      	b.n	8017a84 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 80179e8:	69fb      	ldr	r3, [r7, #28]
 80179ea:	685a      	ldr	r2, [r3, #4]
 80179ec:	68bb      	ldr	r3, [r7, #8]
 80179ee:	429a      	cmp	r2, r3
 80179f0:	d005      	beq.n	80179fe <recv_udp+0x5a>
 80179f2:	4b26      	ldr	r3, [pc, #152]	; (8017a8c <recv_udp+0xe8>)
 80179f4:	22ba      	movs	r2, #186	; 0xba
 80179f6:	4929      	ldr	r1, [pc, #164]	; (8017a9c <recv_udp+0xf8>)
 80179f8:	4826      	ldr	r0, [pc, #152]	; (8017a94 <recv_udp+0xf0>)
 80179fa:	f00e fa79 	bl	8025ef0 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!sys_mbox_valid(&conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!sys_mbox_valid(&conn->recvmbox)) {
 80179fe:	69fb      	ldr	r3, [r7, #28]
 8017a00:	3310      	adds	r3, #16
 8017a02:	4618      	mov	r0, r3
 8017a04:	f00b fce4 	bl	80233d0 <sys_mbox_valid>
 8017a08:	4603      	mov	r3, r0
 8017a0a:	2b00      	cmp	r3, #0
 8017a0c:	d103      	bne.n	8017a16 <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 8017a0e:	6878      	ldr	r0, [r7, #4]
 8017a10:	f005 fab2 	bl	801cf78 <pbuf_free>
    return;
 8017a14:	e036      	b.n	8017a84 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8017a16:	2006      	movs	r0, #6
 8017a18:	f004 fd02 	bl	801c420 <memp_malloc>
 8017a1c:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 8017a1e:	69bb      	ldr	r3, [r7, #24]
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d103      	bne.n	8017a2c <recv_udp+0x88>
    pbuf_free(p);
 8017a24:	6878      	ldr	r0, [r7, #4]
 8017a26:	f005 faa7 	bl	801cf78 <pbuf_free>
    return;
 8017a2a:	e02b      	b.n	8017a84 <recv_udp+0xe0>
  } else {
    buf->p = p;
 8017a2c:	69bb      	ldr	r3, [r7, #24]
 8017a2e:	687a      	ldr	r2, [r7, #4]
 8017a30:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 8017a32:	69bb      	ldr	r3, [r7, #24]
 8017a34:	687a      	ldr	r2, [r7, #4]
 8017a36:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8017a38:	683b      	ldr	r3, [r7, #0]
 8017a3a:	2b00      	cmp	r3, #0
 8017a3c:	d002      	beq.n	8017a44 <recv_udp+0xa0>
 8017a3e:	683b      	ldr	r3, [r7, #0]
 8017a40:	681b      	ldr	r3, [r3, #0]
 8017a42:	e000      	b.n	8017a46 <recv_udp+0xa2>
 8017a44:	2300      	movs	r3, #0
 8017a46:	69ba      	ldr	r2, [r7, #24]
 8017a48:	6093      	str	r3, [r2, #8]
    buf->port = port;
 8017a4a:	69bb      	ldr	r3, [r7, #24]
 8017a4c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8017a4e:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8017a50:	687b      	ldr	r3, [r7, #4]
 8017a52:	891b      	ldrh	r3, [r3, #8]
 8017a54:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8017a56:	69fb      	ldr	r3, [r7, #28]
 8017a58:	3310      	adds	r3, #16
 8017a5a:	69b9      	ldr	r1, [r7, #24]
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	f00b fc42 	bl	80232e6 <sys_mbox_trypost>
 8017a62:	4603      	mov	r3, r0
 8017a64:	2b00      	cmp	r3, #0
 8017a66:	d003      	beq.n	8017a70 <recv_udp+0xcc>
    netbuf_delete(buf);
 8017a68:	69b8      	ldr	r0, [r7, #24]
 8017a6a:	f001 fbcd 	bl	8019208 <netbuf_delete>
    return;
 8017a6e:	e009      	b.n	8017a84 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8017a70:	69fb      	ldr	r3, [r7, #28]
 8017a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017a74:	2b00      	cmp	r3, #0
 8017a76:	d005      	beq.n	8017a84 <recv_udp+0xe0>
 8017a78:	69fb      	ldr	r3, [r7, #28]
 8017a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017a7c:	8afa      	ldrh	r2, [r7, #22]
 8017a7e:	2100      	movs	r1, #0
 8017a80:	69f8      	ldr	r0, [r7, #28]
 8017a82:	4798      	blx	r3
  }
}
 8017a84:	3720      	adds	r7, #32
 8017a86:	46bd      	mov	sp, r7
 8017a88:	bd80      	pop	{r7, pc}
 8017a8a:	bf00      	nop
 8017a8c:	08026d64 	.word	0x08026d64
 8017a90:	08026d98 	.word	0x08026d98
 8017a94:	08026dbc 	.word	0x08026dbc
 8017a98:	08026de4 	.word	0x08026de4
 8017a9c:	08026e04 	.word	0x08026e04

08017aa0 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8017aa0:	b580      	push	{r7, lr}
 8017aa2:	b088      	sub	sp, #32
 8017aa4:	af00      	add	r7, sp, #0
 8017aa6:	60f8      	str	r0, [r7, #12]
 8017aa8:	60b9      	str	r1, [r7, #8]
 8017aaa:	607a      	str	r2, [r7, #4]
 8017aac:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 8017aae:	68bb      	ldr	r3, [r7, #8]
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	d105      	bne.n	8017ac0 <recv_tcp+0x20>
 8017ab4:	4b39      	ldr	r3, [pc, #228]	; (8017b9c <recv_tcp+0xfc>)
 8017ab6:	22f9      	movs	r2, #249	; 0xf9
 8017ab8:	4939      	ldr	r1, [pc, #228]	; (8017ba0 <recv_tcp+0x100>)
 8017aba:	483a      	ldr	r0, [pc, #232]	; (8017ba4 <recv_tcp+0x104>)
 8017abc:	f00e fa18 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 8017ac0:	68fb      	ldr	r3, [r7, #12]
 8017ac2:	2b00      	cmp	r3, #0
 8017ac4:	d105      	bne.n	8017ad2 <recv_tcp+0x32>
 8017ac6:	4b35      	ldr	r3, [pc, #212]	; (8017b9c <recv_tcp+0xfc>)
 8017ac8:	22fa      	movs	r2, #250	; 0xfa
 8017aca:	4937      	ldr	r1, [pc, #220]	; (8017ba8 <recv_tcp+0x108>)
 8017acc:	4835      	ldr	r0, [pc, #212]	; (8017ba4 <recv_tcp+0x104>)
 8017ace:	f00e fa0f 	bl	8025ef0 <iprintf>
  conn = (struct netconn *)arg;
 8017ad2:	68fb      	ldr	r3, [r7, #12]
 8017ad4:	61bb      	str	r3, [r7, #24]

  if (conn == NULL) {
 8017ad6:	69bb      	ldr	r3, [r7, #24]
 8017ad8:	2b00      	cmp	r3, #0
 8017ada:	d102      	bne.n	8017ae2 <recv_tcp+0x42>
    return ERR_VAL;
 8017adc:	f06f 0305 	mvn.w	r3, #5
 8017ae0:	e057      	b.n	8017b92 <recv_tcp+0xf2>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 8017ae2:	69bb      	ldr	r3, [r7, #24]
 8017ae4:	685a      	ldr	r2, [r3, #4]
 8017ae6:	68bb      	ldr	r3, [r7, #8]
 8017ae8:	429a      	cmp	r2, r3
 8017aea:	d006      	beq.n	8017afa <recv_tcp+0x5a>
 8017aec:	4b2b      	ldr	r3, [pc, #172]	; (8017b9c <recv_tcp+0xfc>)
 8017aee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017af2:	492e      	ldr	r1, [pc, #184]	; (8017bac <recv_tcp+0x10c>)
 8017af4:	482b      	ldr	r0, [pc, #172]	; (8017ba4 <recv_tcp+0x104>)
 8017af6:	f00e f9fb 	bl	8025ef0 <iprintf>

  if (!sys_mbox_valid(&conn->recvmbox)) {
 8017afa:	69bb      	ldr	r3, [r7, #24]
 8017afc:	3310      	adds	r3, #16
 8017afe:	4618      	mov	r0, r3
 8017b00:	f00b fc66 	bl	80233d0 <sys_mbox_valid>
 8017b04:	4603      	mov	r3, r0
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	d10d      	bne.n	8017b26 <recv_tcp+0x86>
    /* recvmbox already deleted */
    if (p != NULL) {
 8017b0a:	687b      	ldr	r3, [r7, #4]
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d008      	beq.n	8017b22 <recv_tcp+0x82>
      tcp_recved(pcb, p->tot_len);
 8017b10:	687b      	ldr	r3, [r7, #4]
 8017b12:	891b      	ldrh	r3, [r3, #8]
 8017b14:	4619      	mov	r1, r3
 8017b16:	68b8      	ldr	r0, [r7, #8]
 8017b18:	f006 f90a 	bl	801dd30 <tcp_recved>
      pbuf_free(p);
 8017b1c:	6878      	ldr	r0, [r7, #4]
 8017b1e:	f005 fa2b 	bl	801cf78 <pbuf_free>
    }
    return ERR_OK;
 8017b22:	2300      	movs	r3, #0
 8017b24:	e035      	b.n	8017b92 <recv_tcp+0xf2>
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  /* don't overwrite fatal errors! */
  if (err != ERR_OK) {
 8017b26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	d011      	beq.n	8017b52 <recv_tcp+0xb2>
    NETCONN_SET_SAFE_ERR(conn, err);
 8017b2e:	69bb      	ldr	r3, [r7, #24]
 8017b30:	2b00      	cmp	r3, #0
 8017b32:	d00e      	beq.n	8017b52 <recv_tcp+0xb2>
 8017b34:	f00b fd68 	bl	8023608 <sys_arch_protect>
 8017b38:	6178      	str	r0, [r7, #20]
 8017b3a:	69bb      	ldr	r3, [r7, #24]
 8017b3c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017b40:	f113 0f0c 	cmn.w	r3, #12
 8017b44:	db02      	blt.n	8017b4c <recv_tcp+0xac>
 8017b46:	69bb      	ldr	r3, [r7, #24]
 8017b48:	78fa      	ldrb	r2, [r7, #3]
 8017b4a:	721a      	strb	r2, [r3, #8]
 8017b4c:	6978      	ldr	r0, [r7, #20]
 8017b4e:	f00b fd69 	bl	8023624 <sys_arch_unprotect>
  }

  if (p != NULL) {
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d003      	beq.n	8017b60 <recv_tcp+0xc0>
    len = p->tot_len;
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	891b      	ldrh	r3, [r3, #8]
 8017b5c:	83fb      	strh	r3, [r7, #30]
 8017b5e:	e001      	b.n	8017b64 <recv_tcp+0xc4>
  } else {
    len = 0;
 8017b60:	2300      	movs	r3, #0
 8017b62:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, p) != ERR_OK) {
 8017b64:	69bb      	ldr	r3, [r7, #24]
 8017b66:	3310      	adds	r3, #16
 8017b68:	6879      	ldr	r1, [r7, #4]
 8017b6a:	4618      	mov	r0, r3
 8017b6c:	f00b fbbb 	bl	80232e6 <sys_mbox_trypost>
 8017b70:	4603      	mov	r3, r0
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	d002      	beq.n	8017b7c <recv_tcp+0xdc>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 8017b76:	f04f 33ff 	mov.w	r3, #4294967295
 8017b7a:	e00a      	b.n	8017b92 <recv_tcp+0xf2>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8017b7c:	69bb      	ldr	r3, [r7, #24]
 8017b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	d005      	beq.n	8017b90 <recv_tcp+0xf0>
 8017b84:	69bb      	ldr	r3, [r7, #24]
 8017b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017b88:	8bfa      	ldrh	r2, [r7, #30]
 8017b8a:	2100      	movs	r1, #0
 8017b8c:	69b8      	ldr	r0, [r7, #24]
 8017b8e:	4798      	blx	r3
  }

  return ERR_OK;
 8017b90:	2300      	movs	r3, #0
}
 8017b92:	4618      	mov	r0, r3
 8017b94:	3720      	adds	r7, #32
 8017b96:	46bd      	mov	sp, r7
 8017b98:	bd80      	pop	{r7, pc}
 8017b9a:	bf00      	nop
 8017b9c:	08026d64 	.word	0x08026d64
 8017ba0:	08026e24 	.word	0x08026e24
 8017ba4:	08026dbc 	.word	0x08026dbc
 8017ba8:	08026e48 	.word	0x08026e48
 8017bac:	08026e68 	.word	0x08026e68

08017bb0 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 8017bb0:	b580      	push	{r7, lr}
 8017bb2:	b084      	sub	sp, #16
 8017bb4:	af00      	add	r7, sp, #0
 8017bb6:	6078      	str	r0, [r7, #4]
 8017bb8:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 8017bba:	687b      	ldr	r3, [r7, #4]
 8017bbc:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8017bbe:	68fb      	ldr	r3, [r7, #12]
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d106      	bne.n	8017bd2 <poll_tcp+0x22>
 8017bc4:	4b2a      	ldr	r3, [pc, #168]	; (8017c70 <poll_tcp+0xc0>)
 8017bc6:	f44f 729c 	mov.w	r2, #312	; 0x138
 8017bca:	492a      	ldr	r1, [pc, #168]	; (8017c74 <poll_tcp+0xc4>)
 8017bcc:	482a      	ldr	r0, [pc, #168]	; (8017c78 <poll_tcp+0xc8>)
 8017bce:	f00e f98f 	bl	8025ef0 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 8017bd2:	68fb      	ldr	r3, [r7, #12]
 8017bd4:	785b      	ldrb	r3, [r3, #1]
 8017bd6:	2b01      	cmp	r3, #1
 8017bd8:	d104      	bne.n	8017be4 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8017bda:	2101      	movs	r1, #1
 8017bdc:	68f8      	ldr	r0, [r7, #12]
 8017bde:	f001 f817 	bl	8018c10 <lwip_netconn_do_writemore>
 8017be2:	e016      	b.n	8017c12 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 8017be4:	68fb      	ldr	r3, [r7, #12]
 8017be6:	785b      	ldrb	r3, [r3, #1]
 8017be8:	2b04      	cmp	r3, #4
 8017bea:	d112      	bne.n	8017c12 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 8017bec:	68fb      	ldr	r3, [r7, #12]
 8017bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	d00a      	beq.n	8017c0a <poll_tcp+0x5a>
 8017bf4:	68fb      	ldr	r3, [r7, #12]
 8017bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017bf8:	7a5b      	ldrb	r3, [r3, #9]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d005      	beq.n	8017c0a <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 8017bfe:	68fb      	ldr	r3, [r7, #12]
 8017c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017c02:	7a5a      	ldrb	r2, [r3, #9]
 8017c04:	3a01      	subs	r2, #1
 8017c06:	b2d2      	uxtb	r2, r2
 8017c08:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8017c0a:	2101      	movs	r1, #1
 8017c0c:	68f8      	ldr	r0, [r7, #12]
 8017c0e:	f000 fc17 	bl	8018440 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	7f1b      	ldrb	r3, [r3, #28]
 8017c16:	f003 0310 	and.w	r3, r3, #16
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d022      	beq.n	8017c64 <poll_tcp+0xb4>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8017c1e:	68fb      	ldr	r3, [r7, #12]
 8017c20:	685b      	ldr	r3, [r3, #4]
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	d01e      	beq.n	8017c64 <poll_tcp+0xb4>
 8017c26:	68fb      	ldr	r3, [r7, #12]
 8017c28:	685b      	ldr	r3, [r3, #4]
 8017c2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017c2e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8017c32:	4293      	cmp	r3, r2
 8017c34:	d916      	bls.n	8017c64 <poll_tcp+0xb4>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	685b      	ldr	r3, [r3, #4]
 8017c3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8017c3e:	2b04      	cmp	r3, #4
 8017c40:	d810      	bhi.n	8017c64 <poll_tcp+0xb4>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 8017c42:	68fb      	ldr	r3, [r7, #12]
 8017c44:	7f1b      	ldrb	r3, [r3, #28]
 8017c46:	f023 0310 	bic.w	r3, r3, #16
 8017c4a:	b2da      	uxtb	r2, r3
 8017c4c:	68fb      	ldr	r3, [r7, #12]
 8017c4e:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8017c50:	68fb      	ldr	r3, [r7, #12]
 8017c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017c54:	2b00      	cmp	r3, #0
 8017c56:	d005      	beq.n	8017c64 <poll_tcp+0xb4>
 8017c58:	68fb      	ldr	r3, [r7, #12]
 8017c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017c5c:	2200      	movs	r2, #0
 8017c5e:	2102      	movs	r1, #2
 8017c60:	68f8      	ldr	r0, [r7, #12]
 8017c62:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8017c64:	2300      	movs	r3, #0
}
 8017c66:	4618      	mov	r0, r3
 8017c68:	3710      	adds	r7, #16
 8017c6a:	46bd      	mov	sp, r7
 8017c6c:	bd80      	pop	{r7, pc}
 8017c6e:	bf00      	nop
 8017c70:	08026d64 	.word	0x08026d64
 8017c74:	08026e88 	.word	0x08026e88
 8017c78:	08026dbc 	.word	0x08026dbc

08017c7c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 8017c7c:	b580      	push	{r7, lr}
 8017c7e:	b086      	sub	sp, #24
 8017c80:	af00      	add	r7, sp, #0
 8017c82:	60f8      	str	r0, [r7, #12]
 8017c84:	60b9      	str	r1, [r7, #8]
 8017c86:	4613      	mov	r3, r2
 8017c88:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 8017c8a:	68fb      	ldr	r3, [r7, #12]
 8017c8c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8017c8e:	697b      	ldr	r3, [r7, #20]
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	d106      	bne.n	8017ca2 <sent_tcp+0x26>
 8017c94:	4b21      	ldr	r3, [pc, #132]	; (8017d1c <sent_tcp+0xa0>)
 8017c96:	f240 1261 	movw	r2, #353	; 0x161
 8017c9a:	4921      	ldr	r1, [pc, #132]	; (8017d20 <sent_tcp+0xa4>)
 8017c9c:	4821      	ldr	r0, [pc, #132]	; (8017d24 <sent_tcp+0xa8>)
 8017c9e:	f00e f927 	bl	8025ef0 <iprintf>

  if (conn) {
 8017ca2:	697b      	ldr	r3, [r7, #20]
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	d033      	beq.n	8017d10 <sent_tcp+0x94>
    if (conn->state == NETCONN_WRITE) {
 8017ca8:	697b      	ldr	r3, [r7, #20]
 8017caa:	785b      	ldrb	r3, [r3, #1]
 8017cac:	2b01      	cmp	r3, #1
 8017cae:	d104      	bne.n	8017cba <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8017cb0:	2101      	movs	r1, #1
 8017cb2:	6978      	ldr	r0, [r7, #20]
 8017cb4:	f000 ffac 	bl	8018c10 <lwip_netconn_do_writemore>
 8017cb8:	e007      	b.n	8017cca <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 8017cba:	697b      	ldr	r3, [r7, #20]
 8017cbc:	785b      	ldrb	r3, [r3, #1]
 8017cbe:	2b04      	cmp	r3, #4
 8017cc0:	d103      	bne.n	8017cca <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8017cc2:	2101      	movs	r1, #1
 8017cc4:	6978      	ldr	r0, [r7, #20]
 8017cc6:	f000 fbbb 	bl	8018440 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8017cca:	697b      	ldr	r3, [r7, #20]
 8017ccc:	685b      	ldr	r3, [r3, #4]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d01e      	beq.n	8017d10 <sent_tcp+0x94>
 8017cd2:	697b      	ldr	r3, [r7, #20]
 8017cd4:	685b      	ldr	r3, [r3, #4]
 8017cd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017cda:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8017cde:	4293      	cmp	r3, r2
 8017ce0:	d916      	bls.n	8017d10 <sent_tcp+0x94>
      (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 8017ce2:	697b      	ldr	r3, [r7, #20]
 8017ce4:	685b      	ldr	r3, [r3, #4]
 8017ce6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8017cea:	2b04      	cmp	r3, #4
 8017cec:	d810      	bhi.n	8017d10 <sent_tcp+0x94>
      conn->flags &= ~NETCONN_FLAG_CHECK_WRITESPACE;
 8017cee:	697b      	ldr	r3, [r7, #20]
 8017cf0:	7f1b      	ldrb	r3, [r3, #28]
 8017cf2:	f023 0310 	bic.w	r3, r3, #16
 8017cf6:	b2da      	uxtb	r2, r3
 8017cf8:	697b      	ldr	r3, [r7, #20]
 8017cfa:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 8017cfc:	697b      	ldr	r3, [r7, #20]
 8017cfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d005      	beq.n	8017d10 <sent_tcp+0x94>
 8017d04:	697b      	ldr	r3, [r7, #20]
 8017d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017d08:	88fa      	ldrh	r2, [r7, #6]
 8017d0a:	2102      	movs	r1, #2
 8017d0c:	6978      	ldr	r0, [r7, #20]
 8017d0e:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8017d10:	2300      	movs	r3, #0
}
 8017d12:	4618      	mov	r0, r3
 8017d14:	3718      	adds	r7, #24
 8017d16:	46bd      	mov	sp, r7
 8017d18:	bd80      	pop	{r7, pc}
 8017d1a:	bf00      	nop
 8017d1c:	08026d64 	.word	0x08026d64
 8017d20:	08026e88 	.word	0x08026e88
 8017d24:	08026dbc 	.word	0x08026dbc

08017d28 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 8017d28:	b580      	push	{r7, lr}
 8017d2a:	b08a      	sub	sp, #40	; 0x28
 8017d2c:	af00      	add	r7, sp, #0
 8017d2e:	6078      	str	r0, [r7, #4]
 8017d30:	460b      	mov	r3, r1
 8017d32:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;

  conn = (struct netconn *)arg;
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	627b      	str	r3, [r7, #36]	; 0x24
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8017d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d106      	bne.n	8017d4c <err_tcp+0x24>
 8017d3e:	4b6c      	ldr	r3, [pc, #432]	; (8017ef0 <err_tcp+0x1c8>)
 8017d40:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8017d44:	496b      	ldr	r1, [pc, #428]	; (8017ef4 <err_tcp+0x1cc>)
 8017d46:	486c      	ldr	r0, [pc, #432]	; (8017ef8 <err_tcp+0x1d0>)
 8017d48:	f00e f8d2 	bl	8025ef0 <iprintf>

  conn->pcb.tcp = NULL;
 8017d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d4e:	2200      	movs	r2, #0
 8017d50:	605a      	str	r2, [r3, #4]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 8017d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d54:	785b      	ldrb	r3, [r3, #1]
 8017d56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  conn->state = NETCONN_NONE;
 8017d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d5c:	2200      	movs	r2, #0
 8017d5e:	705a      	strb	r2, [r3, #1]

  if (old_state == NETCONN_CLOSE) {
 8017d60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017d64:	2b04      	cmp	r3, #4
 8017d66:	d114      	bne.n	8017d92 <err_tcp+0x6a>
    /* RST during close: let close return success & dealloc the netconn */
    err = ERR_OK;
 8017d68:	2300      	movs	r3, #0
 8017d6a:	70fb      	strb	r3, [r7, #3]
    NETCONN_SET_SAFE_ERR(conn, ERR_OK);
 8017d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d6e:	2b00      	cmp	r3, #0
 8017d70:	d018      	beq.n	8017da4 <err_tcp+0x7c>
 8017d72:	f00b fc49 	bl	8023608 <sys_arch_protect>
 8017d76:	61f8      	str	r0, [r7, #28]
 8017d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d7a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017d7e:	f113 0f0c 	cmn.w	r3, #12
 8017d82:	db02      	blt.n	8017d8a <err_tcp+0x62>
 8017d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d86:	2200      	movs	r2, #0
 8017d88:	721a      	strb	r2, [r3, #8]
 8017d8a:	69f8      	ldr	r0, [r7, #28]
 8017d8c:	f00b fc4a 	bl	8023624 <sys_arch_unprotect>
 8017d90:	e008      	b.n	8017da4 <err_tcp+0x7c>
  } else {
    /* no check since this is always fatal! */
    SYS_ARCH_SET(conn->last_err, err);
 8017d92:	f00b fc39 	bl	8023608 <sys_arch_protect>
 8017d96:	61b8      	str	r0, [r7, #24]
 8017d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017d9a:	78fa      	ldrb	r2, [r7, #3]
 8017d9c:	721a      	strb	r2, [r3, #8]
 8017d9e:	69b8      	ldr	r0, [r7, #24]
 8017da0:	f00b fc40 	bl	8023624 <sys_arch_unprotect>
  }

  /* @todo: the type of NETCONN_EVT created should depend on 'old_state' */

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8017da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	d005      	beq.n	8017db8 <err_tcp+0x90>
 8017dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017dae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017db0:	2200      	movs	r2, #0
 8017db2:	2104      	movs	r1, #4
 8017db4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017db6:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8017db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017dbc:	2b00      	cmp	r3, #0
 8017dbe:	d005      	beq.n	8017dcc <err_tcp+0xa4>
 8017dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017dc4:	2200      	movs	r2, #0
 8017dc6:	2100      	movs	r1, #0
 8017dc8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017dca:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8017dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017dd0:	2b00      	cmp	r3, #0
 8017dd2:	d005      	beq.n	8017de0 <err_tcp+0xb8>
 8017dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017dd8:	2200      	movs	r2, #0
 8017dda:	2102      	movs	r1, #2
 8017ddc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017dde:	4798      	blx	r3

  /* pass NULL-message to recvmbox to wake up pending recv */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8017de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017de2:	3310      	adds	r3, #16
 8017de4:	4618      	mov	r0, r3
 8017de6:	f00b faf3 	bl	80233d0 <sys_mbox_valid>
 8017dea:	4603      	mov	r3, r0
 8017dec:	2b00      	cmp	r3, #0
 8017dee:	d005      	beq.n	8017dfc <err_tcp+0xd4>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, NULL);
 8017df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017df2:	3310      	adds	r3, #16
 8017df4:	2100      	movs	r1, #0
 8017df6:	4618      	mov	r0, r3
 8017df8:	f00b fa75 	bl	80232e6 <sys_mbox_trypost>
  }
  /* pass NULL-message to acceptmbox to wake up pending accept */
  if (sys_mbox_valid(&conn->acceptmbox)) {
 8017dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017dfe:	3314      	adds	r3, #20
 8017e00:	4618      	mov	r0, r3
 8017e02:	f00b fae5 	bl	80233d0 <sys_mbox_valid>
 8017e06:	4603      	mov	r3, r0
 8017e08:	2b00      	cmp	r3, #0
 8017e0a:	d005      	beq.n	8017e18 <err_tcp+0xf0>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, NULL);
 8017e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e0e:	3314      	adds	r3, #20
 8017e10:	2100      	movs	r1, #0
 8017e12:	4618      	mov	r0, r3
 8017e14:	f00b fa67 	bl	80232e6 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 8017e18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017e1c:	2b01      	cmp	r3, #1
 8017e1e:	d007      	beq.n	8017e30 <err_tcp+0x108>
 8017e20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017e24:	2b04      	cmp	r3, #4
 8017e26:	d003      	beq.n	8017e30 <err_tcp+0x108>
 8017e28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8017e2c:	2b03      	cmp	r3, #3
 8017e2e:	d14d      	bne.n	8017ecc <err_tcp+0x1a4>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 8017e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e32:	7f1b      	ldrb	r3, [r3, #28]
 8017e34:	f003 0304 	and.w	r3, r3, #4
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	bf14      	ite	ne
 8017e3c:	2301      	movne	r3, #1
 8017e3e:	2300      	moveq	r3, #0
 8017e40:	b2db      	uxtb	r3, r3
 8017e42:	617b      	str	r3, [r7, #20]
    SET_NONBLOCKING_CONNECT(conn, 0);
 8017e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e46:	7f1b      	ldrb	r3, [r3, #28]
 8017e48:	f023 0304 	bic.w	r3, r3, #4
 8017e4c:	b2da      	uxtb	r2, r3
 8017e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e50:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 8017e52:	697b      	ldr	r3, [r7, #20]
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d145      	bne.n	8017ee4 <err_tcp+0x1bc>
      sys_sem_t* op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8017e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017e5c:	2b00      	cmp	r3, #0
 8017e5e:	d106      	bne.n	8017e6e <err_tcp+0x146>
 8017e60:	4b23      	ldr	r3, [pc, #140]	; (8017ef0 <err_tcp+0x1c8>)
 8017e62:	f240 12b3 	movw	r2, #435	; 0x1b3
 8017e66:	4925      	ldr	r1, [pc, #148]	; (8017efc <err_tcp+0x1d4>)
 8017e68:	4823      	ldr	r0, [pc, #140]	; (8017ef8 <err_tcp+0x1d0>)
 8017e6a:	f00e f841 	bl	8025ef0 <iprintf>
      conn->current_msg->err = err;
 8017e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017e72:	78fa      	ldrb	r2, [r7, #3]
 8017e74:	711a      	strb	r2, [r3, #4]
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8017e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017e7a:	681b      	ldr	r3, [r3, #0]
 8017e7c:	330c      	adds	r3, #12
 8017e7e:	613b      	str	r3, [r7, #16]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 8017e80:	6938      	ldr	r0, [r7, #16]
 8017e82:	f00b fb36 	bl	80234f2 <sys_sem_valid>
 8017e86:	4603      	mov	r3, r0
 8017e88:	2b00      	cmp	r3, #0
 8017e8a:	d106      	bne.n	8017e9a <err_tcp+0x172>
 8017e8c:	4b18      	ldr	r3, [pc, #96]	; (8017ef0 <err_tcp+0x1c8>)
 8017e8e:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8017e92:	491b      	ldr	r1, [pc, #108]	; (8017f00 <err_tcp+0x1d8>)
 8017e94:	4818      	ldr	r0, [pc, #96]	; (8017ef8 <err_tcp+0x1d0>)
 8017e96:	f00e f82b 	bl	8025ef0 <iprintf>
      conn->current_msg = NULL;
 8017e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017e9c:	2200      	movs	r2, #0
 8017e9e:	625a      	str	r2, [r3, #36]	; 0x24
      /* wake up the waiting task */
      NETCONN_SET_SAFE_ERR(conn, err);
 8017ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	d00e      	beq.n	8017ec4 <err_tcp+0x19c>
 8017ea6:	f00b fbaf 	bl	8023608 <sys_arch_protect>
 8017eaa:	60f8      	str	r0, [r7, #12]
 8017eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017eae:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017eb2:	f113 0f0c 	cmn.w	r3, #12
 8017eb6:	db02      	blt.n	8017ebe <err_tcp+0x196>
 8017eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017eba:	78fa      	ldrb	r2, [r7, #3]
 8017ebc:	721a      	strb	r2, [r3, #8]
 8017ebe:	68f8      	ldr	r0, [r7, #12]
 8017ec0:	f00b fbb0 	bl	8023624 <sys_arch_unprotect>
      sys_sem_signal(op_completed_sem);
 8017ec4:	6938      	ldr	r0, [r7, #16]
 8017ec6:	f00b fafa 	bl	80234be <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 8017eca:	e00b      	b.n	8017ee4 <err_tcp+0x1bc>
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 8017ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d008      	beq.n	8017ee6 <err_tcp+0x1be>
 8017ed4:	4b06      	ldr	r3, [pc, #24]	; (8017ef0 <err_tcp+0x1c8>)
 8017ed6:	f240 12bd 	movw	r2, #445	; 0x1bd
 8017eda:	490a      	ldr	r1, [pc, #40]	; (8017f04 <err_tcp+0x1dc>)
 8017edc:	4806      	ldr	r0, [pc, #24]	; (8017ef8 <err_tcp+0x1d0>)
 8017ede:	f00e f807 	bl	8025ef0 <iprintf>
  }
}
 8017ee2:	e000      	b.n	8017ee6 <err_tcp+0x1be>
      (old_state == NETCONN_CONNECT)) {
 8017ee4:	bf00      	nop
}
 8017ee6:	bf00      	nop
 8017ee8:	3728      	adds	r7, #40	; 0x28
 8017eea:	46bd      	mov	sp, r7
 8017eec:	bd80      	pop	{r7, pc}
 8017eee:	bf00      	nop
 8017ef0:	08026d64 	.word	0x08026d64
 8017ef4:	08026e88 	.word	0x08026e88
 8017ef8:	08026dbc 	.word	0x08026dbc
 8017efc:	08026e98 	.word	0x08026e98
 8017f00:	08026eb4 	.word	0x08026eb4
 8017f04:	08026ed0 	.word	0x08026ed0

08017f08 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 8017f08:	b580      	push	{r7, lr}
 8017f0a:	b084      	sub	sp, #16
 8017f0c:	af00      	add	r7, sp, #0
 8017f0e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	685b      	ldr	r3, [r3, #4]
 8017f14:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 8017f16:	6879      	ldr	r1, [r7, #4]
 8017f18:	68f8      	ldr	r0, [r7, #12]
 8017f1a:	f006 fceb 	bl	801e8f4 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 8017f1e:	490a      	ldr	r1, [pc, #40]	; (8017f48 <setup_tcp+0x40>)
 8017f20:	68f8      	ldr	r0, [r7, #12]
 8017f22:	f006 fcf9 	bl	801e918 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 8017f26:	4909      	ldr	r1, [pc, #36]	; (8017f4c <setup_tcp+0x44>)
 8017f28:	68f8      	ldr	r0, [r7, #12]
 8017f2a:	f006 fd17 	bl	801e95c <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 8017f2e:	2202      	movs	r2, #2
 8017f30:	4907      	ldr	r1, [pc, #28]	; (8017f50 <setup_tcp+0x48>)
 8017f32:	68f8      	ldr	r0, [r7, #12]
 8017f34:	f006 fd6c 	bl	801ea10 <tcp_poll>
  tcp_err(pcb, err_tcp);
 8017f38:	4906      	ldr	r1, [pc, #24]	; (8017f54 <setup_tcp+0x4c>)
 8017f3a:	68f8      	ldr	r0, [r7, #12]
 8017f3c:	f006 fd2e 	bl	801e99c <tcp_err>
}
 8017f40:	bf00      	nop
 8017f42:	3710      	adds	r7, #16
 8017f44:	46bd      	mov	sp, r7
 8017f46:	bd80      	pop	{r7, pc}
 8017f48:	08017aa1 	.word	0x08017aa1
 8017f4c:	08017c7d 	.word	0x08017c7d
 8017f50:	08017bb1 	.word	0x08017bb1
 8017f54:	08017d29 	.word	0x08017d29

08017f58 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8017f58:	b580      	push	{r7, lr}
 8017f5a:	b088      	sub	sp, #32
 8017f5c:	af00      	add	r7, sp, #0
 8017f5e:	60f8      	str	r0, [r7, #12]
 8017f60:	60b9      	str	r1, [r7, #8]
 8017f62:	4613      	mov	r3, r2
 8017f64:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 8017f66:	68fb      	ldr	r3, [r7, #12]
 8017f68:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8017f6a:	69fb      	ldr	r3, [r7, #28]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d102      	bne.n	8017f76 <accept_function+0x1e>
    return ERR_VAL;
 8017f70:	f06f 0305 	mvn.w	r3, #5
 8017f74:	e08d      	b.n	8018092 <accept_function+0x13a>
  }
  if (!sys_mbox_valid(&conn->acceptmbox)) {
 8017f76:	69fb      	ldr	r3, [r7, #28]
 8017f78:	3314      	adds	r3, #20
 8017f7a:	4618      	mov	r0, r3
 8017f7c:	f00b fa28 	bl	80233d0 <sys_mbox_valid>
 8017f80:	4603      	mov	r3, r0
 8017f82:	2b00      	cmp	r3, #0
 8017f84:	d102      	bne.n	8017f8c <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 8017f86:	f06f 0305 	mvn.w	r3, #5
 8017f8a:	e082      	b.n	8018092 <accept_function+0x13a>
  }

  if (newpcb == NULL) {
 8017f8c:	68bb      	ldr	r3, [r7, #8]
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d115      	bne.n	8017fbe <accept_function+0x66>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 8017f92:	69fb      	ldr	r3, [r7, #28]
 8017f94:	3314      	adds	r3, #20
 8017f96:	4941      	ldr	r1, [pc, #260]	; (801809c <accept_function+0x144>)
 8017f98:	4618      	mov	r0, r3
 8017f9a:	f00b f9a4 	bl	80232e6 <sys_mbox_trypost>
 8017f9e:	4603      	mov	r3, r0
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d109      	bne.n	8017fb8 <accept_function+0x60>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8017fa4:	69fb      	ldr	r3, [r7, #28]
 8017fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017fa8:	2b00      	cmp	r3, #0
 8017faa:	d005      	beq.n	8017fb8 <accept_function+0x60>
 8017fac:	69fb      	ldr	r3, [r7, #28]
 8017fae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017fb0:	2200      	movs	r2, #0
 8017fb2:	2100      	movs	r1, #0
 8017fb4:	69f8      	ldr	r0, [r7, #28]
 8017fb6:	4798      	blx	r3
    }
    return ERR_VAL;
 8017fb8:	f06f 0305 	mvn.w	r3, #5
 8017fbc:	e069      	b.n	8018092 <accept_function+0x13a>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->tate: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 8017fbe:	69fb      	ldr	r3, [r7, #28]
 8017fc0:	781a      	ldrb	r2, [r3, #0]
 8017fc2:	69fb      	ldr	r3, [r7, #28]
 8017fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017fc6:	4619      	mov	r1, r3
 8017fc8:	4610      	mov	r0, r2
 8017fca:	f000 f8ff 	bl	80181cc <netconn_alloc>
 8017fce:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 8017fd0:	69bb      	ldr	r3, [r7, #24]
 8017fd2:	2b00      	cmp	r3, #0
 8017fd4:	d115      	bne.n	8018002 <accept_function+0xaa>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, &netconn_aborted) == ERR_OK) {
 8017fd6:	69fb      	ldr	r3, [r7, #28]
 8017fd8:	3314      	adds	r3, #20
 8017fda:	4930      	ldr	r1, [pc, #192]	; (801809c <accept_function+0x144>)
 8017fdc:	4618      	mov	r0, r3
 8017fde:	f00b f982 	bl	80232e6 <sys_mbox_trypost>
 8017fe2:	4603      	mov	r3, r0
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d109      	bne.n	8017ffc <accept_function+0xa4>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8017fe8:	69fb      	ldr	r3, [r7, #28]
 8017fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017fec:	2b00      	cmp	r3, #0
 8017fee:	d005      	beq.n	8017ffc <accept_function+0xa4>
 8017ff0:	69fb      	ldr	r3, [r7, #28]
 8017ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017ff4:	2200      	movs	r2, #0
 8017ff6:	2100      	movs	r1, #0
 8017ff8:	69f8      	ldr	r0, [r7, #28]
 8017ffa:	4798      	blx	r3
    }
    return ERR_MEM;
 8017ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8018000:	e047      	b.n	8018092 <accept_function+0x13a>
  }
  newconn->pcb.tcp = newpcb;
 8018002:	69bb      	ldr	r3, [r7, #24]
 8018004:	68ba      	ldr	r2, [r7, #8]
 8018006:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 8018008:	69b8      	ldr	r0, [r7, #24]
 801800a:	f7ff ff7d 	bl	8017f08 <setup_tcp>
  /* no protection: when creating the pcb, the netconn is not yet known
     to the application thread */
  newconn->last_err = err;
 801800e:	69bb      	ldr	r3, [r7, #24]
 8018010:	79fa      	ldrb	r2, [r7, #7]
 8018012:	721a      	strb	r2, [r3, #8]

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 8018014:	69fb      	ldr	r3, [r7, #28]
 8018016:	3314      	adds	r3, #20
 8018018:	69b9      	ldr	r1, [r7, #24]
 801801a:	4618      	mov	r0, r3
 801801c:	f00b f963 	bl	80232e6 <sys_mbox_trypost>
 8018020:	4603      	mov	r3, r0
 8018022:	2b00      	cmp	r3, #0
 8018024:	d02a      	beq.n	801807c <accept_function+0x124>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb* pcb = newconn->pcb.tcp;
 8018026:	69bb      	ldr	r3, [r7, #24]
 8018028:	685b      	ldr	r3, [r3, #4]
 801802a:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 801802c:	2100      	movs	r1, #0
 801802e:	6978      	ldr	r0, [r7, #20]
 8018030:	f006 fc60 	bl	801e8f4 <tcp_arg>
    tcp_recv(pcb, NULL);
 8018034:	2100      	movs	r1, #0
 8018036:	6978      	ldr	r0, [r7, #20]
 8018038:	f006 fc6e 	bl	801e918 <tcp_recv>
    tcp_sent(pcb, NULL);
 801803c:	2100      	movs	r1, #0
 801803e:	6978      	ldr	r0, [r7, #20]
 8018040:	f006 fc8c 	bl	801e95c <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 8018044:	2200      	movs	r2, #0
 8018046:	2100      	movs	r1, #0
 8018048:	6978      	ldr	r0, [r7, #20]
 801804a:	f006 fce1 	bl	801ea10 <tcp_poll>
    tcp_err(pcb, NULL);
 801804e:	2100      	movs	r1, #0
 8018050:	6978      	ldr	r0, [r7, #20]
 8018052:	f006 fca3 	bl	801e99c <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 8018056:	69bb      	ldr	r3, [r7, #24]
 8018058:	2200      	movs	r2, #0
 801805a:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 801805c:	69bb      	ldr	r3, [r7, #24]
 801805e:	3310      	adds	r3, #16
 8018060:	4618      	mov	r0, r3
 8018062:	f00b f919 	bl	8023298 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 8018066:	69bb      	ldr	r3, [r7, #24]
 8018068:	3310      	adds	r3, #16
 801806a:	4618      	mov	r0, r3
 801806c:	f00b f9c1 	bl	80233f2 <sys_mbox_set_invalid>
    netconn_free(newconn);
 8018070:	69b8      	ldr	r0, [r7, #24]
 8018072:	f000 f91b 	bl	80182ac <netconn_free>
    return ERR_MEM;
 8018076:	f04f 33ff 	mov.w	r3, #4294967295
 801807a:	e00a      	b.n	8018092 <accept_function+0x13a>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 801807c:	69fb      	ldr	r3, [r7, #28]
 801807e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018080:	2b00      	cmp	r3, #0
 8018082:	d005      	beq.n	8018090 <accept_function+0x138>
 8018084:	69fb      	ldr	r3, [r7, #28]
 8018086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018088:	2200      	movs	r2, #0
 801808a:	2100      	movs	r1, #0
 801808c:	69f8      	ldr	r0, [r7, #28]
 801808e:	4798      	blx	r3
  }

  return ERR_OK;
 8018090:	2300      	movs	r3, #0
}
 8018092:	4618      	mov	r0, r3
 8018094:	3720      	adds	r7, #32
 8018096:	46bd      	mov	sp, r7
 8018098:	bd80      	pop	{r7, pc}
 801809a:	bf00      	nop
 801809c:	2000a260 	.word	0x2000a260

080180a0 <pcb_new>:
 *
 * @param msg the api_msg_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 80180a0:	b590      	push	{r4, r7, lr}
 80180a2:	b085      	sub	sp, #20
 80180a4:	af00      	add	r7, sp, #0
 80180a6:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 80180a8:	2300      	movs	r3, #0
 80180aa:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	681b      	ldr	r3, [r3, #0]
 80180b0:	685b      	ldr	r3, [r3, #4]
 80180b2:	2b00      	cmp	r3, #0
 80180b4:	d006      	beq.n	80180c4 <pcb_new+0x24>
 80180b6:	4b2b      	ldr	r3, [pc, #172]	; (8018164 <pcb_new+0xc4>)
 80180b8:	f44f 720b 	mov.w	r2, #556	; 0x22c
 80180bc:	492a      	ldr	r1, [pc, #168]	; (8018168 <pcb_new+0xc8>)
 80180be:	482b      	ldr	r0, [pc, #172]	; (801816c <pcb_new+0xcc>)
 80180c0:	f00d ff16 	bl	8025ef0 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif
  
  /* Allocate a PCB for this connection */
  switch(NETCONNTYPE_GROUP(msg->conn->type)) {
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	781b      	ldrb	r3, [r3, #0]
 80180ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80180ce:	2b10      	cmp	r3, #16
 80180d0:	d022      	beq.n	8018118 <pcb_new+0x78>
 80180d2:	2b20      	cmp	r3, #32
 80180d4:	d133      	bne.n	801813e <pcb_new+0x9e>
    }
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    msg->conn->pcb.udp = udp_new_ip_type(iptype);
 80180d6:	687b      	ldr	r3, [r7, #4]
 80180d8:	681c      	ldr	r4, [r3, #0]
 80180da:	7bfb      	ldrb	r3, [r7, #15]
 80180dc:	4618      	mov	r0, r3
 80180de:	f00a ffa2 	bl	8023026 <udp_new_ip_type>
 80180e2:	4603      	mov	r3, r0
 80180e4:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.udp != NULL) {
 80180e6:	687b      	ldr	r3, [r7, #4]
 80180e8:	681b      	ldr	r3, [r3, #0]
 80180ea:	685b      	ldr	r3, [r3, #4]
 80180ec:	2b00      	cmp	r3, #0
 80180ee:	d02a      	beq.n	8018146 <pcb_new+0xa6>
#if LWIP_UDPLITE
      if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
      }
#endif /* LWIP_UDPLITE */
      if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 80180f0:	687b      	ldr	r3, [r7, #4]
 80180f2:	681b      	ldr	r3, [r3, #0]
 80180f4:	781b      	ldrb	r3, [r3, #0]
 80180f6:	2b22      	cmp	r3, #34	; 0x22
 80180f8:	d104      	bne.n	8018104 <pcb_new+0x64>
        udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 80180fa:	687b      	ldr	r3, [r7, #4]
 80180fc:	681b      	ldr	r3, [r3, #0]
 80180fe:	685b      	ldr	r3, [r3, #4]
 8018100:	2201      	movs	r2, #1
 8018102:	741a      	strb	r2, [r3, #16]
      }
      udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	681b      	ldr	r3, [r3, #0]
 8018108:	6858      	ldr	r0, [r3, #4]
 801810a:	687b      	ldr	r3, [r7, #4]
 801810c:	681b      	ldr	r3, [r3, #0]
 801810e:	461a      	mov	r2, r3
 8018110:	4917      	ldr	r1, [pc, #92]	; (8018170 <pcb_new+0xd0>)
 8018112:	f00a ff2d 	bl	8022f70 <udp_recv>
    }
    break;
 8018116:	e016      	b.n	8018146 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 8018118:	687b      	ldr	r3, [r7, #4]
 801811a:	681c      	ldr	r4, [r3, #0]
 801811c:	7bfb      	ldrb	r3, [r7, #15]
 801811e:	4618      	mov	r0, r3
 8018120:	f006 fbda 	bl	801e8d8 <tcp_new_ip_type>
 8018124:	4603      	mov	r3, r0
 8018126:	6063      	str	r3, [r4, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8018128:	687b      	ldr	r3, [r7, #4]
 801812a:	681b      	ldr	r3, [r3, #0]
 801812c:	685b      	ldr	r3, [r3, #4]
 801812e:	2b00      	cmp	r3, #0
 8018130:	d00b      	beq.n	801814a <pcb_new+0xaa>
      setup_tcp(msg->conn);
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	681b      	ldr	r3, [r3, #0]
 8018136:	4618      	mov	r0, r3
 8018138:	f7ff fee6 	bl	8017f08 <setup_tcp>
    }
    break;
 801813c:	e005      	b.n	801814a <pcb_new+0xaa>
#endif /* LWIP_TCP */
  default:
    /* Unsupported netconn type, e.g. protocol disabled */
    msg->err = ERR_VAL;
 801813e:	687b      	ldr	r3, [r7, #4]
 8018140:	22fa      	movs	r2, #250	; 0xfa
 8018142:	711a      	strb	r2, [r3, #4]
    return;
 8018144:	e00a      	b.n	801815c <pcb_new+0xbc>
    break;
 8018146:	bf00      	nop
 8018148:	e000      	b.n	801814c <pcb_new+0xac>
    break;
 801814a:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 801814c:	687b      	ldr	r3, [r7, #4]
 801814e:	681b      	ldr	r3, [r3, #0]
 8018150:	685b      	ldr	r3, [r3, #4]
 8018152:	2b00      	cmp	r3, #0
 8018154:	d102      	bne.n	801815c <pcb_new+0xbc>
    msg->err = ERR_MEM;
 8018156:	687b      	ldr	r3, [r7, #4]
 8018158:	22ff      	movs	r2, #255	; 0xff
 801815a:	711a      	strb	r2, [r3, #4]
  }
}
 801815c:	3714      	adds	r7, #20
 801815e:	46bd      	mov	sp, r7
 8018160:	bd90      	pop	{r4, r7, pc}
 8018162:	bf00      	nop
 8018164:	08026d64 	.word	0x08026d64
 8018168:	08026eec 	.word	0x08026eec
 801816c:	08026dbc 	.word	0x08026dbc
 8018170:	080179a5 	.word	0x080179a5

08018174 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8018174:	b580      	push	{r7, lr}
 8018176:	b084      	sub	sp, #16
 8018178:	af00      	add	r7, sp, #0
 801817a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 801817c:	687b      	ldr	r3, [r7, #4]
 801817e:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 8018180:	68fb      	ldr	r3, [r7, #12]
 8018182:	2200      	movs	r2, #0
 8018184:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8018186:	68fb      	ldr	r3, [r7, #12]
 8018188:	681b      	ldr	r3, [r3, #0]
 801818a:	685b      	ldr	r3, [r3, #4]
 801818c:	2b00      	cmp	r3, #0
 801818e:	d102      	bne.n	8018196 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 8018190:	68f8      	ldr	r0, [r7, #12]
 8018192:	f7ff ff85 	bl	80180a0 <pcb_new>
  }
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
 8018196:	68fb      	ldr	r3, [r7, #12]
 8018198:	681b      	ldr	r3, [r3, #0]
 801819a:	2b00      	cmp	r3, #0
 801819c:	d012      	beq.n	80181c4 <lwip_netconn_do_newconn+0x50>
 801819e:	f00b fa33 	bl	8023608 <sys_arch_protect>
 80181a2:	60b8      	str	r0, [r7, #8]
 80181a4:	68fb      	ldr	r3, [r7, #12]
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80181ac:	f113 0f0c 	cmn.w	r3, #12
 80181b0:	db05      	blt.n	80181be <lwip_netconn_do_newconn+0x4a>
 80181b2:	68fb      	ldr	r3, [r7, #12]
 80181b4:	681b      	ldr	r3, [r3, #0]
 80181b6:	68fa      	ldr	r2, [r7, #12]
 80181b8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80181bc:	721a      	strb	r2, [r3, #8]
 80181be:	68b8      	ldr	r0, [r7, #8]
 80181c0:	f00b fa30 	bl	8023624 <sys_arch_unprotect>
}
 80181c4:	bf00      	nop
 80181c6:	3710      	adds	r7, #16
 80181c8:	46bd      	mov	sp, r7
 80181ca:	bd80      	pop	{r7, pc}

080181cc <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn*
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 80181cc:	b580      	push	{r7, lr}
 80181ce:	b084      	sub	sp, #16
 80181d0:	af00      	add	r7, sp, #0
 80181d2:	4603      	mov	r3, r0
 80181d4:	6039      	str	r1, [r7, #0]
 80181d6:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 80181d8:	2007      	movs	r0, #7
 80181da:	f004 f921 	bl	801c420 <memp_malloc>
 80181de:	60b8      	str	r0, [r7, #8]
  if (conn == NULL) {
 80181e0:	68bb      	ldr	r3, [r7, #8]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	d101      	bne.n	80181ea <netconn_alloc+0x1e>
    return NULL;
 80181e6:	2300      	movs	r3, #0
 80181e8:	e055      	b.n	8018296 <netconn_alloc+0xca>
  }

  conn->last_err = ERR_OK;
 80181ea:	68bb      	ldr	r3, [r7, #8]
 80181ec:	2200      	movs	r2, #0
 80181ee:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 80181f0:	68bb      	ldr	r3, [r7, #8]
 80181f2:	79fa      	ldrb	r2, [r7, #7]
 80181f4:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 80181f6:	68bb      	ldr	r3, [r7, #8]
 80181f8:	2200      	movs	r2, #0
 80181fa:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch(NETCONNTYPE_GROUP(t)) {
 80181fc:	79fb      	ldrb	r3, [r7, #7]
 80181fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018202:	2b10      	cmp	r3, #16
 8018204:	d004      	beq.n	8018210 <netconn_alloc+0x44>
 8018206:	2b20      	cmp	r3, #32
 8018208:	d105      	bne.n	8018216 <netconn_alloc+0x4a>
    size = DEFAULT_RAW_RECVMBOX_SIZE;
    break;
#endif /* LWIP_RAW */
#if LWIP_UDP
  case NETCONN_UDP:
    size = DEFAULT_UDP_RECVMBOX_SIZE;
 801820a:	2306      	movs	r3, #6
 801820c:	60fb      	str	r3, [r7, #12]
    break;
 801820e:	e00a      	b.n	8018226 <netconn_alloc+0x5a>
#endif /* LWIP_UDP */
#if LWIP_TCP
  case NETCONN_TCP:
    size = DEFAULT_TCP_RECVMBOX_SIZE;
 8018210:	2306      	movs	r3, #6
 8018212:	60fb      	str	r3, [r7, #12]
    break;
 8018214:	e007      	b.n	8018226 <netconn_alloc+0x5a>
#endif /* LWIP_TCP */
  default:
    LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 8018216:	4b22      	ldr	r3, [pc, #136]	; (80182a0 <netconn_alloc+0xd4>)
 8018218:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801821c:	4921      	ldr	r1, [pc, #132]	; (80182a4 <netconn_alloc+0xd8>)
 801821e:	4822      	ldr	r0, [pc, #136]	; (80182a8 <netconn_alloc+0xdc>)
 8018220:	f00d fe66 	bl	8025ef0 <iprintf>
    goto free_and_return;
 8018224:	e032      	b.n	801828c <netconn_alloc+0xc0>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8018226:	68bb      	ldr	r3, [r7, #8]
 8018228:	3310      	adds	r3, #16
 801822a:	68f9      	ldr	r1, [r7, #12]
 801822c:	4618      	mov	r0, r3
 801822e:	f00b f811 	bl	8023254 <sys_mbox_new>
 8018232:	4603      	mov	r3, r0
 8018234:	2b00      	cmp	r3, #0
 8018236:	d128      	bne.n	801828a <netconn_alloc+0xbe>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 8018238:	68bb      	ldr	r3, [r7, #8]
 801823a:	330c      	adds	r3, #12
 801823c:	2100      	movs	r1, #0
 801823e:	4618      	mov	r0, r3
 8018240:	f00b f8e4 	bl	802340c <sys_sem_new>
 8018244:	4603      	mov	r3, r0
 8018246:	2b00      	cmp	r3, #0
 8018248:	d005      	beq.n	8018256 <netconn_alloc+0x8a>
    sys_mbox_free(&conn->recvmbox);
 801824a:	68bb      	ldr	r3, [r7, #8]
 801824c:	3310      	adds	r3, #16
 801824e:	4618      	mov	r0, r3
 8018250:	f00b f822 	bl	8023298 <sys_mbox_free>
    goto free_and_return;
 8018254:	e01a      	b.n	801828c <netconn_alloc+0xc0>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 8018256:	68bb      	ldr	r3, [r7, #8]
 8018258:	3314      	adds	r3, #20
 801825a:	4618      	mov	r0, r3
 801825c:	f00b f8c9 	bl	80233f2 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 8018260:	68bb      	ldr	r3, [r7, #8]
 8018262:	2200      	movs	r2, #0
 8018264:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8018266:	68bb      	ldr	r3, [r7, #8]
 8018268:	f04f 32ff 	mov.w	r2, #4294967295
 801826c:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 801826e:	68bb      	ldr	r3, [r7, #8]
 8018270:	683a      	ldr	r2, [r7, #0]
 8018272:	629a      	str	r2, [r3, #40]	; 0x28
#if LWIP_TCP
  conn->current_msg  = NULL;
 8018274:	68bb      	ldr	r3, [r7, #8]
 8018276:	2200      	movs	r2, #0
 8018278:	625a      	str	r2, [r3, #36]	; 0x24
  conn->write_offset = 0;
 801827a:	68bb      	ldr	r3, [r7, #8]
 801827c:	2200      	movs	r2, #0
 801827e:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = 0;
 8018280:	68bb      	ldr	r3, [r7, #8]
 8018282:	2200      	movs	r2, #0
 8018284:	771a      	strb	r2, [r3, #28]
  return conn;
 8018286:	68bb      	ldr	r3, [r7, #8]
 8018288:	e005      	b.n	8018296 <netconn_alloc+0xca>
    goto free_and_return;
 801828a:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 801828c:	68b9      	ldr	r1, [r7, #8]
 801828e:	2007      	movs	r0, #7
 8018290:	f004 f918 	bl	801c4c4 <memp_free>
  return NULL;
 8018294:	2300      	movs	r3, #0
}
 8018296:	4618      	mov	r0, r3
 8018298:	3710      	adds	r7, #16
 801829a:	46bd      	mov	sp, r7
 801829c:	bd80      	pop	{r7, pc}
 801829e:	bf00      	nop
 80182a0:	08026d64 	.word	0x08026d64
 80182a4:	08026f0c 	.word	0x08026f0c
 80182a8:	08026dbc 	.word	0x08026dbc

080182ac <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 80182ac:	b580      	push	{r7, lr}
 80182ae:	b082      	sub	sp, #8
 80182b0:	af00      	add	r7, sp, #0
 80182b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 80182b4:	687b      	ldr	r3, [r7, #4]
 80182b6:	685b      	ldr	r3, [r3, #4]
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d006      	beq.n	80182ca <netconn_free+0x1e>
 80182bc:	4b1b      	ldr	r3, [pc, #108]	; (801832c <netconn_free+0x80>)
 80182be:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 80182c2:	491b      	ldr	r1, [pc, #108]	; (8018330 <netconn_free+0x84>)
 80182c4:	481b      	ldr	r0, [pc, #108]	; (8018334 <netconn_free+0x88>)
 80182c6:	f00d fe13 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 80182ca:	687b      	ldr	r3, [r7, #4]
 80182cc:	3310      	adds	r3, #16
 80182ce:	4618      	mov	r0, r3
 80182d0:	f00b f87e 	bl	80233d0 <sys_mbox_valid>
 80182d4:	4603      	mov	r3, r0
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	d006      	beq.n	80182e8 <netconn_free+0x3c>
 80182da:	4b14      	ldr	r3, [pc, #80]	; (801832c <netconn_free+0x80>)
 80182dc:	f240 22e2 	movw	r2, #738	; 0x2e2
 80182e0:	4915      	ldr	r1, [pc, #84]	; (8018338 <netconn_free+0x8c>)
 80182e2:	4814      	ldr	r0, [pc, #80]	; (8018334 <netconn_free+0x88>)
 80182e4:	f00d fe04 	bl	8025ef0 <iprintf>
    !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 80182e8:	687b      	ldr	r3, [r7, #4]
 80182ea:	3314      	adds	r3, #20
 80182ec:	4618      	mov	r0, r3
 80182ee:	f00b f86f 	bl	80233d0 <sys_mbox_valid>
 80182f2:	4603      	mov	r3, r0
 80182f4:	2b00      	cmp	r3, #0
 80182f6:	d006      	beq.n	8018306 <netconn_free+0x5a>
 80182f8:	4b0c      	ldr	r3, [pc, #48]	; (801832c <netconn_free+0x80>)
 80182fa:	f240 22e5 	movw	r2, #741	; 0x2e5
 80182fe:	490f      	ldr	r1, [pc, #60]	; (801833c <netconn_free+0x90>)
 8018300:	480c      	ldr	r0, [pc, #48]	; (8018334 <netconn_free+0x88>)
 8018302:	f00d fdf5 	bl	8025ef0 <iprintf>
    !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8018306:	687b      	ldr	r3, [r7, #4]
 8018308:	330c      	adds	r3, #12
 801830a:	4618      	mov	r0, r3
 801830c:	f00b f8e4 	bl	80234d8 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 8018310:	687b      	ldr	r3, [r7, #4]
 8018312:	330c      	adds	r3, #12
 8018314:	4618      	mov	r0, r3
 8018316:	f00b f8fd 	bl	8023514 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 801831a:	6879      	ldr	r1, [r7, #4]
 801831c:	2007      	movs	r0, #7
 801831e:	f004 f8d1 	bl	801c4c4 <memp_free>
}
 8018322:	bf00      	nop
 8018324:	3708      	adds	r7, #8
 8018326:	46bd      	mov	sp, r7
 8018328:	bd80      	pop	{r7, pc}
 801832a:	bf00      	nop
 801832c:	08026d64 	.word	0x08026d64
 8018330:	08026f34 	.word	0x08026f34
 8018334:	08026dbc 	.word	0x08026dbc
 8018338:	08026f64 	.word	0x08026f64
 801833c:	08026fa0 	.word	0x08026fa0

08018340 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8018340:	b580      	push	{r7, lr}
 8018342:	b086      	sub	sp, #24
 8018344:	af00      	add	r7, sp, #0
 8018346:	6078      	str	r0, [r7, #4]
#endif /* LWIP_TCP */

  /* This runs in tcpip_thread, so we don't need to lock against rx packets */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	3310      	adds	r3, #16
 801834c:	4618      	mov	r0, r3
 801834e:	f00b f83f 	bl	80233d0 <sys_mbox_valid>
 8018352:	4603      	mov	r3, r0
 8018354:	2b00      	cmp	r3, #0
 8018356:	d035      	beq.n	80183c4 <netconn_drain+0x84>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8018358:	e01e      	b.n	8018398 <netconn_drain+0x58>
#if LWIP_TCP
      if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	781b      	ldrb	r3, [r3, #0]
 801835e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018362:	2b10      	cmp	r3, #16
 8018364:	d114      	bne.n	8018390 <netconn_drain+0x50>
        if (mem != NULL) {
 8018366:	68fb      	ldr	r3, [r7, #12]
 8018368:	2b00      	cmp	r3, #0
 801836a:	d015      	beq.n	8018398 <netconn_drain+0x58>
          p = (struct pbuf*)mem;
 801836c:	68fb      	ldr	r3, [r7, #12]
 801836e:	617b      	str	r3, [r7, #20]
          /* pcb might be set to NULL already by err_tcp() */
          if (conn->pcb.tcp != NULL) {
 8018370:	687b      	ldr	r3, [r7, #4]
 8018372:	685b      	ldr	r3, [r3, #4]
 8018374:	2b00      	cmp	r3, #0
 8018376:	d007      	beq.n	8018388 <netconn_drain+0x48>
            tcp_recved(conn->pcb.tcp, p->tot_len);
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	685a      	ldr	r2, [r3, #4]
 801837c:	697b      	ldr	r3, [r7, #20]
 801837e:	891b      	ldrh	r3, [r3, #8]
 8018380:	4619      	mov	r1, r3
 8018382:	4610      	mov	r0, r2
 8018384:	f005 fcd4 	bl	801dd30 <tcp_recved>
          }
          pbuf_free(p);
 8018388:	6978      	ldr	r0, [r7, #20]
 801838a:	f004 fdf5 	bl	801cf78 <pbuf_free>
 801838e:	e003      	b.n	8018398 <netconn_drain+0x58>
        }
      } else
#endif /* LWIP_TCP */
      {
        netbuf_delete((struct netbuf *)mem);
 8018390:	68fb      	ldr	r3, [r7, #12]
 8018392:	4618      	mov	r0, r3
 8018394:	f000 ff38 	bl	8019208 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8018398:	687b      	ldr	r3, [r7, #4]
 801839a:	3310      	adds	r3, #16
 801839c:	f107 020c 	add.w	r2, r7, #12
 80183a0:	4611      	mov	r1, r2
 80183a2:	4618      	mov	r0, r3
 80183a4:	f00a fff8 	bl	8023398 <sys_arch_mbox_tryfetch>
 80183a8:	4603      	mov	r3, r0
 80183aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80183ae:	d1d4      	bne.n	801835a <netconn_drain+0x1a>
      }
    }
    sys_mbox_free(&conn->recvmbox);
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	3310      	adds	r3, #16
 80183b4:	4618      	mov	r0, r3
 80183b6:	f00a ff6f 	bl	8023298 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 80183ba:	687b      	ldr	r3, [r7, #4]
 80183bc:	3310      	adds	r3, #16
 80183be:	4618      	mov	r0, r3
 80183c0:	f00b f817 	bl	80233f2 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	3314      	adds	r3, #20
 80183c8:	4618      	mov	r0, r3
 80183ca:	f00b f801 	bl	80233d0 <sys_mbox_valid>
 80183ce:	4603      	mov	r3, r0
 80183d0:	2b00      	cmp	r3, #0
 80183d2:	d02e      	beq.n	8018432 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 80183d4:	e017      	b.n	8018406 <netconn_drain+0xc6>
      if (mem != &netconn_aborted) {
 80183d6:	68fb      	ldr	r3, [r7, #12]
 80183d8:	4a18      	ldr	r2, [pc, #96]	; (801843c <netconn_drain+0xfc>)
 80183da:	4293      	cmp	r3, r2
 80183dc:	d013      	beq.n	8018406 <netconn_drain+0xc6>
        struct netconn *newconn = (struct netconn *)mem;
 80183de:	68fb      	ldr	r3, [r7, #12]
 80183e0:	613b      	str	r3, [r7, #16]
        /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
        /* pcb might be set to NULL already by err_tcp() */
        /* drain recvmbox */
        netconn_drain(newconn);
 80183e2:	6938      	ldr	r0, [r7, #16]
 80183e4:	f7ff ffac 	bl	8018340 <netconn_drain>
        if (newconn->pcb.tcp != NULL) {
 80183e8:	693b      	ldr	r3, [r7, #16]
 80183ea:	685b      	ldr	r3, [r3, #4]
 80183ec:	2b00      	cmp	r3, #0
 80183ee:	d007      	beq.n	8018400 <netconn_drain+0xc0>
          tcp_abort(newconn->pcb.tcp);
 80183f0:	693b      	ldr	r3, [r7, #16]
 80183f2:	685b      	ldr	r3, [r3, #4]
 80183f4:	4618      	mov	r0, r3
 80183f6:	f005 fb05 	bl	801da04 <tcp_abort>
          newconn->pcb.tcp = NULL;
 80183fa:	693b      	ldr	r3, [r7, #16]
 80183fc:	2200      	movs	r2, #0
 80183fe:	605a      	str	r2, [r3, #4]
        }
        netconn_free(newconn);
 8018400:	6938      	ldr	r0, [r7, #16]
 8018402:	f7ff ff53 	bl	80182ac <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 8018406:	687b      	ldr	r3, [r7, #4]
 8018408:	3314      	adds	r3, #20
 801840a:	f107 020c 	add.w	r2, r7, #12
 801840e:	4611      	mov	r1, r2
 8018410:	4618      	mov	r0, r3
 8018412:	f00a ffc1 	bl	8023398 <sys_arch_mbox_tryfetch>
 8018416:	4603      	mov	r3, r0
 8018418:	f1b3 3fff 	cmp.w	r3, #4294967295
 801841c:	d1db      	bne.n	80183d6 <netconn_drain+0x96>
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 801841e:	687b      	ldr	r3, [r7, #4]
 8018420:	3314      	adds	r3, #20
 8018422:	4618      	mov	r0, r3
 8018424:	f00a ff38 	bl	8023298 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	3314      	adds	r3, #20
 801842c:	4618      	mov	r0, r3
 801842e:	f00a ffe0 	bl	80233f2 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 8018432:	bf00      	nop
 8018434:	3718      	adds	r7, #24
 8018436:	46bd      	mov	sp, r7
 8018438:	bd80      	pop	{r7, pc}
 801843a:	bf00      	nop
 801843c:	2000a260 	.word	0x2000a260

08018440 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8018440:	b580      	push	{r7, lr}
 8018442:	b088      	sub	sp, #32
 8018444:	af00      	add	r7, sp, #0
 8018446:	6078      	str	r0, [r7, #4]
 8018448:	460b      	mov	r3, r1
 801844a:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, close;
  u8_t close_finished = 0;
 801844c:	2300      	movs	r3, #0
 801844e:	777b      	strb	r3, [r7, #29]
  struct tcp_pcb* tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	2b00      	cmp	r3, #0
 8018454:	d106      	bne.n	8018464 <lwip_netconn_do_close_internal+0x24>
 8018456:	4baa      	ldr	r3, [pc, #680]	; (8018700 <lwip_netconn_do_close_internal+0x2c0>)
 8018458:	f240 3243 	movw	r2, #835	; 0x343
 801845c:	49a9      	ldr	r1, [pc, #676]	; (8018704 <lwip_netconn_do_close_internal+0x2c4>)
 801845e:	48aa      	ldr	r0, [pc, #680]	; (8018708 <lwip_netconn_do_close_internal+0x2c8>)
 8018460:	f00d fd46 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	781b      	ldrb	r3, [r3, #0]
 8018468:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801846c:	2b10      	cmp	r3, #16
 801846e:	d006      	beq.n	801847e <lwip_netconn_do_close_internal+0x3e>
 8018470:	4ba3      	ldr	r3, [pc, #652]	; (8018700 <lwip_netconn_do_close_internal+0x2c0>)
 8018472:	f44f 7251 	mov.w	r2, #836	; 0x344
 8018476:	49a5      	ldr	r1, [pc, #660]	; (801870c <lwip_netconn_do_close_internal+0x2cc>)
 8018478:	48a3      	ldr	r0, [pc, #652]	; (8018708 <lwip_netconn_do_close_internal+0x2c8>)
 801847a:	f00d fd39 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	785b      	ldrb	r3, [r3, #1]
 8018482:	2b04      	cmp	r3, #4
 8018484:	d006      	beq.n	8018494 <lwip_netconn_do_close_internal+0x54>
 8018486:	4b9e      	ldr	r3, [pc, #632]	; (8018700 <lwip_netconn_do_close_internal+0x2c0>)
 8018488:	f240 3245 	movw	r2, #837	; 0x345
 801848c:	49a0      	ldr	r1, [pc, #640]	; (8018710 <lwip_netconn_do_close_internal+0x2d0>)
 801848e:	489e      	ldr	r0, [pc, #632]	; (8018708 <lwip_netconn_do_close_internal+0x2c8>)
 8018490:	f00d fd2e 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	685b      	ldr	r3, [r3, #4]
 8018498:	2b00      	cmp	r3, #0
 801849a:	d106      	bne.n	80184aa <lwip_netconn_do_close_internal+0x6a>
 801849c:	4b98      	ldr	r3, [pc, #608]	; (8018700 <lwip_netconn_do_close_internal+0x2c0>)
 801849e:	f240 3246 	movw	r2, #838	; 0x346
 80184a2:	499c      	ldr	r1, [pc, #624]	; (8018714 <lwip_netconn_do_close_internal+0x2d4>)
 80184a4:	4898      	ldr	r0, [pc, #608]	; (8018708 <lwip_netconn_do_close_internal+0x2c8>)
 80184a6:	f00d fd23 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80184ae:	2b00      	cmp	r3, #0
 80184b0:	d106      	bne.n	80184c0 <lwip_netconn_do_close_internal+0x80>
 80184b2:	4b93      	ldr	r3, [pc, #588]	; (8018700 <lwip_netconn_do_close_internal+0x2c0>)
 80184b4:	f240 3247 	movw	r2, #839	; 0x347
 80184b8:	4997      	ldr	r1, [pc, #604]	; (8018718 <lwip_netconn_do_close_internal+0x2d8>)
 80184ba:	4893      	ldr	r0, [pc, #588]	; (8018708 <lwip_netconn_do_close_internal+0x2c8>)
 80184bc:	f00d fd18 	bl	8025ef0 <iprintf>

  tpcb = conn->pcb.tcp;
 80184c0:	687b      	ldr	r3, [r7, #4]
 80184c2:	685b      	ldr	r3, [r3, #4]
 80184c4:	61bb      	str	r3, [r7, #24]
  shut = conn->current_msg->msg.sd.shut;
 80184c6:	687b      	ldr	r3, [r7, #4]
 80184c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80184ca:	7a1b      	ldrb	r3, [r3, #8]
 80184cc:	75fb      	strb	r3, [r7, #23]
  shut_rx = shut & NETCONN_SHUT_RD;
 80184ce:	7dfb      	ldrb	r3, [r7, #23]
 80184d0:	f003 0301 	and.w	r3, r3, #1
 80184d4:	75bb      	strb	r3, [r7, #22]
  shut_tx = shut & NETCONN_SHUT_WR;
 80184d6:	7dfb      	ldrb	r3, [r7, #23]
 80184d8:	f003 0302 	and.w	r3, r3, #2
 80184dc:	757b      	strb	r3, [r7, #21]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 80184de:	7dfb      	ldrb	r3, [r7, #23]
 80184e0:	2b03      	cmp	r3, #3
 80184e2:	d102      	bne.n	80184ea <lwip_netconn_do_close_internal+0xaa>
    close = 1;
 80184e4:	2301      	movs	r3, #1
 80184e6:	77bb      	strb	r3, [r7, #30]
 80184e8:	e01f      	b.n	801852a <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 80184ea:	7dbb      	ldrb	r3, [r7, #22]
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	d00e      	beq.n	801850e <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 80184f0:	69bb      	ldr	r3, [r7, #24]
 80184f2:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 80184f4:	2b05      	cmp	r3, #5
 80184f6:	d007      	beq.n	8018508 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 80184f8:	69bb      	ldr	r3, [r7, #24]
 80184fa:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 80184fc:	2b06      	cmp	r3, #6
 80184fe:	d003      	beq.n	8018508 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 8018500:	69bb      	ldr	r3, [r7, #24]
 8018502:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 8018504:	2b08      	cmp	r3, #8
 8018506:	d102      	bne.n	801850e <lwip_netconn_do_close_internal+0xce>
    close = 1;
 8018508:	2301      	movs	r3, #1
 801850a:	77bb      	strb	r3, [r7, #30]
 801850c:	e00d      	b.n	801852a <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 801850e:	7d7b      	ldrb	r3, [r7, #21]
 8018510:	2b00      	cmp	r3, #0
 8018512:	d008      	beq.n	8018526 <lwip_netconn_do_close_internal+0xe6>
 8018514:	69bb      	ldr	r3, [r7, #24]
 8018516:	7e9b      	ldrb	r3, [r3, #26]
 8018518:	f003 0310 	and.w	r3, r3, #16
 801851c:	2b00      	cmp	r3, #0
 801851e:	d002      	beq.n	8018526 <lwip_netconn_do_close_internal+0xe6>
    close = 1;
 8018520:	2301      	movs	r3, #1
 8018522:	77bb      	strb	r3, [r7, #30]
 8018524:	e001      	b.n	801852a <lwip_netconn_do_close_internal+0xea>
  } else {
    close = 0;
 8018526:	2300      	movs	r3, #0
 8018528:	77bb      	strb	r3, [r7, #30]
  }

  /* Set back some callback pointers */
  if (close) {
 801852a:	7fbb      	ldrb	r3, [r7, #30]
 801852c:	2b00      	cmp	r3, #0
 801852e:	d003      	beq.n	8018538 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 8018530:	2100      	movs	r1, #0
 8018532:	69b8      	ldr	r0, [r7, #24]
 8018534:	f006 f9de 	bl	801e8f4 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 8018538:	69bb      	ldr	r3, [r7, #24]
 801853a:	7d1b      	ldrb	r3, [r3, #20]
 801853c:	2b01      	cmp	r3, #1
 801853e:	d104      	bne.n	801854a <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 8018540:	2100      	movs	r1, #0
 8018542:	69b8      	ldr	r0, [r7, #24]
 8018544:	f006 fa4c 	bl	801e9e0 <tcp_accept>
 8018548:	e01d      	b.n	8018586 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 801854a:	7dbb      	ldrb	r3, [r7, #22]
 801854c:	2b00      	cmp	r3, #0
 801854e:	d007      	beq.n	8018560 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 8018550:	2100      	movs	r1, #0
 8018552:	69b8      	ldr	r0, [r7, #24]
 8018554:	f006 f9e0 	bl	801e918 <tcp_recv>
      tcp_accept(tpcb, NULL);
 8018558:	2100      	movs	r1, #0
 801855a:	69b8      	ldr	r0, [r7, #24]
 801855c:	f006 fa40 	bl	801e9e0 <tcp_accept>
    }
    if (shut_tx) {
 8018560:	7d7b      	ldrb	r3, [r7, #21]
 8018562:	2b00      	cmp	r3, #0
 8018564:	d003      	beq.n	801856e <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 8018566:	2100      	movs	r1, #0
 8018568:	69b8      	ldr	r0, [r7, #24]
 801856a:	f006 f9f7 	bl	801e95c <tcp_sent>
    }
    if (close) {
 801856e:	7fbb      	ldrb	r3, [r7, #30]
 8018570:	2b00      	cmp	r3, #0
 8018572:	d008      	beq.n	8018586 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 8018574:	2200      	movs	r2, #0
 8018576:	2100      	movs	r1, #0
 8018578:	69b8      	ldr	r0, [r7, #24]
 801857a:	f006 fa49 	bl	801ea10 <tcp_poll>
      tcp_err(tpcb, NULL);
 801857e:	2100      	movs	r1, #0
 8018580:	69b8      	ldr	r0, [r7, #24]
 8018582:	f006 fa0b 	bl	801e99c <tcp_err>
    }
  }
  /* Try to close the connection */
  if (close) {
 8018586:	7fbb      	ldrb	r3, [r7, #30]
 8018588:	2b00      	cmp	r3, #0
 801858a:	d005      	beq.n	8018598 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 801858c:	69b8      	ldr	r0, [r7, #24]
 801858e:	f005 f927 	bl	801d7e0 <tcp_close>
 8018592:	4603      	mov	r3, r0
 8018594:	77fb      	strb	r3, [r7, #31]
 8018596:	e007      	b.n	80185a8 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 8018598:	7dbb      	ldrb	r3, [r7, #22]
 801859a:	7d7a      	ldrb	r2, [r7, #21]
 801859c:	4619      	mov	r1, r3
 801859e:	69b8      	ldr	r0, [r7, #24]
 80185a0:	f005 f936 	bl	801d810 <tcp_shutdown>
 80185a4:	4603      	mov	r3, r0
 80185a6:	77fb      	strb	r3, [r7, #31]
  }
  if (err == ERR_OK) {
 80185a8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	d102      	bne.n	80185b6 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 80185b0:	2301      	movs	r3, #1
 80185b2:	777b      	strb	r3, [r7, #29]
 80185b4:	e016      	b.n	80185e4 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 80185b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80185ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80185be:	d10f      	bne.n	80185e0 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 80185c0:	687b      	ldr	r3, [r7, #4]
 80185c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80185c4:	7a5b      	ldrb	r3, [r3, #9]
 80185c6:	2b00      	cmp	r3, #0
 80185c8:	d10c      	bne.n	80185e4 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 80185ca:	2301      	movs	r3, #1
 80185cc:	777b      	strb	r3, [r7, #29]
        if (close) {
 80185ce:	7fbb      	ldrb	r3, [r7, #30]
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d007      	beq.n	80185e4 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 80185d4:	69b8      	ldr	r0, [r7, #24]
 80185d6:	f005 fa15 	bl	801da04 <tcp_abort>
          err = ERR_OK;
 80185da:	2300      	movs	r3, #0
 80185dc:	77fb      	strb	r3, [r7, #31]
 80185de:	e001      	b.n	80185e4 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 80185e0:	2301      	movs	r3, #1
 80185e2:	777b      	strb	r3, [r7, #29]
    }
  }
  if (close_finished) {
 80185e4:	7f7b      	ldrb	r3, [r7, #29]
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	d056      	beq.n	8018698 <lwip_netconn_do_close_internal+0x258>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 80185ea:	687b      	ldr	r3, [r7, #4]
 80185ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	330c      	adds	r3, #12
 80185f2:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 80185f4:	687b      	ldr	r3, [r7, #4]
 80185f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80185f8:	7ffa      	ldrb	r2, [r7, #31]
 80185fa:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 80185fc:	687b      	ldr	r3, [r7, #4]
 80185fe:	2200      	movs	r2, #0
 8018600:	625a      	str	r2, [r3, #36]	; 0x24
    conn->state = NETCONN_NONE;
 8018602:	687b      	ldr	r3, [r7, #4]
 8018604:	2200      	movs	r2, #0
 8018606:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 8018608:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801860c:	2b00      	cmp	r3, #0
 801860e:	d129      	bne.n	8018664 <lwip_netconn_do_close_internal+0x224>
      if (close) {
 8018610:	7fbb      	ldrb	r3, [r7, #30]
 8018612:	2b00      	cmp	r3, #0
 8018614:	d00c      	beq.n	8018630 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 8018616:	687b      	ldr	r3, [r7, #4]
 8018618:	2200      	movs	r2, #0
 801861a:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 801861c:	687b      	ldr	r3, [r7, #4]
 801861e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018620:	2b00      	cmp	r3, #0
 8018622:	d005      	beq.n	8018630 <lwip_netconn_do_close_internal+0x1f0>
 8018624:	687b      	ldr	r3, [r7, #4]
 8018626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018628:	2200      	movs	r2, #0
 801862a:	2104      	movs	r1, #4
 801862c:	6878      	ldr	r0, [r7, #4]
 801862e:	4798      	blx	r3
      }
      if (shut_rx) {
 8018630:	7dbb      	ldrb	r3, [r7, #22]
 8018632:	2b00      	cmp	r3, #0
 8018634:	d009      	beq.n	801864a <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8018636:	687b      	ldr	r3, [r7, #4]
 8018638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801863a:	2b00      	cmp	r3, #0
 801863c:	d005      	beq.n	801864a <lwip_netconn_do_close_internal+0x20a>
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018642:	2200      	movs	r2, #0
 8018644:	2100      	movs	r1, #0
 8018646:	6878      	ldr	r0, [r7, #4]
 8018648:	4798      	blx	r3
      }
      if (shut_tx) {
 801864a:	7d7b      	ldrb	r3, [r7, #21]
 801864c:	2b00      	cmp	r3, #0
 801864e:	d009      	beq.n	8018664 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018654:	2b00      	cmp	r3, #0
 8018656:	d005      	beq.n	8018664 <lwip_netconn_do_close_internal+0x224>
 8018658:	687b      	ldr	r3, [r7, #4]
 801865a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801865c:	2200      	movs	r2, #0
 801865e:	2102      	movs	r1, #2
 8018660:	6878      	ldr	r0, [r7, #4]
 8018662:	4798      	blx	r3
      }
    }
    NETCONN_SET_SAFE_ERR(conn, err);
 8018664:	687b      	ldr	r3, [r7, #4]
 8018666:	2b00      	cmp	r3, #0
 8018668:	d00e      	beq.n	8018688 <lwip_netconn_do_close_internal+0x248>
 801866a:	f00a ffcd 	bl	8023608 <sys_arch_protect>
 801866e:	60f8      	str	r0, [r7, #12]
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018676:	f113 0f0c 	cmn.w	r3, #12
 801867a:	db02      	blt.n	8018682 <lwip_netconn_do_close_internal+0x242>
 801867c:	687b      	ldr	r3, [r7, #4]
 801867e:	7ffa      	ldrb	r2, [r7, #31]
 8018680:	721a      	strb	r2, [r3, #8]
 8018682:	68f8      	ldr	r0, [r7, #12]
 8018684:	f00a ffce 	bl	8023624 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8018688:	78fb      	ldrb	r3, [r7, #3]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d002      	beq.n	8018694 <lwip_netconn_do_close_internal+0x254>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 801868e:	6938      	ldr	r0, [r7, #16]
 8018690:	f00a ff15 	bl	80234be <sys_sem_signal>
    }
    return ERR_OK;
 8018694:	2300      	movs	r3, #0
 8018696:	e02e      	b.n	80186f6 <lwip_netconn_do_close_internal+0x2b6>
  }
  if (!close_finished) {
 8018698:	7f7b      	ldrb	r3, [r7, #29]
 801869a:	2b00      	cmp	r3, #0
 801869c:	d11e      	bne.n	80186dc <lwip_netconn_do_close_internal+0x29c>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 801869e:	69bb      	ldr	r3, [r7, #24]
 80186a0:	7d1b      	ldrb	r3, [r3, #20]
 80186a2:	2b01      	cmp	r3, #1
 80186a4:	d106      	bne.n	80186b4 <lwip_netconn_do_close_internal+0x274>
 80186a6:	4b16      	ldr	r3, [pc, #88]	; (8018700 <lwip_netconn_do_close_internal+0x2c0>)
 80186a8:	f240 32e3 	movw	r2, #995	; 0x3e3
 80186ac:	491b      	ldr	r1, [pc, #108]	; (801871c <lwip_netconn_do_close_internal+0x2dc>)
 80186ae:	4816      	ldr	r0, [pc, #88]	; (8018708 <lwip_netconn_do_close_internal+0x2c8>)
 80186b0:	f00d fc1e 	bl	8025ef0 <iprintf>
    if (shut_tx) {
 80186b4:	7d7b      	ldrb	r3, [r7, #21]
 80186b6:	2b00      	cmp	r3, #0
 80186b8:	d003      	beq.n	80186c2 <lwip_netconn_do_close_internal+0x282>
      tcp_sent(tpcb, sent_tcp);
 80186ba:	4919      	ldr	r1, [pc, #100]	; (8018720 <lwip_netconn_do_close_internal+0x2e0>)
 80186bc:	69b8      	ldr	r0, [r7, #24]
 80186be:	f006 f94d 	bl	801e95c <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 80186c2:	2201      	movs	r2, #1
 80186c4:	4917      	ldr	r1, [pc, #92]	; (8018724 <lwip_netconn_do_close_internal+0x2e4>)
 80186c6:	69b8      	ldr	r0, [r7, #24]
 80186c8:	f006 f9a2 	bl	801ea10 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 80186cc:	4916      	ldr	r1, [pc, #88]	; (8018728 <lwip_netconn_do_close_internal+0x2e8>)
 80186ce:	69b8      	ldr	r0, [r7, #24]
 80186d0:	f006 f964 	bl	801e99c <tcp_err>
    tcp_arg(tpcb, conn);
 80186d4:	6879      	ldr	r1, [r7, #4]
 80186d6:	69b8      	ldr	r0, [r7, #24]
 80186d8:	f006 f90c 	bl	801e8f4 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 80186dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	d106      	bne.n	80186f2 <lwip_netconn_do_close_internal+0x2b2>
 80186e4:	4b06      	ldr	r3, [pc, #24]	; (8018700 <lwip_netconn_do_close_internal+0x2c0>)
 80186e6:	f240 32ef 	movw	r2, #1007	; 0x3ef
 80186ea:	4910      	ldr	r1, [pc, #64]	; (801872c <lwip_netconn_do_close_internal+0x2ec>)
 80186ec:	4806      	ldr	r0, [pc, #24]	; (8018708 <lwip_netconn_do_close_internal+0x2c8>)
 80186ee:	f00d fbff 	bl	8025ef0 <iprintf>
  return err;
 80186f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80186f6:	4618      	mov	r0, r3
 80186f8:	3720      	adds	r7, #32
 80186fa:	46bd      	mov	sp, r7
 80186fc:	bd80      	pop	{r7, pc}
 80186fe:	bf00      	nop
 8018700:	08026d64 	.word	0x08026d64
 8018704:	08026fdc 	.word	0x08026fdc
 8018708:	08026dbc 	.word	0x08026dbc
 801870c:	08026fec 	.word	0x08026fec
 8018710:	0802700c 	.word	0x0802700c
 8018714:	08027030 	.word	0x08027030
 8018718:	08026e98 	.word	0x08026e98
 801871c:	08027044 	.word	0x08027044
 8018720:	08017c7d 	.word	0x08017c7d
 8018724:	08017bb1 	.word	0x08017bb1
 8018728:	08017d29 	.word	0x08017d29
 801872c:	08027068 	.word	0x08027068

08018730 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8018730:	b580      	push	{r7, lr}
 8018732:	b086      	sub	sp, #24
 8018734:	af00      	add	r7, sp, #0
 8018736:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8018738:	687b      	ldr	r3, [r7, #4]
 801873a:	617b      	str	r3, [r7, #20]

  enum netconn_state state = msg->conn->state;
 801873c:	697b      	ldr	r3, [r7, #20]
 801873e:	681b      	ldr	r3, [r3, #0]
 8018740:	785b      	ldrb	r3, [r3, #1]
 8018742:	74fb      	strb	r3, [r7, #19]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 8018744:	7cfb      	ldrb	r3, [r7, #19]
 8018746:	2b00      	cmp	r3, #0
 8018748:	d00d      	beq.n	8018766 <lwip_netconn_do_delconn+0x36>
 801874a:	697b      	ldr	r3, [r7, #20]
 801874c:	681b      	ldr	r3, [r3, #0]
 801874e:	781b      	ldrb	r3, [r3, #0]
 8018750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018754:	2b10      	cmp	r3, #16
 8018756:	d006      	beq.n	8018766 <lwip_netconn_do_delconn+0x36>
 8018758:	4b6f      	ldr	r3, [pc, #444]	; (8018918 <lwip_netconn_do_delconn+0x1e8>)
 801875a:	f240 4201 	movw	r2, #1025	; 0x401
 801875e:	496f      	ldr	r1, [pc, #444]	; (801891c <lwip_netconn_do_delconn+0x1ec>)
 8018760:	486f      	ldr	r0, [pc, #444]	; (8018920 <lwip_netconn_do_delconn+0x1f0>)
 8018762:	f00d fbc5 	bl	8025ef0 <iprintf>
      NETCONN_SET_SAFE_ERR(msg->conn, ERR_CLSD);
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 8018766:	7cfb      	ldrb	r3, [r7, #19]
 8018768:	2b00      	cmp	r3, #0
 801876a:	d005      	beq.n	8018778 <lwip_netconn_do_delconn+0x48>
 801876c:	7cfb      	ldrb	r3, [r7, #19]
 801876e:	2b02      	cmp	r3, #2
 8018770:	d002      	beq.n	8018778 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 8018772:	7cfb      	ldrb	r3, [r7, #19]
 8018774:	2b03      	cmp	r3, #3
 8018776:	d109      	bne.n	801878c <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 8018778:	7cfb      	ldrb	r3, [r7, #19]
 801877a:	2b03      	cmp	r3, #3
 801877c:	d10a      	bne.n	8018794 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 801877e:	697b      	ldr	r3, [r7, #20]
 8018780:	681b      	ldr	r3, [r3, #0]
 8018782:	7f1b      	ldrb	r3, [r3, #28]
 8018784:	f003 0304 	and.w	r3, r3, #4
 8018788:	2b00      	cmp	r3, #0
 801878a:	d103      	bne.n	8018794 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 801878c:	697b      	ldr	r3, [r7, #20]
 801878e:	22fb      	movs	r2, #251	; 0xfb
 8018790:	711a      	strb	r2, [r3, #4]
 8018792:	e09c      	b.n	80188ce <lwip_netconn_do_delconn+0x19e>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 8018794:	7cfb      	ldrb	r3, [r7, #19]
 8018796:	2b03      	cmp	r3, #3
 8018798:	d10d      	bne.n	80187b6 <lwip_netconn_do_delconn+0x86>
 801879a:	697b      	ldr	r3, [r7, #20]
 801879c:	681b      	ldr	r3, [r3, #0]
 801879e:	7f1b      	ldrb	r3, [r3, #28]
 80187a0:	f003 0304 	and.w	r3, r3, #4
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d106      	bne.n	80187b6 <lwip_netconn_do_delconn+0x86>
 80187a8:	4b5b      	ldr	r3, [pc, #364]	; (8018918 <lwip_netconn_do_delconn+0x1e8>)
 80187aa:	f240 421f 	movw	r2, #1055	; 0x41f
 80187ae:	495d      	ldr	r1, [pc, #372]	; (8018924 <lwip_netconn_do_delconn+0x1f4>)
 80187b0:	485b      	ldr	r0, [pc, #364]	; (8018920 <lwip_netconn_do_delconn+0x1f0>)
 80187b2:	f00d fb9d 	bl	8025ef0 <iprintf>
      (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 80187b6:	697b      	ldr	r3, [r7, #20]
 80187b8:	2200      	movs	r2, #0
 80187ba:	711a      	strb	r2, [r3, #4]
    /* Drain and delete mboxes */
    netconn_drain(msg->conn);
 80187bc:	697b      	ldr	r3, [r7, #20]
 80187be:	681b      	ldr	r3, [r3, #0]
 80187c0:	4618      	mov	r0, r3
 80187c2:	f7ff fdbd 	bl	8018340 <netconn_drain>

    if (msg->conn->pcb.tcp != NULL) {
 80187c6:	697b      	ldr	r3, [r7, #20]
 80187c8:	681b      	ldr	r3, [r3, #0]
 80187ca:	685b      	ldr	r3, [r3, #4]
 80187cc:	2b00      	cmp	r3, #0
 80187ce:	d064      	beq.n	801889a <lwip_netconn_do_delconn+0x16a>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 80187d0:	697b      	ldr	r3, [r7, #20]
 80187d2:	681b      	ldr	r3, [r3, #0]
 80187d4:	781b      	ldrb	r3, [r3, #0]
 80187d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80187da:	2b10      	cmp	r3, #16
 80187dc:	d00e      	beq.n	80187fc <lwip_netconn_do_delconn+0xcc>
 80187de:	2b20      	cmp	r3, #32
 80187e0:	d000      	beq.n	80187e4 <lwip_netconn_do_delconn+0xb4>
        /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
           the application thread, so we can return at this point! */
        return;
#endif /* LWIP_TCP */
      default:
        break;
 80187e2:	e056      	b.n	8018892 <lwip_netconn_do_delconn+0x162>
        msg->conn->pcb.udp->recv_arg = NULL;
 80187e4:	697b      	ldr	r3, [r7, #20]
 80187e6:	681b      	ldr	r3, [r3, #0]
 80187e8:	685b      	ldr	r3, [r3, #4]
 80187ea:	2200      	movs	r2, #0
 80187ec:	61da      	str	r2, [r3, #28]
        udp_remove(msg->conn->pcb.udp);
 80187ee:	697b      	ldr	r3, [r7, #20]
 80187f0:	681b      	ldr	r3, [r3, #0]
 80187f2:	685b      	ldr	r3, [r3, #4]
 80187f4:	4618      	mov	r0, r3
 80187f6:	f00a fbcd 	bl	8022f94 <udp_remove>
        break;
 80187fa:	e04a      	b.n	8018892 <lwip_netconn_do_delconn+0x162>
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 80187fc:	697b      	ldr	r3, [r7, #20]
 80187fe:	681b      	ldr	r3, [r3, #0]
 8018800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018802:	2b00      	cmp	r3, #0
 8018804:	d104      	bne.n	8018810 <lwip_netconn_do_delconn+0xe0>
 8018806:	697b      	ldr	r3, [r7, #20]
 8018808:	681b      	ldr	r3, [r3, #0]
 801880a:	6a1b      	ldr	r3, [r3, #32]
 801880c:	2b00      	cmp	r3, #0
 801880e:	d006      	beq.n	801881e <lwip_netconn_do_delconn+0xee>
 8018810:	4b41      	ldr	r3, [pc, #260]	; (8018918 <lwip_netconn_do_delconn+0x1e8>)
 8018812:	f240 4235 	movw	r2, #1077	; 0x435
 8018816:	4944      	ldr	r1, [pc, #272]	; (8018928 <lwip_netconn_do_delconn+0x1f8>)
 8018818:	4841      	ldr	r0, [pc, #260]	; (8018920 <lwip_netconn_do_delconn+0x1f0>)
 801881a:	f00d fb69 	bl	8025ef0 <iprintf>
        msg->conn->state = NETCONN_CLOSE;
 801881e:	697b      	ldr	r3, [r7, #20]
 8018820:	681b      	ldr	r3, [r3, #0]
 8018822:	2204      	movs	r2, #4
 8018824:	705a      	strb	r2, [r3, #1]
        msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 8018826:	697b      	ldr	r3, [r7, #20]
 8018828:	2203      	movs	r2, #3
 801882a:	721a      	strb	r2, [r3, #8]
        msg->conn->current_msg = msg;
 801882c:	697b      	ldr	r3, [r7, #20]
 801882e:	681b      	ldr	r3, [r3, #0]
 8018830:	697a      	ldr	r2, [r7, #20]
 8018832:	625a      	str	r2, [r3, #36]	; 0x24
        if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8018834:	697b      	ldr	r3, [r7, #20]
 8018836:	681b      	ldr	r3, [r3, #0]
 8018838:	2100      	movs	r1, #0
 801883a:	4618      	mov	r0, r3
 801883c:	f7ff fe00 	bl	8018440 <lwip_netconn_do_close_internal>
 8018840:	4603      	mov	r3, r0
 8018842:	2b00      	cmp	r3, #0
 8018844:	d064      	beq.n	8018910 <lwip_netconn_do_delconn+0x1e0>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8018846:	697b      	ldr	r3, [r7, #20]
 8018848:	681b      	ldr	r3, [r3, #0]
 801884a:	785b      	ldrb	r3, [r3, #1]
 801884c:	2b04      	cmp	r3, #4
 801884e:	d006      	beq.n	801885e <lwip_netconn_do_delconn+0x12e>
 8018850:	4b31      	ldr	r3, [pc, #196]	; (8018918 <lwip_netconn_do_delconn+0x1e8>)
 8018852:	f240 423b 	movw	r2, #1083	; 0x43b
 8018856:	4935      	ldr	r1, [pc, #212]	; (801892c <lwip_netconn_do_delconn+0x1fc>)
 8018858:	4831      	ldr	r0, [pc, #196]	; (8018920 <lwip_netconn_do_delconn+0x1f0>)
 801885a:	f00d fb49 	bl	8025ef0 <iprintf>
          UNLOCK_TCPIP_CORE();
 801885e:	4834      	ldr	r0, [pc, #208]	; (8018930 <lwip_netconn_do_delconn+0x200>)
 8018860:	f00a fe9f 	bl	80235a2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8018864:	697b      	ldr	r3, [r7, #20]
 8018866:	681b      	ldr	r3, [r3, #0]
 8018868:	330c      	adds	r3, #12
 801886a:	2100      	movs	r1, #0
 801886c:	4618      	mov	r0, r3
 801886e:	f00a fdf5 	bl	802345c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8018872:	482f      	ldr	r0, [pc, #188]	; (8018930 <lwip_netconn_do_delconn+0x200>)
 8018874:	f00a fe86 	bl	8023584 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8018878:	697b      	ldr	r3, [r7, #20]
 801887a:	681b      	ldr	r3, [r3, #0]
 801887c:	785b      	ldrb	r3, [r3, #1]
 801887e:	2b00      	cmp	r3, #0
 8018880:	d046      	beq.n	8018910 <lwip_netconn_do_delconn+0x1e0>
 8018882:	4b25      	ldr	r3, [pc, #148]	; (8018918 <lwip_netconn_do_delconn+0x1e8>)
 8018884:	f240 423f 	movw	r2, #1087	; 0x43f
 8018888:	4928      	ldr	r1, [pc, #160]	; (801892c <lwip_netconn_do_delconn+0x1fc>)
 801888a:	4825      	ldr	r0, [pc, #148]	; (8018920 <lwip_netconn_do_delconn+0x1f0>)
 801888c:	f00d fb30 	bl	8025ef0 <iprintf>
        return;
 8018890:	e03e      	b.n	8018910 <lwip_netconn_do_delconn+0x1e0>
      }
      msg->conn->pcb.tcp = NULL;
 8018892:	697b      	ldr	r3, [r7, #20]
 8018894:	681b      	ldr	r3, [r3, #0]
 8018896:	2200      	movs	r2, #0
 8018898:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 801889a:	697b      	ldr	r3, [r7, #20]
 801889c:	681b      	ldr	r3, [r3, #0]
 801889e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d007      	beq.n	80188b4 <lwip_netconn_do_delconn+0x184>
 80188a4:	697b      	ldr	r3, [r7, #20]
 80188a6:	681b      	ldr	r3, [r3, #0]
 80188a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80188aa:	697a      	ldr	r2, [r7, #20]
 80188ac:	6810      	ldr	r0, [r2, #0]
 80188ae:	2200      	movs	r2, #0
 80188b0:	2100      	movs	r1, #0
 80188b2:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 80188b4:	697b      	ldr	r3, [r7, #20]
 80188b6:	681b      	ldr	r3, [r3, #0]
 80188b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80188ba:	2b00      	cmp	r3, #0
 80188bc:	d007      	beq.n	80188ce <lwip_netconn_do_delconn+0x19e>
 80188be:	697b      	ldr	r3, [r7, #20]
 80188c0:	681b      	ldr	r3, [r3, #0]
 80188c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80188c4:	697a      	ldr	r2, [r7, #20]
 80188c6:	6810      	ldr	r0, [r2, #0]
 80188c8:	2200      	movs	r2, #0
 80188ca:	2102      	movs	r1, #2
 80188cc:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 80188ce:	697b      	ldr	r3, [r7, #20]
 80188d0:	681b      	ldr	r3, [r3, #0]
 80188d2:	330c      	adds	r3, #12
 80188d4:	4618      	mov	r0, r3
 80188d6:	f00a fe0c 	bl	80234f2 <sys_sem_valid>
 80188da:	4603      	mov	r3, r0
 80188dc:	2b00      	cmp	r3, #0
 80188de:	d018      	beq.n	8018912 <lwip_netconn_do_delconn+0x1e2>
    TCPIP_APIMSG_ACK(msg);
 80188e0:	697b      	ldr	r3, [r7, #20]
 80188e2:	681b      	ldr	r3, [r3, #0]
 80188e4:	2b00      	cmp	r3, #0
 80188e6:	d014      	beq.n	8018912 <lwip_netconn_do_delconn+0x1e2>
 80188e8:	f00a fe8e 	bl	8023608 <sys_arch_protect>
 80188ec:	60f8      	str	r0, [r7, #12]
 80188ee:	697b      	ldr	r3, [r7, #20]
 80188f0:	681b      	ldr	r3, [r3, #0]
 80188f2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80188f6:	f113 0f0c 	cmn.w	r3, #12
 80188fa:	db05      	blt.n	8018908 <lwip_netconn_do_delconn+0x1d8>
 80188fc:	697b      	ldr	r3, [r7, #20]
 80188fe:	681b      	ldr	r3, [r3, #0]
 8018900:	697a      	ldr	r2, [r7, #20]
 8018902:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8018906:	721a      	strb	r2, [r3, #8]
 8018908:	68f8      	ldr	r0, [r7, #12]
 801890a:	f00a fe8b 	bl	8023624 <sys_arch_unprotect>
 801890e:	e000      	b.n	8018912 <lwip_netconn_do_delconn+0x1e2>
        return;
 8018910:	bf00      	nop
  }
}
 8018912:	3718      	adds	r7, #24
 8018914:	46bd      	mov	sp, r7
 8018916:	bd80      	pop	{r7, pc}
 8018918:	08026d64 	.word	0x08026d64
 801891c:	08027078 	.word	0x08027078
 8018920:	08026dbc 	.word	0x08026dbc
 8018924:	0802708c 	.word	0x0802708c
 8018928:	080270ac 	.word	0x080270ac
 801892c:	080270c8 	.word	0x080270c8
 8018930:	2000a264 	.word	0x2000a264

08018934 <lwip_netconn_do_bind>:
 * @param m the api_msg_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8018934:	b580      	push	{r7, lr}
 8018936:	b084      	sub	sp, #16
 8018938:	af00      	add	r7, sp, #0
 801893a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	681b      	ldr	r3, [r3, #0]
 8018944:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018948:	f113 0f0c 	cmn.w	r3, #12
 801894c:	da06      	bge.n	801895c <lwip_netconn_do_bind+0x28>
    msg->err = msg->conn->last_err;
 801894e:	68fb      	ldr	r3, [r7, #12]
 8018950:	681b      	ldr	r3, [r3, #0]
 8018952:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018956:	68fb      	ldr	r3, [r7, #12]
 8018958:	711a      	strb	r2, [r3, #4]
 801895a:	e02f      	b.n	80189bc <lwip_netconn_do_bind+0x88>
  } else {
    msg->err = ERR_VAL;
 801895c:	68fb      	ldr	r3, [r7, #12]
 801895e:	22fa      	movs	r2, #250	; 0xfa
 8018960:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8018962:	68fb      	ldr	r3, [r7, #12]
 8018964:	681b      	ldr	r3, [r3, #0]
 8018966:	685b      	ldr	r3, [r3, #4]
 8018968:	2b00      	cmp	r3, #0
 801896a:	d027      	beq.n	80189bc <lwip_netconn_do_bind+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 801896c:	68fb      	ldr	r3, [r7, #12]
 801896e:	681b      	ldr	r3, [r3, #0]
 8018970:	781b      	ldrb	r3, [r3, #0]
 8018972:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018976:	2b10      	cmp	r3, #16
 8018978:	d011      	beq.n	801899e <lwip_netconn_do_bind+0x6a>
 801897a:	2b20      	cmp	r3, #32
 801897c:	d000      	beq.n	8018980 <lwip_netconn_do_bind+0x4c>
      case NETCONN_TCP:
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
        break;
#endif /* LWIP_TCP */
      default:
        break;
 801897e:	e01d      	b.n	80189bc <lwip_netconn_do_bind+0x88>
        msg->err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8018980:	68fb      	ldr	r3, [r7, #12]
 8018982:	681b      	ldr	r3, [r3, #0]
 8018984:	6858      	ldr	r0, [r3, #4]
 8018986:	68fb      	ldr	r3, [r7, #12]
 8018988:	6899      	ldr	r1, [r3, #8]
 801898a:	68fb      	ldr	r3, [r7, #12]
 801898c:	899b      	ldrh	r3, [r3, #12]
 801898e:	461a      	mov	r2, r3
 8018990:	f00a fa7e 	bl	8022e90 <udp_bind>
 8018994:	4603      	mov	r3, r0
 8018996:	461a      	mov	r2, r3
 8018998:	68fb      	ldr	r3, [r7, #12]
 801899a:	711a      	strb	r2, [r3, #4]
        break;
 801899c:	e00e      	b.n	80189bc <lwip_netconn_do_bind+0x88>
        msg->err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 801899e:	68fb      	ldr	r3, [r7, #12]
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	6858      	ldr	r0, [r3, #4]
 80189a4:	68fb      	ldr	r3, [r7, #12]
 80189a6:	6899      	ldr	r1, [r3, #8]
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	899b      	ldrh	r3, [r3, #12]
 80189ac:	461a      	mov	r2, r3
 80189ae:	f005 f835 	bl	801da1c <tcp_bind>
 80189b2:	4603      	mov	r3, r0
 80189b4:	461a      	mov	r2, r3
 80189b6:	68fb      	ldr	r3, [r7, #12]
 80189b8:	711a      	strb	r2, [r3, #4]
        break;
 80189ba:	bf00      	nop
      }
    }
  }
  TCPIP_APIMSG_ACK(msg);
 80189bc:	68fb      	ldr	r3, [r7, #12]
 80189be:	681b      	ldr	r3, [r3, #0]
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	d012      	beq.n	80189ea <lwip_netconn_do_bind+0xb6>
 80189c4:	f00a fe20 	bl	8023608 <sys_arch_protect>
 80189c8:	60b8      	str	r0, [r7, #8]
 80189ca:	68fb      	ldr	r3, [r7, #12]
 80189cc:	681b      	ldr	r3, [r3, #0]
 80189ce:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80189d2:	f113 0f0c 	cmn.w	r3, #12
 80189d6:	db05      	blt.n	80189e4 <lwip_netconn_do_bind+0xb0>
 80189d8:	68fb      	ldr	r3, [r7, #12]
 80189da:	681b      	ldr	r3, [r3, #0]
 80189dc:	68fa      	ldr	r2, [r7, #12]
 80189de:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80189e2:	721a      	strb	r2, [r3, #8]
 80189e4:	68b8      	ldr	r0, [r7, #8]
 80189e6:	f00a fe1d 	bl	8023624 <sys_arch_unprotect>
}
 80189ea:	bf00      	nop
 80189ec:	3710      	adds	r7, #16
 80189ee:	46bd      	mov	sp, r7
 80189f0:	bd80      	pop	{r7, pc}
	...

080189f4 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 80189f4:	b580      	push	{r7, lr}
 80189f6:	b088      	sub	sp, #32
 80189f8:	af00      	add	r7, sp, #0
 80189fa:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	61fb      	str	r3, [r7, #28]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8018a00:	69fb      	ldr	r3, [r7, #28]
 8018a02:	681b      	ldr	r3, [r3, #0]
 8018a04:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018a08:	f113 0f0c 	cmn.w	r3, #12
 8018a0c:	da06      	bge.n	8018a1c <lwip_netconn_do_listen+0x28>
    msg->err = msg->conn->last_err;
 8018a0e:	69fb      	ldr	r3, [r7, #28]
 8018a10:	681b      	ldr	r3, [r3, #0]
 8018a12:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018a16:	69fb      	ldr	r3, [r7, #28]
 8018a18:	711a      	strb	r2, [r3, #4]
 8018a1a:	e090      	b.n	8018b3e <lwip_netconn_do_listen+0x14a>
  } else {
    msg->err = ERR_CONN;
 8018a1c:	69fb      	ldr	r3, [r7, #28]
 8018a1e:	22f5      	movs	r2, #245	; 0xf5
 8018a20:	711a      	strb	r2, [r3, #4]
    if (msg->conn->pcb.tcp != NULL) {
 8018a22:	69fb      	ldr	r3, [r7, #28]
 8018a24:	681b      	ldr	r3, [r3, #0]
 8018a26:	685b      	ldr	r3, [r3, #4]
 8018a28:	2b00      	cmp	r3, #0
 8018a2a:	f000 8088 	beq.w	8018b3e <lwip_netconn_do_listen+0x14a>
      if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8018a2e:	69fb      	ldr	r3, [r7, #28]
 8018a30:	681b      	ldr	r3, [r3, #0]
 8018a32:	781b      	ldrb	r3, [r3, #0]
 8018a34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018a38:	2b10      	cmp	r3, #16
 8018a3a:	d17d      	bne.n	8018b38 <lwip_netconn_do_listen+0x144>
        if (msg->conn->state == NETCONN_NONE) {
 8018a3c:	69fb      	ldr	r3, [r7, #28]
 8018a3e:	681b      	ldr	r3, [r3, #0]
 8018a40:	785b      	ldrb	r3, [r3, #1]
 8018a42:	2b00      	cmp	r3, #0
 8018a44:	d16f      	bne.n	8018b26 <lwip_netconn_do_listen+0x132>
          struct tcp_pcb* lpcb;
          if (msg->conn->pcb.tcp->state != CLOSED) {
 8018a46:	69fb      	ldr	r3, [r7, #28]
 8018a48:	681b      	ldr	r3, [r3, #0]
 8018a4a:	685b      	ldr	r3, [r3, #4]
 8018a4c:	7d1b      	ldrb	r3, [r3, #20]
 8018a4e:	2b00      	cmp	r3, #0
 8018a50:	d003      	beq.n	8018a5a <lwip_netconn_do_listen+0x66>
            /* connection is not closed, cannot listen */
            msg->err = ERR_VAL;
 8018a52:	69fb      	ldr	r3, [r7, #28]
 8018a54:	22fa      	movs	r2, #250	; 0xfa
 8018a56:	711a      	strb	r2, [r3, #4]
 8018a58:	e071      	b.n	8018b3e <lwip_netconn_do_listen+0x14a>
            err_t err;
            u8_t backlog;
#if TCP_LISTEN_BACKLOG
            backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
            backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 8018a5a:	23ff      	movs	r3, #255	; 0xff
 8018a5c:	76fb      	strb	r3, [r7, #27]
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
              IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
            }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

            lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 8018a5e:	69fb      	ldr	r3, [r7, #28]
 8018a60:	681b      	ldr	r3, [r3, #0]
 8018a62:	685b      	ldr	r3, [r3, #4]
 8018a64:	f107 020f 	add.w	r2, r7, #15
 8018a68:	7ef9      	ldrb	r1, [r7, #27]
 8018a6a:	4618      	mov	r0, r3
 8018a6c:	f005 f878 	bl	801db60 <tcp_listen_with_backlog_and_err>
 8018a70:	6178      	str	r0, [r7, #20]

            if (lpcb == NULL) {
 8018a72:	697b      	ldr	r3, [r7, #20]
 8018a74:	2b00      	cmp	r3, #0
 8018a76:	d104      	bne.n	8018a82 <lwip_netconn_do_listen+0x8e>
              /* in this case, the old pcb is still allocated */
              msg->err = err;
 8018a78:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018a7c:	69fb      	ldr	r3, [r7, #28]
 8018a7e:	711a      	strb	r2, [r3, #4]
 8018a80:	e05d      	b.n	8018b3e <lwip_netconn_do_listen+0x14a>
            } else {
              /* delete the recvmbox and allocate the acceptmbox */
              if (sys_mbox_valid(&msg->conn->recvmbox)) {
 8018a82:	69fb      	ldr	r3, [r7, #28]
 8018a84:	681b      	ldr	r3, [r3, #0]
 8018a86:	3310      	adds	r3, #16
 8018a88:	4618      	mov	r0, r3
 8018a8a:	f00a fca1 	bl	80233d0 <sys_mbox_valid>
 8018a8e:	4603      	mov	r3, r0
 8018a90:	2b00      	cmp	r3, #0
 8018a92:	d00b      	beq.n	8018aac <lwip_netconn_do_listen+0xb8>
                /** @todo: should we drain the recvmbox here? */
                sys_mbox_free(&msg->conn->recvmbox);
 8018a94:	69fb      	ldr	r3, [r7, #28]
 8018a96:	681b      	ldr	r3, [r3, #0]
 8018a98:	3310      	adds	r3, #16
 8018a9a:	4618      	mov	r0, r3
 8018a9c:	f00a fbfc 	bl	8023298 <sys_mbox_free>
                sys_mbox_set_invalid(&msg->conn->recvmbox);
 8018aa0:	69fb      	ldr	r3, [r7, #28]
 8018aa2:	681b      	ldr	r3, [r3, #0]
 8018aa4:	3310      	adds	r3, #16
 8018aa6:	4618      	mov	r0, r3
 8018aa8:	f00a fca3 	bl	80233f2 <sys_mbox_set_invalid>
              }
              msg->err = ERR_OK;
 8018aac:	69fb      	ldr	r3, [r7, #28]
 8018aae:	2200      	movs	r2, #0
 8018ab0:	711a      	strb	r2, [r3, #4]
              if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 8018ab2:	69fb      	ldr	r3, [r7, #28]
 8018ab4:	681b      	ldr	r3, [r3, #0]
 8018ab6:	3314      	adds	r3, #20
 8018ab8:	4618      	mov	r0, r3
 8018aba:	f00a fc89 	bl	80233d0 <sys_mbox_valid>
 8018abe:	4603      	mov	r3, r0
 8018ac0:	2b00      	cmp	r3, #0
 8018ac2:	d10a      	bne.n	8018ada <lwip_netconn_do_listen+0xe6>
                msg->err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 8018ac4:	69fb      	ldr	r3, [r7, #28]
 8018ac6:	681b      	ldr	r3, [r3, #0]
 8018ac8:	3314      	adds	r3, #20
 8018aca:	2106      	movs	r1, #6
 8018acc:	4618      	mov	r0, r3
 8018ace:	f00a fbc1 	bl	8023254 <sys_mbox_new>
 8018ad2:	4603      	mov	r3, r0
 8018ad4:	461a      	mov	r2, r3
 8018ad6:	69fb      	ldr	r3, [r7, #28]
 8018ad8:	711a      	strb	r2, [r3, #4]
              }
              if (msg->err == ERR_OK) {
 8018ada:	69fb      	ldr	r3, [r7, #28]
 8018adc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	d118      	bne.n	8018b16 <lwip_netconn_do_listen+0x122>
                msg->conn->state = NETCONN_LISTEN;
 8018ae4:	69fb      	ldr	r3, [r7, #28]
 8018ae6:	681b      	ldr	r3, [r3, #0]
 8018ae8:	2202      	movs	r2, #2
 8018aea:	705a      	strb	r2, [r3, #1]
                msg->conn->pcb.tcp = lpcb;
 8018aec:	69fb      	ldr	r3, [r7, #28]
 8018aee:	681b      	ldr	r3, [r3, #0]
 8018af0:	697a      	ldr	r2, [r7, #20]
 8018af2:	605a      	str	r2, [r3, #4]
                tcp_arg(msg->conn->pcb.tcp, msg->conn);
 8018af4:	69fb      	ldr	r3, [r7, #28]
 8018af6:	681b      	ldr	r3, [r3, #0]
 8018af8:	685a      	ldr	r2, [r3, #4]
 8018afa:	69fb      	ldr	r3, [r7, #28]
 8018afc:	681b      	ldr	r3, [r3, #0]
 8018afe:	4619      	mov	r1, r3
 8018b00:	4610      	mov	r0, r2
 8018b02:	f005 fef7 	bl	801e8f4 <tcp_arg>
                tcp_accept(msg->conn->pcb.tcp, accept_function);
 8018b06:	69fb      	ldr	r3, [r7, #28]
 8018b08:	681b      	ldr	r3, [r3, #0]
 8018b0a:	685b      	ldr	r3, [r3, #4]
 8018b0c:	4919      	ldr	r1, [pc, #100]	; (8018b74 <lwip_netconn_do_listen+0x180>)
 8018b0e:	4618      	mov	r0, r3
 8018b10:	f005 ff66 	bl	801e9e0 <tcp_accept>
 8018b14:	e013      	b.n	8018b3e <lwip_netconn_do_listen+0x14a>
              } else {
                /* since the old pcb is already deallocated, free lpcb now */
                tcp_close(lpcb);
 8018b16:	6978      	ldr	r0, [r7, #20]
 8018b18:	f004 fe62 	bl	801d7e0 <tcp_close>
                msg->conn->pcb.tcp = NULL;
 8018b1c:	69fb      	ldr	r3, [r7, #28]
 8018b1e:	681b      	ldr	r3, [r3, #0]
 8018b20:	2200      	movs	r2, #0
 8018b22:	605a      	str	r2, [r3, #4]
 8018b24:	e00b      	b.n	8018b3e <lwip_netconn_do_listen+0x14a>
              }
            }
          }
        } else if (msg->conn->state == NETCONN_LISTEN) {
 8018b26:	69fb      	ldr	r3, [r7, #28]
 8018b28:	681b      	ldr	r3, [r3, #0]
 8018b2a:	785b      	ldrb	r3, [r3, #1]
 8018b2c:	2b02      	cmp	r3, #2
 8018b2e:	d106      	bne.n	8018b3e <lwip_netconn_do_listen+0x14a>
          /* already listening, allow updating of the backlog */
          msg->err = ERR_OK;
 8018b30:	69fb      	ldr	r3, [r7, #28]
 8018b32:	2200      	movs	r2, #0
 8018b34:	711a      	strb	r2, [r3, #4]
 8018b36:	e002      	b.n	8018b3e <lwip_netconn_do_listen+0x14a>
          tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
        }
      } else {
        msg->err = ERR_ARG;
 8018b38:	69fb      	ldr	r3, [r7, #28]
 8018b3a:	22f0      	movs	r2, #240	; 0xf0
 8018b3c:	711a      	strb	r2, [r3, #4]
      }
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8018b3e:	69fb      	ldr	r3, [r7, #28]
 8018b40:	681b      	ldr	r3, [r3, #0]
 8018b42:	2b00      	cmp	r3, #0
 8018b44:	d012      	beq.n	8018b6c <lwip_netconn_do_listen+0x178>
 8018b46:	f00a fd5f 	bl	8023608 <sys_arch_protect>
 8018b4a:	6138      	str	r0, [r7, #16]
 8018b4c:	69fb      	ldr	r3, [r7, #28]
 8018b4e:	681b      	ldr	r3, [r3, #0]
 8018b50:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018b54:	f113 0f0c 	cmn.w	r3, #12
 8018b58:	db05      	blt.n	8018b66 <lwip_netconn_do_listen+0x172>
 8018b5a:	69fb      	ldr	r3, [r7, #28]
 8018b5c:	681b      	ldr	r3, [r3, #0]
 8018b5e:	69fa      	ldr	r2, [r7, #28]
 8018b60:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8018b64:	721a      	strb	r2, [r3, #8]
 8018b66:	6938      	ldr	r0, [r7, #16]
 8018b68:	f00a fd5c 	bl	8023624 <sys_arch_unprotect>
}
 8018b6c:	bf00      	nop
 8018b6e:	3720      	adds	r7, #32
 8018b70:	46bd      	mov	sp, r7
 8018b72:	bd80      	pop	{r7, pc}
 8018b74:	08017f59 	.word	0x08017f59

08018b78 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 8018b78:	b580      	push	{r7, lr}
 8018b7a:	b086      	sub	sp, #24
 8018b7c:	af00      	add	r7, sp, #0
 8018b7e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8018b80:	687b      	ldr	r3, [r7, #4]
 8018b82:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 8018b84:	693b      	ldr	r3, [r7, #16]
 8018b86:	2200      	movs	r2, #0
 8018b88:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 8018b8a:	693b      	ldr	r3, [r7, #16]
 8018b8c:	681b      	ldr	r3, [r3, #0]
 8018b8e:	685b      	ldr	r3, [r3, #4]
 8018b90:	2b00      	cmp	r3, #0
 8018b92:	d022      	beq.n	8018bda <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8018b94:	693b      	ldr	r3, [r7, #16]
 8018b96:	681b      	ldr	r3, [r3, #0]
 8018b98:	781b      	ldrb	r3, [r3, #0]
 8018b9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018b9e:	2b10      	cmp	r3, #16
 8018ba0:	d11b      	bne.n	8018bda <lwip_netconn_do_recv+0x62>
      u32_t remaining = msg->msg.r.len;
 8018ba2:	693b      	ldr	r3, [r7, #16]
 8018ba4:	689b      	ldr	r3, [r3, #8]
 8018ba6:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (remaining > 0xffff) ? 0xffff : (u16_t)remaining;
 8018ba8:	697b      	ldr	r3, [r7, #20]
 8018baa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018bae:	d202      	bcs.n	8018bb6 <lwip_netconn_do_recv+0x3e>
 8018bb0:	697b      	ldr	r3, [r7, #20]
 8018bb2:	b29b      	uxth	r3, r3
 8018bb4:	e001      	b.n	8018bba <lwip_netconn_do_recv+0x42>
 8018bb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018bba:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 8018bbc:	693b      	ldr	r3, [r7, #16]
 8018bbe:	681b      	ldr	r3, [r3, #0]
 8018bc0:	685b      	ldr	r3, [r3, #4]
 8018bc2:	89fa      	ldrh	r2, [r7, #14]
 8018bc4:	4611      	mov	r1, r2
 8018bc6:	4618      	mov	r0, r3
 8018bc8:	f005 f8b2 	bl	801dd30 <tcp_recved>
        remaining -= recved;
 8018bcc:	89fb      	ldrh	r3, [r7, #14]
 8018bce:	697a      	ldr	r2, [r7, #20]
 8018bd0:	1ad3      	subs	r3, r2, r3
 8018bd2:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 8018bd4:	697b      	ldr	r3, [r7, #20]
 8018bd6:	2b00      	cmp	r3, #0
 8018bd8:	d1e6      	bne.n	8018ba8 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8018bda:	693b      	ldr	r3, [r7, #16]
 8018bdc:	681b      	ldr	r3, [r3, #0]
 8018bde:	2b00      	cmp	r3, #0
 8018be0:	d012      	beq.n	8018c08 <lwip_netconn_do_recv+0x90>
 8018be2:	f00a fd11 	bl	8023608 <sys_arch_protect>
 8018be6:	60b8      	str	r0, [r7, #8]
 8018be8:	693b      	ldr	r3, [r7, #16]
 8018bea:	681b      	ldr	r3, [r3, #0]
 8018bec:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018bf0:	f113 0f0c 	cmn.w	r3, #12
 8018bf4:	db05      	blt.n	8018c02 <lwip_netconn_do_recv+0x8a>
 8018bf6:	693b      	ldr	r3, [r7, #16]
 8018bf8:	681b      	ldr	r3, [r3, #0]
 8018bfa:	693a      	ldr	r2, [r7, #16]
 8018bfc:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8018c00:	721a      	strb	r2, [r3, #8]
 8018c02:	68b8      	ldr	r0, [r7, #8]
 8018c04:	f00a fd0e 	bl	8023624 <sys_arch_unprotect>
}
 8018c08:	bf00      	nop
 8018c0a:	3718      	adds	r7, #24
 8018c0c:	46bd      	mov	sp, r7
 8018c0e:	bd80      	pop	{r7, pc}

08018c10 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8018c10:	b580      	push	{r7, lr}
 8018c12:	b08a      	sub	sp, #40	; 0x28
 8018c14:	af00      	add	r7, sp, #0
 8018c16:	6078      	str	r0, [r7, #4]
 8018c18:	460b      	mov	r3, r1
 8018c1a:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 8018c1c:	2300      	movs	r3, #0
 8018c1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	2b00      	cmp	r3, #0
 8018c26:	d106      	bne.n	8018c36 <lwip_netconn_do_writemore+0x26>
 8018c28:	4ba3      	ldr	r3, [pc, #652]	; (8018eb8 <lwip_netconn_do_writemore+0x2a8>)
 8018c2a:	f240 52e3 	movw	r2, #1507	; 0x5e3
 8018c2e:	49a3      	ldr	r1, [pc, #652]	; (8018ebc <lwip_netconn_do_writemore+0x2ac>)
 8018c30:	48a3      	ldr	r0, [pc, #652]	; (8018ec0 <lwip_netconn_do_writemore+0x2b0>)
 8018c32:	f00d f95d 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8018c36:	687b      	ldr	r3, [r7, #4]
 8018c38:	785b      	ldrb	r3, [r3, #1]
 8018c3a:	2b01      	cmp	r3, #1
 8018c3c:	d006      	beq.n	8018c4c <lwip_netconn_do_writemore+0x3c>
 8018c3e:	4b9e      	ldr	r3, [pc, #632]	; (8018eb8 <lwip_netconn_do_writemore+0x2a8>)
 8018c40:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8018c44:	499f      	ldr	r1, [pc, #636]	; (8018ec4 <lwip_netconn_do_writemore+0x2b4>)
 8018c46:	489e      	ldr	r0, [pc, #632]	; (8018ec0 <lwip_netconn_do_writemore+0x2b0>)
 8018c48:	f00d f952 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8018c4c:	687b      	ldr	r3, [r7, #4]
 8018c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	d106      	bne.n	8018c62 <lwip_netconn_do_writemore+0x52>
 8018c54:	4b98      	ldr	r3, [pc, #608]	; (8018eb8 <lwip_netconn_do_writemore+0x2a8>)
 8018c56:	f240 52e5 	movw	r2, #1509	; 0x5e5
 8018c5a:	499b      	ldr	r1, [pc, #620]	; (8018ec8 <lwip_netconn_do_writemore+0x2b8>)
 8018c5c:	4898      	ldr	r0, [pc, #608]	; (8018ec0 <lwip_netconn_do_writemore+0x2b0>)
 8018c5e:	f00d f947 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 8018c62:	687b      	ldr	r3, [r7, #4]
 8018c64:	685b      	ldr	r3, [r3, #4]
 8018c66:	2b00      	cmp	r3, #0
 8018c68:	d106      	bne.n	8018c78 <lwip_netconn_do_writemore+0x68>
 8018c6a:	4b93      	ldr	r3, [pc, #588]	; (8018eb8 <lwip_netconn_do_writemore+0x2a8>)
 8018c6c:	f240 52e6 	movw	r2, #1510	; 0x5e6
 8018c70:	4996      	ldr	r1, [pc, #600]	; (8018ecc <lwip_netconn_do_writemore+0x2bc>)
 8018c72:	4893      	ldr	r0, [pc, #588]	; (8018ec0 <lwip_netconn_do_writemore+0x2b0>)
 8018c74:	f00d f93c 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("conn->write_offset < conn->current_msg->msg.w.len",
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	6a1a      	ldr	r2, [r3, #32]
 8018c7c:	687b      	ldr	r3, [r7, #4]
 8018c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018c80:	68db      	ldr	r3, [r3, #12]
 8018c82:	429a      	cmp	r2, r3
 8018c84:	d306      	bcc.n	8018c94 <lwip_netconn_do_writemore+0x84>
 8018c86:	4b8c      	ldr	r3, [pc, #560]	; (8018eb8 <lwip_netconn_do_writemore+0x2a8>)
 8018c88:	f44f 62bd 	mov.w	r2, #1512	; 0x5e8
 8018c8c:	4990      	ldr	r1, [pc, #576]	; (8018ed0 <lwip_netconn_do_writemore+0x2c0>)
 8018c8e:	488c      	ldr	r0, [pc, #560]	; (8018ec0 <lwip_netconn_do_writemore+0x2b0>)
 8018c90:	f00d f92e 	bl	8025ef0 <iprintf>
    conn->write_offset < conn->current_msg->msg.w.len);

  apiflags = conn->current_msg->msg.w.apiflags;
 8018c94:	687b      	ldr	r3, [r7, #4]
 8018c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018c98:	7c1b      	ldrb	r3, [r3, #16]
 8018c9a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8018c9e:	687b      	ldr	r3, [r7, #4]
 8018ca0:	7f1b      	ldrb	r3, [r3, #28]
 8018ca2:	f003 0302 	and.w	r3, r3, #2
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	d105      	bne.n	8018cb6 <lwip_netconn_do_writemore+0xa6>
 8018caa:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018cae:	f003 0304 	and.w	r3, r3, #4
 8018cb2:	2b00      	cmp	r3, #0
 8018cb4:	d001      	beq.n	8018cba <lwip_netconn_do_writemore+0xaa>
 8018cb6:	2301      	movs	r3, #1
 8018cb8:	e000      	b.n	8018cbc <lwip_netconn_do_writemore+0xac>
 8018cba:	2300      	movs	r3, #0
 8018cbc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      conn->write_offset = 0;
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    dataptr = (const u8_t*)conn->current_msg->msg.w.dataptr + conn->write_offset;
 8018cc0:	687b      	ldr	r3, [r7, #4]
 8018cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018cc4:	689a      	ldr	r2, [r3, #8]
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	6a1b      	ldr	r3, [r3, #32]
 8018cca:	4413      	add	r3, r2
 8018ccc:	61fb      	str	r3, [r7, #28]
    diff = conn->current_msg->msg.w.len - conn->write_offset;
 8018cce:	687b      	ldr	r3, [r7, #4]
 8018cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018cd2:	68da      	ldr	r2, [r3, #12]
 8018cd4:	687b      	ldr	r3, [r7, #4]
 8018cd6:	6a1b      	ldr	r3, [r3, #32]
 8018cd8:	1ad3      	subs	r3, r2, r3
 8018cda:	61bb      	str	r3, [r7, #24]
    if (diff > 0xffffUL) { /* max_u16_t */
 8018cdc:	69bb      	ldr	r3, [r7, #24]
 8018cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018ce2:	d309      	bcc.n	8018cf8 <lwip_netconn_do_writemore+0xe8>
      len = 0xffff;
 8018ce4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018ce8:	84bb      	strh	r3, [r7, #36]	; 0x24
      apiflags |= TCP_WRITE_FLAG_MORE;
 8018cea:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018cee:	f043 0302 	orr.w	r3, r3, #2
 8018cf2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8018cf6:	e001      	b.n	8018cfc <lwip_netconn_do_writemore+0xec>
    } else {
      len = (u16_t)diff;
 8018cf8:	69bb      	ldr	r3, [r7, #24]
 8018cfa:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    available = tcp_sndbuf(conn->pcb.tcp);
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	685b      	ldr	r3, [r3, #4]
 8018d00:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018d04:	82fb      	strh	r3, [r7, #22]
    if (available < len) {
 8018d06:	8afa      	ldrh	r2, [r7, #22]
 8018d08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d0a:	429a      	cmp	r2, r3
 8018d0c:	d212      	bcs.n	8018d34 <lwip_netconn_do_writemore+0x124>
      /* don't try to write more than sendbuf */
      len = available;
 8018d0e:	8afb      	ldrh	r3, [r7, #22]
 8018d10:	84bb      	strh	r3, [r7, #36]	; 0x24
      if (dontblock) {
 8018d12:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018d16:	2b00      	cmp	r3, #0
 8018d18:	d006      	beq.n	8018d28 <lwip_netconn_do_writemore+0x118>
        if (!len) {
 8018d1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d1c:	2b00      	cmp	r3, #0
 8018d1e:	d109      	bne.n	8018d34 <lwip_netconn_do_writemore+0x124>
          err = ERR_WOULDBLOCK;
 8018d20:	23f9      	movs	r3, #249	; 0xf9
 8018d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto err_mem;
 8018d26:	e029      	b.n	8018d7c <lwip_netconn_do_writemore+0x16c>
        }
      } else {
        apiflags |= TCP_WRITE_FLAG_MORE;
 8018d28:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018d2c:	f043 0302 	orr.w	r3, r3, #2
 8018d30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      }
    }
    LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!", ((conn->write_offset + len) <= conn->current_msg->msg.w.len));
 8018d34:	687b      	ldr	r3, [r7, #4]
 8018d36:	6a1a      	ldr	r2, [r3, #32]
 8018d38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d3a:	441a      	add	r2, r3
 8018d3c:	687b      	ldr	r3, [r7, #4]
 8018d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018d40:	68db      	ldr	r3, [r3, #12]
 8018d42:	429a      	cmp	r2, r3
 8018d44:	d906      	bls.n	8018d54 <lwip_netconn_do_writemore+0x144>
 8018d46:	4b5c      	ldr	r3, [pc, #368]	; (8018eb8 <lwip_netconn_do_writemore+0x2a8>)
 8018d48:	f240 6213 	movw	r2, #1555	; 0x613
 8018d4c:	4961      	ldr	r1, [pc, #388]	; (8018ed4 <lwip_netconn_do_writemore+0x2c4>)
 8018d4e:	485c      	ldr	r0, [pc, #368]	; (8018ec0 <lwip_netconn_do_writemore+0x2b0>)
 8018d50:	f00d f8ce 	bl	8025ef0 <iprintf>
    err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 8018d54:	687b      	ldr	r3, [r7, #4]
 8018d56:	6858      	ldr	r0, [r3, #4]
 8018d58:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018d5c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018d5e:	69f9      	ldr	r1, [r7, #28]
 8018d60:	f008 fc08 	bl	8021574 <tcp_write>
 8018d64:	4603      	mov	r3, r0
 8018d66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8018d6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8018d6e:	2b00      	cmp	r3, #0
 8018d70:	d004      	beq.n	8018d7c <lwip_netconn_do_writemore+0x16c>
 8018d72:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8018d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018d7a:	d133      	bne.n	8018de4 <lwip_netconn_do_writemore+0x1d4>
err_mem:
      if (dontblock && (len < conn->current_msg->msg.w.len)) {
 8018d7c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018d80:	2b00      	cmp	r3, #0
 8018d82:	d017      	beq.n	8018db4 <lwip_netconn_do_writemore+0x1a4>
 8018d84:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018d86:	687b      	ldr	r3, [r7, #4]
 8018d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018d8a:	68db      	ldr	r3, [r3, #12]
 8018d8c:	429a      	cmp	r2, r3
 8018d8e:	d211      	bcs.n	8018db4 <lwip_netconn_do_writemore+0x1a4>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 8018d90:	687b      	ldr	r3, [r7, #4]
 8018d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018d94:	2b00      	cmp	r3, #0
 8018d96:	d005      	beq.n	8018da4 <lwip_netconn_do_writemore+0x194>
 8018d98:	687b      	ldr	r3, [r7, #4]
 8018d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018d9c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018d9e:	2103      	movs	r1, #3
 8018da0:	6878      	ldr	r0, [r7, #4]
 8018da2:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	7f1b      	ldrb	r3, [r3, #28]
 8018da8:	f043 0310 	orr.w	r3, r3, #16
 8018dac:	b2da      	uxtb	r2, r3
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	771a      	strb	r2, [r3, #28]
 8018db2:	e017      	b.n	8018de4 <lwip_netconn_do_writemore+0x1d4>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8018db4:	687b      	ldr	r3, [r7, #4]
 8018db6:	685b      	ldr	r3, [r3, #4]
 8018db8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018dbc:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8018dc0:	4293      	cmp	r3, r2
 8018dc2:	d905      	bls.n	8018dd0 <lwip_netconn_do_writemore+0x1c0>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	685b      	ldr	r3, [r3, #4]
 8018dc8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8018dcc:	2b04      	cmp	r3, #4
 8018dce:	d909      	bls.n	8018de4 <lwip_netconn_do_writemore+0x1d4>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, len);
 8018dd0:	687b      	ldr	r3, [r7, #4]
 8018dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018dd4:	2b00      	cmp	r3, #0
 8018dd6:	d005      	beq.n	8018de4 <lwip_netconn_do_writemore+0x1d4>
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018ddc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018dde:	2103      	movs	r1, #3
 8018de0:	6878      	ldr	r0, [r7, #4]
 8018de2:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8018de4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	d134      	bne.n	8018e56 <lwip_netconn_do_writemore+0x246>
      err_t out_err;
      conn->write_offset += len;
 8018dec:	687b      	ldr	r3, [r7, #4]
 8018dee:	6a1a      	ldr	r2, [r3, #32]
 8018df0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018df2:	441a      	add	r2, r3
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	621a      	str	r2, [r3, #32]
      if ((conn->write_offset == conn->current_msg->msg.w.len) || dontblock) {
 8018df8:	687b      	ldr	r3, [r7, #4]
 8018dfa:	6a1a      	ldr	r2, [r3, #32]
 8018dfc:	687b      	ldr	r3, [r7, #4]
 8018dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018e00:	68db      	ldr	r3, [r3, #12]
 8018e02:	429a      	cmp	r2, r3
 8018e04:	d003      	beq.n	8018e0e <lwip_netconn_do_writemore+0x1fe>
 8018e06:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018e0a:	2b00      	cmp	r3, #0
 8018e0c:	d007      	beq.n	8018e1e <lwip_netconn_do_writemore+0x20e>
        /* return sent length */
        conn->current_msg->msg.w.len = conn->write_offset;
 8018e0e:	687b      	ldr	r3, [r7, #4]
 8018e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018e12:	687a      	ldr	r2, [r7, #4]
 8018e14:	6a12      	ldr	r2, [r2, #32]
 8018e16:	60da      	str	r2, [r3, #12]
        /* everything was written */
        write_finished = 1;
 8018e18:	2301      	movs	r3, #1
 8018e1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
      out_err = tcp_output(conn->pcb.tcp);
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	685b      	ldr	r3, [r3, #4]
 8018e22:	4618      	mov	r0, r3
 8018e24:	f009 f85c 	bl	8021ee0 <tcp_output>
 8018e28:	4603      	mov	r3, r0
 8018e2a:	757b      	strb	r3, [r7, #21]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 8018e2c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018e30:	f113 0f0c 	cmn.w	r3, #12
 8018e34:	db04      	blt.n	8018e40 <lwip_netconn_do_writemore+0x230>
 8018e36:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018e3a:	f113 0f04 	cmn.w	r3, #4
 8018e3e:	d152      	bne.n	8018ee6 <lwip_netconn_do_writemore+0x2d6>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8018e40:	7d7b      	ldrb	r3, [r7, #21]
 8018e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8018e46:	2301      	movs	r3, #1
 8018e48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 8018e4c:	687b      	ldr	r3, [r7, #4]
 8018e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018e50:	2200      	movs	r2, #0
 8018e52:	60da      	str	r2, [r3, #12]
 8018e54:	e047      	b.n	8018ee6 <lwip_netconn_do_writemore+0x2d6>
      }
    } else if (err == ERR_MEM) {
 8018e56:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8018e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018e5e:	d13b      	bne.n	8018ed8 <lwip_netconn_do_writemore+0x2c8>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8018e60:	687b      	ldr	r3, [r7, #4]
 8018e62:	685b      	ldr	r3, [r3, #4]
 8018e64:	4618      	mov	r0, r3
 8018e66:	f009 f83b 	bl	8021ee0 <tcp_output>
 8018e6a:	4603      	mov	r3, r0
 8018e6c:	753b      	strb	r3, [r7, #20]
      if (ERR_IS_FATAL(out_err) || (out_err == ERR_RTE)) {
 8018e6e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8018e72:	f113 0f0c 	cmn.w	r3, #12
 8018e76:	db04      	blt.n	8018e82 <lwip_netconn_do_writemore+0x272>
 8018e78:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8018e7c:	f113 0f04 	cmn.w	r3, #4
 8018e80:	d10a      	bne.n	8018e98 <lwip_netconn_do_writemore+0x288>
        /* If tcp_output fails with fatal error or no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8018e82:	7d3b      	ldrb	r3, [r7, #20]
 8018e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8018e88:	2301      	movs	r3, #1
 8018e8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 8018e8e:	687b      	ldr	r3, [r7, #4]
 8018e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018e92:	2200      	movs	r2, #0
 8018e94:	60da      	str	r2, [r3, #12]
 8018e96:	e026      	b.n	8018ee6 <lwip_netconn_do_writemore+0x2d6>
      } else if (dontblock) {
 8018e98:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8018e9c:	2b00      	cmp	r3, #0
 8018e9e:	d022      	beq.n	8018ee6 <lwip_netconn_do_writemore+0x2d6>
        /* non-blocking write is done on ERR_MEM */
        err = ERR_WOULDBLOCK;
 8018ea0:	23f9      	movs	r3, #249	; 0xf9
 8018ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        write_finished = 1;
 8018ea6:	2301      	movs	r3, #1
 8018ea8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        conn->current_msg->msg.w.len = 0;
 8018eac:	687b      	ldr	r3, [r7, #4]
 8018eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018eb0:	2200      	movs	r2, #0
 8018eb2:	60da      	str	r2, [r3, #12]
 8018eb4:	e017      	b.n	8018ee6 <lwip_netconn_do_writemore+0x2d6>
 8018eb6:	bf00      	nop
 8018eb8:	08026d64 	.word	0x08026d64
 8018ebc:	08026e88 	.word	0x08026e88
 8018ec0:	08026dbc 	.word	0x08026dbc
 8018ec4:	08027168 	.word	0x08027168
 8018ec8:	08026e98 	.word	0x08026e98
 8018ecc:	08027188 	.word	0x08027188
 8018ed0:	080271a0 	.word	0x080271a0
 8018ed4:	080271d4 	.word	0x080271d4
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8018ed8:	2301      	movs	r3, #1
 8018eda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      conn->current_msg->msg.w.len = 0;
 8018ede:	687b      	ldr	r3, [r7, #4]
 8018ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018ee2:	2200      	movs	r2, #0
 8018ee4:	60da      	str	r2, [r3, #12]
    }
  }
  if (write_finished) {
 8018ee6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8018eea:	2b00      	cmp	r3, #0
 8018eec:	d02c      	beq.n	8018f48 <lwip_netconn_do_writemore+0x338>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t* op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8018eee:	687b      	ldr	r3, [r7, #4]
 8018ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018ef2:	681b      	ldr	r3, [r3, #0]
 8018ef4:	330c      	adds	r3, #12
 8018ef6:	613b      	str	r3, [r7, #16]
    conn->current_msg->err = err;
 8018ef8:	687b      	ldr	r3, [r7, #4]
 8018efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018efc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8018f00:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8018f02:	687b      	ldr	r3, [r7, #4]
 8018f04:	2200      	movs	r2, #0
 8018f06:	625a      	str	r2, [r3, #36]	; 0x24
    conn->write_offset = 0;
 8018f08:	687b      	ldr	r3, [r7, #4]
 8018f0a:	2200      	movs	r2, #0
 8018f0c:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	2200      	movs	r2, #0
 8018f12:	705a      	strb	r2, [r3, #1]
    NETCONN_SET_SAFE_ERR(conn, err);
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	2b00      	cmp	r3, #0
 8018f18:	d00f      	beq.n	8018f3a <lwip_netconn_do_writemore+0x32a>
 8018f1a:	f00a fb75 	bl	8023608 <sys_arch_protect>
 8018f1e:	60f8      	str	r0, [r7, #12]
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018f26:	f113 0f0c 	cmn.w	r3, #12
 8018f2a:	db03      	blt.n	8018f34 <lwip_netconn_do_writemore+0x324>
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8018f32:	721a      	strb	r2, [r3, #8]
 8018f34:	68f8      	ldr	r0, [r7, #12]
 8018f36:	f00a fb75 	bl	8023624 <sys_arch_unprotect>
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8018f3a:	78fb      	ldrb	r3, [r7, #3]
 8018f3c:	2b00      	cmp	r3, #0
 8018f3e:	d006      	beq.n	8018f4e <lwip_netconn_do_writemore+0x33e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8018f40:	6938      	ldr	r0, [r7, #16]
 8018f42:	f00a fabc 	bl	80234be <sys_sem_signal>
 8018f46:	e002      	b.n	8018f4e <lwip_netconn_do_writemore+0x33e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8018f48:	f04f 33ff 	mov.w	r3, #4294967295
 8018f4c:	e000      	b.n	8018f50 <lwip_netconn_do_writemore+0x340>
  }
#endif
  return ERR_OK;
 8018f4e:	2300      	movs	r3, #0
}
 8018f50:	4618      	mov	r0, r3
 8018f52:	3728      	adds	r7, #40	; 0x28
 8018f54:	46bd      	mov	sp, r7
 8018f56:	bd80      	pop	{r7, pc}

08018f58 <lwip_netconn_do_write>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8018f58:	b580      	push	{r7, lr}
 8018f5a:	b084      	sub	sp, #16
 8018f5c:	af00      	add	r7, sp, #0
 8018f5e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 8018f60:	687b      	ldr	r3, [r7, #4]
 8018f62:	60fb      	str	r3, [r7, #12]

  if (ERR_IS_FATAL(msg->conn->last_err)) {
 8018f64:	68fb      	ldr	r3, [r7, #12]
 8018f66:	681b      	ldr	r3, [r3, #0]
 8018f68:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8018f6c:	f113 0f0c 	cmn.w	r3, #12
 8018f70:	da06      	bge.n	8018f80 <lwip_netconn_do_write+0x28>
    msg->err = msg->conn->last_err;
 8018f72:	68fb      	ldr	r3, [r7, #12]
 8018f74:	681b      	ldr	r3, [r3, #0]
 8018f76:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8018f7a:	68fb      	ldr	r3, [r7, #12]
 8018f7c:	711a      	strb	r2, [r3, #4]
 8018f7e:	e072      	b.n	8019066 <lwip_netconn_do_write+0x10e>
  } else {
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8018f80:	68fb      	ldr	r3, [r7, #12]
 8018f82:	681b      	ldr	r3, [r3, #0]
 8018f84:	781b      	ldrb	r3, [r3, #0]
 8018f86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018f8a:	2b10      	cmp	r3, #16
 8018f8c:	d168      	bne.n	8019060 <lwip_netconn_do_write+0x108>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 8018f8e:	68fb      	ldr	r3, [r7, #12]
 8018f90:	681b      	ldr	r3, [r3, #0]
 8018f92:	785b      	ldrb	r3, [r3, #1]
 8018f94:	2b00      	cmp	r3, #0
 8018f96:	d003      	beq.n	8018fa0 <lwip_netconn_do_write+0x48>
        /* netconn is connecting, closing or in blocking write */
        msg->err = ERR_INPROGRESS;
 8018f98:	68fb      	ldr	r3, [r7, #12]
 8018f9a:	22fb      	movs	r2, #251	; 0xfb
 8018f9c:	711a      	strb	r2, [r3, #4]
 8018f9e:	e062      	b.n	8019066 <lwip_netconn_do_write+0x10e>
      } else if (msg->conn->pcb.tcp != NULL) {
 8018fa0:	68fb      	ldr	r3, [r7, #12]
 8018fa2:	681b      	ldr	r3, [r3, #0]
 8018fa4:	685b      	ldr	r3, [r3, #4]
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d056      	beq.n	8019058 <lwip_netconn_do_write+0x100>
        msg->conn->state = NETCONN_WRITE;
 8018faa:	68fb      	ldr	r3, [r7, #12]
 8018fac:	681b      	ldr	r3, [r3, #0]
 8018fae:	2201      	movs	r2, #1
 8018fb0:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 8018fb2:	68fb      	ldr	r3, [r7, #12]
 8018fb4:	681b      	ldr	r3, [r3, #0]
 8018fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018fb8:	2b00      	cmp	r3, #0
 8018fba:	d104      	bne.n	8018fc6 <lwip_netconn_do_write+0x6e>
 8018fbc:	68fb      	ldr	r3, [r7, #12]
 8018fbe:	681b      	ldr	r3, [r3, #0]
 8018fc0:	6a1b      	ldr	r3, [r3, #32]
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d006      	beq.n	8018fd4 <lwip_netconn_do_write+0x7c>
 8018fc6:	4b36      	ldr	r3, [pc, #216]	; (80190a0 <lwip_netconn_do_write+0x148>)
 8018fc8:	f240 6283 	movw	r2, #1667	; 0x683
 8018fcc:	4935      	ldr	r1, [pc, #212]	; (80190a4 <lwip_netconn_do_write+0x14c>)
 8018fce:	4836      	ldr	r0, [pc, #216]	; (80190a8 <lwip_netconn_do_write+0x150>)
 8018fd0:	f00c ff8e 	bl	8025ef0 <iprintf>
          msg->conn->write_offset == 0);
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 8018fd4:	68fb      	ldr	r3, [r7, #12]
 8018fd6:	68db      	ldr	r3, [r3, #12]
 8018fd8:	2b00      	cmp	r3, #0
 8018fda:	d106      	bne.n	8018fea <lwip_netconn_do_write+0x92>
 8018fdc:	4b30      	ldr	r3, [pc, #192]	; (80190a0 <lwip_netconn_do_write+0x148>)
 8018fde:	f240 6284 	movw	r2, #1668	; 0x684
 8018fe2:	4932      	ldr	r1, [pc, #200]	; (80190ac <lwip_netconn_do_write+0x154>)
 8018fe4:	4830      	ldr	r0, [pc, #192]	; (80190a8 <lwip_netconn_do_write+0x150>)
 8018fe6:	f00c ff83 	bl	8025ef0 <iprintf>
        msg->conn->current_msg = msg;
 8018fea:	68fb      	ldr	r3, [r7, #12]
 8018fec:	681b      	ldr	r3, [r3, #0]
 8018fee:	68fa      	ldr	r2, [r7, #12]
 8018ff0:	625a      	str	r2, [r3, #36]	; 0x24
        msg->conn->write_offset = 0;
 8018ff2:	68fb      	ldr	r3, [r7, #12]
 8018ff4:	681b      	ldr	r3, [r3, #0]
 8018ff6:	2200      	movs	r2, #0
 8018ff8:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8018ffa:	68fb      	ldr	r3, [r7, #12]
 8018ffc:	681b      	ldr	r3, [r3, #0]
 8018ffe:	2100      	movs	r1, #0
 8019000:	4618      	mov	r0, r3
 8019002:	f7ff fe05 	bl	8018c10 <lwip_netconn_do_writemore>
 8019006:	4603      	mov	r3, r0
 8019008:	2b00      	cmp	r3, #0
 801900a:	d044      	beq.n	8019096 <lwip_netconn_do_write+0x13e>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 801900c:	68fb      	ldr	r3, [r7, #12]
 801900e:	681b      	ldr	r3, [r3, #0]
 8019010:	785b      	ldrb	r3, [r3, #1]
 8019012:	2b01      	cmp	r3, #1
 8019014:	d006      	beq.n	8019024 <lwip_netconn_do_write+0xcc>
 8019016:	4b22      	ldr	r3, [pc, #136]	; (80190a0 <lwip_netconn_do_write+0x148>)
 8019018:	f240 6289 	movw	r2, #1673	; 0x689
 801901c:	4924      	ldr	r1, [pc, #144]	; (80190b0 <lwip_netconn_do_write+0x158>)
 801901e:	4822      	ldr	r0, [pc, #136]	; (80190a8 <lwip_netconn_do_write+0x150>)
 8019020:	f00c ff66 	bl	8025ef0 <iprintf>
          UNLOCK_TCPIP_CORE();
 8019024:	4823      	ldr	r0, [pc, #140]	; (80190b4 <lwip_netconn_do_write+0x15c>)
 8019026:	f00a fabc 	bl	80235a2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 801902a:	68fb      	ldr	r3, [r7, #12]
 801902c:	681b      	ldr	r3, [r3, #0]
 801902e:	330c      	adds	r3, #12
 8019030:	2100      	movs	r1, #0
 8019032:	4618      	mov	r0, r3
 8019034:	f00a fa12 	bl	802345c <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8019038:	481e      	ldr	r0, [pc, #120]	; (80190b4 <lwip_netconn_do_write+0x15c>)
 801903a:	f00a faa3 	bl	8023584 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 801903e:	68fb      	ldr	r3, [r7, #12]
 8019040:	681b      	ldr	r3, [r3, #0]
 8019042:	785b      	ldrb	r3, [r3, #1]
 8019044:	2b01      	cmp	r3, #1
 8019046:	d126      	bne.n	8019096 <lwip_netconn_do_write+0x13e>
 8019048:	4b15      	ldr	r3, [pc, #84]	; (80190a0 <lwip_netconn_do_write+0x148>)
 801904a:	f240 628d 	movw	r2, #1677	; 0x68d
 801904e:	4918      	ldr	r1, [pc, #96]	; (80190b0 <lwip_netconn_do_write+0x158>)
 8019050:	4815      	ldr	r0, [pc, #84]	; (80190a8 <lwip_netconn_do_write+0x150>)
 8019052:	f00c ff4d 	bl	8025ef0 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8019056:	e01e      	b.n	8019096 <lwip_netconn_do_write+0x13e>
      } else {
        msg->err = ERR_CONN;
 8019058:	68fb      	ldr	r3, [r7, #12]
 801905a:	22f5      	movs	r2, #245	; 0xf5
 801905c:	711a      	strb	r2, [r3, #4]
 801905e:	e002      	b.n	8019066 <lwip_netconn_do_write+0x10e>
#else /* LWIP_TCP */
      msg->err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      msg->err = ERR_VAL;
 8019060:	68fb      	ldr	r3, [r7, #12]
 8019062:	22fa      	movs	r2, #250	; 0xfa
 8019064:	711a      	strb	r2, [r3, #4]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  TCPIP_APIMSG_ACK(msg);
 8019066:	68fb      	ldr	r3, [r7, #12]
 8019068:	681b      	ldr	r3, [r3, #0]
 801906a:	2b00      	cmp	r3, #0
 801906c:	d014      	beq.n	8019098 <lwip_netconn_do_write+0x140>
 801906e:	f00a facb 	bl	8023608 <sys_arch_protect>
 8019072:	60b8      	str	r0, [r7, #8]
 8019074:	68fb      	ldr	r3, [r7, #12]
 8019076:	681b      	ldr	r3, [r3, #0]
 8019078:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801907c:	f113 0f0c 	cmn.w	r3, #12
 8019080:	db05      	blt.n	801908e <lwip_netconn_do_write+0x136>
 8019082:	68fb      	ldr	r3, [r7, #12]
 8019084:	681b      	ldr	r3, [r3, #0]
 8019086:	68fa      	ldr	r2, [r7, #12]
 8019088:	f992 2004 	ldrsb.w	r2, [r2, #4]
 801908c:	721a      	strb	r2, [r3, #8]
 801908e:	68b8      	ldr	r0, [r7, #8]
 8019090:	f00a fac8 	bl	8023624 <sys_arch_unprotect>
 8019094:	e000      	b.n	8019098 <lwip_netconn_do_write+0x140>
        return;
 8019096:	bf00      	nop
}
 8019098:	3710      	adds	r7, #16
 801909a:	46bd      	mov	sp, r7
 801909c:	bd80      	pop	{r7, pc}
 801909e:	bf00      	nop
 80190a0:	08026d64 	.word	0x08026d64
 80190a4:	080270ac 	.word	0x080270ac
 80190a8:	08026dbc 	.word	0x08026dbc
 80190ac:	08027200 	.word	0x08027200
 80190b0:	080270c8 	.word	0x080270c8
 80190b4:	2000a264 	.word	0x2000a264

080190b8 <lwip_netconn_do_close>:
 *
 * @param m the api_msg_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 80190b8:	b580      	push	{r7, lr}
 80190ba:	b086      	sub	sp, #24
 80190bc:	af00      	add	r7, sp, #0
 80190be:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg*)m;
 80190c0:	687b      	ldr	r3, [r7, #4]
 80190c2:	617b      	str	r3, [r7, #20]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 80190c4:	697b      	ldr	r3, [r7, #20]
 80190c6:	681b      	ldr	r3, [r3, #0]
 80190c8:	785b      	ldrb	r3, [r3, #1]
 80190ca:	74fb      	strb	r3, [r7, #19]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 80190cc:	697b      	ldr	r3, [r7, #20]
 80190ce:	681b      	ldr	r3, [r3, #0]
 80190d0:	685b      	ldr	r3, [r3, #4]
 80190d2:	2b00      	cmp	r3, #0
 80190d4:	d06e      	beq.n	80191b4 <lwip_netconn_do_close+0xfc>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80190d6:	697b      	ldr	r3, [r7, #20]
 80190d8:	681b      	ldr	r3, [r3, #0]
 80190da:	781b      	ldrb	r3, [r3, #0]
 80190dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 80190e0:	2b10      	cmp	r3, #16
 80190e2:	d167      	bne.n	80191b4 <lwip_netconn_do_close+0xfc>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80190e4:	697b      	ldr	r3, [r7, #20]
 80190e6:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 80190e8:	2b03      	cmp	r3, #3
 80190ea:	d002      	beq.n	80190f2 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 80190ec:	7cfb      	ldrb	r3, [r7, #19]
 80190ee:	2b02      	cmp	r3, #2
 80190f0:	d060      	beq.n	80191b4 <lwip_netconn_do_close+0xfc>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 80190f2:	7cfb      	ldrb	r3, [r7, #19]
 80190f4:	2b03      	cmp	r3, #3
 80190f6:	d103      	bne.n	8019100 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 80190f8:	697b      	ldr	r3, [r7, #20]
 80190fa:	22f5      	movs	r2, #245	; 0xf5
 80190fc:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 80190fe:	e05c      	b.n	80191ba <lwip_netconn_do_close+0x102>
    } else if (state == NETCONN_WRITE) {
 8019100:	7cfb      	ldrb	r3, [r7, #19]
 8019102:	2b01      	cmp	r3, #1
 8019104:	d103      	bne.n	801910e <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 8019106:	697b      	ldr	r3, [r7, #20]
 8019108:	22fb      	movs	r2, #251	; 0xfb
 801910a:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 801910c:	e055      	b.n	80191ba <lwip_netconn_do_close+0x102>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 801910e:	697b      	ldr	r3, [r7, #20]
 8019110:	7a1b      	ldrb	r3, [r3, #8]
 8019112:	f003 0301 	and.w	r3, r3, #1
 8019116:	2b00      	cmp	r3, #0
 8019118:	d004      	beq.n	8019124 <lwip_netconn_do_close+0x6c>
        /* Drain and delete mboxes */
        netconn_drain(msg->conn);
 801911a:	697b      	ldr	r3, [r7, #20]
 801911c:	681b      	ldr	r3, [r3, #0]
 801911e:	4618      	mov	r0, r3
 8019120:	f7ff f90e 	bl	8018340 <netconn_drain>
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL &&
 8019124:	697b      	ldr	r3, [r7, #20]
 8019126:	681b      	ldr	r3, [r3, #0]
 8019128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801912a:	2b00      	cmp	r3, #0
 801912c:	d104      	bne.n	8019138 <lwip_netconn_do_close+0x80>
 801912e:	697b      	ldr	r3, [r7, #20]
 8019130:	681b      	ldr	r3, [r3, #0]
 8019132:	6a1b      	ldr	r3, [r3, #32]
 8019134:	2b00      	cmp	r3, #0
 8019136:	d006      	beq.n	8019146 <lwip_netconn_do_close+0x8e>
 8019138:	4b2e      	ldr	r3, [pc, #184]	; (80191f4 <lwip_netconn_do_close+0x13c>)
 801913a:	f240 721c 	movw	r2, #1820	; 0x71c
 801913e:	492e      	ldr	r1, [pc, #184]	; (80191f8 <lwip_netconn_do_close+0x140>)
 8019140:	482e      	ldr	r0, [pc, #184]	; (80191fc <lwip_netconn_do_close+0x144>)
 8019142:	f00c fed5 	bl	8025ef0 <iprintf>
        msg->conn->write_offset == 0);
      msg->conn->state = NETCONN_CLOSE;
 8019146:	697b      	ldr	r3, [r7, #20]
 8019148:	681b      	ldr	r3, [r3, #0]
 801914a:	2204      	movs	r2, #4
 801914c:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 801914e:	697b      	ldr	r3, [r7, #20]
 8019150:	681b      	ldr	r3, [r3, #0]
 8019152:	697a      	ldr	r2, [r7, #20]
 8019154:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8019156:	697b      	ldr	r3, [r7, #20]
 8019158:	681b      	ldr	r3, [r3, #0]
 801915a:	2100      	movs	r1, #0
 801915c:	4618      	mov	r0, r3
 801915e:	f7ff f96f 	bl	8018440 <lwip_netconn_do_close_internal>
 8019162:	4603      	mov	r3, r0
 8019164:	2b00      	cmp	r3, #0
 8019166:	d040      	beq.n	80191ea <lwip_netconn_do_close+0x132>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8019168:	697b      	ldr	r3, [r7, #20]
 801916a:	681b      	ldr	r3, [r3, #0]
 801916c:	785b      	ldrb	r3, [r3, #1]
 801916e:	2b04      	cmp	r3, #4
 8019170:	d006      	beq.n	8019180 <lwip_netconn_do_close+0xc8>
 8019172:	4b20      	ldr	r3, [pc, #128]	; (80191f4 <lwip_netconn_do_close+0x13c>)
 8019174:	f240 7221 	movw	r2, #1825	; 0x721
 8019178:	4921      	ldr	r1, [pc, #132]	; (8019200 <lwip_netconn_do_close+0x148>)
 801917a:	4820      	ldr	r0, [pc, #128]	; (80191fc <lwip_netconn_do_close+0x144>)
 801917c:	f00c feb8 	bl	8025ef0 <iprintf>
        UNLOCK_TCPIP_CORE();
 8019180:	4820      	ldr	r0, [pc, #128]	; (8019204 <lwip_netconn_do_close+0x14c>)
 8019182:	f00a fa0e 	bl	80235a2 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8019186:	697b      	ldr	r3, [r7, #20]
 8019188:	681b      	ldr	r3, [r3, #0]
 801918a:	330c      	adds	r3, #12
 801918c:	2100      	movs	r1, #0
 801918e:	4618      	mov	r0, r3
 8019190:	f00a f964 	bl	802345c <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8019194:	481b      	ldr	r0, [pc, #108]	; (8019204 <lwip_netconn_do_close+0x14c>)
 8019196:	f00a f9f5 	bl	8023584 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 801919a:	697b      	ldr	r3, [r7, #20]
 801919c:	681b      	ldr	r3, [r3, #0]
 801919e:	785b      	ldrb	r3, [r3, #1]
 80191a0:	2b00      	cmp	r3, #0
 80191a2:	d022      	beq.n	80191ea <lwip_netconn_do_close+0x132>
 80191a4:	4b13      	ldr	r3, [pc, #76]	; (80191f4 <lwip_netconn_do_close+0x13c>)
 80191a6:	f240 7225 	movw	r2, #1829	; 0x725
 80191aa:	4915      	ldr	r1, [pc, #84]	; (8019200 <lwip_netconn_do_close+0x148>)
 80191ac:	4813      	ldr	r0, [pc, #76]	; (80191fc <lwip_netconn_do_close+0x144>)
 80191ae:	f00c fe9f 	bl	8025ef0 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 80191b2:	e01a      	b.n	80191ea <lwip_netconn_do_close+0x132>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 80191b4:	697b      	ldr	r3, [r7, #20]
 80191b6:	22f5      	movs	r2, #245	; 0xf5
 80191b8:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
 80191ba:	697b      	ldr	r3, [r7, #20]
 80191bc:	681b      	ldr	r3, [r3, #0]
 80191be:	2b00      	cmp	r3, #0
 80191c0:	d014      	beq.n	80191ec <lwip_netconn_do_close+0x134>
 80191c2:	f00a fa21 	bl	8023608 <sys_arch_protect>
 80191c6:	60f8      	str	r0, [r7, #12]
 80191c8:	697b      	ldr	r3, [r7, #20]
 80191ca:	681b      	ldr	r3, [r3, #0]
 80191cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80191d0:	f113 0f0c 	cmn.w	r3, #12
 80191d4:	db05      	blt.n	80191e2 <lwip_netconn_do_close+0x12a>
 80191d6:	697b      	ldr	r3, [r7, #20]
 80191d8:	681b      	ldr	r3, [r3, #0]
 80191da:	697a      	ldr	r2, [r7, #20]
 80191dc:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80191e0:	721a      	strb	r2, [r3, #8]
 80191e2:	68f8      	ldr	r0, [r7, #12]
 80191e4:	f00a fa1e 	bl	8023624 <sys_arch_unprotect>
 80191e8:	e000      	b.n	80191ec <lwip_netconn_do_close+0x134>
      return;
 80191ea:	bf00      	nop
}
 80191ec:	3718      	adds	r7, #24
 80191ee:	46bd      	mov	sp, r7
 80191f0:	bd80      	pop	{r7, pc}
 80191f2:	bf00      	nop
 80191f4:	08026d64 	.word	0x08026d64
 80191f8:	080270ac 	.word	0x080270ac
 80191fc:	08026dbc 	.word	0x08026dbc
 8019200:	080270c8 	.word	0x080270c8
 8019204:	2000a264 	.word	0x2000a264

08019208 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8019208:	b580      	push	{r7, lr}
 801920a:	b082      	sub	sp, #8
 801920c:	af00      	add	r7, sp, #0
 801920e:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	2b00      	cmp	r3, #0
 8019214:	d013      	beq.n	801923e <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8019216:	687b      	ldr	r3, [r7, #4]
 8019218:	681b      	ldr	r3, [r3, #0]
 801921a:	2b00      	cmp	r3, #0
 801921c:	d00b      	beq.n	8019236 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 801921e:	687b      	ldr	r3, [r7, #4]
 8019220:	681b      	ldr	r3, [r3, #0]
 8019222:	4618      	mov	r0, r3
 8019224:	f003 fea8 	bl	801cf78 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8019228:	687b      	ldr	r3, [r7, #4]
 801922a:	2200      	movs	r2, #0
 801922c:	605a      	str	r2, [r3, #4]
 801922e:	687b      	ldr	r3, [r7, #4]
 8019230:	685a      	ldr	r2, [r3, #4]
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8019236:	6879      	ldr	r1, [r7, #4]
 8019238:	2006      	movs	r0, #6
 801923a:	f003 f943 	bl	801c4c4 <memp_free>
  }
}
 801923e:	bf00      	nop
 8019240:	3708      	adds	r7, #8
 8019242:	46bd      	mov	sp, r7
 8019244:	bd80      	pop	{r7, pc}
	...

08019248 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 8019248:	b580      	push	{r7, lr}
 801924a:	b084      	sub	sp, #16
 801924c:	af00      	add	r7, sp, #0
 801924e:	60f8      	str	r0, [r7, #12]
 8019250:	60b9      	str	r1, [r7, #8]
 8019252:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 8019254:	68fb      	ldr	r3, [r7, #12]
 8019256:	2b00      	cmp	r3, #0
 8019258:	d108      	bne.n	801926c <netbuf_data+0x24>
 801925a:	4b1b      	ldr	r3, [pc, #108]	; (80192c8 <netbuf_data+0x80>)
 801925c:	22c2      	movs	r2, #194	; 0xc2
 801925e:	491b      	ldr	r1, [pc, #108]	; (80192cc <netbuf_data+0x84>)
 8019260:	481b      	ldr	r0, [pc, #108]	; (80192d0 <netbuf_data+0x88>)
 8019262:	f00c fe45 	bl	8025ef0 <iprintf>
 8019266:	f06f 030f 	mvn.w	r3, #15
 801926a:	e029      	b.n	80192c0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 801926c:	68bb      	ldr	r3, [r7, #8]
 801926e:	2b00      	cmp	r3, #0
 8019270:	d108      	bne.n	8019284 <netbuf_data+0x3c>
 8019272:	4b15      	ldr	r3, [pc, #84]	; (80192c8 <netbuf_data+0x80>)
 8019274:	22c3      	movs	r2, #195	; 0xc3
 8019276:	4917      	ldr	r1, [pc, #92]	; (80192d4 <netbuf_data+0x8c>)
 8019278:	4815      	ldr	r0, [pc, #84]	; (80192d0 <netbuf_data+0x88>)
 801927a:	f00c fe39 	bl	8025ef0 <iprintf>
 801927e:	f06f 030f 	mvn.w	r3, #15
 8019282:	e01d      	b.n	80192c0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	2b00      	cmp	r3, #0
 8019288:	d108      	bne.n	801929c <netbuf_data+0x54>
 801928a:	4b0f      	ldr	r3, [pc, #60]	; (80192c8 <netbuf_data+0x80>)
 801928c:	22c4      	movs	r2, #196	; 0xc4
 801928e:	4912      	ldr	r1, [pc, #72]	; (80192d8 <netbuf_data+0x90>)
 8019290:	480f      	ldr	r0, [pc, #60]	; (80192d0 <netbuf_data+0x88>)
 8019292:	f00c fe2d 	bl	8025ef0 <iprintf>
 8019296:	f06f 030f 	mvn.w	r3, #15
 801929a:	e011      	b.n	80192c0 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 801929c:	68fb      	ldr	r3, [r7, #12]
 801929e:	685b      	ldr	r3, [r3, #4]
 80192a0:	2b00      	cmp	r3, #0
 80192a2:	d102      	bne.n	80192aa <netbuf_data+0x62>
    return ERR_BUF;
 80192a4:	f06f 0301 	mvn.w	r3, #1
 80192a8:	e00a      	b.n	80192c0 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 80192aa:	68fb      	ldr	r3, [r7, #12]
 80192ac:	685b      	ldr	r3, [r3, #4]
 80192ae:	685a      	ldr	r2, [r3, #4]
 80192b0:	68bb      	ldr	r3, [r7, #8]
 80192b2:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 80192b4:	68fb      	ldr	r3, [r7, #12]
 80192b6:	685b      	ldr	r3, [r3, #4]
 80192b8:	895a      	ldrh	r2, [r3, #10]
 80192ba:	687b      	ldr	r3, [r7, #4]
 80192bc:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 80192be:	2300      	movs	r3, #0
}
 80192c0:	4618      	mov	r0, r3
 80192c2:	3710      	adds	r7, #16
 80192c4:	46bd      	mov	sp, r7
 80192c6:	bd80      	pop	{r7, pc}
 80192c8:	0802722c 	.word	0x0802722c
 80192cc:	08027334 	.word	0x08027334
 80192d0:	0802727c 	.word	0x0802727c
 80192d4:	08027350 	.word	0x08027350
 80192d8:	08027370 	.word	0x08027370

080192dc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80192dc:	b580      	push	{r7, lr}
 80192de:	b084      	sub	sp, #16
 80192e0:	af00      	add	r7, sp, #0
 80192e2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  if (tcpip_init_done != NULL) {
 80192e4:	4b29      	ldr	r3, [pc, #164]	; (801938c <tcpip_thread+0xb0>)
 80192e6:	681b      	ldr	r3, [r3, #0]
 80192e8:	2b00      	cmp	r3, #0
 80192ea:	d005      	beq.n	80192f8 <tcpip_thread+0x1c>
    tcpip_init_done(tcpip_init_done_arg);
 80192ec:	4b27      	ldr	r3, [pc, #156]	; (801938c <tcpip_thread+0xb0>)
 80192ee:	681b      	ldr	r3, [r3, #0]
 80192f0:	4a27      	ldr	r2, [pc, #156]	; (8019390 <tcpip_thread+0xb4>)
 80192f2:	6812      	ldr	r2, [r2, #0]
 80192f4:	4610      	mov	r0, r2
 80192f6:	4798      	blx	r3
  }

  LOCK_TCPIP_CORE();
 80192f8:	4826      	ldr	r0, [pc, #152]	; (8019394 <tcpip_thread+0xb8>)
 80192fa:	f00a f943 	bl	8023584 <sys_mutex_lock>
  while (1) {                          /* MAIN Loop */
    UNLOCK_TCPIP_CORE();
 80192fe:	4825      	ldr	r0, [pc, #148]	; (8019394 <tcpip_thread+0xb8>)
 8019300:	f00a f94f 	bl	80235a2 <sys_mutex_unlock>
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&mbox, (void **)&msg);
 8019304:	f107 030c 	add.w	r3, r7, #12
 8019308:	4619      	mov	r1, r3
 801930a:	4823      	ldr	r0, [pc, #140]	; (8019398 <tcpip_thread+0xbc>)
 801930c:	f009 fc38 	bl	8022b80 <sys_timeouts_mbox_fetch>
    LOCK_TCPIP_CORE();
 8019310:	4820      	ldr	r0, [pc, #128]	; (8019394 <tcpip_thread+0xb8>)
 8019312:	f00a f937 	bl	8023584 <sys_mutex_lock>
    if (msg == NULL) {
 8019316:	68fb      	ldr	r3, [r7, #12]
 8019318:	2b00      	cmp	r3, #0
 801931a:	d106      	bne.n	801932a <tcpip_thread+0x4e>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801931c:	4b1f      	ldr	r3, [pc, #124]	; (801939c <tcpip_thread+0xc0>)
 801931e:	2269      	movs	r2, #105	; 0x69
 8019320:	491f      	ldr	r1, [pc, #124]	; (80193a0 <tcpip_thread+0xc4>)
 8019322:	4820      	ldr	r0, [pc, #128]	; (80193a4 <tcpip_thread+0xc8>)
 8019324:	f00c fde4 	bl	8025ef0 <iprintf>
      continue;
 8019328:	e02f      	b.n	801938a <tcpip_thread+0xae>
    }
    switch (msg->type) {
 801932a:	68fb      	ldr	r3, [r7, #12]
 801932c:	781b      	ldrb	r3, [r3, #0]
 801932e:	2b03      	cmp	r3, #3
 8019330:	d011      	beq.n	8019356 <tcpip_thread+0x7a>
 8019332:	2b04      	cmp	r3, #4
 8019334:	d01b      	beq.n	801936e <tcpip_thread+0x92>
 8019336:	2b02      	cmp	r3, #2
 8019338:	d120      	bne.n	801937c <tcpip_thread+0xa0>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif);
 801933a:	68fb      	ldr	r3, [r7, #12]
 801933c:	68db      	ldr	r3, [r3, #12]
 801933e:	68fa      	ldr	r2, [r7, #12]
 8019340:	6850      	ldr	r0, [r2, #4]
 8019342:	68fa      	ldr	r2, [r7, #12]
 8019344:	6892      	ldr	r2, [r2, #8]
 8019346:	4611      	mov	r1, r2
 8019348:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801934a:	68fb      	ldr	r3, [r7, #12]
 801934c:	4619      	mov	r1, r3
 801934e:	2009      	movs	r0, #9
 8019350:	f003 f8b8 	bl	801c4c4 <memp_free>
      break;
 8019354:	e019      	b.n	801938a <tcpip_thread+0xae>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8019356:	68fb      	ldr	r3, [r7, #12]
 8019358:	685b      	ldr	r3, [r3, #4]
 801935a:	68fa      	ldr	r2, [r7, #12]
 801935c:	6892      	ldr	r2, [r2, #8]
 801935e:	4610      	mov	r0, r2
 8019360:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8019362:	68fb      	ldr	r3, [r7, #12]
 8019364:	4619      	mov	r1, r3
 8019366:	2008      	movs	r0, #8
 8019368:	f003 f8ac 	bl	801c4c4 <memp_free>
      break;
 801936c:	e00d      	b.n	801938a <tcpip_thread+0xae>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801936e:	68fb      	ldr	r3, [r7, #12]
 8019370:	685b      	ldr	r3, [r3, #4]
 8019372:	68fa      	ldr	r2, [r7, #12]
 8019374:	6892      	ldr	r2, [r2, #8]
 8019376:	4610      	mov	r0, r2
 8019378:	4798      	blx	r3
      break;
 801937a:	e006      	b.n	801938a <tcpip_thread+0xae>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801937c:	4b07      	ldr	r3, [pc, #28]	; (801939c <tcpip_thread+0xc0>)
 801937e:	229b      	movs	r2, #155	; 0x9b
 8019380:	4907      	ldr	r1, [pc, #28]	; (80193a0 <tcpip_thread+0xc4>)
 8019382:	4808      	ldr	r0, [pc, #32]	; (80193a4 <tcpip_thread+0xc8>)
 8019384:	f00c fdb4 	bl	8025ef0 <iprintf>
      break;
 8019388:	bf00      	nop
    UNLOCK_TCPIP_CORE();
 801938a:	e7b8      	b.n	80192fe <tcpip_thread+0x22>
 801938c:	20009394 	.word	0x20009394
 8019390:	20009398 	.word	0x20009398
 8019394:	2000a264 	.word	0x2000a264
 8019398:	2000939c 	.word	0x2000939c
 801939c:	080273c4 	.word	0x080273c4
 80193a0:	080273f4 	.word	0x080273f4
 80193a4:	08027414 	.word	0x08027414

080193a8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80193a8:	b580      	push	{r7, lr}
 80193aa:	b086      	sub	sp, #24
 80193ac:	af00      	add	r7, sp, #0
 80193ae:	60f8      	str	r0, [r7, #12]
 80193b0:	60b9      	str	r1, [r7, #8]
 80193b2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 80193b4:	481a      	ldr	r0, [pc, #104]	; (8019420 <tcpip_inpkt+0x78>)
 80193b6:	f00a f80b 	bl	80233d0 <sys_mbox_valid>
 80193ba:	4603      	mov	r3, r0
 80193bc:	2b00      	cmp	r3, #0
 80193be:	d105      	bne.n	80193cc <tcpip_inpkt+0x24>
 80193c0:	4b18      	ldr	r3, [pc, #96]	; (8019424 <tcpip_inpkt+0x7c>)
 80193c2:	22b5      	movs	r2, #181	; 0xb5
 80193c4:	4918      	ldr	r1, [pc, #96]	; (8019428 <tcpip_inpkt+0x80>)
 80193c6:	4819      	ldr	r0, [pc, #100]	; (801942c <tcpip_inpkt+0x84>)
 80193c8:	f00c fd92 	bl	8025ef0 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80193cc:	2009      	movs	r0, #9
 80193ce:	f003 f827 	bl	801c420 <memp_malloc>
 80193d2:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80193d4:	697b      	ldr	r3, [r7, #20]
 80193d6:	2b00      	cmp	r3, #0
 80193d8:	d102      	bne.n	80193e0 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80193da:	f04f 33ff 	mov.w	r3, #4294967295
 80193de:	e01a      	b.n	8019416 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80193e0:	697b      	ldr	r3, [r7, #20]
 80193e2:	2202      	movs	r2, #2
 80193e4:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80193e6:	697b      	ldr	r3, [r7, #20]
 80193e8:	68fa      	ldr	r2, [r7, #12]
 80193ea:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80193ec:	697b      	ldr	r3, [r7, #20]
 80193ee:	68ba      	ldr	r2, [r7, #8]
 80193f0:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80193f2:	697b      	ldr	r3, [r7, #20]
 80193f4:	687a      	ldr	r2, [r7, #4]
 80193f6:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 80193f8:	6979      	ldr	r1, [r7, #20]
 80193fa:	4809      	ldr	r0, [pc, #36]	; (8019420 <tcpip_inpkt+0x78>)
 80193fc:	f009 ff73 	bl	80232e6 <sys_mbox_trypost>
 8019400:	4603      	mov	r3, r0
 8019402:	2b00      	cmp	r3, #0
 8019404:	d006      	beq.n	8019414 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8019406:	6979      	ldr	r1, [r7, #20]
 8019408:	2009      	movs	r0, #9
 801940a:	f003 f85b 	bl	801c4c4 <memp_free>
    return ERR_MEM;
 801940e:	f04f 33ff 	mov.w	r3, #4294967295
 8019412:	e000      	b.n	8019416 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8019414:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8019416:	4618      	mov	r0, r3
 8019418:	3718      	adds	r7, #24
 801941a:	46bd      	mov	sp, r7
 801941c:	bd80      	pop	{r7, pc}
 801941e:	bf00      	nop
 8019420:	2000939c 	.word	0x2000939c
 8019424:	080273c4 	.word	0x080273c4
 8019428:	0802743c 	.word	0x0802743c
 801942c:	08027414 	.word	0x08027414

08019430 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8019430:	b580      	push	{r7, lr}
 8019432:	b082      	sub	sp, #8
 8019434:	af00      	add	r7, sp, #0
 8019436:	6078      	str	r0, [r7, #4]
 8019438:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801943a:	683b      	ldr	r3, [r7, #0]
 801943c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8019440:	f003 0318 	and.w	r3, r3, #24
 8019444:	2b00      	cmp	r3, #0
 8019446:	d006      	beq.n	8019456 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8019448:	4a08      	ldr	r2, [pc, #32]	; (801946c <tcpip_input+0x3c>)
 801944a:	6839      	ldr	r1, [r7, #0]
 801944c:	6878      	ldr	r0, [r7, #4]
 801944e:	f7ff ffab 	bl	80193a8 <tcpip_inpkt>
 8019452:	4603      	mov	r3, r0
 8019454:	e005      	b.n	8019462 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
  return tcpip_inpkt(p, inp, ip_input);
 8019456:	4a06      	ldr	r2, [pc, #24]	; (8019470 <tcpip_input+0x40>)
 8019458:	6839      	ldr	r1, [r7, #0]
 801945a:	6878      	ldr	r0, [r7, #4]
 801945c:	f7ff ffa4 	bl	80193a8 <tcpip_inpkt>
 8019460:	4603      	mov	r3, r0
}
 8019462:	4618      	mov	r0, r3
 8019464:	3708      	adds	r7, #8
 8019466:	46bd      	mov	sp, r7
 8019468:	bd80      	pop	{r7, pc}
 801946a:	bf00      	nop
 801946c:	080230a1 	.word	0x080230a1
 8019470:	0801a8ed 	.word	0x0801a8ed

08019474 <tcpip_callback_with_block>:
 * @param block 1 to block until the request is posted, 0 to non-blocking mode
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_callback_with_block(tcpip_callback_fn function, void *ctx, u8_t block)
{
 8019474:	b580      	push	{r7, lr}
 8019476:	b086      	sub	sp, #24
 8019478:	af00      	add	r7, sp, #0
 801947a:	60f8      	str	r0, [r7, #12]
 801947c:	60b9      	str	r1, [r7, #8]
 801947e:	4613      	mov	r3, r2
 8019480:	71fb      	strb	r3, [r7, #7]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(mbox));
 8019482:	481d      	ldr	r0, [pc, #116]	; (80194f8 <tcpip_callback_with_block+0x84>)
 8019484:	f009 ffa4 	bl	80233d0 <sys_mbox_valid>
 8019488:	4603      	mov	r3, r0
 801948a:	2b00      	cmp	r3, #0
 801948c:	d105      	bne.n	801949a <tcpip_callback_with_block+0x26>
 801948e:	4b1b      	ldr	r3, [pc, #108]	; (80194fc <tcpip_callback_with_block+0x88>)
 8019490:	22ee      	movs	r2, #238	; 0xee
 8019492:	491b      	ldr	r1, [pc, #108]	; (8019500 <tcpip_callback_with_block+0x8c>)
 8019494:	481b      	ldr	r0, [pc, #108]	; (8019504 <tcpip_callback_with_block+0x90>)
 8019496:	f00c fd2b 	bl	8025ef0 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801949a:	2008      	movs	r0, #8
 801949c:	f002 ffc0 	bl	801c420 <memp_malloc>
 80194a0:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80194a2:	697b      	ldr	r3, [r7, #20]
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d102      	bne.n	80194ae <tcpip_callback_with_block+0x3a>
    return ERR_MEM;
 80194a8:	f04f 33ff 	mov.w	r3, #4294967295
 80194ac:	e01f      	b.n	80194ee <tcpip_callback_with_block+0x7a>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80194ae:	697b      	ldr	r3, [r7, #20]
 80194b0:	2203      	movs	r2, #3
 80194b2:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80194b4:	697b      	ldr	r3, [r7, #20]
 80194b6:	68fa      	ldr	r2, [r7, #12]
 80194b8:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80194ba:	697b      	ldr	r3, [r7, #20]
 80194bc:	68ba      	ldr	r2, [r7, #8]
 80194be:	609a      	str	r2, [r3, #8]
  if (block) {
 80194c0:	79fb      	ldrb	r3, [r7, #7]
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	d004      	beq.n	80194d0 <tcpip_callback_with_block+0x5c>
    sys_mbox_post(&mbox, msg);
 80194c6:	6979      	ldr	r1, [r7, #20]
 80194c8:	480b      	ldr	r0, [pc, #44]	; (80194f8 <tcpip_callback_with_block+0x84>)
 80194ca:	f009 fef7 	bl	80232bc <sys_mbox_post>
 80194ce:	e00d      	b.n	80194ec <tcpip_callback_with_block+0x78>
  } else {
    if (sys_mbox_trypost(&mbox, msg) != ERR_OK) {
 80194d0:	6979      	ldr	r1, [r7, #20]
 80194d2:	4809      	ldr	r0, [pc, #36]	; (80194f8 <tcpip_callback_with_block+0x84>)
 80194d4:	f009 ff07 	bl	80232e6 <sys_mbox_trypost>
 80194d8:	4603      	mov	r3, r0
 80194da:	2b00      	cmp	r3, #0
 80194dc:	d006      	beq.n	80194ec <tcpip_callback_with_block+0x78>
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80194de:	6979      	ldr	r1, [r7, #20]
 80194e0:	2008      	movs	r0, #8
 80194e2:	f002 ffef 	bl	801c4c4 <memp_free>
      return ERR_MEM;
 80194e6:	f04f 33ff 	mov.w	r3, #4294967295
 80194ea:	e000      	b.n	80194ee <tcpip_callback_with_block+0x7a>
    }
  }
  return ERR_OK;
 80194ec:	2300      	movs	r3, #0
}
 80194ee:	4618      	mov	r0, r3
 80194f0:	3718      	adds	r7, #24
 80194f2:	46bd      	mov	sp, r7
 80194f4:	bd80      	pop	{r7, pc}
 80194f6:	bf00      	nop
 80194f8:	2000939c 	.word	0x2000939c
 80194fc:	080273c4 	.word	0x080273c4
 8019500:	0802743c 	.word	0x0802743c
 8019504:	08027414 	.word	0x08027414

08019508 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t* sem)
{
 8019508:	b580      	push	{r7, lr}
 801950a:	b084      	sub	sp, #16
 801950c:	af00      	add	r7, sp, #0
 801950e:	60f8      	str	r0, [r7, #12]
 8019510:	60b9      	str	r1, [r7, #8]
 8019512:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 8019514:	4806      	ldr	r0, [pc, #24]	; (8019530 <tcpip_send_msg_wait_sem+0x28>)
 8019516:	f00a f835 	bl	8023584 <sys_mutex_lock>
  fn(apimsg);
 801951a:	68fb      	ldr	r3, [r7, #12]
 801951c:	68b8      	ldr	r0, [r7, #8]
 801951e:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8019520:	4803      	ldr	r0, [pc, #12]	; (8019530 <tcpip_send_msg_wait_sem+0x28>)
 8019522:	f00a f83e 	bl	80235a2 <sys_mutex_unlock>
  return ERR_OK;
 8019526:	2300      	movs	r3, #0
  sys_mbox_post(&mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8019528:	4618      	mov	r0, r3
 801952a:	3710      	adds	r7, #16
 801952c:	46bd      	mov	sp, r7
 801952e:	bd80      	pop	{r7, pc}
 8019530:	2000a264 	.word	0x2000a264

08019534 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8019534:	b580      	push	{r7, lr}
 8019536:	b084      	sub	sp, #16
 8019538:	af02      	add	r7, sp, #8
 801953a:	6078      	str	r0, [r7, #4]
 801953c:	6039      	str	r1, [r7, #0]
  lwip_init();
 801953e:	f000 f8b2 	bl	80196a6 <lwip_init>

  tcpip_init_done = initfunc;
 8019542:	4a17      	ldr	r2, [pc, #92]	; (80195a0 <tcpip_init+0x6c>)
 8019544:	687b      	ldr	r3, [r7, #4]
 8019546:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8019548:	4a16      	ldr	r2, [pc, #88]	; (80195a4 <tcpip_init+0x70>)
 801954a:	683b      	ldr	r3, [r7, #0]
 801954c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801954e:	2106      	movs	r1, #6
 8019550:	4815      	ldr	r0, [pc, #84]	; (80195a8 <tcpip_init+0x74>)
 8019552:	f009 fe7f 	bl	8023254 <sys_mbox_new>
 8019556:	4603      	mov	r3, r0
 8019558:	2b00      	cmp	r3, #0
 801955a:	d006      	beq.n	801956a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801955c:	4b13      	ldr	r3, [pc, #76]	; (80195ac <tcpip_init+0x78>)
 801955e:	f240 12d5 	movw	r2, #469	; 0x1d5
 8019562:	4913      	ldr	r1, [pc, #76]	; (80195b0 <tcpip_init+0x7c>)
 8019564:	4813      	ldr	r0, [pc, #76]	; (80195b4 <tcpip_init+0x80>)
 8019566:	f00c fcc3 	bl	8025ef0 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801956a:	4813      	ldr	r0, [pc, #76]	; (80195b8 <tcpip_init+0x84>)
 801956c:	f009 ffee 	bl	802354c <sys_mutex_new>
 8019570:	4603      	mov	r3, r0
 8019572:	2b00      	cmp	r3, #0
 8019574:	d006      	beq.n	8019584 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8019576:	4b0d      	ldr	r3, [pc, #52]	; (80195ac <tcpip_init+0x78>)
 8019578:	f240 12d9 	movw	r2, #473	; 0x1d9
 801957c:	490f      	ldr	r1, [pc, #60]	; (80195bc <tcpip_init+0x88>)
 801957e:	480d      	ldr	r0, [pc, #52]	; (80195b4 <tcpip_init+0x80>)
 8019580:	f00c fcb6 	bl	8025ef0 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8019584:	2303      	movs	r3, #3
 8019586:	9300      	str	r3, [sp, #0]
 8019588:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801958c:	2200      	movs	r2, #0
 801958e:	490c      	ldr	r1, [pc, #48]	; (80195c0 <tcpip_init+0x8c>)
 8019590:	480c      	ldr	r0, [pc, #48]	; (80195c4 <tcpip_init+0x90>)
 8019592:	f00a f813 	bl	80235bc <sys_thread_new>
}
 8019596:	bf00      	nop
 8019598:	3708      	adds	r7, #8
 801959a:	46bd      	mov	sp, r7
 801959c:	bd80      	pop	{r7, pc}
 801959e:	bf00      	nop
 80195a0:	20009394 	.word	0x20009394
 80195a4:	20009398 	.word	0x20009398
 80195a8:	2000939c 	.word	0x2000939c
 80195ac:	080273c4 	.word	0x080273c4
 80195b0:	0802744c 	.word	0x0802744c
 80195b4:	08027414 	.word	0x08027414
 80195b8:	2000a264 	.word	0x2000a264
 80195bc:	08027470 	.word	0x08027470
 80195c0:	080192dd 	.word	0x080192dd
 80195c4:	08027494 	.word	0x08027494

080195c8 <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 80195c8:	b580      	push	{r7, lr}
 80195ca:	b084      	sub	sp, #16
 80195cc:	af00      	add	r7, sp, #0
 80195ce:	6078      	str	r0, [r7, #4]
 80195d0:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 80195d2:	687b      	ldr	r3, [r7, #4]
 80195d4:	2b00      	cmp	r3, #0
 80195d6:	d002      	beq.n	80195de <fs_open+0x16>
 80195d8:	683b      	ldr	r3, [r7, #0]
 80195da:	2b00      	cmp	r3, #0
 80195dc:	d102      	bne.n	80195e4 <fs_open+0x1c>
     return ERR_ARG;
 80195de:	f06f 030f 	mvn.w	r3, #15
 80195e2:	e028      	b.n	8019636 <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 80195e4:	4b16      	ldr	r3, [pc, #88]	; (8019640 <fs_open+0x78>)
 80195e6:	60fb      	str	r3, [r7, #12]
 80195e8:	e020      	b.n	801962c <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 80195ea:	68fb      	ldr	r3, [r7, #12]
 80195ec:	685b      	ldr	r3, [r3, #4]
 80195ee:	4619      	mov	r1, r3
 80195f0:	6838      	ldr	r0, [r7, #0]
 80195f2:	f7f6 fd25 	bl	8010040 <strcmp>
 80195f6:	4603      	mov	r3, r0
 80195f8:	2b00      	cmp	r3, #0
 80195fa:	d114      	bne.n	8019626 <fs_open+0x5e>
      file->data = (const char *)f->data;
 80195fc:	68fb      	ldr	r3, [r7, #12]
 80195fe:	689a      	ldr	r2, [r3, #8]
 8019600:	687b      	ldr	r3, [r7, #4]
 8019602:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 8019604:	68fb      	ldr	r3, [r7, #12]
 8019606:	68da      	ldr	r2, [r3, #12]
 8019608:	687b      	ldr	r3, [r7, #4]
 801960a:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 801960c:	68fb      	ldr	r3, [r7, #12]
 801960e:	68da      	ldr	r2, [r3, #12]
 8019610:	687b      	ldr	r3, [r7, #4]
 8019612:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 8019614:	687b      	ldr	r3, [r7, #4]
 8019616:	2200      	movs	r2, #0
 8019618:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 801961a:	68fb      	ldr	r3, [r7, #12]
 801961c:	7c1a      	ldrb	r2, [r3, #16]
 801961e:	687b      	ldr	r3, [r7, #4]
 8019620:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 8019622:	2300      	movs	r3, #0
 8019624:	e007      	b.n	8019636 <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8019626:	68fb      	ldr	r3, [r7, #12]
 8019628:	681b      	ldr	r3, [r3, #0]
 801962a:	60fb      	str	r3, [r7, #12]
 801962c:	68fb      	ldr	r3, [r7, #12]
 801962e:	2b00      	cmp	r3, #0
 8019630:	d1db      	bne.n	80195ea <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 8019632:	f06f 0305 	mvn.w	r3, #5
}
 8019636:	4618      	mov	r0, r3
 8019638:	3710      	adds	r7, #16
 801963a:	46bd      	mov	sp, r7
 801963c:	bd80      	pop	{r7, pc}
 801963e:	bf00      	nop
 8019640:	0802b710 	.word	0x0802b710

08019644 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 8019644:	b480      	push	{r7}
 8019646:	b083      	sub	sp, #12
 8019648:	af00      	add	r7, sp, #0
 801964a:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 801964c:	bf00      	nop
 801964e:	370c      	adds	r7, #12
 8019650:	46bd      	mov	sp, r7
 8019652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019656:	4770      	bx	lr

08019658 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8019658:	b480      	push	{r7}
 801965a:	b083      	sub	sp, #12
 801965c:	af00      	add	r7, sp, #0
 801965e:	4603      	mov	r3, r0
 8019660:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 8019662:	88fb      	ldrh	r3, [r7, #6]
 8019664:	ba5b      	rev16	r3, r3
 8019666:	b29b      	uxth	r3, r3
}
 8019668:	4618      	mov	r0, r3
 801966a:	370c      	adds	r7, #12
 801966c:	46bd      	mov	sp, r7
 801966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019672:	4770      	bx	lr

08019674 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8019674:	b480      	push	{r7}
 8019676:	b083      	sub	sp, #12
 8019678:	af00      	add	r7, sp, #0
 801967a:	6078      	str	r0, [r7, #4]
  return (u32_t)PP_HTONL(n);
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	061a      	lsls	r2, r3, #24
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	021b      	lsls	r3, r3, #8
 8019684:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8019688:	431a      	orrs	r2, r3
 801968a:	687b      	ldr	r3, [r7, #4]
 801968c:	0a1b      	lsrs	r3, r3, #8
 801968e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8019692:	431a      	orrs	r2, r3
 8019694:	687b      	ldr	r3, [r7, #4]
 8019696:	0e1b      	lsrs	r3, r3, #24
 8019698:	4313      	orrs	r3, r2
}
 801969a:	4618      	mov	r0, r3
 801969c:	370c      	adds	r7, #12
 801969e:	46bd      	mov	sp, r7
 80196a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196a4:	4770      	bx	lr

080196a6 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80196a6:	b580      	push	{r7, lr}
 80196a8:	b082      	sub	sp, #8
 80196aa:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80196ac:	2300      	movs	r3, #0
 80196ae:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80196b0:	f009 ff3e 	bl	8023530 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80196b4:	f002 fb9c 	bl	801bdf0 <mem_init>
  memp_init();
 80196b8:	f002 fe66 	bl	801c388 <memp_init>
  pbuf_init();
  netif_init();
 80196bc:	f002 ff2c 	bl	801c518 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80196c0:	f009 fa84 	bl	8022bcc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80196c4:	f003 fece 	bl	801d464 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 80196c8:	f009 f916 	bl	80228f8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80196cc:	bf00      	nop
 80196ce:	3708      	adds	r7, #8
 80196d0:	46bd      	mov	sp, r7
 80196d2:	bd80      	pop	{r7, pc}

080196d4 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80196d4:	b580      	push	{r7, lr}
 80196d6:	b082      	sub	sp, #8
 80196d8:	af00      	add	r7, sp, #0
 80196da:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80196dc:	4915      	ldr	r1, [pc, #84]	; (8019734 <etharp_free_entry+0x60>)
 80196de:	687a      	ldr	r2, [r7, #4]
 80196e0:	4613      	mov	r3, r2
 80196e2:	005b      	lsls	r3, r3, #1
 80196e4:	4413      	add	r3, r2
 80196e6:	00db      	lsls	r3, r3, #3
 80196e8:	440b      	add	r3, r1
 80196ea:	681b      	ldr	r3, [r3, #0]
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	d013      	beq.n	8019718 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80196f0:	4910      	ldr	r1, [pc, #64]	; (8019734 <etharp_free_entry+0x60>)
 80196f2:	687a      	ldr	r2, [r7, #4]
 80196f4:	4613      	mov	r3, r2
 80196f6:	005b      	lsls	r3, r3, #1
 80196f8:	4413      	add	r3, r2
 80196fa:	00db      	lsls	r3, r3, #3
 80196fc:	440b      	add	r3, r1
 80196fe:	681b      	ldr	r3, [r3, #0]
 8019700:	4618      	mov	r0, r3
 8019702:	f003 fc39 	bl	801cf78 <pbuf_free>
    arp_table[i].q = NULL;
 8019706:	490b      	ldr	r1, [pc, #44]	; (8019734 <etharp_free_entry+0x60>)
 8019708:	687a      	ldr	r2, [r7, #4]
 801970a:	4613      	mov	r3, r2
 801970c:	005b      	lsls	r3, r3, #1
 801970e:	4413      	add	r3, r2
 8019710:	00db      	lsls	r3, r3, #3
 8019712:	440b      	add	r3, r1
 8019714:	2200      	movs	r2, #0
 8019716:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8019718:	4906      	ldr	r1, [pc, #24]	; (8019734 <etharp_free_entry+0x60>)
 801971a:	687a      	ldr	r2, [r7, #4]
 801971c:	4613      	mov	r3, r2
 801971e:	005b      	lsls	r3, r3, #1
 8019720:	4413      	add	r3, r2
 8019722:	00db      	lsls	r3, r3, #3
 8019724:	440b      	add	r3, r1
 8019726:	3314      	adds	r3, #20
 8019728:	2200      	movs	r2, #0
 801972a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801972c:	bf00      	nop
 801972e:	3708      	adds	r7, #8
 8019730:	46bd      	mov	sp, r7
 8019732:	bd80      	pop	{r7, pc}
 8019734:	200093a0 	.word	0x200093a0

08019738 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8019738:	b580      	push	{r7, lr}
 801973a:	b082      	sub	sp, #8
 801973c:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801973e:	2300      	movs	r3, #0
 8019740:	71fb      	strb	r3, [r7, #7]
 8019742:	e096      	b.n	8019872 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8019744:	79fa      	ldrb	r2, [r7, #7]
 8019746:	494f      	ldr	r1, [pc, #316]	; (8019884 <etharp_tmr+0x14c>)
 8019748:	4613      	mov	r3, r2
 801974a:	005b      	lsls	r3, r3, #1
 801974c:	4413      	add	r3, r2
 801974e:	00db      	lsls	r3, r3, #3
 8019750:	440b      	add	r3, r1
 8019752:	3314      	adds	r3, #20
 8019754:	781b      	ldrb	r3, [r3, #0]
 8019756:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 8019758:	79bb      	ldrb	r3, [r7, #6]
 801975a:	2b00      	cmp	r3, #0
 801975c:	f000 8086 	beq.w	801986c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 8019760:	79fa      	ldrb	r2, [r7, #7]
 8019762:	4948      	ldr	r1, [pc, #288]	; (8019884 <etharp_tmr+0x14c>)
 8019764:	4613      	mov	r3, r2
 8019766:	005b      	lsls	r3, r3, #1
 8019768:	4413      	add	r3, r2
 801976a:	00db      	lsls	r3, r3, #3
 801976c:	440b      	add	r3, r1
 801976e:	3312      	adds	r3, #18
 8019770:	881b      	ldrh	r3, [r3, #0]
 8019772:	3301      	adds	r3, #1
 8019774:	b298      	uxth	r0, r3
 8019776:	4943      	ldr	r1, [pc, #268]	; (8019884 <etharp_tmr+0x14c>)
 8019778:	4613      	mov	r3, r2
 801977a:	005b      	lsls	r3, r3, #1
 801977c:	4413      	add	r3, r2
 801977e:	00db      	lsls	r3, r3, #3
 8019780:	440b      	add	r3, r1
 8019782:	3312      	adds	r3, #18
 8019784:	4602      	mov	r2, r0
 8019786:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8019788:	79fa      	ldrb	r2, [r7, #7]
 801978a:	493e      	ldr	r1, [pc, #248]	; (8019884 <etharp_tmr+0x14c>)
 801978c:	4613      	mov	r3, r2
 801978e:	005b      	lsls	r3, r3, #1
 8019790:	4413      	add	r3, r2
 8019792:	00db      	lsls	r3, r3, #3
 8019794:	440b      	add	r3, r1
 8019796:	3312      	adds	r3, #18
 8019798:	881b      	ldrh	r3, [r3, #0]
 801979a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801979e:	d215      	bcs.n	80197cc <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80197a0:	79fa      	ldrb	r2, [r7, #7]
 80197a2:	4938      	ldr	r1, [pc, #224]	; (8019884 <etharp_tmr+0x14c>)
 80197a4:	4613      	mov	r3, r2
 80197a6:	005b      	lsls	r3, r3, #1
 80197a8:	4413      	add	r3, r2
 80197aa:	00db      	lsls	r3, r3, #3
 80197ac:	440b      	add	r3, r1
 80197ae:	3314      	adds	r3, #20
 80197b0:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80197b2:	2b01      	cmp	r3, #1
 80197b4:	d10f      	bne.n	80197d6 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80197b6:	79fa      	ldrb	r2, [r7, #7]
 80197b8:	4932      	ldr	r1, [pc, #200]	; (8019884 <etharp_tmr+0x14c>)
 80197ba:	4613      	mov	r3, r2
 80197bc:	005b      	lsls	r3, r3, #1
 80197be:	4413      	add	r3, r2
 80197c0:	00db      	lsls	r3, r3, #3
 80197c2:	440b      	add	r3, r1
 80197c4:	3312      	adds	r3, #18
 80197c6:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80197c8:	2b04      	cmp	r3, #4
 80197ca:	d904      	bls.n	80197d6 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 80197cc:	79fb      	ldrb	r3, [r7, #7]
 80197ce:	4618      	mov	r0, r3
 80197d0:	f7ff ff80 	bl	80196d4 <etharp_free_entry>
 80197d4:	e04a      	b.n	801986c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 80197d6:	79fa      	ldrb	r2, [r7, #7]
 80197d8:	492a      	ldr	r1, [pc, #168]	; (8019884 <etharp_tmr+0x14c>)
 80197da:	4613      	mov	r3, r2
 80197dc:	005b      	lsls	r3, r3, #1
 80197de:	4413      	add	r3, r2
 80197e0:	00db      	lsls	r3, r3, #3
 80197e2:	440b      	add	r3, r1
 80197e4:	3314      	adds	r3, #20
 80197e6:	781b      	ldrb	r3, [r3, #0]
 80197e8:	2b03      	cmp	r3, #3
 80197ea:	d10a      	bne.n	8019802 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80197ec:	79fa      	ldrb	r2, [r7, #7]
 80197ee:	4925      	ldr	r1, [pc, #148]	; (8019884 <etharp_tmr+0x14c>)
 80197f0:	4613      	mov	r3, r2
 80197f2:	005b      	lsls	r3, r3, #1
 80197f4:	4413      	add	r3, r2
 80197f6:	00db      	lsls	r3, r3, #3
 80197f8:	440b      	add	r3, r1
 80197fa:	3314      	adds	r3, #20
 80197fc:	2204      	movs	r2, #4
 80197fe:	701a      	strb	r2, [r3, #0]
 8019800:	e034      	b.n	801986c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8019802:	79fa      	ldrb	r2, [r7, #7]
 8019804:	491f      	ldr	r1, [pc, #124]	; (8019884 <etharp_tmr+0x14c>)
 8019806:	4613      	mov	r3, r2
 8019808:	005b      	lsls	r3, r3, #1
 801980a:	4413      	add	r3, r2
 801980c:	00db      	lsls	r3, r3, #3
 801980e:	440b      	add	r3, r1
 8019810:	3314      	adds	r3, #20
 8019812:	781b      	ldrb	r3, [r3, #0]
 8019814:	2b04      	cmp	r3, #4
 8019816:	d10a      	bne.n	801982e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8019818:	79fa      	ldrb	r2, [r7, #7]
 801981a:	491a      	ldr	r1, [pc, #104]	; (8019884 <etharp_tmr+0x14c>)
 801981c:	4613      	mov	r3, r2
 801981e:	005b      	lsls	r3, r3, #1
 8019820:	4413      	add	r3, r2
 8019822:	00db      	lsls	r3, r3, #3
 8019824:	440b      	add	r3, r1
 8019826:	3314      	adds	r3, #20
 8019828:	2202      	movs	r2, #2
 801982a:	701a      	strb	r2, [r3, #0]
 801982c:	e01e      	b.n	801986c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801982e:	79fa      	ldrb	r2, [r7, #7]
 8019830:	4914      	ldr	r1, [pc, #80]	; (8019884 <etharp_tmr+0x14c>)
 8019832:	4613      	mov	r3, r2
 8019834:	005b      	lsls	r3, r3, #1
 8019836:	4413      	add	r3, r2
 8019838:	00db      	lsls	r3, r3, #3
 801983a:	440b      	add	r3, r1
 801983c:	3314      	adds	r3, #20
 801983e:	781b      	ldrb	r3, [r3, #0]
 8019840:	2b01      	cmp	r3, #1
 8019842:	d113      	bne.n	801986c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8019844:	79fa      	ldrb	r2, [r7, #7]
 8019846:	490f      	ldr	r1, [pc, #60]	; (8019884 <etharp_tmr+0x14c>)
 8019848:	4613      	mov	r3, r2
 801984a:	005b      	lsls	r3, r3, #1
 801984c:	4413      	add	r3, r2
 801984e:	00db      	lsls	r3, r3, #3
 8019850:	440b      	add	r3, r1
 8019852:	3308      	adds	r3, #8
 8019854:	6818      	ldr	r0, [r3, #0]
 8019856:	79fa      	ldrb	r2, [r7, #7]
 8019858:	4613      	mov	r3, r2
 801985a:	005b      	lsls	r3, r3, #1
 801985c:	4413      	add	r3, r2
 801985e:	00db      	lsls	r3, r3, #3
 8019860:	4a08      	ldr	r2, [pc, #32]	; (8019884 <etharp_tmr+0x14c>)
 8019862:	4413      	add	r3, r2
 8019864:	3304      	adds	r3, #4
 8019866:	4619      	mov	r1, r3
 8019868:	f000 fe38 	bl	801a4dc <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801986c:	79fb      	ldrb	r3, [r7, #7]
 801986e:	3301      	adds	r3, #1
 8019870:	71fb      	strb	r3, [r7, #7]
 8019872:	79fb      	ldrb	r3, [r7, #7]
 8019874:	2b09      	cmp	r3, #9
 8019876:	f67f af65 	bls.w	8019744 <etharp_tmr+0xc>
      }
    }
  }
}
 801987a:	bf00      	nop
 801987c:	3708      	adds	r7, #8
 801987e:	46bd      	mov	sp, r7
 8019880:	bd80      	pop	{r7, pc}
 8019882:	bf00      	nop
 8019884:	200093a0 	.word	0x200093a0

08019888 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8019888:	b580      	push	{r7, lr}
 801988a:	b088      	sub	sp, #32
 801988c:	af00      	add	r7, sp, #0
 801988e:	60f8      	str	r0, [r7, #12]
 8019890:	460b      	mov	r3, r1
 8019892:	607a      	str	r2, [r7, #4]
 8019894:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8019896:	230a      	movs	r3, #10
 8019898:	77fb      	strb	r3, [r7, #31]
 801989a:	230a      	movs	r3, #10
 801989c:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 801989e:	230a      	movs	r3, #10
 80198a0:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 80198a2:	2300      	movs	r3, #0
 80198a4:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 80198a6:	230a      	movs	r3, #10
 80198a8:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80198aa:	2300      	movs	r3, #0
 80198ac:	833b      	strh	r3, [r7, #24]
 80198ae:	2300      	movs	r3, #0
 80198b0:	82fb      	strh	r3, [r7, #22]
 80198b2:	2300      	movs	r3, #0
 80198b4:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80198b6:	2300      	movs	r3, #0
 80198b8:	773b      	strb	r3, [r7, #28]
 80198ba:	e093      	b.n	80199e4 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 80198bc:	7f3a      	ldrb	r2, [r7, #28]
 80198be:	4990      	ldr	r1, [pc, #576]	; (8019b00 <etharp_find_entry+0x278>)
 80198c0:	4613      	mov	r3, r2
 80198c2:	005b      	lsls	r3, r3, #1
 80198c4:	4413      	add	r3, r2
 80198c6:	00db      	lsls	r3, r3, #3
 80198c8:	440b      	add	r3, r1
 80198ca:	3314      	adds	r3, #20
 80198cc:	781b      	ldrb	r3, [r3, #0]
 80198ce:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 80198d0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80198d4:	2b0a      	cmp	r3, #10
 80198d6:	d105      	bne.n	80198e4 <etharp_find_entry+0x5c>
 80198d8:	7cfb      	ldrb	r3, [r7, #19]
 80198da:	2b00      	cmp	r3, #0
 80198dc:	d102      	bne.n	80198e4 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 80198de:	7f3b      	ldrb	r3, [r7, #28]
 80198e0:	777b      	strb	r3, [r7, #29]
 80198e2:	e07c      	b.n	80199de <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 80198e4:	7cfb      	ldrb	r3, [r7, #19]
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	d079      	beq.n	80199de <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80198ea:	7cfb      	ldrb	r3, [r7, #19]
 80198ec:	2b01      	cmp	r3, #1
 80198ee:	d009      	beq.n	8019904 <etharp_find_entry+0x7c>
 80198f0:	7cfb      	ldrb	r3, [r7, #19]
 80198f2:	2b01      	cmp	r3, #1
 80198f4:	d806      	bhi.n	8019904 <etharp_find_entry+0x7c>
 80198f6:	4b83      	ldr	r3, [pc, #524]	; (8019b04 <etharp_find_entry+0x27c>)
 80198f8:	f44f 7293 	mov.w	r2, #294	; 0x126
 80198fc:	4982      	ldr	r1, [pc, #520]	; (8019b08 <etharp_find_entry+0x280>)
 80198fe:	4883      	ldr	r0, [pc, #524]	; (8019b0c <etharp_find_entry+0x284>)
 8019900:	f00c faf6 	bl	8025ef0 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8019904:	68fb      	ldr	r3, [r7, #12]
 8019906:	2b00      	cmp	r3, #0
 8019908:	d00f      	beq.n	801992a <etharp_find_entry+0xa2>
 801990a:	68fb      	ldr	r3, [r7, #12]
 801990c:	6819      	ldr	r1, [r3, #0]
 801990e:	7f3a      	ldrb	r2, [r7, #28]
 8019910:	487b      	ldr	r0, [pc, #492]	; (8019b00 <etharp_find_entry+0x278>)
 8019912:	4613      	mov	r3, r2
 8019914:	005b      	lsls	r3, r3, #1
 8019916:	4413      	add	r3, r2
 8019918:	00db      	lsls	r3, r3, #3
 801991a:	4403      	add	r3, r0
 801991c:	3304      	adds	r3, #4
 801991e:	681b      	ldr	r3, [r3, #0]
 8019920:	4299      	cmp	r1, r3
 8019922:	d102      	bne.n	801992a <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8019924:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8019928:	e0e5      	b.n	8019af6 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801992a:	7cfb      	ldrb	r3, [r7, #19]
 801992c:	2b01      	cmp	r3, #1
 801992e:	d13b      	bne.n	80199a8 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8019930:	7f3a      	ldrb	r2, [r7, #28]
 8019932:	4973      	ldr	r1, [pc, #460]	; (8019b00 <etharp_find_entry+0x278>)
 8019934:	4613      	mov	r3, r2
 8019936:	005b      	lsls	r3, r3, #1
 8019938:	4413      	add	r3, r2
 801993a:	00db      	lsls	r3, r3, #3
 801993c:	440b      	add	r3, r1
 801993e:	681b      	ldr	r3, [r3, #0]
 8019940:	2b00      	cmp	r3, #0
 8019942:	d018      	beq.n	8019976 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8019944:	7f3a      	ldrb	r2, [r7, #28]
 8019946:	496e      	ldr	r1, [pc, #440]	; (8019b00 <etharp_find_entry+0x278>)
 8019948:	4613      	mov	r3, r2
 801994a:	005b      	lsls	r3, r3, #1
 801994c:	4413      	add	r3, r2
 801994e:	00db      	lsls	r3, r3, #3
 8019950:	440b      	add	r3, r1
 8019952:	3312      	adds	r3, #18
 8019954:	881b      	ldrh	r3, [r3, #0]
 8019956:	8b3a      	ldrh	r2, [r7, #24]
 8019958:	429a      	cmp	r2, r3
 801995a:	d840      	bhi.n	80199de <etharp_find_entry+0x156>
            old_queue = i;
 801995c:	7f3b      	ldrb	r3, [r7, #28]
 801995e:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8019960:	7f3a      	ldrb	r2, [r7, #28]
 8019962:	4967      	ldr	r1, [pc, #412]	; (8019b00 <etharp_find_entry+0x278>)
 8019964:	4613      	mov	r3, r2
 8019966:	005b      	lsls	r3, r3, #1
 8019968:	4413      	add	r3, r2
 801996a:	00db      	lsls	r3, r3, #3
 801996c:	440b      	add	r3, r1
 801996e:	3312      	adds	r3, #18
 8019970:	881b      	ldrh	r3, [r3, #0]
 8019972:	833b      	strh	r3, [r7, #24]
 8019974:	e033      	b.n	80199de <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8019976:	7f3a      	ldrb	r2, [r7, #28]
 8019978:	4961      	ldr	r1, [pc, #388]	; (8019b00 <etharp_find_entry+0x278>)
 801997a:	4613      	mov	r3, r2
 801997c:	005b      	lsls	r3, r3, #1
 801997e:	4413      	add	r3, r2
 8019980:	00db      	lsls	r3, r3, #3
 8019982:	440b      	add	r3, r1
 8019984:	3312      	adds	r3, #18
 8019986:	881b      	ldrh	r3, [r3, #0]
 8019988:	8afa      	ldrh	r2, [r7, #22]
 801998a:	429a      	cmp	r2, r3
 801998c:	d827      	bhi.n	80199de <etharp_find_entry+0x156>
            old_pending = i;
 801998e:	7f3b      	ldrb	r3, [r7, #28]
 8019990:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8019992:	7f3a      	ldrb	r2, [r7, #28]
 8019994:	495a      	ldr	r1, [pc, #360]	; (8019b00 <etharp_find_entry+0x278>)
 8019996:	4613      	mov	r3, r2
 8019998:	005b      	lsls	r3, r3, #1
 801999a:	4413      	add	r3, r2
 801999c:	00db      	lsls	r3, r3, #3
 801999e:	440b      	add	r3, r1
 80199a0:	3312      	adds	r3, #18
 80199a2:	881b      	ldrh	r3, [r3, #0]
 80199a4:	82fb      	strh	r3, [r7, #22]
 80199a6:	e01a      	b.n	80199de <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 80199a8:	7cfb      	ldrb	r3, [r7, #19]
 80199aa:	2b01      	cmp	r3, #1
 80199ac:	d917      	bls.n	80199de <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 80199ae:	7f3a      	ldrb	r2, [r7, #28]
 80199b0:	4953      	ldr	r1, [pc, #332]	; (8019b00 <etharp_find_entry+0x278>)
 80199b2:	4613      	mov	r3, r2
 80199b4:	005b      	lsls	r3, r3, #1
 80199b6:	4413      	add	r3, r2
 80199b8:	00db      	lsls	r3, r3, #3
 80199ba:	440b      	add	r3, r1
 80199bc:	3312      	adds	r3, #18
 80199be:	881b      	ldrh	r3, [r3, #0]
 80199c0:	8aba      	ldrh	r2, [r7, #20]
 80199c2:	429a      	cmp	r2, r3
 80199c4:	d80b      	bhi.n	80199de <etharp_find_entry+0x156>
            old_stable = i;
 80199c6:	7f3b      	ldrb	r3, [r7, #28]
 80199c8:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 80199ca:	7f3a      	ldrb	r2, [r7, #28]
 80199cc:	494c      	ldr	r1, [pc, #304]	; (8019b00 <etharp_find_entry+0x278>)
 80199ce:	4613      	mov	r3, r2
 80199d0:	005b      	lsls	r3, r3, #1
 80199d2:	4413      	add	r3, r2
 80199d4:	00db      	lsls	r3, r3, #3
 80199d6:	440b      	add	r3, r1
 80199d8:	3312      	adds	r3, #18
 80199da:	881b      	ldrh	r3, [r3, #0]
 80199dc:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80199de:	7f3b      	ldrb	r3, [r7, #28]
 80199e0:	3301      	adds	r3, #1
 80199e2:	773b      	strb	r3, [r7, #28]
 80199e4:	7f3b      	ldrb	r3, [r7, #28]
 80199e6:	2b09      	cmp	r3, #9
 80199e8:	f67f af68 	bls.w	80198bc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80199ec:	7afb      	ldrb	r3, [r7, #11]
 80199ee:	f003 0302 	and.w	r3, r3, #2
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	d108      	bne.n	8019a08 <etharp_find_entry+0x180>
 80199f6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80199fa:	2b0a      	cmp	r3, #10
 80199fc:	d107      	bne.n	8019a0e <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80199fe:	7afb      	ldrb	r3, [r7, #11]
 8019a00:	f003 0301 	and.w	r3, r3, #1
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	d102      	bne.n	8019a0e <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8019a08:	f04f 33ff 	mov.w	r3, #4294967295
 8019a0c:	e073      	b.n	8019af6 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8019a0e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8019a12:	2b09      	cmp	r3, #9
 8019a14:	dc02      	bgt.n	8019a1c <etharp_find_entry+0x194>
    i = empty;
 8019a16:	7f7b      	ldrb	r3, [r7, #29]
 8019a18:	773b      	strb	r3, [r7, #28]
 8019a1a:	e036      	b.n	8019a8a <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8019a1c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8019a20:	2b09      	cmp	r3, #9
 8019a22:	dc13      	bgt.n	8019a4c <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8019a24:	7fbb      	ldrb	r3, [r7, #30]
 8019a26:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8019a28:	7f3a      	ldrb	r2, [r7, #28]
 8019a2a:	4935      	ldr	r1, [pc, #212]	; (8019b00 <etharp_find_entry+0x278>)
 8019a2c:	4613      	mov	r3, r2
 8019a2e:	005b      	lsls	r3, r3, #1
 8019a30:	4413      	add	r3, r2
 8019a32:	00db      	lsls	r3, r3, #3
 8019a34:	440b      	add	r3, r1
 8019a36:	681b      	ldr	r3, [r3, #0]
 8019a38:	2b00      	cmp	r3, #0
 8019a3a:	d018      	beq.n	8019a6e <etharp_find_entry+0x1e6>
 8019a3c:	4b31      	ldr	r3, [pc, #196]	; (8019b04 <etharp_find_entry+0x27c>)
 8019a3e:	f240 126f 	movw	r2, #367	; 0x16f
 8019a42:	4933      	ldr	r1, [pc, #204]	; (8019b10 <etharp_find_entry+0x288>)
 8019a44:	4831      	ldr	r0, [pc, #196]	; (8019b0c <etharp_find_entry+0x284>)
 8019a46:	f00c fa53 	bl	8025ef0 <iprintf>
 8019a4a:	e010      	b.n	8019a6e <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8019a4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8019a50:	2b09      	cmp	r3, #9
 8019a52:	dc02      	bgt.n	8019a5a <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8019a54:	7ffb      	ldrb	r3, [r7, #31]
 8019a56:	773b      	strb	r3, [r7, #28]
 8019a58:	e009      	b.n	8019a6e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8019a5a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8019a5e:	2b09      	cmp	r3, #9
 8019a60:	dc02      	bgt.n	8019a68 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8019a62:	7efb      	ldrb	r3, [r7, #27]
 8019a64:	773b      	strb	r3, [r7, #28]
 8019a66:	e002      	b.n	8019a6e <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8019a68:	f04f 33ff 	mov.w	r3, #4294967295
 8019a6c:	e043      	b.n	8019af6 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8019a6e:	7f3b      	ldrb	r3, [r7, #28]
 8019a70:	2b09      	cmp	r3, #9
 8019a72:	d906      	bls.n	8019a82 <etharp_find_entry+0x1fa>
 8019a74:	4b23      	ldr	r3, [pc, #140]	; (8019b04 <etharp_find_entry+0x27c>)
 8019a76:	f240 1281 	movw	r2, #385	; 0x181
 8019a7a:	4926      	ldr	r1, [pc, #152]	; (8019b14 <etharp_find_entry+0x28c>)
 8019a7c:	4823      	ldr	r0, [pc, #140]	; (8019b0c <etharp_find_entry+0x284>)
 8019a7e:	f00c fa37 	bl	8025ef0 <iprintf>
    etharp_free_entry(i);
 8019a82:	7f3b      	ldrb	r3, [r7, #28]
 8019a84:	4618      	mov	r0, r3
 8019a86:	f7ff fe25 	bl	80196d4 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8019a8a:	7f3b      	ldrb	r3, [r7, #28]
 8019a8c:	2b09      	cmp	r3, #9
 8019a8e:	d906      	bls.n	8019a9e <etharp_find_entry+0x216>
 8019a90:	4b1c      	ldr	r3, [pc, #112]	; (8019b04 <etharp_find_entry+0x27c>)
 8019a92:	f240 1285 	movw	r2, #389	; 0x185
 8019a96:	491f      	ldr	r1, [pc, #124]	; (8019b14 <etharp_find_entry+0x28c>)
 8019a98:	481c      	ldr	r0, [pc, #112]	; (8019b0c <etharp_find_entry+0x284>)
 8019a9a:	f00c fa29 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8019a9e:	7f3a      	ldrb	r2, [r7, #28]
 8019aa0:	4917      	ldr	r1, [pc, #92]	; (8019b00 <etharp_find_entry+0x278>)
 8019aa2:	4613      	mov	r3, r2
 8019aa4:	005b      	lsls	r3, r3, #1
 8019aa6:	4413      	add	r3, r2
 8019aa8:	00db      	lsls	r3, r3, #3
 8019aaa:	440b      	add	r3, r1
 8019aac:	3314      	adds	r3, #20
 8019aae:	781b      	ldrb	r3, [r3, #0]
 8019ab0:	2b00      	cmp	r3, #0
 8019ab2:	d006      	beq.n	8019ac2 <etharp_find_entry+0x23a>
 8019ab4:	4b13      	ldr	r3, [pc, #76]	; (8019b04 <etharp_find_entry+0x27c>)
 8019ab6:	f240 1287 	movw	r2, #391	; 0x187
 8019aba:	4917      	ldr	r1, [pc, #92]	; (8019b18 <etharp_find_entry+0x290>)
 8019abc:	4813      	ldr	r0, [pc, #76]	; (8019b0c <etharp_find_entry+0x284>)
 8019abe:	f00c fa17 	bl	8025ef0 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8019ac2:	68fb      	ldr	r3, [r7, #12]
 8019ac4:	2b00      	cmp	r3, #0
 8019ac6:	d00a      	beq.n	8019ade <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8019ac8:	7f3a      	ldrb	r2, [r7, #28]
 8019aca:	68fb      	ldr	r3, [r7, #12]
 8019acc:	6819      	ldr	r1, [r3, #0]
 8019ace:	480c      	ldr	r0, [pc, #48]	; (8019b00 <etharp_find_entry+0x278>)
 8019ad0:	4613      	mov	r3, r2
 8019ad2:	005b      	lsls	r3, r3, #1
 8019ad4:	4413      	add	r3, r2
 8019ad6:	00db      	lsls	r3, r3, #3
 8019ad8:	4403      	add	r3, r0
 8019ada:	3304      	adds	r3, #4
 8019adc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8019ade:	7f3a      	ldrb	r2, [r7, #28]
 8019ae0:	4907      	ldr	r1, [pc, #28]	; (8019b00 <etharp_find_entry+0x278>)
 8019ae2:	4613      	mov	r3, r2
 8019ae4:	005b      	lsls	r3, r3, #1
 8019ae6:	4413      	add	r3, r2
 8019ae8:	00db      	lsls	r3, r3, #3
 8019aea:	440b      	add	r3, r1
 8019aec:	3312      	adds	r3, #18
 8019aee:	2200      	movs	r2, #0
 8019af0:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8019af2:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8019af6:	4618      	mov	r0, r3
 8019af8:	3720      	adds	r7, #32
 8019afa:	46bd      	mov	sp, r7
 8019afc:	bd80      	pop	{r7, pc}
 8019afe:	bf00      	nop
 8019b00:	200093a0 	.word	0x200093a0
 8019b04:	080274a4 	.word	0x080274a4
 8019b08:	080274dc 	.word	0x080274dc
 8019b0c:	0802751c 	.word	0x0802751c
 8019b10:	08027544 	.word	0x08027544
 8019b14:	0802755c 	.word	0x0802755c
 8019b18:	08027570 	.word	0x08027570

08019b1c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8019b1c:	b580      	push	{r7, lr}
 8019b1e:	b088      	sub	sp, #32
 8019b20:	af02      	add	r7, sp, #8
 8019b22:	60f8      	str	r0, [r7, #12]
 8019b24:	60b9      	str	r1, [r7, #8]
 8019b26:	607a      	str	r2, [r7, #4]
 8019b28:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8019b2a:	68fb      	ldr	r3, [r7, #12]
 8019b2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8019b30:	2b06      	cmp	r3, #6
 8019b32:	d006      	beq.n	8019b42 <etharp_update_arp_entry+0x26>
 8019b34:	4b48      	ldr	r3, [pc, #288]	; (8019c58 <etharp_update_arp_entry+0x13c>)
 8019b36:	f240 12ab 	movw	r2, #427	; 0x1ab
 8019b3a:	4948      	ldr	r1, [pc, #288]	; (8019c5c <etharp_update_arp_entry+0x140>)
 8019b3c:	4848      	ldr	r0, [pc, #288]	; (8019c60 <etharp_update_arp_entry+0x144>)
 8019b3e:	f00c f9d7 	bl	8025ef0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8019b42:	68bb      	ldr	r3, [r7, #8]
 8019b44:	2b00      	cmp	r3, #0
 8019b46:	d012      	beq.n	8019b6e <etharp_update_arp_entry+0x52>
 8019b48:	68bb      	ldr	r3, [r7, #8]
 8019b4a:	681b      	ldr	r3, [r3, #0]
 8019b4c:	2b00      	cmp	r3, #0
 8019b4e:	d00e      	beq.n	8019b6e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8019b50:	68bb      	ldr	r3, [r7, #8]
 8019b52:	681b      	ldr	r3, [r3, #0]
 8019b54:	68f9      	ldr	r1, [r7, #12]
 8019b56:	4618      	mov	r0, r3
 8019b58:	f001 f8d6 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 8019b5c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8019b5e:	2b00      	cmp	r3, #0
 8019b60:	d105      	bne.n	8019b6e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8019b62:	68bb      	ldr	r3, [r7, #8]
 8019b64:	681b      	ldr	r3, [r3, #0]
 8019b66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8019b6a:	2be0      	cmp	r3, #224	; 0xe0
 8019b6c:	d102      	bne.n	8019b74 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8019b6e:	f06f 030f 	mvn.w	r3, #15
 8019b72:	e06c      	b.n	8019c4e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8019b74:	78fb      	ldrb	r3, [r7, #3]
 8019b76:	68fa      	ldr	r2, [r7, #12]
 8019b78:	4619      	mov	r1, r3
 8019b7a:	68b8      	ldr	r0, [r7, #8]
 8019b7c:	f7ff fe84 	bl	8019888 <etharp_find_entry>
 8019b80:	4603      	mov	r3, r0
 8019b82:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8019b84:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019b88:	2b00      	cmp	r3, #0
 8019b8a:	da02      	bge.n	8019b92 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8019b8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8019b90:	e05d      	b.n	8019c4e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8019b92:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019b96:	4933      	ldr	r1, [pc, #204]	; (8019c64 <etharp_update_arp_entry+0x148>)
 8019b98:	4613      	mov	r3, r2
 8019b9a:	005b      	lsls	r3, r3, #1
 8019b9c:	4413      	add	r3, r2
 8019b9e:	00db      	lsls	r3, r3, #3
 8019ba0:	440b      	add	r3, r1
 8019ba2:	3314      	adds	r3, #20
 8019ba4:	2202      	movs	r2, #2
 8019ba6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8019ba8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019bac:	492d      	ldr	r1, [pc, #180]	; (8019c64 <etharp_update_arp_entry+0x148>)
 8019bae:	4613      	mov	r3, r2
 8019bb0:	005b      	lsls	r3, r3, #1
 8019bb2:	4413      	add	r3, r2
 8019bb4:	00db      	lsls	r3, r3, #3
 8019bb6:	440b      	add	r3, r1
 8019bb8:	3308      	adds	r3, #8
 8019bba:	68fa      	ldr	r2, [r7, #12]
 8019bbc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8019bbe:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019bc2:	4613      	mov	r3, r2
 8019bc4:	005b      	lsls	r3, r3, #1
 8019bc6:	4413      	add	r3, r2
 8019bc8:	00db      	lsls	r3, r3, #3
 8019bca:	3308      	adds	r3, #8
 8019bcc:	4a25      	ldr	r2, [pc, #148]	; (8019c64 <etharp_update_arp_entry+0x148>)
 8019bce:	4413      	add	r3, r2
 8019bd0:	3304      	adds	r3, #4
 8019bd2:	2206      	movs	r2, #6
 8019bd4:	6879      	ldr	r1, [r7, #4]
 8019bd6:	4618      	mov	r0, r3
 8019bd8:	f00c fe5d 	bl	8026896 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8019bdc:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019be0:	4920      	ldr	r1, [pc, #128]	; (8019c64 <etharp_update_arp_entry+0x148>)
 8019be2:	4613      	mov	r3, r2
 8019be4:	005b      	lsls	r3, r3, #1
 8019be6:	4413      	add	r3, r2
 8019be8:	00db      	lsls	r3, r3, #3
 8019bea:	440b      	add	r3, r1
 8019bec:	3312      	adds	r3, #18
 8019bee:	2200      	movs	r2, #0
 8019bf0:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8019bf2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019bf6:	491b      	ldr	r1, [pc, #108]	; (8019c64 <etharp_update_arp_entry+0x148>)
 8019bf8:	4613      	mov	r3, r2
 8019bfa:	005b      	lsls	r3, r3, #1
 8019bfc:	4413      	add	r3, r2
 8019bfe:	00db      	lsls	r3, r3, #3
 8019c00:	440b      	add	r3, r1
 8019c02:	681b      	ldr	r3, [r3, #0]
 8019c04:	2b00      	cmp	r3, #0
 8019c06:	d021      	beq.n	8019c4c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8019c08:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019c0c:	4915      	ldr	r1, [pc, #84]	; (8019c64 <etharp_update_arp_entry+0x148>)
 8019c0e:	4613      	mov	r3, r2
 8019c10:	005b      	lsls	r3, r3, #1
 8019c12:	4413      	add	r3, r2
 8019c14:	00db      	lsls	r3, r3, #3
 8019c16:	440b      	add	r3, r1
 8019c18:	681b      	ldr	r3, [r3, #0]
 8019c1a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8019c1c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8019c20:	4910      	ldr	r1, [pc, #64]	; (8019c64 <etharp_update_arp_entry+0x148>)
 8019c22:	4613      	mov	r3, r2
 8019c24:	005b      	lsls	r3, r3, #1
 8019c26:	4413      	add	r3, r2
 8019c28:	00db      	lsls	r3, r3, #3
 8019c2a:	440b      	add	r3, r1
 8019c2c:	2200      	movs	r2, #0
 8019c2e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8019c30:	68fb      	ldr	r3, [r7, #12]
 8019c32:	f103 0225 	add.w	r2, r3, #37	; 0x25
 8019c36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019c3a:	9300      	str	r3, [sp, #0]
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	6939      	ldr	r1, [r7, #16]
 8019c40:	68f8      	ldr	r0, [r7, #12]
 8019c42:	f009 fabf 	bl	80231c4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8019c46:	6938      	ldr	r0, [r7, #16]
 8019c48:	f003 f996 	bl	801cf78 <pbuf_free>
  }
  return ERR_OK;
 8019c4c:	2300      	movs	r3, #0
}
 8019c4e:	4618      	mov	r0, r3
 8019c50:	3718      	adds	r7, #24
 8019c52:	46bd      	mov	sp, r7
 8019c54:	bd80      	pop	{r7, pc}
 8019c56:	bf00      	nop
 8019c58:	080274a4 	.word	0x080274a4
 8019c5c:	0802759c 	.word	0x0802759c
 8019c60:	0802751c 	.word	0x0802751c
 8019c64:	200093a0 	.word	0x200093a0

08019c68 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8019c68:	b580      	push	{r7, lr}
 8019c6a:	b084      	sub	sp, #16
 8019c6c:	af00      	add	r7, sp, #0
 8019c6e:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019c70:	2300      	movs	r3, #0
 8019c72:	73fb      	strb	r3, [r7, #15]
 8019c74:	e01f      	b.n	8019cb6 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8019c76:	7bfa      	ldrb	r2, [r7, #15]
 8019c78:	4912      	ldr	r1, [pc, #72]	; (8019cc4 <etharp_cleanup_netif+0x5c>)
 8019c7a:	4613      	mov	r3, r2
 8019c7c:	005b      	lsls	r3, r3, #1
 8019c7e:	4413      	add	r3, r2
 8019c80:	00db      	lsls	r3, r3, #3
 8019c82:	440b      	add	r3, r1
 8019c84:	3314      	adds	r3, #20
 8019c86:	781b      	ldrb	r3, [r3, #0]
 8019c88:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8019c8a:	7bbb      	ldrb	r3, [r7, #14]
 8019c8c:	2b00      	cmp	r3, #0
 8019c8e:	d00f      	beq.n	8019cb0 <etharp_cleanup_netif+0x48>
 8019c90:	7bfa      	ldrb	r2, [r7, #15]
 8019c92:	490c      	ldr	r1, [pc, #48]	; (8019cc4 <etharp_cleanup_netif+0x5c>)
 8019c94:	4613      	mov	r3, r2
 8019c96:	005b      	lsls	r3, r3, #1
 8019c98:	4413      	add	r3, r2
 8019c9a:	00db      	lsls	r3, r3, #3
 8019c9c:	440b      	add	r3, r1
 8019c9e:	3308      	adds	r3, #8
 8019ca0:	681a      	ldr	r2, [r3, #0]
 8019ca2:	687b      	ldr	r3, [r7, #4]
 8019ca4:	429a      	cmp	r2, r3
 8019ca6:	d103      	bne.n	8019cb0 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8019ca8:	7bfb      	ldrb	r3, [r7, #15]
 8019caa:	4618      	mov	r0, r3
 8019cac:	f7ff fd12 	bl	80196d4 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019cb0:	7bfb      	ldrb	r3, [r7, #15]
 8019cb2:	3301      	adds	r3, #1
 8019cb4:	73fb      	strb	r3, [r7, #15]
 8019cb6:	7bfb      	ldrb	r3, [r7, #15]
 8019cb8:	2b09      	cmp	r3, #9
 8019cba:	d9dc      	bls.n	8019c76 <etharp_cleanup_netif+0xe>
    }
  }
}
 8019cbc:	bf00      	nop
 8019cbe:	3710      	adds	r7, #16
 8019cc0:	46bd      	mov	sp, r7
 8019cc2:	bd80      	pop	{r7, pc}
 8019cc4:	200093a0 	.word	0x200093a0

08019cc8 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8019cc8:	b5b0      	push	{r4, r5, r7, lr}
 8019cca:	b08a      	sub	sp, #40	; 0x28
 8019ccc:	af04      	add	r7, sp, #16
 8019cce:	6078      	str	r0, [r7, #4]
 8019cd0:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8019cd2:	683b      	ldr	r3, [r7, #0]
 8019cd4:	2b00      	cmp	r3, #0
 8019cd6:	d107      	bne.n	8019ce8 <etharp_input+0x20>
 8019cd8:	4b3d      	ldr	r3, [pc, #244]	; (8019dd0 <etharp_input+0x108>)
 8019cda:	f44f 7222 	mov.w	r2, #648	; 0x288
 8019cde:	493d      	ldr	r1, [pc, #244]	; (8019dd4 <etharp_input+0x10c>)
 8019ce0:	483d      	ldr	r0, [pc, #244]	; (8019dd8 <etharp_input+0x110>)
 8019ce2:	f00c f905 	bl	8025ef0 <iprintf>
 8019ce6:	e06f      	b.n	8019dc8 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8019ce8:	687b      	ldr	r3, [r7, #4]
 8019cea:	685b      	ldr	r3, [r3, #4]
 8019cec:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8019cee:	693b      	ldr	r3, [r7, #16]
 8019cf0:	881b      	ldrh	r3, [r3, #0]
 8019cf2:	b29b      	uxth	r3, r3
 8019cf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019cf8:	d10c      	bne.n	8019d14 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8019cfa:	693b      	ldr	r3, [r7, #16]
 8019cfc:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8019cfe:	2b06      	cmp	r3, #6
 8019d00:	d108      	bne.n	8019d14 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8019d02:	693b      	ldr	r3, [r7, #16]
 8019d04:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8019d06:	2b04      	cmp	r3, #4
 8019d08:	d104      	bne.n	8019d14 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8019d0a:	693b      	ldr	r3, [r7, #16]
 8019d0c:	885b      	ldrh	r3, [r3, #2]
 8019d0e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8019d10:	2b08      	cmp	r3, #8
 8019d12:	d003      	beq.n	8019d1c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8019d14:	6878      	ldr	r0, [r7, #4]
 8019d16:	f003 f92f 	bl	801cf78 <pbuf_free>
    return;
 8019d1a:	e055      	b.n	8019dc8 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8019d1c:	693b      	ldr	r3, [r7, #16]
 8019d1e:	330e      	adds	r3, #14
 8019d20:	681b      	ldr	r3, [r3, #0]
 8019d22:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8019d24:	693b      	ldr	r3, [r7, #16]
 8019d26:	3318      	adds	r3, #24
 8019d28:	681b      	ldr	r3, [r3, #0]
 8019d2a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8019d2c:	683b      	ldr	r3, [r7, #0]
 8019d2e:	3304      	adds	r3, #4
 8019d30:	681b      	ldr	r3, [r3, #0]
 8019d32:	2b00      	cmp	r3, #0
 8019d34:	d102      	bne.n	8019d3c <etharp_input+0x74>
    for_us = 0;
 8019d36:	2300      	movs	r3, #0
 8019d38:	75fb      	strb	r3, [r7, #23]
 8019d3a:	e009      	b.n	8019d50 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8019d3c:	68ba      	ldr	r2, [r7, #8]
 8019d3e:	683b      	ldr	r3, [r7, #0]
 8019d40:	3304      	adds	r3, #4
 8019d42:	681b      	ldr	r3, [r3, #0]
 8019d44:	429a      	cmp	r2, r3
 8019d46:	bf0c      	ite	eq
 8019d48:	2301      	moveq	r3, #1
 8019d4a:	2300      	movne	r3, #0
 8019d4c:	b2db      	uxtb	r3, r3
 8019d4e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8019d50:	693b      	ldr	r3, [r7, #16]
 8019d52:	f103 0208 	add.w	r2, r3, #8
 8019d56:	7dfb      	ldrb	r3, [r7, #23]
 8019d58:	2b00      	cmp	r3, #0
 8019d5a:	d001      	beq.n	8019d60 <etharp_input+0x98>
 8019d5c:	2301      	movs	r3, #1
 8019d5e:	e000      	b.n	8019d62 <etharp_input+0x9a>
 8019d60:	2302      	movs	r3, #2
 8019d62:	f107 010c 	add.w	r1, r7, #12
 8019d66:	6838      	ldr	r0, [r7, #0]
 8019d68:	f7ff fed8 	bl	8019b1c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8019d6c:	693b      	ldr	r3, [r7, #16]
 8019d6e:	88db      	ldrh	r3, [r3, #6]
 8019d70:	b29b      	uxth	r3, r3
 8019d72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019d76:	d003      	beq.n	8019d80 <etharp_input+0xb8>
 8019d78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019d7c:	d01e      	beq.n	8019dbc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 8019d7e:	e020      	b.n	8019dc2 <etharp_input+0xfa>
    if (for_us) {
 8019d80:	7dfb      	ldrb	r3, [r7, #23]
 8019d82:	2b00      	cmp	r3, #0
 8019d84:	d01c      	beq.n	8019dc0 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8019d86:	683b      	ldr	r3, [r7, #0]
 8019d88:	f103 0025 	add.w	r0, r3, #37	; 0x25
 8019d8c:	693b      	ldr	r3, [r7, #16]
 8019d8e:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8019d92:	683b      	ldr	r3, [r7, #0]
 8019d94:	f103 0525 	add.w	r5, r3, #37	; 0x25
 8019d98:	683b      	ldr	r3, [r7, #0]
 8019d9a:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8019d9c:	693a      	ldr	r2, [r7, #16]
 8019d9e:	3208      	adds	r2, #8
      etharp_raw(netif,
 8019da0:	2102      	movs	r1, #2
 8019da2:	9103      	str	r1, [sp, #12]
 8019da4:	f107 010c 	add.w	r1, r7, #12
 8019da8:	9102      	str	r1, [sp, #8]
 8019daa:	9201      	str	r2, [sp, #4]
 8019dac:	9300      	str	r3, [sp, #0]
 8019dae:	462b      	mov	r3, r5
 8019db0:	4622      	mov	r2, r4
 8019db2:	4601      	mov	r1, r0
 8019db4:	6838      	ldr	r0, [r7, #0]
 8019db6:	f000 fae3 	bl	801a380 <etharp_raw>
    break;
 8019dba:	e001      	b.n	8019dc0 <etharp_input+0xf8>
    break;
 8019dbc:	bf00      	nop
 8019dbe:	e000      	b.n	8019dc2 <etharp_input+0xfa>
    break;
 8019dc0:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8019dc2:	6878      	ldr	r0, [r7, #4]
 8019dc4:	f003 f8d8 	bl	801cf78 <pbuf_free>
}
 8019dc8:	3718      	adds	r7, #24
 8019dca:	46bd      	mov	sp, r7
 8019dcc:	bdb0      	pop	{r4, r5, r7, pc}
 8019dce:	bf00      	nop
 8019dd0:	080274a4 	.word	0x080274a4
 8019dd4:	080275f4 	.word	0x080275f4
 8019dd8:	0802751c 	.word	0x0802751c

08019ddc <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 8019ddc:	b580      	push	{r7, lr}
 8019dde:	b086      	sub	sp, #24
 8019de0:	af02      	add	r7, sp, #8
 8019de2:	60f8      	str	r0, [r7, #12]
 8019de4:	60b9      	str	r1, [r7, #8]
 8019de6:	4613      	mov	r3, r2
 8019de8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8019dea:	79fa      	ldrb	r2, [r7, #7]
 8019dec:	4944      	ldr	r1, [pc, #272]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019dee:	4613      	mov	r3, r2
 8019df0:	005b      	lsls	r3, r3, #1
 8019df2:	4413      	add	r3, r2
 8019df4:	00db      	lsls	r3, r3, #3
 8019df6:	440b      	add	r3, r1
 8019df8:	3314      	adds	r3, #20
 8019dfa:	781b      	ldrb	r3, [r3, #0]
 8019dfc:	2b01      	cmp	r3, #1
 8019dfe:	d806      	bhi.n	8019e0e <etharp_output_to_arp_index+0x32>
 8019e00:	4b40      	ldr	r3, [pc, #256]	; (8019f04 <etharp_output_to_arp_index+0x128>)
 8019e02:	f240 22ed 	movw	r2, #749	; 0x2ed
 8019e06:	4940      	ldr	r1, [pc, #256]	; (8019f08 <etharp_output_to_arp_index+0x12c>)
 8019e08:	4840      	ldr	r0, [pc, #256]	; (8019f0c <etharp_output_to_arp_index+0x130>)
 8019e0a:	f00c f871 	bl	8025ef0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8019e0e:	79fa      	ldrb	r2, [r7, #7]
 8019e10:	493b      	ldr	r1, [pc, #236]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019e12:	4613      	mov	r3, r2
 8019e14:	005b      	lsls	r3, r3, #1
 8019e16:	4413      	add	r3, r2
 8019e18:	00db      	lsls	r3, r3, #3
 8019e1a:	440b      	add	r3, r1
 8019e1c:	3314      	adds	r3, #20
 8019e1e:	781b      	ldrb	r3, [r3, #0]
 8019e20:	2b02      	cmp	r3, #2
 8019e22:	d153      	bne.n	8019ecc <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8019e24:	79fa      	ldrb	r2, [r7, #7]
 8019e26:	4936      	ldr	r1, [pc, #216]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019e28:	4613      	mov	r3, r2
 8019e2a:	005b      	lsls	r3, r3, #1
 8019e2c:	4413      	add	r3, r2
 8019e2e:	00db      	lsls	r3, r3, #3
 8019e30:	440b      	add	r3, r1
 8019e32:	3312      	adds	r3, #18
 8019e34:	881b      	ldrh	r3, [r3, #0]
 8019e36:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8019e3a:	d919      	bls.n	8019e70 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8019e3c:	79fa      	ldrb	r2, [r7, #7]
 8019e3e:	4613      	mov	r3, r2
 8019e40:	005b      	lsls	r3, r3, #1
 8019e42:	4413      	add	r3, r2
 8019e44:	00db      	lsls	r3, r3, #3
 8019e46:	4a2e      	ldr	r2, [pc, #184]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019e48:	4413      	add	r3, r2
 8019e4a:	3304      	adds	r3, #4
 8019e4c:	4619      	mov	r1, r3
 8019e4e:	68f8      	ldr	r0, [r7, #12]
 8019e50:	f000 fb44 	bl	801a4dc <etharp_request>
 8019e54:	4603      	mov	r3, r0
 8019e56:	2b00      	cmp	r3, #0
 8019e58:	d138      	bne.n	8019ecc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8019e5a:	79fa      	ldrb	r2, [r7, #7]
 8019e5c:	4928      	ldr	r1, [pc, #160]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019e5e:	4613      	mov	r3, r2
 8019e60:	005b      	lsls	r3, r3, #1
 8019e62:	4413      	add	r3, r2
 8019e64:	00db      	lsls	r3, r3, #3
 8019e66:	440b      	add	r3, r1
 8019e68:	3314      	adds	r3, #20
 8019e6a:	2203      	movs	r2, #3
 8019e6c:	701a      	strb	r2, [r3, #0]
 8019e6e:	e02d      	b.n	8019ecc <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8019e70:	79fa      	ldrb	r2, [r7, #7]
 8019e72:	4923      	ldr	r1, [pc, #140]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019e74:	4613      	mov	r3, r2
 8019e76:	005b      	lsls	r3, r3, #1
 8019e78:	4413      	add	r3, r2
 8019e7a:	00db      	lsls	r3, r3, #3
 8019e7c:	440b      	add	r3, r1
 8019e7e:	3312      	adds	r3, #18
 8019e80:	881b      	ldrh	r3, [r3, #0]
 8019e82:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8019e86:	d321      	bcc.n	8019ecc <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8019e88:	79fa      	ldrb	r2, [r7, #7]
 8019e8a:	4613      	mov	r3, r2
 8019e8c:	005b      	lsls	r3, r3, #1
 8019e8e:	4413      	add	r3, r2
 8019e90:	00db      	lsls	r3, r3, #3
 8019e92:	4a1b      	ldr	r2, [pc, #108]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019e94:	4413      	add	r3, r2
 8019e96:	1d19      	adds	r1, r3, #4
 8019e98:	79fa      	ldrb	r2, [r7, #7]
 8019e9a:	4613      	mov	r3, r2
 8019e9c:	005b      	lsls	r3, r3, #1
 8019e9e:	4413      	add	r3, r2
 8019ea0:	00db      	lsls	r3, r3, #3
 8019ea2:	3308      	adds	r3, #8
 8019ea4:	4a16      	ldr	r2, [pc, #88]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019ea6:	4413      	add	r3, r2
 8019ea8:	3304      	adds	r3, #4
 8019eaa:	461a      	mov	r2, r3
 8019eac:	68f8      	ldr	r0, [r7, #12]
 8019eae:	f000 faf3 	bl	801a498 <etharp_request_dst>
 8019eb2:	4603      	mov	r3, r0
 8019eb4:	2b00      	cmp	r3, #0
 8019eb6:	d109      	bne.n	8019ecc <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8019eb8:	79fa      	ldrb	r2, [r7, #7]
 8019eba:	4911      	ldr	r1, [pc, #68]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019ebc:	4613      	mov	r3, r2
 8019ebe:	005b      	lsls	r3, r3, #1
 8019ec0:	4413      	add	r3, r2
 8019ec2:	00db      	lsls	r3, r3, #3
 8019ec4:	440b      	add	r3, r1
 8019ec6:	3314      	adds	r3, #20
 8019ec8:	2203      	movs	r2, #3
 8019eca:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8019ecc:	68fb      	ldr	r3, [r7, #12]
 8019ece:	f103 0125 	add.w	r1, r3, #37	; 0x25
 8019ed2:	79fa      	ldrb	r2, [r7, #7]
 8019ed4:	4613      	mov	r3, r2
 8019ed6:	005b      	lsls	r3, r3, #1
 8019ed8:	4413      	add	r3, r2
 8019eda:	00db      	lsls	r3, r3, #3
 8019edc:	3308      	adds	r3, #8
 8019ede:	4a08      	ldr	r2, [pc, #32]	; (8019f00 <etharp_output_to_arp_index+0x124>)
 8019ee0:	4413      	add	r3, r2
 8019ee2:	1d1a      	adds	r2, r3, #4
 8019ee4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019ee8:	9300      	str	r3, [sp, #0]
 8019eea:	4613      	mov	r3, r2
 8019eec:	460a      	mov	r2, r1
 8019eee:	68b9      	ldr	r1, [r7, #8]
 8019ef0:	68f8      	ldr	r0, [r7, #12]
 8019ef2:	f009 f967 	bl	80231c4 <ethernet_output>
 8019ef6:	4603      	mov	r3, r0
}
 8019ef8:	4618      	mov	r0, r3
 8019efa:	3710      	adds	r7, #16
 8019efc:	46bd      	mov	sp, r7
 8019efe:	bd80      	pop	{r7, pc}
 8019f00:	200093a0 	.word	0x200093a0
 8019f04:	080274a4 	.word	0x080274a4
 8019f08:	08027614 	.word	0x08027614
 8019f0c:	0802751c 	.word	0x0802751c

08019f10 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8019f10:	b580      	push	{r7, lr}
 8019f12:	b08a      	sub	sp, #40	; 0x28
 8019f14:	af02      	add	r7, sp, #8
 8019f16:	60f8      	str	r0, [r7, #12]
 8019f18:	60b9      	str	r1, [r7, #8]
 8019f1a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8019f1c:	687b      	ldr	r3, [r7, #4]
 8019f1e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019f20:	68fb      	ldr	r3, [r7, #12]
 8019f22:	2b00      	cmp	r3, #0
 8019f24:	d106      	bne.n	8019f34 <etharp_output+0x24>
 8019f26:	4b69      	ldr	r3, [pc, #420]	; (801a0cc <etharp_output+0x1bc>)
 8019f28:	f240 321b 	movw	r2, #795	; 0x31b
 8019f2c:	4968      	ldr	r1, [pc, #416]	; (801a0d0 <etharp_output+0x1c0>)
 8019f2e:	4869      	ldr	r0, [pc, #420]	; (801a0d4 <etharp_output+0x1c4>)
 8019f30:	f00b ffde 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8019f34:	68bb      	ldr	r3, [r7, #8]
 8019f36:	2b00      	cmp	r3, #0
 8019f38:	d106      	bne.n	8019f48 <etharp_output+0x38>
 8019f3a:	4b64      	ldr	r3, [pc, #400]	; (801a0cc <etharp_output+0x1bc>)
 8019f3c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8019f40:	4965      	ldr	r1, [pc, #404]	; (801a0d8 <etharp_output+0x1c8>)
 8019f42:	4864      	ldr	r0, [pc, #400]	; (801a0d4 <etharp_output+0x1c4>)
 8019f44:	f00b ffd4 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8019f48:	687b      	ldr	r3, [r7, #4]
 8019f4a:	2b00      	cmp	r3, #0
 8019f4c:	d106      	bne.n	8019f5c <etharp_output+0x4c>
 8019f4e:	4b5f      	ldr	r3, [pc, #380]	; (801a0cc <etharp_output+0x1bc>)
 8019f50:	f240 321d 	movw	r2, #797	; 0x31d
 8019f54:	4961      	ldr	r1, [pc, #388]	; (801a0dc <etharp_output+0x1cc>)
 8019f56:	485f      	ldr	r0, [pc, #380]	; (801a0d4 <etharp_output+0x1c4>)
 8019f58:	f00b ffca 	bl	8025ef0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8019f5c:	687b      	ldr	r3, [r7, #4]
 8019f5e:	681b      	ldr	r3, [r3, #0]
 8019f60:	68f9      	ldr	r1, [r7, #12]
 8019f62:	4618      	mov	r0, r3
 8019f64:	f000 fed0 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 8019f68:	4603      	mov	r3, r0
 8019f6a:	2b00      	cmp	r3, #0
 8019f6c:	d002      	beq.n	8019f74 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8019f6e:	4b5c      	ldr	r3, [pc, #368]	; (801a0e0 <etharp_output+0x1d0>)
 8019f70:	61fb      	str	r3, [r7, #28]
 8019f72:	e09b      	b.n	801a0ac <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8019f74:	687b      	ldr	r3, [r7, #4]
 8019f76:	681b      	ldr	r3, [r3, #0]
 8019f78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019f7c:	2be0      	cmp	r3, #224	; 0xe0
 8019f7e:	d118      	bne.n	8019fb2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8019f80:	2301      	movs	r3, #1
 8019f82:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8019f84:	2300      	movs	r3, #0
 8019f86:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8019f88:	235e      	movs	r3, #94	; 0x5e
 8019f8a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8019f8c:	687b      	ldr	r3, [r7, #4]
 8019f8e:	3301      	adds	r3, #1
 8019f90:	781b      	ldrb	r3, [r3, #0]
 8019f92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019f96:	b2db      	uxtb	r3, r3
 8019f98:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	3302      	adds	r3, #2
 8019f9e:	781b      	ldrb	r3, [r3, #0]
 8019fa0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	3303      	adds	r3, #3
 8019fa6:	781b      	ldrb	r3, [r3, #0]
 8019fa8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8019faa:	f107 0310 	add.w	r3, r7, #16
 8019fae:	61fb      	str	r3, [r7, #28]
 8019fb0:	e07c      	b.n	801a0ac <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019fb2:	687b      	ldr	r3, [r7, #4]
 8019fb4:	681a      	ldr	r2, [r3, #0]
 8019fb6:	68fb      	ldr	r3, [r7, #12]
 8019fb8:	3304      	adds	r3, #4
 8019fba:	681b      	ldr	r3, [r3, #0]
 8019fbc:	405a      	eors	r2, r3
 8019fbe:	68fb      	ldr	r3, [r7, #12]
 8019fc0:	3308      	adds	r3, #8
 8019fc2:	681b      	ldr	r3, [r3, #0]
 8019fc4:	4013      	ands	r3, r2
 8019fc6:	2b00      	cmp	r3, #0
 8019fc8:	d012      	beq.n	8019ff0 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	681b      	ldr	r3, [r3, #0]
 8019fce:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019fd0:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8019fd4:	4293      	cmp	r3, r2
 8019fd6:	d00b      	beq.n	8019ff0 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8019fd8:	68fb      	ldr	r3, [r7, #12]
 8019fda:	330c      	adds	r3, #12
 8019fdc:	681b      	ldr	r3, [r3, #0]
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	d003      	beq.n	8019fea <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8019fe2:	68fb      	ldr	r3, [r7, #12]
 8019fe4:	330c      	adds	r3, #12
 8019fe6:	61bb      	str	r3, [r7, #24]
 8019fe8:	e002      	b.n	8019ff0 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8019fea:	f06f 0303 	mvn.w	r3, #3
 8019fee:	e069      	b.n	801a0c4 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019ff0:	4b3c      	ldr	r3, [pc, #240]	; (801a0e4 <etharp_output+0x1d4>)
 8019ff2:	781b      	ldrb	r3, [r3, #0]
 8019ff4:	4619      	mov	r1, r3
 8019ff6:	4a3c      	ldr	r2, [pc, #240]	; (801a0e8 <etharp_output+0x1d8>)
 8019ff8:	460b      	mov	r3, r1
 8019ffa:	005b      	lsls	r3, r3, #1
 8019ffc:	440b      	add	r3, r1
 8019ffe:	00db      	lsls	r3, r3, #3
 801a000:	4413      	add	r3, r2
 801a002:	3314      	adds	r3, #20
 801a004:	781b      	ldrb	r3, [r3, #0]
 801a006:	2b01      	cmp	r3, #1
 801a008:	d917      	bls.n	801a03a <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801a00a:	69bb      	ldr	r3, [r7, #24]
 801a00c:	681a      	ldr	r2, [r3, #0]
 801a00e:	4b35      	ldr	r3, [pc, #212]	; (801a0e4 <etharp_output+0x1d4>)
 801a010:	781b      	ldrb	r3, [r3, #0]
 801a012:	4618      	mov	r0, r3
 801a014:	4934      	ldr	r1, [pc, #208]	; (801a0e8 <etharp_output+0x1d8>)
 801a016:	4603      	mov	r3, r0
 801a018:	005b      	lsls	r3, r3, #1
 801a01a:	4403      	add	r3, r0
 801a01c:	00db      	lsls	r3, r3, #3
 801a01e:	440b      	add	r3, r1
 801a020:	3304      	adds	r3, #4
 801a022:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801a024:	429a      	cmp	r2, r3
 801a026:	d108      	bne.n	801a03a <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801a028:	4b2e      	ldr	r3, [pc, #184]	; (801a0e4 <etharp_output+0x1d4>)
 801a02a:	781b      	ldrb	r3, [r3, #0]
 801a02c:	461a      	mov	r2, r3
 801a02e:	68b9      	ldr	r1, [r7, #8]
 801a030:	68f8      	ldr	r0, [r7, #12]
 801a032:	f7ff fed3 	bl	8019ddc <etharp_output_to_arp_index>
 801a036:	4603      	mov	r3, r0
 801a038:	e044      	b.n	801a0c4 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a03a:	2300      	movs	r3, #0
 801a03c:	75fb      	strb	r3, [r7, #23]
 801a03e:	e02a      	b.n	801a096 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a040:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801a044:	4928      	ldr	r1, [pc, #160]	; (801a0e8 <etharp_output+0x1d8>)
 801a046:	4613      	mov	r3, r2
 801a048:	005b      	lsls	r3, r3, #1
 801a04a:	4413      	add	r3, r2
 801a04c:	00db      	lsls	r3, r3, #3
 801a04e:	440b      	add	r3, r1
 801a050:	3314      	adds	r3, #20
 801a052:	781b      	ldrb	r3, [r3, #0]
 801a054:	2b01      	cmp	r3, #1
 801a056:	d918      	bls.n	801a08a <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801a058:	69bb      	ldr	r3, [r7, #24]
 801a05a:	6819      	ldr	r1, [r3, #0]
 801a05c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801a060:	4821      	ldr	r0, [pc, #132]	; (801a0e8 <etharp_output+0x1d8>)
 801a062:	4613      	mov	r3, r2
 801a064:	005b      	lsls	r3, r3, #1
 801a066:	4413      	add	r3, r2
 801a068:	00db      	lsls	r3, r3, #3
 801a06a:	4403      	add	r3, r0
 801a06c:	3304      	adds	r3, #4
 801a06e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801a070:	4299      	cmp	r1, r3
 801a072:	d10a      	bne.n	801a08a <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 801a074:	7dfa      	ldrb	r2, [r7, #23]
 801a076:	4b1b      	ldr	r3, [pc, #108]	; (801a0e4 <etharp_output+0x1d4>)
 801a078:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801a07a:	7dfb      	ldrb	r3, [r7, #23]
 801a07c:	461a      	mov	r2, r3
 801a07e:	68b9      	ldr	r1, [r7, #8]
 801a080:	68f8      	ldr	r0, [r7, #12]
 801a082:	f7ff feab 	bl	8019ddc <etharp_output_to_arp_index>
 801a086:	4603      	mov	r3, r0
 801a088:	e01c      	b.n	801a0c4 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801a08a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801a08e:	b2db      	uxtb	r3, r3
 801a090:	3301      	adds	r3, #1
 801a092:	b2db      	uxtb	r3, r3
 801a094:	75fb      	strb	r3, [r7, #23]
 801a096:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801a09a:	2b09      	cmp	r3, #9
 801a09c:	ddd0      	ble.n	801a040 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801a09e:	68ba      	ldr	r2, [r7, #8]
 801a0a0:	69b9      	ldr	r1, [r7, #24]
 801a0a2:	68f8      	ldr	r0, [r7, #12]
 801a0a4:	f000 f822 	bl	801a0ec <etharp_query>
 801a0a8:	4603      	mov	r3, r0
 801a0aa:	e00b      	b.n	801a0c4 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 801a0ac:	68fb      	ldr	r3, [r7, #12]
 801a0ae:	f103 0225 	add.w	r2, r3, #37	; 0x25
 801a0b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a0b6:	9300      	str	r3, [sp, #0]
 801a0b8:	69fb      	ldr	r3, [r7, #28]
 801a0ba:	68b9      	ldr	r1, [r7, #8]
 801a0bc:	68f8      	ldr	r0, [r7, #12]
 801a0be:	f009 f881 	bl	80231c4 <ethernet_output>
 801a0c2:	4603      	mov	r3, r0
}
 801a0c4:	4618      	mov	r0, r3
 801a0c6:	3720      	adds	r7, #32
 801a0c8:	46bd      	mov	sp, r7
 801a0ca:	bd80      	pop	{r7, pc}
 801a0cc:	080274a4 	.word	0x080274a4
 801a0d0:	080275f4 	.word	0x080275f4
 801a0d4:	0802751c 	.word	0x0802751c
 801a0d8:	08027644 	.word	0x08027644
 801a0dc:	080275e4 	.word	0x080275e4
 801a0e0:	0802b838 	.word	0x0802b838
 801a0e4:	20009490 	.word	0x20009490
 801a0e8:	200093a0 	.word	0x200093a0

0801a0ec <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801a0ec:	b580      	push	{r7, lr}
 801a0ee:	b08c      	sub	sp, #48	; 0x30
 801a0f0:	af02      	add	r7, sp, #8
 801a0f2:	60f8      	str	r0, [r7, #12]
 801a0f4:	60b9      	str	r1, [r7, #8]
 801a0f6:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 801a0f8:	68fb      	ldr	r3, [r7, #12]
 801a0fa:	3325      	adds	r3, #37	; 0x25
 801a0fc:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801a0fe:	23ff      	movs	r3, #255	; 0xff
 801a100:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801a104:	2300      	movs	r3, #0
 801a106:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a108:	68bb      	ldr	r3, [r7, #8]
 801a10a:	681b      	ldr	r3, [r3, #0]
 801a10c:	68f9      	ldr	r1, [r7, #12]
 801a10e:	4618      	mov	r0, r3
 801a110:	f000 fdfa 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 801a114:	4603      	mov	r3, r0
 801a116:	2b00      	cmp	r3, #0
 801a118:	d10c      	bne.n	801a134 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a11a:	68bb      	ldr	r3, [r7, #8]
 801a11c:	681b      	ldr	r3, [r3, #0]
 801a11e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801a122:	2be0      	cmp	r3, #224	; 0xe0
 801a124:	d006      	beq.n	801a134 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801a126:	68bb      	ldr	r3, [r7, #8]
 801a128:	2b00      	cmp	r3, #0
 801a12a:	d003      	beq.n	801a134 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801a12c:	68bb      	ldr	r3, [r7, #8]
 801a12e:	681b      	ldr	r3, [r3, #0]
 801a130:	2b00      	cmp	r3, #0
 801a132:	d102      	bne.n	801a13a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801a134:	f06f 030f 	mvn.w	r3, #15
 801a138:	e10f      	b.n	801a35a <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801a13a:	68fa      	ldr	r2, [r7, #12]
 801a13c:	2101      	movs	r1, #1
 801a13e:	68b8      	ldr	r0, [r7, #8]
 801a140:	f7ff fba2 	bl	8019888 <etharp_find_entry>
 801a144:	4603      	mov	r3, r0
 801a146:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 801a148:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a14c:	2b00      	cmp	r3, #0
 801a14e:	da02      	bge.n	801a156 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 801a150:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801a154:	e101      	b.n	801a35a <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801a156:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a15a:	4982      	ldr	r1, [pc, #520]	; (801a364 <etharp_query+0x278>)
 801a15c:	4613      	mov	r3, r2
 801a15e:	005b      	lsls	r3, r3, #1
 801a160:	4413      	add	r3, r2
 801a162:	00db      	lsls	r3, r3, #3
 801a164:	440b      	add	r3, r1
 801a166:	3314      	adds	r3, #20
 801a168:	781b      	ldrb	r3, [r3, #0]
 801a16a:	2b00      	cmp	r3, #0
 801a16c:	d117      	bne.n	801a19e <etharp_query+0xb2>
    is_new_entry = 1;
 801a16e:	2301      	movs	r3, #1
 801a170:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801a172:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a176:	497b      	ldr	r1, [pc, #492]	; (801a364 <etharp_query+0x278>)
 801a178:	4613      	mov	r3, r2
 801a17a:	005b      	lsls	r3, r3, #1
 801a17c:	4413      	add	r3, r2
 801a17e:	00db      	lsls	r3, r3, #3
 801a180:	440b      	add	r3, r1
 801a182:	3314      	adds	r3, #20
 801a184:	2201      	movs	r2, #1
 801a186:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801a188:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a18c:	4975      	ldr	r1, [pc, #468]	; (801a364 <etharp_query+0x278>)
 801a18e:	4613      	mov	r3, r2
 801a190:	005b      	lsls	r3, r3, #1
 801a192:	4413      	add	r3, r2
 801a194:	00db      	lsls	r3, r3, #3
 801a196:	440b      	add	r3, r1
 801a198:	3308      	adds	r3, #8
 801a19a:	68fa      	ldr	r2, [r7, #12]
 801a19c:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801a19e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a1a2:	4970      	ldr	r1, [pc, #448]	; (801a364 <etharp_query+0x278>)
 801a1a4:	4613      	mov	r3, r2
 801a1a6:	005b      	lsls	r3, r3, #1
 801a1a8:	4413      	add	r3, r2
 801a1aa:	00db      	lsls	r3, r3, #3
 801a1ac:	440b      	add	r3, r1
 801a1ae:	3314      	adds	r3, #20
 801a1b0:	781b      	ldrb	r3, [r3, #0]
 801a1b2:	2b01      	cmp	r3, #1
 801a1b4:	d012      	beq.n	801a1dc <etharp_query+0xf0>
 801a1b6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a1ba:	496a      	ldr	r1, [pc, #424]	; (801a364 <etharp_query+0x278>)
 801a1bc:	4613      	mov	r3, r2
 801a1be:	005b      	lsls	r3, r3, #1
 801a1c0:	4413      	add	r3, r2
 801a1c2:	00db      	lsls	r3, r3, #3
 801a1c4:	440b      	add	r3, r1
 801a1c6:	3314      	adds	r3, #20
 801a1c8:	781b      	ldrb	r3, [r3, #0]
 801a1ca:	2b01      	cmp	r3, #1
 801a1cc:	d806      	bhi.n	801a1dc <etharp_query+0xf0>
 801a1ce:	4b66      	ldr	r3, [pc, #408]	; (801a368 <etharp_query+0x27c>)
 801a1d0:	f240 32c9 	movw	r2, #969	; 0x3c9
 801a1d4:	4965      	ldr	r1, [pc, #404]	; (801a36c <etharp_query+0x280>)
 801a1d6:	4866      	ldr	r0, [pc, #408]	; (801a370 <etharp_query+0x284>)
 801a1d8:	f00b fe8a 	bl	8025ef0 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801a1dc:	6a3b      	ldr	r3, [r7, #32]
 801a1de:	2b00      	cmp	r3, #0
 801a1e0:	d102      	bne.n	801a1e8 <etharp_query+0xfc>
 801a1e2:	687b      	ldr	r3, [r7, #4]
 801a1e4:	2b00      	cmp	r3, #0
 801a1e6:	d10c      	bne.n	801a202 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801a1e8:	68b9      	ldr	r1, [r7, #8]
 801a1ea:	68f8      	ldr	r0, [r7, #12]
 801a1ec:	f000 f976 	bl	801a4dc <etharp_request>
 801a1f0:	4603      	mov	r3, r0
 801a1f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801a1f6:	687b      	ldr	r3, [r7, #4]
 801a1f8:	2b00      	cmp	r3, #0
 801a1fa:	d102      	bne.n	801a202 <etharp_query+0x116>
      return result;
 801a1fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801a200:	e0ab      	b.n	801a35a <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801a202:	687b      	ldr	r3, [r7, #4]
 801a204:	2b00      	cmp	r3, #0
 801a206:	d106      	bne.n	801a216 <etharp_query+0x12a>
 801a208:	4b57      	ldr	r3, [pc, #348]	; (801a368 <etharp_query+0x27c>)
 801a20a:	f240 32db 	movw	r2, #987	; 0x3db
 801a20e:	4959      	ldr	r1, [pc, #356]	; (801a374 <etharp_query+0x288>)
 801a210:	4857      	ldr	r0, [pc, #348]	; (801a370 <etharp_query+0x284>)
 801a212:	f00b fe6d 	bl	8025ef0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801a216:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a21a:	4952      	ldr	r1, [pc, #328]	; (801a364 <etharp_query+0x278>)
 801a21c:	4613      	mov	r3, r2
 801a21e:	005b      	lsls	r3, r3, #1
 801a220:	4413      	add	r3, r2
 801a222:	00db      	lsls	r3, r3, #3
 801a224:	440b      	add	r3, r1
 801a226:	3314      	adds	r3, #20
 801a228:	781b      	ldrb	r3, [r3, #0]
 801a22a:	2b01      	cmp	r3, #1
 801a22c:	d919      	bls.n	801a262 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 801a22e:	7cfa      	ldrb	r2, [r7, #19]
 801a230:	4b51      	ldr	r3, [pc, #324]	; (801a378 <etharp_query+0x28c>)
 801a232:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801a234:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a238:	4613      	mov	r3, r2
 801a23a:	005b      	lsls	r3, r3, #1
 801a23c:	4413      	add	r3, r2
 801a23e:	00db      	lsls	r3, r3, #3
 801a240:	3308      	adds	r3, #8
 801a242:	4a48      	ldr	r2, [pc, #288]	; (801a364 <etharp_query+0x278>)
 801a244:	4413      	add	r3, r2
 801a246:	1d1a      	adds	r2, r3, #4
 801a248:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a24c:	9300      	str	r3, [sp, #0]
 801a24e:	4613      	mov	r3, r2
 801a250:	697a      	ldr	r2, [r7, #20]
 801a252:	6879      	ldr	r1, [r7, #4]
 801a254:	68f8      	ldr	r0, [r7, #12]
 801a256:	f008 ffb5 	bl	80231c4 <ethernet_output>
 801a25a:	4603      	mov	r3, r0
 801a25c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a260:	e079      	b.n	801a356 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a262:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a266:	493f      	ldr	r1, [pc, #252]	; (801a364 <etharp_query+0x278>)
 801a268:	4613      	mov	r3, r2
 801a26a:	005b      	lsls	r3, r3, #1
 801a26c:	4413      	add	r3, r2
 801a26e:	00db      	lsls	r3, r3, #3
 801a270:	440b      	add	r3, r1
 801a272:	3314      	adds	r3, #20
 801a274:	781b      	ldrb	r3, [r3, #0]
 801a276:	2b01      	cmp	r3, #1
 801a278:	d16d      	bne.n	801a356 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801a27a:	2300      	movs	r3, #0
 801a27c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 801a27e:	687b      	ldr	r3, [r7, #4]
 801a280:	61fb      	str	r3, [r7, #28]
    while (p) {
 801a282:	e01a      	b.n	801a2ba <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801a284:	69fb      	ldr	r3, [r7, #28]
 801a286:	895a      	ldrh	r2, [r3, #10]
 801a288:	69fb      	ldr	r3, [r7, #28]
 801a28a:	891b      	ldrh	r3, [r3, #8]
 801a28c:	429a      	cmp	r2, r3
 801a28e:	d10a      	bne.n	801a2a6 <etharp_query+0x1ba>
 801a290:	69fb      	ldr	r3, [r7, #28]
 801a292:	681b      	ldr	r3, [r3, #0]
 801a294:	2b00      	cmp	r3, #0
 801a296:	d006      	beq.n	801a2a6 <etharp_query+0x1ba>
 801a298:	4b33      	ldr	r3, [pc, #204]	; (801a368 <etharp_query+0x27c>)
 801a29a:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 801a29e:	4937      	ldr	r1, [pc, #220]	; (801a37c <etharp_query+0x290>)
 801a2a0:	4833      	ldr	r0, [pc, #204]	; (801a370 <etharp_query+0x284>)
 801a2a2:	f00b fe25 	bl	8025ef0 <iprintf>
      if (p->type != PBUF_ROM) {
 801a2a6:	69fb      	ldr	r3, [r7, #28]
 801a2a8:	7b1b      	ldrb	r3, [r3, #12]
 801a2aa:	2b01      	cmp	r3, #1
 801a2ac:	d002      	beq.n	801a2b4 <etharp_query+0x1c8>
        copy_needed = 1;
 801a2ae:	2301      	movs	r3, #1
 801a2b0:	61bb      	str	r3, [r7, #24]
        break;
 801a2b2:	e005      	b.n	801a2c0 <etharp_query+0x1d4>
      }
      p = p->next;
 801a2b4:	69fb      	ldr	r3, [r7, #28]
 801a2b6:	681b      	ldr	r3, [r3, #0]
 801a2b8:	61fb      	str	r3, [r7, #28]
    while (p) {
 801a2ba:	69fb      	ldr	r3, [r7, #28]
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	d1e1      	bne.n	801a284 <etharp_query+0x198>
    }
    if (copy_needed) {
 801a2c0:	69bb      	ldr	r3, [r7, #24]
 801a2c2:	2b00      	cmp	r3, #0
 801a2c4:	d017      	beq.n	801a2f6 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 801a2c6:	69fb      	ldr	r3, [r7, #28]
 801a2c8:	891b      	ldrh	r3, [r3, #8]
 801a2ca:	2200      	movs	r2, #0
 801a2cc:	4619      	mov	r1, r3
 801a2ce:	2002      	movs	r0, #2
 801a2d0:	f002 fae0 	bl	801c894 <pbuf_alloc>
 801a2d4:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 801a2d6:	69fb      	ldr	r3, [r7, #28]
 801a2d8:	2b00      	cmp	r3, #0
 801a2da:	d011      	beq.n	801a300 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 801a2dc:	6879      	ldr	r1, [r7, #4]
 801a2de:	69f8      	ldr	r0, [r7, #28]
 801a2e0:	f002 ff7a 	bl	801d1d8 <pbuf_copy>
 801a2e4:	4603      	mov	r3, r0
 801a2e6:	2b00      	cmp	r3, #0
 801a2e8:	d00a      	beq.n	801a300 <etharp_query+0x214>
          pbuf_free(p);
 801a2ea:	69f8      	ldr	r0, [r7, #28]
 801a2ec:	f002 fe44 	bl	801cf78 <pbuf_free>
          p = NULL;
 801a2f0:	2300      	movs	r3, #0
 801a2f2:	61fb      	str	r3, [r7, #28]
 801a2f4:	e004      	b.n	801a300 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801a2f6:	687b      	ldr	r3, [r7, #4]
 801a2f8:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801a2fa:	69f8      	ldr	r0, [r7, #28]
 801a2fc:	f002 feee 	bl	801d0dc <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801a300:	69fb      	ldr	r3, [r7, #28]
 801a302:	2b00      	cmp	r3, #0
 801a304:	d024      	beq.n	801a350 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801a306:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a30a:	4916      	ldr	r1, [pc, #88]	; (801a364 <etharp_query+0x278>)
 801a30c:	4613      	mov	r3, r2
 801a30e:	005b      	lsls	r3, r3, #1
 801a310:	4413      	add	r3, r2
 801a312:	00db      	lsls	r3, r3, #3
 801a314:	440b      	add	r3, r1
 801a316:	681b      	ldr	r3, [r3, #0]
 801a318:	2b00      	cmp	r3, #0
 801a31a:	d00b      	beq.n	801a334 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 801a31c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a320:	4910      	ldr	r1, [pc, #64]	; (801a364 <etharp_query+0x278>)
 801a322:	4613      	mov	r3, r2
 801a324:	005b      	lsls	r3, r3, #1
 801a326:	4413      	add	r3, r2
 801a328:	00db      	lsls	r3, r3, #3
 801a32a:	440b      	add	r3, r1
 801a32c:	681b      	ldr	r3, [r3, #0]
 801a32e:	4618      	mov	r0, r3
 801a330:	f002 fe22 	bl	801cf78 <pbuf_free>
      }
      arp_table[i].q = p;
 801a334:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801a338:	490a      	ldr	r1, [pc, #40]	; (801a364 <etharp_query+0x278>)
 801a33a:	4613      	mov	r3, r2
 801a33c:	005b      	lsls	r3, r3, #1
 801a33e:	4413      	add	r3, r2
 801a340:	00db      	lsls	r3, r3, #3
 801a342:	440b      	add	r3, r1
 801a344:	69fa      	ldr	r2, [r7, #28]
 801a346:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801a348:	2300      	movs	r3, #0
 801a34a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a34e:	e002      	b.n	801a356 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801a350:	23ff      	movs	r3, #255	; 0xff
 801a352:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801a356:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801a35a:	4618      	mov	r0, r3
 801a35c:	3728      	adds	r7, #40	; 0x28
 801a35e:	46bd      	mov	sp, r7
 801a360:	bd80      	pop	{r7, pc}
 801a362:	bf00      	nop
 801a364:	200093a0 	.word	0x200093a0
 801a368:	080274a4 	.word	0x080274a4
 801a36c:	08027650 	.word	0x08027650
 801a370:	0802751c 	.word	0x0802751c
 801a374:	08027644 	.word	0x08027644
 801a378:	20009490 	.word	0x20009490
 801a37c:	08027678 	.word	0x08027678

0801a380 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801a380:	b580      	push	{r7, lr}
 801a382:	b08a      	sub	sp, #40	; 0x28
 801a384:	af02      	add	r7, sp, #8
 801a386:	60f8      	str	r0, [r7, #12]
 801a388:	60b9      	str	r1, [r7, #8]
 801a38a:	607a      	str	r2, [r7, #4]
 801a38c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801a38e:	2300      	movs	r3, #0
 801a390:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801a392:	68fb      	ldr	r3, [r7, #12]
 801a394:	2b00      	cmp	r3, #0
 801a396:	d106      	bne.n	801a3a6 <etharp_raw+0x26>
 801a398:	4b3a      	ldr	r3, [pc, #232]	; (801a484 <etharp_raw+0x104>)
 801a39a:	f44f 628b 	mov.w	r2, #1112	; 0x458
 801a39e:	493a      	ldr	r1, [pc, #232]	; (801a488 <etharp_raw+0x108>)
 801a3a0:	483a      	ldr	r0, [pc, #232]	; (801a48c <etharp_raw+0x10c>)
 801a3a2:	f00b fda5 	bl	8025ef0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801a3a6:	2200      	movs	r2, #0
 801a3a8:	211c      	movs	r1, #28
 801a3aa:	2002      	movs	r0, #2
 801a3ac:	f002 fa72 	bl	801c894 <pbuf_alloc>
 801a3b0:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801a3b2:	69bb      	ldr	r3, [r7, #24]
 801a3b4:	2b00      	cmp	r3, #0
 801a3b6:	d102      	bne.n	801a3be <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801a3b8:	f04f 33ff 	mov.w	r3, #4294967295
 801a3bc:	e05d      	b.n	801a47a <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801a3be:	69bb      	ldr	r3, [r7, #24]
 801a3c0:	895b      	ldrh	r3, [r3, #10]
 801a3c2:	2b1b      	cmp	r3, #27
 801a3c4:	d806      	bhi.n	801a3d4 <etharp_raw+0x54>
 801a3c6:	4b2f      	ldr	r3, [pc, #188]	; (801a484 <etharp_raw+0x104>)
 801a3c8:	f240 4264 	movw	r2, #1124	; 0x464
 801a3cc:	4930      	ldr	r1, [pc, #192]	; (801a490 <etharp_raw+0x110>)
 801a3ce:	482f      	ldr	r0, [pc, #188]	; (801a48c <etharp_raw+0x10c>)
 801a3d0:	f00b fd8e 	bl	8025ef0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801a3d4:	69bb      	ldr	r3, [r7, #24]
 801a3d6:	685b      	ldr	r3, [r3, #4]
 801a3d8:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801a3da:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801a3dc:	4618      	mov	r0, r3
 801a3de:	f7ff f93b 	bl	8019658 <lwip_htons>
 801a3e2:	4603      	mov	r3, r0
 801a3e4:	461a      	mov	r2, r3
 801a3e6:	697b      	ldr	r3, [r7, #20]
 801a3e8:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801a3ea:	68fb      	ldr	r3, [r7, #12]
 801a3ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801a3f0:	2b06      	cmp	r3, #6
 801a3f2:	d006      	beq.n	801a402 <etharp_raw+0x82>
 801a3f4:	4b23      	ldr	r3, [pc, #140]	; (801a484 <etharp_raw+0x104>)
 801a3f6:	f240 426b 	movw	r2, #1131	; 0x46b
 801a3fa:	4926      	ldr	r1, [pc, #152]	; (801a494 <etharp_raw+0x114>)
 801a3fc:	4823      	ldr	r0, [pc, #140]	; (801a48c <etharp_raw+0x10c>)
 801a3fe:	f00b fd77 	bl	8025ef0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 801a402:	697b      	ldr	r3, [r7, #20]
 801a404:	3308      	adds	r3, #8
 801a406:	2206      	movs	r2, #6
 801a408:	6839      	ldr	r1, [r7, #0]
 801a40a:	4618      	mov	r0, r3
 801a40c:	f00c fa43 	bl	8026896 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 801a410:	697b      	ldr	r3, [r7, #20]
 801a412:	3312      	adds	r3, #18
 801a414:	2206      	movs	r2, #6
 801a416:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a418:	4618      	mov	r0, r3
 801a41a:	f00c fa3c 	bl	8026896 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 801a41e:	697b      	ldr	r3, [r7, #20]
 801a420:	330e      	adds	r3, #14
 801a422:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a424:	6812      	ldr	r2, [r2, #0]
 801a426:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 801a428:	697b      	ldr	r3, [r7, #20]
 801a42a:	3318      	adds	r3, #24
 801a42c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801a42e:	6812      	ldr	r2, [r2, #0]
 801a430:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 801a432:	697b      	ldr	r3, [r7, #20]
 801a434:	2200      	movs	r2, #0
 801a436:	701a      	strb	r2, [r3, #0]
 801a438:	2200      	movs	r2, #0
 801a43a:	f042 0201 	orr.w	r2, r2, #1
 801a43e:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801a440:	697b      	ldr	r3, [r7, #20]
 801a442:	2200      	movs	r2, #0
 801a444:	f042 0208 	orr.w	r2, r2, #8
 801a448:	709a      	strb	r2, [r3, #2]
 801a44a:	2200      	movs	r2, #0
 801a44c:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801a44e:	697b      	ldr	r3, [r7, #20]
 801a450:	2206      	movs	r2, #6
 801a452:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801a454:	697b      	ldr	r3, [r7, #20]
 801a456:	2204      	movs	r2, #4
 801a458:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801a45a:	f640 0306 	movw	r3, #2054	; 0x806
 801a45e:	9300      	str	r3, [sp, #0]
 801a460:	687b      	ldr	r3, [r7, #4]
 801a462:	68ba      	ldr	r2, [r7, #8]
 801a464:	69b9      	ldr	r1, [r7, #24]
 801a466:	68f8      	ldr	r0, [r7, #12]
 801a468:	f008 feac 	bl	80231c4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801a46c:	69b8      	ldr	r0, [r7, #24]
 801a46e:	f002 fd83 	bl	801cf78 <pbuf_free>
  p = NULL;
 801a472:	2300      	movs	r3, #0
 801a474:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801a476:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801a47a:	4618      	mov	r0, r3
 801a47c:	3720      	adds	r7, #32
 801a47e:	46bd      	mov	sp, r7
 801a480:	bd80      	pop	{r7, pc}
 801a482:	bf00      	nop
 801a484:	080274a4 	.word	0x080274a4
 801a488:	080275f4 	.word	0x080275f4
 801a48c:	0802751c 	.word	0x0802751c
 801a490:	08027694 	.word	0x08027694
 801a494:	080276c8 	.word	0x080276c8

0801a498 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 801a498:	b580      	push	{r7, lr}
 801a49a:	b088      	sub	sp, #32
 801a49c:	af04      	add	r7, sp, #16
 801a49e:	60f8      	str	r0, [r7, #12]
 801a4a0:	60b9      	str	r1, [r7, #8]
 801a4a2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801a4a4:	68fb      	ldr	r3, [r7, #12]
 801a4a6:	f103 0125 	add.w	r1, r3, #37	; 0x25
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801a4aa:	68fb      	ldr	r3, [r7, #12]
 801a4ac:	f103 0025 	add.w	r0, r3, #37	; 0x25
 801a4b0:	68fb      	ldr	r3, [r7, #12]
 801a4b2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801a4b4:	2201      	movs	r2, #1
 801a4b6:	9203      	str	r2, [sp, #12]
 801a4b8:	68ba      	ldr	r2, [r7, #8]
 801a4ba:	9202      	str	r2, [sp, #8]
 801a4bc:	4a06      	ldr	r2, [pc, #24]	; (801a4d8 <etharp_request_dst+0x40>)
 801a4be:	9201      	str	r2, [sp, #4]
 801a4c0:	9300      	str	r3, [sp, #0]
 801a4c2:	4603      	mov	r3, r0
 801a4c4:	687a      	ldr	r2, [r7, #4]
 801a4c6:	68f8      	ldr	r0, [r7, #12]
 801a4c8:	f7ff ff5a 	bl	801a380 <etharp_raw>
 801a4cc:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801a4ce:	4618      	mov	r0, r3
 801a4d0:	3710      	adds	r7, #16
 801a4d2:	46bd      	mov	sp, r7
 801a4d4:	bd80      	pop	{r7, pc}
 801a4d6:	bf00      	nop
 801a4d8:	0802b840 	.word	0x0802b840

0801a4dc <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801a4dc:	b580      	push	{r7, lr}
 801a4de:	b082      	sub	sp, #8
 801a4e0:	af00      	add	r7, sp, #0
 801a4e2:	6078      	str	r0, [r7, #4]
 801a4e4:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801a4e6:	4a05      	ldr	r2, [pc, #20]	; (801a4fc <etharp_request+0x20>)
 801a4e8:	6839      	ldr	r1, [r7, #0]
 801a4ea:	6878      	ldr	r0, [r7, #4]
 801a4ec:	f7ff ffd4 	bl	801a498 <etharp_request_dst>
 801a4f0:	4603      	mov	r3, r0
}
 801a4f2:	4618      	mov	r0, r3
 801a4f4:	3708      	adds	r7, #8
 801a4f6:	46bd      	mov	sp, r7
 801a4f8:	bd80      	pop	{r7, pc}
 801a4fa:	bf00      	nop
 801a4fc:	0802b838 	.word	0x0802b838

0801a500 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801a500:	b580      	push	{r7, lr}
 801a502:	b08e      	sub	sp, #56	; 0x38
 801a504:	af04      	add	r7, sp, #16
 801a506:	6078      	str	r0, [r7, #4]
 801a508:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801a50a:	4b7a      	ldr	r3, [pc, #488]	; (801a6f4 <icmp_input+0x1f4>)
 801a50c:	689b      	ldr	r3, [r3, #8]
 801a50e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 801a510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a512:	781b      	ldrb	r3, [r3, #0]
 801a514:	b29b      	uxth	r3, r3
 801a516:	f003 030f 	and.w	r3, r3, #15
 801a51a:	b29b      	uxth	r3, r3
 801a51c:	009b      	lsls	r3, r3, #2
 801a51e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801a520:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a522:	2b13      	cmp	r3, #19
 801a524:	f240 80d1 	bls.w	801a6ca <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 801a528:	687b      	ldr	r3, [r7, #4]
 801a52a:	895b      	ldrh	r3, [r3, #10]
 801a52c:	2b03      	cmp	r3, #3
 801a52e:	f240 80ce 	bls.w	801a6ce <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801a532:	687b      	ldr	r3, [r7, #4]
 801a534:	685b      	ldr	r3, [r3, #4]
 801a536:	781b      	ldrb	r3, [r3, #0]
 801a538:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 801a53c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801a540:	2b00      	cmp	r3, #0
 801a542:	f000 80bb 	beq.w	801a6bc <icmp_input+0x1bc>
 801a546:	2b08      	cmp	r3, #8
 801a548:	f040 80bb 	bne.w	801a6c2 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 801a54c:	4b6a      	ldr	r3, [pc, #424]	; (801a6f8 <icmp_input+0x1f8>)
 801a54e:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801a550:	4b68      	ldr	r3, [pc, #416]	; (801a6f4 <icmp_input+0x1f4>)
 801a552:	695b      	ldr	r3, [r3, #20]
 801a554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a558:	2be0      	cmp	r3, #224	; 0xe0
 801a55a:	f000 80bf 	beq.w	801a6dc <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801a55e:	4b65      	ldr	r3, [pc, #404]	; (801a6f4 <icmp_input+0x1f4>)
 801a560:	695a      	ldr	r2, [r3, #20]
 801a562:	4b64      	ldr	r3, [pc, #400]	; (801a6f4 <icmp_input+0x1f4>)
 801a564:	681b      	ldr	r3, [r3, #0]
 801a566:	4619      	mov	r1, r3
 801a568:	4610      	mov	r0, r2
 801a56a:	f000 fbcd 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 801a56e:	4603      	mov	r3, r0
 801a570:	2b00      	cmp	r3, #0
 801a572:	f040 80b5 	bne.w	801a6e0 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801a576:	687b      	ldr	r3, [r7, #4]
 801a578:	891b      	ldrh	r3, [r3, #8]
 801a57a:	2b07      	cmp	r3, #7
 801a57c:	f240 80a9 	bls.w	801a6d2 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801a580:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a582:	330e      	adds	r3, #14
 801a584:	b29b      	uxth	r3, r3
 801a586:	b21b      	sxth	r3, r3
 801a588:	4619      	mov	r1, r3
 801a58a:	6878      	ldr	r0, [r7, #4]
 801a58c:	f002 fcd0 	bl	801cf30 <pbuf_header>
 801a590:	4603      	mov	r3, r0
 801a592:	2b00      	cmp	r3, #0
 801a594:	d046      	beq.n	801a624 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 801a596:	687b      	ldr	r3, [r7, #4]
 801a598:	891a      	ldrh	r2, [r3, #8]
 801a59a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a59c:	4413      	add	r3, r2
 801a59e:	b29b      	uxth	r3, r3
 801a5a0:	2200      	movs	r2, #0
 801a5a2:	4619      	mov	r1, r3
 801a5a4:	2002      	movs	r0, #2
 801a5a6:	f002 f975 	bl	801c894 <pbuf_alloc>
 801a5aa:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 801a5ac:	69bb      	ldr	r3, [r7, #24]
 801a5ae:	2b00      	cmp	r3, #0
 801a5b0:	f000 8098 	beq.w	801a6e4 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801a5b4:	69bb      	ldr	r3, [r7, #24]
 801a5b6:	895b      	ldrh	r3, [r3, #10]
 801a5b8:	461a      	mov	r2, r3
 801a5ba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a5bc:	3308      	adds	r3, #8
 801a5be:	429a      	cmp	r2, r3
 801a5c0:	d203      	bcs.n	801a5ca <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 801a5c2:	69b8      	ldr	r0, [r7, #24]
 801a5c4:	f002 fcd8 	bl	801cf78 <pbuf_free>
        goto icmperr;
 801a5c8:	e08d      	b.n	801a6e6 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 801a5ca:	69bb      	ldr	r3, [r7, #24]
 801a5cc:	685b      	ldr	r3, [r3, #4]
 801a5ce:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801a5d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801a5d2:	4618      	mov	r0, r3
 801a5d4:	f00c f95f 	bl	8026896 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 801a5d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a5da:	425b      	negs	r3, r3
 801a5dc:	b29b      	uxth	r3, r3
 801a5de:	b21b      	sxth	r3, r3
 801a5e0:	4619      	mov	r1, r3
 801a5e2:	69b8      	ldr	r0, [r7, #24]
 801a5e4:	f002 fca4 	bl	801cf30 <pbuf_header>
 801a5e8:	4603      	mov	r3, r0
 801a5ea:	2b00      	cmp	r3, #0
 801a5ec:	d009      	beq.n	801a602 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801a5ee:	4b43      	ldr	r3, [pc, #268]	; (801a6fc <icmp_input+0x1fc>)
 801a5f0:	22af      	movs	r2, #175	; 0xaf
 801a5f2:	4943      	ldr	r1, [pc, #268]	; (801a700 <icmp_input+0x200>)
 801a5f4:	4843      	ldr	r0, [pc, #268]	; (801a704 <icmp_input+0x204>)
 801a5f6:	f00b fc7b 	bl	8025ef0 <iprintf>
        pbuf_free(r);
 801a5fa:	69b8      	ldr	r0, [r7, #24]
 801a5fc:	f002 fcbc 	bl	801cf78 <pbuf_free>
        goto icmperr;
 801a600:	e071      	b.n	801a6e6 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 801a602:	6879      	ldr	r1, [r7, #4]
 801a604:	69b8      	ldr	r0, [r7, #24]
 801a606:	f002 fde7 	bl	801d1d8 <pbuf_copy>
 801a60a:	4603      	mov	r3, r0
 801a60c:	2b00      	cmp	r3, #0
 801a60e:	d003      	beq.n	801a618 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 801a610:	69b8      	ldr	r0, [r7, #24]
 801a612:	f002 fcb1 	bl	801cf78 <pbuf_free>
        goto icmperr;
 801a616:	e066      	b.n	801a6e6 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 801a618:	6878      	ldr	r0, [r7, #4]
 801a61a:	f002 fcad 	bl	801cf78 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 801a61e:	69bb      	ldr	r3, [r7, #24]
 801a620:	607b      	str	r3, [r7, #4]
 801a622:	e015      	b.n	801a650 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801a624:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801a626:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 801a62a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801a62e:	33f2      	adds	r3, #242	; 0xf2
 801a630:	b29b      	uxth	r3, r3
 801a632:	b21b      	sxth	r3, r3
 801a634:	4619      	mov	r1, r3
 801a636:	6878      	ldr	r0, [r7, #4]
 801a638:	f002 fc7a 	bl	801cf30 <pbuf_header>
 801a63c:	4603      	mov	r3, r0
 801a63e:	2b00      	cmp	r3, #0
 801a640:	d006      	beq.n	801a650 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801a642:	4b2e      	ldr	r3, [pc, #184]	; (801a6fc <icmp_input+0x1fc>)
 801a644:	22c0      	movs	r2, #192	; 0xc0
 801a646:	4930      	ldr	r1, [pc, #192]	; (801a708 <icmp_input+0x208>)
 801a648:	482e      	ldr	r0, [pc, #184]	; (801a704 <icmp_input+0x204>)
 801a64a:	f00b fc51 	bl	8025ef0 <iprintf>
        goto icmperr;
 801a64e:	e04a      	b.n	801a6e6 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 801a650:	687b      	ldr	r3, [r7, #4]
 801a652:	685b      	ldr	r3, [r3, #4]
 801a654:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 801a656:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801a65a:	4619      	mov	r1, r3
 801a65c:	6878      	ldr	r0, [r7, #4]
 801a65e:	f002 fc67 	bl	801cf30 <pbuf_header>
 801a662:	4603      	mov	r3, r0
 801a664:	2b00      	cmp	r3, #0
 801a666:	d12b      	bne.n	801a6c0 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 801a668:	687b      	ldr	r3, [r7, #4]
 801a66a:	685b      	ldr	r3, [r3, #4]
 801a66c:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 801a66e:	69fb      	ldr	r3, [r7, #28]
 801a670:	681a      	ldr	r2, [r3, #0]
 801a672:	693b      	ldr	r3, [r7, #16]
 801a674:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801a676:	4b1f      	ldr	r3, [pc, #124]	; (801a6f4 <icmp_input+0x1f4>)
 801a678:	691a      	ldr	r2, [r3, #16]
 801a67a:	693b      	ldr	r3, [r7, #16]
 801a67c:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 801a67e:	697b      	ldr	r3, [r7, #20]
 801a680:	2200      	movs	r2, #0
 801a682:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 801a684:	697b      	ldr	r3, [r7, #20]
 801a686:	2200      	movs	r2, #0
 801a688:	709a      	strb	r2, [r3, #2]
 801a68a:	2200      	movs	r2, #0
 801a68c:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 801a68e:	693b      	ldr	r3, [r7, #16]
 801a690:	22ff      	movs	r2, #255	; 0xff
 801a692:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 801a694:	693b      	ldr	r3, [r7, #16]
 801a696:	2200      	movs	r2, #0
 801a698:	729a      	strb	r2, [r3, #10]
 801a69a:	2200      	movs	r2, #0
 801a69c:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801a69e:	683b      	ldr	r3, [r7, #0]
 801a6a0:	9302      	str	r3, [sp, #8]
 801a6a2:	2301      	movs	r3, #1
 801a6a4:	9301      	str	r3, [sp, #4]
 801a6a6:	2300      	movs	r3, #0
 801a6a8:	9300      	str	r3, [sp, #0]
 801a6aa:	23ff      	movs	r3, #255	; 0xff
 801a6ac:	2200      	movs	r2, #0
 801a6ae:	69f9      	ldr	r1, [r7, #28]
 801a6b0:	6878      	ldr	r0, [r7, #4]
 801a6b2:	f000 fa57 	bl	801ab64 <ip4_output_if>
 801a6b6:	4603      	mov	r3, r0
 801a6b8:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 801a6ba:	e001      	b.n	801a6c0 <icmp_input+0x1c0>
    break;
 801a6bc:	bf00      	nop
 801a6be:	e000      	b.n	801a6c2 <icmp_input+0x1c2>
    break;
 801a6c0:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801a6c2:	6878      	ldr	r0, [r7, #4]
 801a6c4:	f002 fc58 	bl	801cf78 <pbuf_free>
  return;
 801a6c8:	e011      	b.n	801a6ee <icmp_input+0x1ee>
    goto lenerr;
 801a6ca:	bf00      	nop
 801a6cc:	e002      	b.n	801a6d4 <icmp_input+0x1d4>
    goto lenerr;
 801a6ce:	bf00      	nop
 801a6d0:	e000      	b.n	801a6d4 <icmp_input+0x1d4>
      goto lenerr;
 801a6d2:	bf00      	nop
lenerr:
  pbuf_free(p);
 801a6d4:	6878      	ldr	r0, [r7, #4]
 801a6d6:	f002 fc4f 	bl	801cf78 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801a6da:	e008      	b.n	801a6ee <icmp_input+0x1ee>
      goto icmperr;
 801a6dc:	bf00      	nop
 801a6de:	e002      	b.n	801a6e6 <icmp_input+0x1e6>
      goto icmperr;
 801a6e0:	bf00      	nop
 801a6e2:	e000      	b.n	801a6e6 <icmp_input+0x1e6>
        goto icmperr;
 801a6e4:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801a6e6:	6878      	ldr	r0, [r7, #4]
 801a6e8:	f002 fc46 	bl	801cf78 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801a6ec:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801a6ee:	3728      	adds	r7, #40	; 0x28
 801a6f0:	46bd      	mov	sp, r7
 801a6f2:	bd80      	pop	{r7, pc}
 801a6f4:	2000a268 	.word	0x2000a268
 801a6f8:	2000a27c 	.word	0x2000a27c
 801a6fc:	0802770c 	.word	0x0802770c
 801a700:	08027744 	.word	0x08027744
 801a704:	0802777c 	.word	0x0802777c
 801a708:	080277a4 	.word	0x080277a4

0801a70c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801a70c:	b580      	push	{r7, lr}
 801a70e:	b082      	sub	sp, #8
 801a710:	af00      	add	r7, sp, #0
 801a712:	6078      	str	r0, [r7, #4]
 801a714:	460b      	mov	r3, r1
 801a716:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801a718:	78fb      	ldrb	r3, [r7, #3]
 801a71a:	461a      	mov	r2, r3
 801a71c:	2103      	movs	r1, #3
 801a71e:	6878      	ldr	r0, [r7, #4]
 801a720:	f000 f814 	bl	801a74c <icmp_send_response>
}
 801a724:	bf00      	nop
 801a726:	3708      	adds	r7, #8
 801a728:	46bd      	mov	sp, r7
 801a72a:	bd80      	pop	{r7, pc}

0801a72c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801a72c:	b580      	push	{r7, lr}
 801a72e:	b082      	sub	sp, #8
 801a730:	af00      	add	r7, sp, #0
 801a732:	6078      	str	r0, [r7, #4]
 801a734:	460b      	mov	r3, r1
 801a736:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801a738:	78fb      	ldrb	r3, [r7, #3]
 801a73a:	461a      	mov	r2, r3
 801a73c:	210b      	movs	r1, #11
 801a73e:	6878      	ldr	r0, [r7, #4]
 801a740:	f000 f804 	bl	801a74c <icmp_send_response>
}
 801a744:	bf00      	nop
 801a746:	3708      	adds	r7, #8
 801a748:	46bd      	mov	sp, r7
 801a74a:	bd80      	pop	{r7, pc}

0801a74c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801a74c:	b580      	push	{r7, lr}
 801a74e:	b08c      	sub	sp, #48	; 0x30
 801a750:	af04      	add	r7, sp, #16
 801a752:	6078      	str	r0, [r7, #4]
 801a754:	460b      	mov	r3, r1
 801a756:	70fb      	strb	r3, [r7, #3]
 801a758:	4613      	mov	r3, r2
 801a75a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801a75c:	2200      	movs	r2, #0
 801a75e:	2124      	movs	r1, #36	; 0x24
 801a760:	2001      	movs	r0, #1
 801a762:	f002 f897 	bl	801c894 <pbuf_alloc>
 801a766:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801a768:	69fb      	ldr	r3, [r7, #28]
 801a76a:	2b00      	cmp	r3, #0
 801a76c:	d04c      	beq.n	801a808 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801a76e:	69fb      	ldr	r3, [r7, #28]
 801a770:	895b      	ldrh	r3, [r3, #10]
 801a772:	2b23      	cmp	r3, #35	; 0x23
 801a774:	d806      	bhi.n	801a784 <icmp_send_response+0x38>
 801a776:	4b26      	ldr	r3, [pc, #152]	; (801a810 <icmp_send_response+0xc4>)
 801a778:	f44f 72b1 	mov.w	r2, #354	; 0x162
 801a77c:	4925      	ldr	r1, [pc, #148]	; (801a814 <icmp_send_response+0xc8>)
 801a77e:	4826      	ldr	r0, [pc, #152]	; (801a818 <icmp_send_response+0xcc>)
 801a780:	f00b fbb6 	bl	8025ef0 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801a784:	687b      	ldr	r3, [r7, #4]
 801a786:	685b      	ldr	r3, [r3, #4]
 801a788:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801a78a:	69fb      	ldr	r3, [r7, #28]
 801a78c:	685b      	ldr	r3, [r3, #4]
 801a78e:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801a790:	697b      	ldr	r3, [r7, #20]
 801a792:	78fa      	ldrb	r2, [r7, #3]
 801a794:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801a796:	697b      	ldr	r3, [r7, #20]
 801a798:	78ba      	ldrb	r2, [r7, #2]
 801a79a:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801a79c:	697b      	ldr	r3, [r7, #20]
 801a79e:	2200      	movs	r2, #0
 801a7a0:	711a      	strb	r2, [r3, #4]
 801a7a2:	2200      	movs	r2, #0
 801a7a4:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801a7a6:	697b      	ldr	r3, [r7, #20]
 801a7a8:	2200      	movs	r2, #0
 801a7aa:	719a      	strb	r2, [r3, #6]
 801a7ac:	2200      	movs	r2, #0
 801a7ae:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801a7b0:	69fb      	ldr	r3, [r7, #28]
 801a7b2:	685b      	ldr	r3, [r3, #4]
 801a7b4:	f103 0008 	add.w	r0, r3, #8
 801a7b8:	687b      	ldr	r3, [r7, #4]
 801a7ba:	685b      	ldr	r3, [r3, #4]
 801a7bc:	221c      	movs	r2, #28
 801a7be:	4619      	mov	r1, r3
 801a7c0:	f00c f869 	bl	8026896 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801a7c4:	69bb      	ldr	r3, [r7, #24]
 801a7c6:	68db      	ldr	r3, [r3, #12]
 801a7c8:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 801a7ca:	f107 030c 	add.w	r3, r7, #12
 801a7ce:	4618      	mov	r0, r3
 801a7d0:	f000 f824 	bl	801a81c <ip4_route>
 801a7d4:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801a7d6:	693b      	ldr	r3, [r7, #16]
 801a7d8:	2b00      	cmp	r3, #0
 801a7da:	d011      	beq.n	801a800 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801a7dc:	697b      	ldr	r3, [r7, #20]
 801a7de:	2200      	movs	r2, #0
 801a7e0:	709a      	strb	r2, [r3, #2]
 801a7e2:	2200      	movs	r2, #0
 801a7e4:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801a7e6:	f107 020c 	add.w	r2, r7, #12
 801a7ea:	693b      	ldr	r3, [r7, #16]
 801a7ec:	9302      	str	r3, [sp, #8]
 801a7ee:	2301      	movs	r3, #1
 801a7f0:	9301      	str	r3, [sp, #4]
 801a7f2:	2300      	movs	r3, #0
 801a7f4:	9300      	str	r3, [sp, #0]
 801a7f6:	23ff      	movs	r3, #255	; 0xff
 801a7f8:	2100      	movs	r1, #0
 801a7fa:	69f8      	ldr	r0, [r7, #28]
 801a7fc:	f000 f9b2 	bl	801ab64 <ip4_output_if>
  }
  pbuf_free(q);
 801a800:	69f8      	ldr	r0, [r7, #28]
 801a802:	f002 fbb9 	bl	801cf78 <pbuf_free>
 801a806:	e000      	b.n	801a80a <icmp_send_response+0xbe>
    return;
 801a808:	bf00      	nop
}
 801a80a:	3720      	adds	r7, #32
 801a80c:	46bd      	mov	sp, r7
 801a80e:	bd80      	pop	{r7, pc}
 801a810:	0802770c 	.word	0x0802770c
 801a814:	080277d8 	.word	0x080277d8
 801a818:	0802777c 	.word	0x0802777c

0801a81c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801a81c:	b480      	push	{r7}
 801a81e:	b085      	sub	sp, #20
 801a820:	af00      	add	r7, sp, #0
 801a822:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 801a824:	4b2f      	ldr	r3, [pc, #188]	; (801a8e4 <ip4_route+0xc8>)
 801a826:	681b      	ldr	r3, [r3, #0]
 801a828:	60fb      	str	r3, [r7, #12]
 801a82a:	e033      	b.n	801a894 <ip4_route+0x78>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801a82c:	68fb      	ldr	r3, [r7, #12]
 801a82e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a832:	f003 0301 	and.w	r3, r3, #1
 801a836:	2b00      	cmp	r3, #0
 801a838:	d029      	beq.n	801a88e <ip4_route+0x72>
 801a83a:	68fb      	ldr	r3, [r7, #12]
 801a83c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a840:	f003 0304 	and.w	r3, r3, #4
 801a844:	2b00      	cmp	r3, #0
 801a846:	d022      	beq.n	801a88e <ip4_route+0x72>
 801a848:	68fb      	ldr	r3, [r7, #12]
 801a84a:	3304      	adds	r3, #4
 801a84c:	681b      	ldr	r3, [r3, #0]
 801a84e:	2b00      	cmp	r3, #0
 801a850:	d01d      	beq.n	801a88e <ip4_route+0x72>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801a852:	687b      	ldr	r3, [r7, #4]
 801a854:	681a      	ldr	r2, [r3, #0]
 801a856:	68fb      	ldr	r3, [r7, #12]
 801a858:	3304      	adds	r3, #4
 801a85a:	681b      	ldr	r3, [r3, #0]
 801a85c:	405a      	eors	r2, r3
 801a85e:	68fb      	ldr	r3, [r7, #12]
 801a860:	3308      	adds	r3, #8
 801a862:	681b      	ldr	r3, [r3, #0]
 801a864:	4013      	ands	r3, r2
 801a866:	2b00      	cmp	r3, #0
 801a868:	d101      	bne.n	801a86e <ip4_route+0x52>
        /* return netif on which to forward IP packet */
        return netif;
 801a86a:	68fb      	ldr	r3, [r7, #12]
 801a86c:	e033      	b.n	801a8d6 <ip4_route+0xba>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801a86e:	68fb      	ldr	r3, [r7, #12]
 801a870:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a874:	f003 0302 	and.w	r3, r3, #2
 801a878:	2b00      	cmp	r3, #0
 801a87a:	d108      	bne.n	801a88e <ip4_route+0x72>
 801a87c:	687b      	ldr	r3, [r7, #4]
 801a87e:	681a      	ldr	r2, [r3, #0]
 801a880:	68fb      	ldr	r3, [r7, #12]
 801a882:	330c      	adds	r3, #12
 801a884:	681b      	ldr	r3, [r3, #0]
 801a886:	429a      	cmp	r2, r3
 801a888:	d101      	bne.n	801a88e <ip4_route+0x72>
        /* return netif on which to forward IP packet */
        return netif;
 801a88a:	68fb      	ldr	r3, [r7, #12]
 801a88c:	e023      	b.n	801a8d6 <ip4_route+0xba>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 801a88e:	68fb      	ldr	r3, [r7, #12]
 801a890:	681b      	ldr	r3, [r3, #0]
 801a892:	60fb      	str	r3, [r7, #12]
 801a894:	68fb      	ldr	r3, [r7, #12]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d1c8      	bne.n	801a82c <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801a89a:	4b13      	ldr	r3, [pc, #76]	; (801a8e8 <ip4_route+0xcc>)
 801a89c:	681b      	ldr	r3, [r3, #0]
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d015      	beq.n	801a8ce <ip4_route+0xb2>
 801a8a2:	4b11      	ldr	r3, [pc, #68]	; (801a8e8 <ip4_route+0xcc>)
 801a8a4:	681b      	ldr	r3, [r3, #0]
 801a8a6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a8aa:	f003 0301 	and.w	r3, r3, #1
 801a8ae:	2b00      	cmp	r3, #0
 801a8b0:	d00d      	beq.n	801a8ce <ip4_route+0xb2>
 801a8b2:	4b0d      	ldr	r3, [pc, #52]	; (801a8e8 <ip4_route+0xcc>)
 801a8b4:	681b      	ldr	r3, [r3, #0]
 801a8b6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a8ba:	f003 0304 	and.w	r3, r3, #4
 801a8be:	2b00      	cmp	r3, #0
 801a8c0:	d005      	beq.n	801a8ce <ip4_route+0xb2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 801a8c2:	4b09      	ldr	r3, [pc, #36]	; (801a8e8 <ip4_route+0xcc>)
 801a8c4:	681b      	ldr	r3, [r3, #0]
 801a8c6:	3304      	adds	r3, #4
 801a8c8:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801a8ca:	2b00      	cmp	r3, #0
 801a8cc:	d101      	bne.n	801a8d2 <ip4_route+0xb6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801a8ce:	2300      	movs	r3, #0
 801a8d0:	e001      	b.n	801a8d6 <ip4_route+0xba>
  }

  return netif_default;
 801a8d2:	4b05      	ldr	r3, [pc, #20]	; (801a8e8 <ip4_route+0xcc>)
 801a8d4:	681b      	ldr	r3, [r3, #0]
}
 801a8d6:	4618      	mov	r0, r3
 801a8d8:	3714      	adds	r7, #20
 801a8da:	46bd      	mov	sp, r7
 801a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8e0:	4770      	bx	lr
 801a8e2:	bf00      	nop
 801a8e4:	2000e880 	.word	0x2000e880
 801a8e8:	2000e884 	.word	0x2000e884

0801a8ec <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801a8ec:	b580      	push	{r7, lr}
 801a8ee:	b086      	sub	sp, #24
 801a8f0:	af00      	add	r7, sp, #0
 801a8f2:	6078      	str	r0, [r7, #4]
 801a8f4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801a8f6:	687b      	ldr	r3, [r7, #4]
 801a8f8:	685b      	ldr	r3, [r3, #4]
 801a8fa:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801a8fc:	697b      	ldr	r3, [r7, #20]
 801a8fe:	781b      	ldrb	r3, [r3, #0]
 801a900:	091b      	lsrs	r3, r3, #4
 801a902:	b2db      	uxtb	r3, r3
 801a904:	2b04      	cmp	r3, #4
 801a906:	d004      	beq.n	801a912 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801a908:	6878      	ldr	r0, [r7, #4]
 801a90a:	f002 fb35 	bl	801cf78 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801a90e:	2300      	movs	r3, #0
 801a910:	e120      	b.n	801ab54 <ip4_input+0x268>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 801a912:	697b      	ldr	r3, [r7, #20]
 801a914:	781b      	ldrb	r3, [r3, #0]
 801a916:	b29b      	uxth	r3, r3
 801a918:	f003 030f 	and.w	r3, r3, #15
 801a91c:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 801a91e:	897b      	ldrh	r3, [r7, #10]
 801a920:	009b      	lsls	r3, r3, #2
 801a922:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801a924:	697b      	ldr	r3, [r7, #20]
 801a926:	885b      	ldrh	r3, [r3, #2]
 801a928:	b29b      	uxth	r3, r3
 801a92a:	4618      	mov	r0, r3
 801a92c:	f7fe fe94 	bl	8019658 <lwip_htons>
 801a930:	4603      	mov	r3, r0
 801a932:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801a934:	687b      	ldr	r3, [r7, #4]
 801a936:	891b      	ldrh	r3, [r3, #8]
 801a938:	893a      	ldrh	r2, [r7, #8]
 801a93a:	429a      	cmp	r2, r3
 801a93c:	d204      	bcs.n	801a948 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 801a93e:	893b      	ldrh	r3, [r7, #8]
 801a940:	4619      	mov	r1, r3
 801a942:	6878      	ldr	r0, [r7, #4]
 801a944:	f002 f9a4 	bl	801cc90 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801a948:	687b      	ldr	r3, [r7, #4]
 801a94a:	895b      	ldrh	r3, [r3, #10]
 801a94c:	897a      	ldrh	r2, [r7, #10]
 801a94e:	429a      	cmp	r2, r3
 801a950:	d807      	bhi.n	801a962 <ip4_input+0x76>
 801a952:	687b      	ldr	r3, [r7, #4]
 801a954:	891b      	ldrh	r3, [r3, #8]
 801a956:	893a      	ldrh	r2, [r7, #8]
 801a958:	429a      	cmp	r2, r3
 801a95a:	d802      	bhi.n	801a962 <ip4_input+0x76>
 801a95c:	897b      	ldrh	r3, [r7, #10]
 801a95e:	2b13      	cmp	r3, #19
 801a960:	d804      	bhi.n	801a96c <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801a962:	6878      	ldr	r0, [r7, #4]
 801a964:	f002 fb08 	bl	801cf78 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801a968:	2300      	movs	r3, #0
 801a96a:	e0f3      	b.n	801ab54 <ip4_input+0x268>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801a96c:	697b      	ldr	r3, [r7, #20]
 801a96e:	691b      	ldr	r3, [r3, #16]
 801a970:	4a7a      	ldr	r2, [pc, #488]	; (801ab5c <ip4_input+0x270>)
 801a972:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801a974:	697b      	ldr	r3, [r7, #20]
 801a976:	68db      	ldr	r3, [r3, #12]
 801a978:	4a78      	ldr	r2, [pc, #480]	; (801ab5c <ip4_input+0x270>)
 801a97a:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801a97c:	4b77      	ldr	r3, [pc, #476]	; (801ab5c <ip4_input+0x270>)
 801a97e:	695b      	ldr	r3, [r3, #20]
 801a980:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a984:	2be0      	cmp	r3, #224	; 0xe0
 801a986:	d111      	bne.n	801a9ac <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801a988:	683b      	ldr	r3, [r7, #0]
 801a98a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a98e:	f003 0301 	and.w	r3, r3, #1
 801a992:	2b00      	cmp	r3, #0
 801a994:	d007      	beq.n	801a9a6 <ip4_input+0xba>
 801a996:	683b      	ldr	r3, [r7, #0]
 801a998:	3304      	adds	r3, #4
 801a99a:	681b      	ldr	r3, [r3, #0]
 801a99c:	2b00      	cmp	r3, #0
 801a99e:	d002      	beq.n	801a9a6 <ip4_input+0xba>
      netif = inp;
 801a9a0:	683b      	ldr	r3, [r7, #0]
 801a9a2:	613b      	str	r3, [r7, #16]
 801a9a4:	e040      	b.n	801aa28 <ip4_input+0x13c>
    } else {
      netif = NULL;
 801a9a6:	2300      	movs	r3, #0
 801a9a8:	613b      	str	r3, [r7, #16]
 801a9aa:	e03d      	b.n	801aa28 <ip4_input+0x13c>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 801a9ac:	2301      	movs	r3, #1
 801a9ae:	60fb      	str	r3, [r7, #12]
    netif = inp;
 801a9b0:	683b      	ldr	r3, [r7, #0]
 801a9b2:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801a9b4:	693b      	ldr	r3, [r7, #16]
 801a9b6:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801a9ba:	f003 0301 	and.w	r3, r3, #1
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	d014      	beq.n	801a9ec <ip4_input+0x100>
 801a9c2:	693b      	ldr	r3, [r7, #16]
 801a9c4:	3304      	adds	r3, #4
 801a9c6:	681b      	ldr	r3, [r3, #0]
 801a9c8:	2b00      	cmp	r3, #0
 801a9ca:	d00f      	beq.n	801a9ec <ip4_input+0x100>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801a9cc:	4b63      	ldr	r3, [pc, #396]	; (801ab5c <ip4_input+0x270>)
 801a9ce:	695a      	ldr	r2, [r3, #20]
 801a9d0:	693b      	ldr	r3, [r7, #16]
 801a9d2:	3304      	adds	r3, #4
 801a9d4:	681b      	ldr	r3, [r3, #0]
 801a9d6:	429a      	cmp	r2, r3
 801a9d8:	d026      	beq.n	801aa28 <ip4_input+0x13c>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801a9da:	4b60      	ldr	r3, [pc, #384]	; (801ab5c <ip4_input+0x270>)
 801a9dc:	695b      	ldr	r3, [r3, #20]
 801a9de:	6939      	ldr	r1, [r7, #16]
 801a9e0:	4618      	mov	r0, r3
 801a9e2:	f000 f991 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 801a9e6:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801a9e8:	2b00      	cmp	r3, #0
 801a9ea:	d11d      	bne.n	801aa28 <ip4_input+0x13c>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 801a9ec:	68fb      	ldr	r3, [r7, #12]
 801a9ee:	2b00      	cmp	r3, #0
 801a9f0:	d00d      	beq.n	801aa0e <ip4_input+0x122>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 801a9f2:	4b5a      	ldr	r3, [pc, #360]	; (801ab5c <ip4_input+0x270>)
 801a9f4:	695b      	ldr	r3, [r3, #20]
 801a9f6:	b2db      	uxtb	r3, r3
 801a9f8:	2b7f      	cmp	r3, #127	; 0x7f
 801a9fa:	d102      	bne.n	801aa02 <ip4_input+0x116>
          netif = NULL;
 801a9fc:	2300      	movs	r3, #0
 801a9fe:	613b      	str	r3, [r7, #16]
          break;
 801aa00:	e012      	b.n	801aa28 <ip4_input+0x13c>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 801aa02:	2300      	movs	r3, #0
 801aa04:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 801aa06:	4b56      	ldr	r3, [pc, #344]	; (801ab60 <ip4_input+0x274>)
 801aa08:	681b      	ldr	r3, [r3, #0]
 801aa0a:	613b      	str	r3, [r7, #16]
 801aa0c:	e002      	b.n	801aa14 <ip4_input+0x128>
      } else {
        netif = netif->next;
 801aa0e:	693b      	ldr	r3, [r7, #16]
 801aa10:	681b      	ldr	r3, [r3, #0]
 801aa12:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 801aa14:	693a      	ldr	r2, [r7, #16]
 801aa16:	683b      	ldr	r3, [r7, #0]
 801aa18:	429a      	cmp	r2, r3
 801aa1a:	d102      	bne.n	801aa22 <ip4_input+0x136>
        netif = netif->next;
 801aa1c:	693b      	ldr	r3, [r7, #16]
 801aa1e:	681b      	ldr	r3, [r3, #0]
 801aa20:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 801aa22:	693b      	ldr	r3, [r7, #16]
 801aa24:	2b00      	cmp	r3, #0
 801aa26:	d1c5      	bne.n	801a9b4 <ip4_input+0xc8>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801aa28:	4b4c      	ldr	r3, [pc, #304]	; (801ab5c <ip4_input+0x270>)
 801aa2a:	691b      	ldr	r3, [r3, #16]
 801aa2c:	6839      	ldr	r1, [r7, #0]
 801aa2e:	4618      	mov	r0, r3
 801aa30:	f000 f96a 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 801aa34:	4603      	mov	r3, r0
 801aa36:	2b00      	cmp	r3, #0
 801aa38:	d105      	bne.n	801aa46 <ip4_input+0x15a>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801aa3a:	4b48      	ldr	r3, [pc, #288]	; (801ab5c <ip4_input+0x270>)
 801aa3c:	691b      	ldr	r3, [r3, #16]
 801aa3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801aa42:	2be0      	cmp	r3, #224	; 0xe0
 801aa44:	d104      	bne.n	801aa50 <ip4_input+0x164>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801aa46:	6878      	ldr	r0, [r7, #4]
 801aa48:	f002 fa96 	bl	801cf78 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801aa4c:	2300      	movs	r3, #0
 801aa4e:	e081      	b.n	801ab54 <ip4_input+0x268>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801aa50:	693b      	ldr	r3, [r7, #16]
 801aa52:	2b00      	cmp	r3, #0
 801aa54:	d104      	bne.n	801aa60 <ip4_input+0x174>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801aa56:	6878      	ldr	r0, [r7, #4]
 801aa58:	f002 fa8e 	bl	801cf78 <pbuf_free>
    return ERR_OK;
 801aa5c:	2300      	movs	r3, #0
 801aa5e:	e079      	b.n	801ab54 <ip4_input+0x268>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801aa60:	697b      	ldr	r3, [r7, #20]
 801aa62:	88db      	ldrh	r3, [r3, #6]
 801aa64:	b29b      	uxth	r3, r3
 801aa66:	461a      	mov	r2, r3
 801aa68:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801aa6c:	4013      	ands	r3, r2
 801aa6e:	2b00      	cmp	r3, #0
 801aa70:	d00b      	beq.n	801aa8a <ip4_input+0x19e>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801aa72:	6878      	ldr	r0, [r7, #4]
 801aa74:	f000 fe5e 	bl	801b734 <ip4_reass>
 801aa78:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801aa7a:	687b      	ldr	r3, [r7, #4]
 801aa7c:	2b00      	cmp	r3, #0
 801aa7e:	d101      	bne.n	801aa84 <ip4_input+0x198>
      return ERR_OK;
 801aa80:	2300      	movs	r3, #0
 801aa82:	e067      	b.n	801ab54 <ip4_input+0x268>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801aa84:	687b      	ldr	r3, [r7, #4]
 801aa86:	685b      	ldr	r3, [r3, #4]
 801aa88:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801aa8a:	4a34      	ldr	r2, [pc, #208]	; (801ab5c <ip4_input+0x270>)
 801aa8c:	693b      	ldr	r3, [r7, #16]
 801aa8e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801aa90:	4a32      	ldr	r2, [pc, #200]	; (801ab5c <ip4_input+0x270>)
 801aa92:	683b      	ldr	r3, [r7, #0]
 801aa94:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801aa96:	4a31      	ldr	r2, [pc, #196]	; (801ab5c <ip4_input+0x270>)
 801aa98:	697b      	ldr	r3, [r7, #20]
 801aa9a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 801aa9c:	697b      	ldr	r3, [r7, #20]
 801aa9e:	781b      	ldrb	r3, [r3, #0]
 801aaa0:	b29b      	uxth	r3, r3
 801aaa2:	f003 030f 	and.w	r3, r3, #15
 801aaa6:	b29b      	uxth	r3, r3
 801aaa8:	009b      	lsls	r3, r3, #2
 801aaaa:	b29a      	uxth	r2, r3
 801aaac:	4b2b      	ldr	r3, [pc, #172]	; (801ab5c <ip4_input+0x270>)
 801aaae:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 801aab0:	897b      	ldrh	r3, [r7, #10]
 801aab2:	425b      	negs	r3, r3
 801aab4:	b29b      	uxth	r3, r3
 801aab6:	b21b      	sxth	r3, r3
 801aab8:	4619      	mov	r1, r3
 801aaba:	6878      	ldr	r0, [r7, #4]
 801aabc:	f002 fa38 	bl	801cf30 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 801aac0:	697b      	ldr	r3, [r7, #20]
 801aac2:	7a5b      	ldrb	r3, [r3, #9]
 801aac4:	2b06      	cmp	r3, #6
 801aac6:	d009      	beq.n	801aadc <ip4_input+0x1f0>
 801aac8:	2b11      	cmp	r3, #17
 801aaca:	d002      	beq.n	801aad2 <ip4_input+0x1e6>
 801aacc:	2b01      	cmp	r3, #1
 801aace:	d00a      	beq.n	801aae6 <ip4_input+0x1fa>
 801aad0:	e00e      	b.n	801aaf0 <ip4_input+0x204>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 801aad2:	6839      	ldr	r1, [r7, #0]
 801aad4:	6878      	ldr	r0, [r7, #4]
 801aad6:	f008 f8f5 	bl	8022cc4 <udp_input>
      break;
 801aada:	e028      	b.n	801ab2e <ip4_input+0x242>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case IP_PROTO_TCP:
      MIB2_STATS_INC(mib2.ipindelivers);
      tcp_input(p, inp);
 801aadc:	6839      	ldr	r1, [r7, #0]
 801aade:	6878      	ldr	r0, [r7, #4]
 801aae0:	f004 f916 	bl	801ed10 <tcp_input>
      break;
 801aae4:	e023      	b.n	801ab2e <ip4_input+0x242>
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 801aae6:	6839      	ldr	r1, [r7, #0]
 801aae8:	6878      	ldr	r0, [r7, #4]
 801aaea:	f7ff fd09 	bl	801a500 <icmp_input>
      break;
 801aaee:	e01e      	b.n	801ab2e <ip4_input+0x242>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801aaf0:	4b1a      	ldr	r3, [pc, #104]	; (801ab5c <ip4_input+0x270>)
 801aaf2:	695b      	ldr	r3, [r3, #20]
 801aaf4:	6939      	ldr	r1, [r7, #16]
 801aaf6:	4618      	mov	r0, r3
 801aaf8:	f000 f906 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 801aafc:	4603      	mov	r3, r0
 801aafe:	2b00      	cmp	r3, #0
 801ab00:	d112      	bne.n	801ab28 <ip4_input+0x23c>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801ab02:	4b16      	ldr	r3, [pc, #88]	; (801ab5c <ip4_input+0x270>)
 801ab04:	695b      	ldr	r3, [r3, #20]
 801ab06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801ab0a:	2be0      	cmp	r3, #224	; 0xe0
 801ab0c:	d00c      	beq.n	801ab28 <ip4_input+0x23c>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 801ab0e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801ab12:	4619      	mov	r1, r3
 801ab14:	6878      	ldr	r0, [r7, #4]
 801ab16:	f002 fa1d 	bl	801cf54 <pbuf_header_force>
        p->payload = iphdr;
 801ab1a:	687b      	ldr	r3, [r7, #4]
 801ab1c:	697a      	ldr	r2, [r7, #20]
 801ab1e:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801ab20:	2102      	movs	r1, #2
 801ab22:	6878      	ldr	r0, [r7, #4]
 801ab24:	f7ff fdf2 	bl	801a70c <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 801ab28:	6878      	ldr	r0, [r7, #4]
 801ab2a:	f002 fa25 	bl	801cf78 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801ab2e:	4b0b      	ldr	r3, [pc, #44]	; (801ab5c <ip4_input+0x270>)
 801ab30:	2200      	movs	r2, #0
 801ab32:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801ab34:	4b09      	ldr	r3, [pc, #36]	; (801ab5c <ip4_input+0x270>)
 801ab36:	2200      	movs	r2, #0
 801ab38:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801ab3a:	4b08      	ldr	r3, [pc, #32]	; (801ab5c <ip4_input+0x270>)
 801ab3c:	2200      	movs	r2, #0
 801ab3e:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801ab40:	4b06      	ldr	r3, [pc, #24]	; (801ab5c <ip4_input+0x270>)
 801ab42:	2200      	movs	r2, #0
 801ab44:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801ab46:	4b05      	ldr	r3, [pc, #20]	; (801ab5c <ip4_input+0x270>)
 801ab48:	2200      	movs	r2, #0
 801ab4a:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801ab4c:	4b03      	ldr	r3, [pc, #12]	; (801ab5c <ip4_input+0x270>)
 801ab4e:	2200      	movs	r2, #0
 801ab50:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801ab52:	2300      	movs	r3, #0
}
 801ab54:	4618      	mov	r0, r3
 801ab56:	3718      	adds	r7, #24
 801ab58:	46bd      	mov	sp, r7
 801ab5a:	bd80      	pop	{r7, pc}
 801ab5c:	2000a268 	.word	0x2000a268
 801ab60:	2000e880 	.word	0x2000e880

0801ab64 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 801ab64:	b580      	push	{r7, lr}
 801ab66:	b08a      	sub	sp, #40	; 0x28
 801ab68:	af04      	add	r7, sp, #16
 801ab6a:	60f8      	str	r0, [r7, #12]
 801ab6c:	60b9      	str	r1, [r7, #8]
 801ab6e:	607a      	str	r2, [r7, #4]
 801ab70:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801ab72:	68bb      	ldr	r3, [r7, #8]
 801ab74:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801ab76:	687b      	ldr	r3, [r7, #4]
 801ab78:	2b00      	cmp	r3, #0
 801ab7a:	d009      	beq.n	801ab90 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801ab7c:	68bb      	ldr	r3, [r7, #8]
 801ab7e:	2b00      	cmp	r3, #0
 801ab80:	d003      	beq.n	801ab8a <ip4_output_if+0x26>
 801ab82:	68bb      	ldr	r3, [r7, #8]
 801ab84:	681b      	ldr	r3, [r3, #0]
 801ab86:	2b00      	cmp	r3, #0
 801ab88:	d102      	bne.n	801ab90 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801ab8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab8c:	3304      	adds	r3, #4
 801ab8e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801ab90:	78fa      	ldrb	r2, [r7, #3]
 801ab92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab94:	9302      	str	r3, [sp, #8]
 801ab96:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801ab9a:	9301      	str	r3, [sp, #4]
 801ab9c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801aba0:	9300      	str	r3, [sp, #0]
 801aba2:	4613      	mov	r3, r2
 801aba4:	687a      	ldr	r2, [r7, #4]
 801aba6:	6979      	ldr	r1, [r7, #20]
 801aba8:	68f8      	ldr	r0, [r7, #12]
 801abaa:	f000 f805 	bl	801abb8 <ip4_output_if_src>
 801abae:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801abb0:	4618      	mov	r0, r3
 801abb2:	3718      	adds	r7, #24
 801abb4:	46bd      	mov	sp, r7
 801abb6:	bd80      	pop	{r7, pc}

0801abb8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 801abb8:	b580      	push	{r7, lr}
 801abba:	b088      	sub	sp, #32
 801abbc:	af00      	add	r7, sp, #0
 801abbe:	60f8      	str	r0, [r7, #12]
 801abc0:	60b9      	str	r1, [r7, #8]
 801abc2:	607a      	str	r2, [r7, #4]
 801abc4:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801abc6:	68fb      	ldr	r3, [r7, #12]
 801abc8:	89db      	ldrh	r3, [r3, #14]
 801abca:	2b01      	cmp	r3, #1
 801abcc:	d006      	beq.n	801abdc <ip4_output_if_src+0x24>
 801abce:	4b48      	ldr	r3, [pc, #288]	; (801acf0 <ip4_output_if_src+0x138>)
 801abd0:	f240 3233 	movw	r2, #819	; 0x333
 801abd4:	4947      	ldr	r1, [pc, #284]	; (801acf4 <ip4_output_if_src+0x13c>)
 801abd6:	4848      	ldr	r0, [pc, #288]	; (801acf8 <ip4_output_if_src+0x140>)
 801abd8:	f00b f98a 	bl	8025ef0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801abdc:	687b      	ldr	r3, [r7, #4]
 801abde:	2b00      	cmp	r3, #0
 801abe0:	d060      	beq.n	801aca4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801abe2:	2314      	movs	r3, #20
 801abe4:	83fb      	strh	r3, [r7, #30]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 801abe6:	2114      	movs	r1, #20
 801abe8:	68f8      	ldr	r0, [r7, #12]
 801abea:	f002 f9a1 	bl	801cf30 <pbuf_header>
 801abee:	4603      	mov	r3, r0
 801abf0:	2b00      	cmp	r3, #0
 801abf2:	d002      	beq.n	801abfa <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801abf4:	f06f 0301 	mvn.w	r3, #1
 801abf8:	e075      	b.n	801ace6 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801abfa:	68fb      	ldr	r3, [r7, #12]
 801abfc:	685b      	ldr	r3, [r3, #4]
 801abfe:	61bb      	str	r3, [r7, #24]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801ac00:	68fb      	ldr	r3, [r7, #12]
 801ac02:	895b      	ldrh	r3, [r3, #10]
 801ac04:	2b13      	cmp	r3, #19
 801ac06:	d806      	bhi.n	801ac16 <ip4_output_if_src+0x5e>
 801ac08:	4b39      	ldr	r3, [pc, #228]	; (801acf0 <ip4_output_if_src+0x138>)
 801ac0a:	f240 3261 	movw	r2, #865	; 0x361
 801ac0e:	493b      	ldr	r1, [pc, #236]	; (801acfc <ip4_output_if_src+0x144>)
 801ac10:	4839      	ldr	r0, [pc, #228]	; (801acf8 <ip4_output_if_src+0x140>)
 801ac12:	f00b f96d 	bl	8025ef0 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801ac16:	69bb      	ldr	r3, [r7, #24]
 801ac18:	78fa      	ldrb	r2, [r7, #3]
 801ac1a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801ac1c:	69bb      	ldr	r3, [r7, #24]
 801ac1e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801ac22:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801ac24:	687b      	ldr	r3, [r7, #4]
 801ac26:	681a      	ldr	r2, [r3, #0]
 801ac28:	69bb      	ldr	r3, [r7, #24]
 801ac2a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801ac2c:	8bfb      	ldrh	r3, [r7, #30]
 801ac2e:	089b      	lsrs	r3, r3, #2
 801ac30:	b29b      	uxth	r3, r3
 801ac32:	b2db      	uxtb	r3, r3
 801ac34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ac38:	b2da      	uxtb	r2, r3
 801ac3a:	69bb      	ldr	r3, [r7, #24]
 801ac3c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801ac3e:	69bb      	ldr	r3, [r7, #24]
 801ac40:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801ac44:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801ac46:	68fb      	ldr	r3, [r7, #12]
 801ac48:	891b      	ldrh	r3, [r3, #8]
 801ac4a:	4618      	mov	r0, r3
 801ac4c:	f7fe fd04 	bl	8019658 <lwip_htons>
 801ac50:	4603      	mov	r3, r0
 801ac52:	461a      	mov	r2, r3
 801ac54:	69bb      	ldr	r3, [r7, #24]
 801ac56:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801ac58:	69bb      	ldr	r3, [r7, #24]
 801ac5a:	2200      	movs	r2, #0
 801ac5c:	719a      	strb	r2, [r3, #6]
 801ac5e:	2200      	movs	r2, #0
 801ac60:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801ac62:	4b27      	ldr	r3, [pc, #156]	; (801ad00 <ip4_output_if_src+0x148>)
 801ac64:	881b      	ldrh	r3, [r3, #0]
 801ac66:	4618      	mov	r0, r3
 801ac68:	f7fe fcf6 	bl	8019658 <lwip_htons>
 801ac6c:	4603      	mov	r3, r0
 801ac6e:	461a      	mov	r2, r3
 801ac70:	69bb      	ldr	r3, [r7, #24]
 801ac72:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801ac74:	4b22      	ldr	r3, [pc, #136]	; (801ad00 <ip4_output_if_src+0x148>)
 801ac76:	881b      	ldrh	r3, [r3, #0]
 801ac78:	3301      	adds	r3, #1
 801ac7a:	b29a      	uxth	r2, r3
 801ac7c:	4b20      	ldr	r3, [pc, #128]	; (801ad00 <ip4_output_if_src+0x148>)
 801ac7e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801ac80:	68bb      	ldr	r3, [r7, #8]
 801ac82:	2b00      	cmp	r3, #0
 801ac84:	d104      	bne.n	801ac90 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801ac86:	4b1f      	ldr	r3, [pc, #124]	; (801ad04 <ip4_output_if_src+0x14c>)
 801ac88:	681a      	ldr	r2, [r3, #0]
 801ac8a:	69bb      	ldr	r3, [r7, #24]
 801ac8c:	60da      	str	r2, [r3, #12]
 801ac8e:	e003      	b.n	801ac98 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801ac90:	68bb      	ldr	r3, [r7, #8]
 801ac92:	681a      	ldr	r2, [r3, #0]
 801ac94:	69bb      	ldr	r3, [r7, #24]
 801ac96:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801ac98:	69bb      	ldr	r3, [r7, #24]
 801ac9a:	2200      	movs	r2, #0
 801ac9c:	729a      	strb	r2, [r3, #10]
 801ac9e:	2200      	movs	r2, #0
 801aca0:	72da      	strb	r2, [r3, #11]
 801aca2:	e008      	b.n	801acb6 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 801aca4:	68fb      	ldr	r3, [r7, #12]
 801aca6:	685b      	ldr	r3, [r3, #4]
 801aca8:	61bb      	str	r3, [r7, #24]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801acaa:	69bb      	ldr	r3, [r7, #24]
 801acac:	691b      	ldr	r3, [r3, #16]
 801acae:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801acb0:	f107 0314 	add.w	r3, r7, #20
 801acb4:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801acb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801acb8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801acba:	2b00      	cmp	r3, #0
 801acbc:	d00c      	beq.n	801acd8 <ip4_output_if_src+0x120>
 801acbe:	68fb      	ldr	r3, [r7, #12]
 801acc0:	891a      	ldrh	r2, [r3, #8]
 801acc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801acc4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801acc6:	429a      	cmp	r2, r3
 801acc8:	d906      	bls.n	801acd8 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 801acca:	687a      	ldr	r2, [r7, #4]
 801accc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801acce:	68f8      	ldr	r0, [r7, #12]
 801acd0:	f000 fed8 	bl	801ba84 <ip4_frag>
 801acd4:	4603      	mov	r3, r0
 801acd6:	e006      	b.n	801ace6 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801acd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801acda:	695b      	ldr	r3, [r3, #20]
 801acdc:	687a      	ldr	r2, [r7, #4]
 801acde:	68f9      	ldr	r1, [r7, #12]
 801ace0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ace2:	4798      	blx	r3
 801ace4:	4603      	mov	r3, r0
}
 801ace6:	4618      	mov	r0, r3
 801ace8:	3720      	adds	r7, #32
 801acea:	46bd      	mov	sp, r7
 801acec:	bd80      	pop	{r7, pc}
 801acee:	bf00      	nop
 801acf0:	08027804 	.word	0x08027804
 801acf4:	08027838 	.word	0x08027838
 801acf8:	08027844 	.word	0x08027844
 801acfc:	0802786c 	.word	0x0802786c
 801ad00:	20009492 	.word	0x20009492
 801ad04:	0802b724 	.word	0x0802b724

0801ad08 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801ad08:	b480      	push	{r7}
 801ad0a:	b085      	sub	sp, #20
 801ad0c:	af00      	add	r7, sp, #0
 801ad0e:	6078      	str	r0, [r7, #4]
 801ad10:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801ad12:	687b      	ldr	r3, [r7, #4]
 801ad14:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801ad16:	687b      	ldr	r3, [r7, #4]
 801ad18:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ad1c:	d002      	beq.n	801ad24 <ip4_addr_isbroadcast_u32+0x1c>
 801ad1e:	687b      	ldr	r3, [r7, #4]
 801ad20:	2b00      	cmp	r3, #0
 801ad22:	d101      	bne.n	801ad28 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801ad24:	2301      	movs	r3, #1
 801ad26:	e02a      	b.n	801ad7e <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801ad28:	683b      	ldr	r3, [r7, #0]
 801ad2a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801ad2e:	f003 0302 	and.w	r3, r3, #2
 801ad32:	2b00      	cmp	r3, #0
 801ad34:	d101      	bne.n	801ad3a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801ad36:	2300      	movs	r3, #0
 801ad38:	e021      	b.n	801ad7e <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801ad3a:	683b      	ldr	r3, [r7, #0]
 801ad3c:	3304      	adds	r3, #4
 801ad3e:	681a      	ldr	r2, [r3, #0]
 801ad40:	687b      	ldr	r3, [r7, #4]
 801ad42:	429a      	cmp	r2, r3
 801ad44:	d101      	bne.n	801ad4a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801ad46:	2300      	movs	r3, #0
 801ad48:	e019      	b.n	801ad7e <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801ad4a:	68fa      	ldr	r2, [r7, #12]
 801ad4c:	683b      	ldr	r3, [r7, #0]
 801ad4e:	3304      	adds	r3, #4
 801ad50:	681b      	ldr	r3, [r3, #0]
 801ad52:	405a      	eors	r2, r3
 801ad54:	683b      	ldr	r3, [r7, #0]
 801ad56:	3308      	adds	r3, #8
 801ad58:	681b      	ldr	r3, [r3, #0]
 801ad5a:	4013      	ands	r3, r2
 801ad5c:	2b00      	cmp	r3, #0
 801ad5e:	d10d      	bne.n	801ad7c <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ad60:	683b      	ldr	r3, [r7, #0]
 801ad62:	3308      	adds	r3, #8
 801ad64:	681b      	ldr	r3, [r3, #0]
 801ad66:	43da      	mvns	r2, r3
 801ad68:	687b      	ldr	r3, [r7, #4]
 801ad6a:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801ad6c:	683b      	ldr	r3, [r7, #0]
 801ad6e:	3308      	adds	r3, #8
 801ad70:	681b      	ldr	r3, [r3, #0]
 801ad72:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801ad74:	429a      	cmp	r2, r3
 801ad76:	d101      	bne.n	801ad7c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801ad78:	2301      	movs	r3, #1
 801ad7a:	e000      	b.n	801ad7e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801ad7c:	2300      	movs	r3, #0
  }
}
 801ad7e:	4618      	mov	r0, r3
 801ad80:	3714      	adds	r7, #20
 801ad82:	46bd      	mov	sp, r7
 801ad84:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad88:	4770      	bx	lr
	...

0801ad8c <ip4addr_aton>:
 * @param addr pointer to which to save the ip address in network order
 * @return 1 if cp could be converted to addr, 0 on failure
 */
int
ip4addr_aton(const char *cp, ip4_addr_t *addr)
{
 801ad8c:	b580      	push	{r7, lr}
 801ad8e:	b08a      	sub	sp, #40	; 0x28
 801ad90:	af00      	add	r7, sp, #0
 801ad92:	6078      	str	r0, [r7, #4]
 801ad94:	6039      	str	r1, [r7, #0]
  u32_t val;
  u8_t base;
  char c;
  u32_t parts[4];
  u32_t *pp = parts;
 801ad96:	f107 030c 	add.w	r3, r7, #12
 801ad9a:	61fb      	str	r3, [r7, #28]

  c = *cp;
 801ad9c:	687b      	ldr	r3, [r7, #4]
 801ad9e:	781b      	ldrb	r3, [r3, #0]
 801ada0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    /*
     * Collect number up to ``.''.
     * Values are specified as for C:
     * 0x=hex, 0=octal, 1-9=decimal.
     */
    if (!isdigit(c)) {
 801ada4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ada8:	2b2f      	cmp	r3, #47	; 0x2f
 801adaa:	d903      	bls.n	801adb4 <ip4addr_aton+0x28>
 801adac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801adb0:	2b39      	cmp	r3, #57	; 0x39
 801adb2:	d901      	bls.n	801adb8 <ip4addr_aton+0x2c>
      return 0;
 801adb4:	2300      	movs	r3, #0
 801adb6:	e11e      	b.n	801aff6 <ip4addr_aton+0x26a>
    }
    val = 0;
 801adb8:	2300      	movs	r3, #0
 801adba:	627b      	str	r3, [r7, #36]	; 0x24
    base = 10;
 801adbc:	230a      	movs	r3, #10
 801adbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (c == '0') {
 801adc2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801adc6:	2b30      	cmp	r3, #48	; 0x30
 801adc8:	d11c      	bne.n	801ae04 <ip4addr_aton+0x78>
      c = *++cp;
 801adca:	687b      	ldr	r3, [r7, #4]
 801adcc:	3301      	adds	r3, #1
 801adce:	607b      	str	r3, [r7, #4]
 801add0:	687b      	ldr	r3, [r7, #4]
 801add2:	781b      	ldrb	r3, [r3, #0]
 801add4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (c == 'x' || c == 'X') {
 801add8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801addc:	2b78      	cmp	r3, #120	; 0x78
 801adde:	d003      	beq.n	801ade8 <ip4addr_aton+0x5c>
 801ade0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ade4:	2b58      	cmp	r3, #88	; 0x58
 801ade6:	d10a      	bne.n	801adfe <ip4addr_aton+0x72>
        base = 16;
 801ade8:	2310      	movs	r3, #16
 801adea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        c = *++cp;
 801adee:	687b      	ldr	r3, [r7, #4]
 801adf0:	3301      	adds	r3, #1
 801adf2:	607b      	str	r3, [r7, #4]
 801adf4:	687b      	ldr	r3, [r7, #4]
 801adf6:	781b      	ldrb	r3, [r3, #0]
 801adf8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801adfc:	e002      	b.n	801ae04 <ip4addr_aton+0x78>
      } else {
        base = 8;
 801adfe:	2308      	movs	r3, #8
 801ae00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      }
    }
    for (;;) {
      if (isdigit(c)) {
 801ae04:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae08:	2b2f      	cmp	r3, #47	; 0x2f
 801ae0a:	d915      	bls.n	801ae38 <ip4addr_aton+0xac>
 801ae0c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae10:	2b39      	cmp	r3, #57	; 0x39
 801ae12:	d811      	bhi.n	801ae38 <ip4addr_aton+0xac>
        val = (val * base) + (u32_t)(c - '0');
 801ae14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801ae18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801ae1a:	fb02 f203 	mul.w	r2, r2, r3
 801ae1e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae22:	4413      	add	r3, r2
 801ae24:	3b30      	subs	r3, #48	; 0x30
 801ae26:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801ae28:	687b      	ldr	r3, [r7, #4]
 801ae2a:	3301      	adds	r3, #1
 801ae2c:	607b      	str	r3, [r7, #4]
 801ae2e:	687b      	ldr	r3, [r7, #4]
 801ae30:	781b      	ldrb	r3, [r3, #0]
 801ae32:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 801ae36:	e036      	b.n	801aea6 <ip4addr_aton+0x11a>
      } else if (base == 16 && isxdigit(c)) {
 801ae38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801ae3c:	2b10      	cmp	r3, #16
 801ae3e:	d133      	bne.n	801aea8 <ip4addr_aton+0x11c>
 801ae40:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae44:	2b2f      	cmp	r3, #47	; 0x2f
 801ae46:	d903      	bls.n	801ae50 <ip4addr_aton+0xc4>
 801ae48:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae4c:	2b39      	cmp	r3, #57	; 0x39
 801ae4e:	d90f      	bls.n	801ae70 <ip4addr_aton+0xe4>
 801ae50:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae54:	2b60      	cmp	r3, #96	; 0x60
 801ae56:	d903      	bls.n	801ae60 <ip4addr_aton+0xd4>
 801ae58:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae5c:	2b66      	cmp	r3, #102	; 0x66
 801ae5e:	d907      	bls.n	801ae70 <ip4addr_aton+0xe4>
 801ae60:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae64:	2b40      	cmp	r3, #64	; 0x40
 801ae66:	d91f      	bls.n	801aea8 <ip4addr_aton+0x11c>
 801ae68:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801ae6c:	2b46      	cmp	r3, #70	; 0x46
 801ae6e:	d81b      	bhi.n	801aea8 <ip4addr_aton+0x11c>
        val = (val << 4) | (u32_t)(c + 10 - (islower(c) ? 'a' : 'A'));
 801ae70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae72:	011b      	lsls	r3, r3, #4
 801ae74:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801ae78:	f102 010a 	add.w	r1, r2, #10
 801ae7c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801ae80:	2a60      	cmp	r2, #96	; 0x60
 801ae82:	d905      	bls.n	801ae90 <ip4addr_aton+0x104>
 801ae84:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 801ae88:	2a7a      	cmp	r2, #122	; 0x7a
 801ae8a:	d801      	bhi.n	801ae90 <ip4addr_aton+0x104>
 801ae8c:	2261      	movs	r2, #97	; 0x61
 801ae8e:	e000      	b.n	801ae92 <ip4addr_aton+0x106>
 801ae90:	2241      	movs	r2, #65	; 0x41
 801ae92:	1a8a      	subs	r2, r1, r2
 801ae94:	4313      	orrs	r3, r2
 801ae96:	627b      	str	r3, [r7, #36]	; 0x24
        c = *++cp;
 801ae98:	687b      	ldr	r3, [r7, #4]
 801ae9a:	3301      	adds	r3, #1
 801ae9c:	607b      	str	r3, [r7, #4]
 801ae9e:	687b      	ldr	r3, [r7, #4]
 801aea0:	781b      	ldrb	r3, [r3, #0]
 801aea2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      if (isdigit(c)) {
 801aea6:	e7ad      	b.n	801ae04 <ip4addr_aton+0x78>
      } else {
        break;
      }
    }
    if (c == '.') {
 801aea8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801aeac:	2b2e      	cmp	r3, #46	; 0x2e
 801aeae:	d114      	bne.n	801aeda <ip4addr_aton+0x14e>
       * Internet format:
       *  a.b.c.d
       *  a.b.c   (with c treated as 16 bits)
       *  a.b (with b treated as 24 bits)
       */
      if (pp >= parts + 3) {
 801aeb0:	f107 030c 	add.w	r3, r7, #12
 801aeb4:	330c      	adds	r3, #12
 801aeb6:	69fa      	ldr	r2, [r7, #28]
 801aeb8:	4293      	cmp	r3, r2
 801aeba:	d801      	bhi.n	801aec0 <ip4addr_aton+0x134>
        return 0;
 801aebc:	2300      	movs	r3, #0
 801aebe:	e09a      	b.n	801aff6 <ip4addr_aton+0x26a>
      }
      *pp++ = val;
 801aec0:	69fb      	ldr	r3, [r7, #28]
 801aec2:	1d1a      	adds	r2, r3, #4
 801aec4:	61fa      	str	r2, [r7, #28]
 801aec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801aec8:	601a      	str	r2, [r3, #0]
      c = *++cp;
 801aeca:	687b      	ldr	r3, [r7, #4]
 801aecc:	3301      	adds	r3, #1
 801aece:	607b      	str	r3, [r7, #4]
 801aed0:	687b      	ldr	r3, [r7, #4]
 801aed2:	781b      	ldrb	r3, [r3, #0]
 801aed4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    if (!isdigit(c)) {
 801aed8:	e764      	b.n	801ada4 <ip4addr_aton+0x18>
    } else {
      break;
 801aeda:	bf00      	nop
    }
  }
  /*
   * Check for trailing characters.
   */
  if (c != '\0' && !isspace(c)) {
 801aedc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801aee0:	2b00      	cmp	r3, #0
 801aee2:	d019      	beq.n	801af18 <ip4addr_aton+0x18c>
 801aee4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801aee8:	2b20      	cmp	r3, #32
 801aeea:	d015      	beq.n	801af18 <ip4addr_aton+0x18c>
 801aeec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801aef0:	2b0c      	cmp	r3, #12
 801aef2:	d011      	beq.n	801af18 <ip4addr_aton+0x18c>
 801aef4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801aef8:	2b0a      	cmp	r3, #10
 801aefa:	d00d      	beq.n	801af18 <ip4addr_aton+0x18c>
 801aefc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801af00:	2b0d      	cmp	r3, #13
 801af02:	d009      	beq.n	801af18 <ip4addr_aton+0x18c>
 801af04:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801af08:	2b09      	cmp	r3, #9
 801af0a:	d005      	beq.n	801af18 <ip4addr_aton+0x18c>
 801af0c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801af10:	2b0b      	cmp	r3, #11
 801af12:	d001      	beq.n	801af18 <ip4addr_aton+0x18c>
    return 0;
 801af14:	2300      	movs	r3, #0
 801af16:	e06e      	b.n	801aff6 <ip4addr_aton+0x26a>
  }
  /*
   * Concoct the address according to
   * the number of parts specified.
   */
  switch (pp - parts + 1) {
 801af18:	69fa      	ldr	r2, [r7, #28]
 801af1a:	f107 030c 	add.w	r3, r7, #12
 801af1e:	1ad3      	subs	r3, r2, r3
 801af20:	109b      	asrs	r3, r3, #2
 801af22:	3301      	adds	r3, #1
 801af24:	2b04      	cmp	r3, #4
 801af26:	d853      	bhi.n	801afd0 <ip4addr_aton+0x244>
 801af28:	a201      	add	r2, pc, #4	; (adr r2, 801af30 <ip4addr_aton+0x1a4>)
 801af2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801af2e:	bf00      	nop
 801af30:	0801af45 	.word	0x0801af45
 801af34:	0801afe1 	.word	0x0801afe1
 801af38:	0801af49 	.word	0x0801af49
 801af3c:	0801af6b 	.word	0x0801af6b
 801af40:	0801af99 	.word	0x0801af99

  case 0:
    return 0;       /* initial nondigit */
 801af44:	2300      	movs	r3, #0
 801af46:	e056      	b.n	801aff6 <ip4addr_aton+0x26a>

  case 1:             /* a -- 32 bits */
    break;

  case 2:             /* a.b -- 8.24 bits */
    if (val > 0xffffffUL) {
 801af48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801af4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 801af4e:	d301      	bcc.n	801af54 <ip4addr_aton+0x1c8>
      return 0;
 801af50:	2300      	movs	r3, #0
 801af52:	e050      	b.n	801aff6 <ip4addr_aton+0x26a>
    }
    if (parts[0] > 0xff) {
 801af54:	68fb      	ldr	r3, [r7, #12]
 801af56:	2bff      	cmp	r3, #255	; 0xff
 801af58:	d901      	bls.n	801af5e <ip4addr_aton+0x1d2>
      return 0;
 801af5a:	2300      	movs	r3, #0
 801af5c:	e04b      	b.n	801aff6 <ip4addr_aton+0x26a>
    }
    val |= parts[0] << 24;
 801af5e:	68fb      	ldr	r3, [r7, #12]
 801af60:	061b      	lsls	r3, r3, #24
 801af62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801af64:	4313      	orrs	r3, r2
 801af66:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 801af68:	e03b      	b.n	801afe2 <ip4addr_aton+0x256>

  case 3:             /* a.b.c -- 8.8.16 bits */
    if (val > 0xffff) {
 801af6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801af6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801af70:	d301      	bcc.n	801af76 <ip4addr_aton+0x1ea>
      return 0;
 801af72:	2300      	movs	r3, #0
 801af74:	e03f      	b.n	801aff6 <ip4addr_aton+0x26a>
    }
    if ((parts[0] > 0xff) || (parts[1] > 0xff)) {
 801af76:	68fb      	ldr	r3, [r7, #12]
 801af78:	2bff      	cmp	r3, #255	; 0xff
 801af7a:	d802      	bhi.n	801af82 <ip4addr_aton+0x1f6>
 801af7c:	693b      	ldr	r3, [r7, #16]
 801af7e:	2bff      	cmp	r3, #255	; 0xff
 801af80:	d901      	bls.n	801af86 <ip4addr_aton+0x1fa>
      return 0;
 801af82:	2300      	movs	r3, #0
 801af84:	e037      	b.n	801aff6 <ip4addr_aton+0x26a>
    }
    val |= (parts[0] << 24) | (parts[1] << 16);
 801af86:	68fb      	ldr	r3, [r7, #12]
 801af88:	061a      	lsls	r2, r3, #24
 801af8a:	693b      	ldr	r3, [r7, #16]
 801af8c:	041b      	lsls	r3, r3, #16
 801af8e:	4313      	orrs	r3, r2
 801af90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801af92:	4313      	orrs	r3, r2
 801af94:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 801af96:	e024      	b.n	801afe2 <ip4addr_aton+0x256>

  case 4:             /* a.b.c.d -- 8.8.8.8 bits */
    if (val > 0xff) {
 801af98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801af9a:	2bff      	cmp	r3, #255	; 0xff
 801af9c:	d901      	bls.n	801afa2 <ip4addr_aton+0x216>
      return 0;
 801af9e:	2300      	movs	r3, #0
 801afa0:	e029      	b.n	801aff6 <ip4addr_aton+0x26a>
    }
    if ((parts[0] > 0xff) || (parts[1] > 0xff) || (parts[2] > 0xff)) {
 801afa2:	68fb      	ldr	r3, [r7, #12]
 801afa4:	2bff      	cmp	r3, #255	; 0xff
 801afa6:	d805      	bhi.n	801afb4 <ip4addr_aton+0x228>
 801afa8:	693b      	ldr	r3, [r7, #16]
 801afaa:	2bff      	cmp	r3, #255	; 0xff
 801afac:	d802      	bhi.n	801afb4 <ip4addr_aton+0x228>
 801afae:	697b      	ldr	r3, [r7, #20]
 801afb0:	2bff      	cmp	r3, #255	; 0xff
 801afb2:	d901      	bls.n	801afb8 <ip4addr_aton+0x22c>
      return 0;
 801afb4:	2300      	movs	r3, #0
 801afb6:	e01e      	b.n	801aff6 <ip4addr_aton+0x26a>
    }
    val |= (parts[0] << 24) | (parts[1] << 16) | (parts[2] << 8);
 801afb8:	68fb      	ldr	r3, [r7, #12]
 801afba:	061a      	lsls	r2, r3, #24
 801afbc:	693b      	ldr	r3, [r7, #16]
 801afbe:	041b      	lsls	r3, r3, #16
 801afc0:	431a      	orrs	r2, r3
 801afc2:	697b      	ldr	r3, [r7, #20]
 801afc4:	021b      	lsls	r3, r3, #8
 801afc6:	4313      	orrs	r3, r2
 801afc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801afca:	4313      	orrs	r3, r2
 801afcc:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 801afce:	e008      	b.n	801afe2 <ip4addr_aton+0x256>
  default:
    LWIP_ASSERT("unhandled", 0);
 801afd0:	4b0b      	ldr	r3, [pc, #44]	; (801b000 <ip4addr_aton+0x274>)
 801afd2:	f240 1203 	movw	r2, #259	; 0x103
 801afd6:	490b      	ldr	r1, [pc, #44]	; (801b004 <ip4addr_aton+0x278>)
 801afd8:	480b      	ldr	r0, [pc, #44]	; (801b008 <ip4addr_aton+0x27c>)
 801afda:	f00a ff89 	bl	8025ef0 <iprintf>
    break;
 801afde:	e000      	b.n	801afe2 <ip4addr_aton+0x256>
    break;
 801afe0:	bf00      	nop
  }
  if (addr) {
 801afe2:	683b      	ldr	r3, [r7, #0]
 801afe4:	2b00      	cmp	r3, #0
 801afe6:	d005      	beq.n	801aff4 <ip4addr_aton+0x268>
    ip4_addr_set_u32(addr, lwip_htonl(val));
 801afe8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801afea:	f7fe fb43 	bl	8019674 <lwip_htonl>
 801afee:	4602      	mov	r2, r0
 801aff0:	683b      	ldr	r3, [r7, #0]
 801aff2:	601a      	str	r2, [r3, #0]
  }
  return 1;
 801aff4:	2301      	movs	r3, #1
}
 801aff6:	4618      	mov	r0, r3
 801aff8:	3728      	adds	r7, #40	; 0x28
 801affa:	46bd      	mov	sp, r7
 801affc:	bd80      	pop	{r7, pc}
 801affe:	bf00      	nop
 801b000:	0802789c 	.word	0x0802789c
 801b004:	080278d8 	.word	0x080278d8
 801b008:	080278e4 	.word	0x080278e4

0801b00c <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char*
ip4addr_ntoa(const ip4_addr_t *addr)
{
 801b00c:	b580      	push	{r7, lr}
 801b00e:	b082      	sub	sp, #8
 801b010:	af00      	add	r7, sp, #0
 801b012:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 801b014:	2210      	movs	r2, #16
 801b016:	4904      	ldr	r1, [pc, #16]	; (801b028 <ip4addr_ntoa+0x1c>)
 801b018:	6878      	ldr	r0, [r7, #4]
 801b01a:	f000 f807 	bl	801b02c <ip4addr_ntoa_r>
 801b01e:	4603      	mov	r3, r0
}
 801b020:	4618      	mov	r0, r3
 801b022:	3708      	adds	r7, #8
 801b024:	46bd      	mov	sp, r7
 801b026:	bd80      	pop	{r7, pc}
 801b028:	20009494 	.word	0x20009494

0801b02c <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char*
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 801b02c:	b480      	push	{r7}
 801b02e:	b08d      	sub	sp, #52	; 0x34
 801b030:	af00      	add	r7, sp, #0
 801b032:	60f8      	str	r0, [r7, #12]
 801b034:	60b9      	str	r1, [r7, #8]
 801b036:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 801b038:	2300      	movs	r3, #0
 801b03a:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 801b03c:	68fb      	ldr	r3, [r7, #12]
 801b03e:	681b      	ldr	r3, [r3, #0]
 801b040:	61bb      	str	r3, [r7, #24]

  rp = buf;
 801b042:	68bb      	ldr	r3, [r7, #8]
 801b044:	62fb      	str	r3, [r7, #44]	; 0x2c
  ap = (u8_t *)&s_addr;
 801b046:	f107 0318 	add.w	r3, r7, #24
 801b04a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801b04c:	2300      	movs	r3, #0
 801b04e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b052:	e059      	b.n	801b108 <ip4addr_ntoa_r+0xdc>
    i = 0;
 801b054:	2300      	movs	r3, #0
 801b056:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    do {
      rem = *ap % (u8_t)10;
 801b05a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b05c:	781a      	ldrb	r2, [r3, #0]
 801b05e:	4b33      	ldr	r3, [pc, #204]	; (801b12c <ip4addr_ntoa_r+0x100>)
 801b060:	fba3 1302 	umull	r1, r3, r3, r2
 801b064:	08d9      	lsrs	r1, r3, #3
 801b066:	460b      	mov	r3, r1
 801b068:	009b      	lsls	r3, r3, #2
 801b06a:	440b      	add	r3, r1
 801b06c:	005b      	lsls	r3, r3, #1
 801b06e:	1ad3      	subs	r3, r2, r3
 801b070:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 801b072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b074:	781b      	ldrb	r3, [r3, #0]
 801b076:	4a2d      	ldr	r2, [pc, #180]	; (801b12c <ip4addr_ntoa_r+0x100>)
 801b078:	fba2 2303 	umull	r2, r3, r2, r3
 801b07c:	08db      	lsrs	r3, r3, #3
 801b07e:	b2da      	uxtb	r2, r3
 801b080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b082:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 801b084:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801b088:	1c5a      	adds	r2, r3, #1
 801b08a:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801b08e:	4619      	mov	r1, r3
 801b090:	7ffb      	ldrb	r3, [r7, #31]
 801b092:	3330      	adds	r3, #48	; 0x30
 801b094:	b2da      	uxtb	r2, r3
 801b096:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801b09a:	440b      	add	r3, r1
 801b09c:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 801b0a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b0a2:	781b      	ldrb	r3, [r3, #0]
 801b0a4:	2b00      	cmp	r3, #0
 801b0a6:	d1d8      	bne.n	801b05a <ip4addr_ntoa_r+0x2e>
    while (i--) {
 801b0a8:	e012      	b.n	801b0d0 <ip4addr_ntoa_r+0xa4>
      if (len++ >= buflen) {
 801b0aa:	6a3b      	ldr	r3, [r7, #32]
 801b0ac:	1c5a      	adds	r2, r3, #1
 801b0ae:	623a      	str	r2, [r7, #32]
 801b0b0:	687a      	ldr	r2, [r7, #4]
 801b0b2:	4293      	cmp	r3, r2
 801b0b4:	db01      	blt.n	801b0ba <ip4addr_ntoa_r+0x8e>
        return NULL;
 801b0b6:	2300      	movs	r3, #0
 801b0b8:	e031      	b.n	801b11e <ip4addr_ntoa_r+0xf2>
      }
      *rp++ = inv[i];
 801b0ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b0bc:	1c5a      	adds	r2, r3, #1
 801b0be:	62fa      	str	r2, [r7, #44]	; 0x2c
 801b0c0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801b0c4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801b0c8:	440a      	add	r2, r1
 801b0ca:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 801b0ce:	701a      	strb	r2, [r3, #0]
    while (i--) {
 801b0d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801b0d4:	1e5a      	subs	r2, r3, #1
 801b0d6:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 801b0da:	2b00      	cmp	r3, #0
 801b0dc:	d1e5      	bne.n	801b0aa <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 801b0de:	6a3b      	ldr	r3, [r7, #32]
 801b0e0:	1c5a      	adds	r2, r3, #1
 801b0e2:	623a      	str	r2, [r7, #32]
 801b0e4:	687a      	ldr	r2, [r7, #4]
 801b0e6:	4293      	cmp	r3, r2
 801b0e8:	db01      	blt.n	801b0ee <ip4addr_ntoa_r+0xc2>
      return NULL;
 801b0ea:	2300      	movs	r3, #0
 801b0ec:	e017      	b.n	801b11e <ip4addr_ntoa_r+0xf2>
    }
    *rp++ = '.';
 801b0ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b0f0:	1c5a      	adds	r2, r3, #1
 801b0f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 801b0f4:	222e      	movs	r2, #46	; 0x2e
 801b0f6:	701a      	strb	r2, [r3, #0]
    ap++;
 801b0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b0fa:	3301      	adds	r3, #1
 801b0fc:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 801b0fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b102:	3301      	adds	r3, #1
 801b104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b108:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b10c:	2b03      	cmp	r3, #3
 801b10e:	d9a1      	bls.n	801b054 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 801b110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b112:	3b01      	subs	r3, #1
 801b114:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b118:	2200      	movs	r2, #0
 801b11a:	701a      	strb	r2, [r3, #0]
  return buf;
 801b11c:	68bb      	ldr	r3, [r7, #8]
}
 801b11e:	4618      	mov	r0, r3
 801b120:	3734      	adds	r7, #52	; 0x34
 801b122:	46bd      	mov	sp, r7
 801b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b128:	4770      	bx	lr
 801b12a:	bf00      	nop
 801b12c:	cccccccd 	.word	0xcccccccd

0801b130 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801b130:	b580      	push	{r7, lr}
 801b132:	b084      	sub	sp, #16
 801b134:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801b136:	2300      	movs	r3, #0
 801b138:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801b13a:	4b12      	ldr	r3, [pc, #72]	; (801b184 <ip_reass_tmr+0x54>)
 801b13c:	681b      	ldr	r3, [r3, #0]
 801b13e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801b140:	e018      	b.n	801b174 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801b142:	68fb      	ldr	r3, [r7, #12]
 801b144:	7fdb      	ldrb	r3, [r3, #31]
 801b146:	2b00      	cmp	r3, #0
 801b148:	d00b      	beq.n	801b162 <ip_reass_tmr+0x32>
      r->timer--;
 801b14a:	68fb      	ldr	r3, [r7, #12]
 801b14c:	7fdb      	ldrb	r3, [r3, #31]
 801b14e:	3b01      	subs	r3, #1
 801b150:	b2da      	uxtb	r2, r3
 801b152:	68fb      	ldr	r3, [r7, #12]
 801b154:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 801b156:	68fb      	ldr	r3, [r7, #12]
 801b158:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801b15a:	68fb      	ldr	r3, [r7, #12]
 801b15c:	681b      	ldr	r3, [r3, #0]
 801b15e:	60fb      	str	r3, [r7, #12]
 801b160:	e008      	b.n	801b174 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801b162:	68fb      	ldr	r3, [r7, #12]
 801b164:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801b166:	68fb      	ldr	r3, [r7, #12]
 801b168:	681b      	ldr	r3, [r3, #0]
 801b16a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801b16c:	68b9      	ldr	r1, [r7, #8]
 801b16e:	6878      	ldr	r0, [r7, #4]
 801b170:	f000 f80a 	bl	801b188 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801b174:	68fb      	ldr	r3, [r7, #12]
 801b176:	2b00      	cmp	r3, #0
 801b178:	d1e3      	bne.n	801b142 <ip_reass_tmr+0x12>
     }
   }
}
 801b17a:	bf00      	nop
 801b17c:	3710      	adds	r7, #16
 801b17e:	46bd      	mov	sp, r7
 801b180:	bd80      	pop	{r7, pc}
 801b182:	bf00      	nop
 801b184:	200094a4 	.word	0x200094a4

0801b188 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b188:	b580      	push	{r7, lr}
 801b18a:	b088      	sub	sp, #32
 801b18c:	af00      	add	r7, sp, #0
 801b18e:	6078      	str	r0, [r7, #4]
 801b190:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801b192:	2300      	movs	r3, #0
 801b194:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801b196:	683a      	ldr	r2, [r7, #0]
 801b198:	687b      	ldr	r3, [r7, #4]
 801b19a:	429a      	cmp	r2, r3
 801b19c:	d105      	bne.n	801b1aa <ip_reass_free_complete_datagram+0x22>
 801b19e:	4b45      	ldr	r3, [pc, #276]	; (801b2b4 <ip_reass_free_complete_datagram+0x12c>)
 801b1a0:	22ab      	movs	r2, #171	; 0xab
 801b1a2:	4945      	ldr	r1, [pc, #276]	; (801b2b8 <ip_reass_free_complete_datagram+0x130>)
 801b1a4:	4845      	ldr	r0, [pc, #276]	; (801b2bc <ip_reass_free_complete_datagram+0x134>)
 801b1a6:	f00a fea3 	bl	8025ef0 <iprintf>
  if (prev != NULL) {
 801b1aa:	683b      	ldr	r3, [r7, #0]
 801b1ac:	2b00      	cmp	r3, #0
 801b1ae:	d00a      	beq.n	801b1c6 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801b1b0:	683b      	ldr	r3, [r7, #0]
 801b1b2:	681a      	ldr	r2, [r3, #0]
 801b1b4:	687b      	ldr	r3, [r7, #4]
 801b1b6:	429a      	cmp	r2, r3
 801b1b8:	d005      	beq.n	801b1c6 <ip_reass_free_complete_datagram+0x3e>
 801b1ba:	4b3e      	ldr	r3, [pc, #248]	; (801b2b4 <ip_reass_free_complete_datagram+0x12c>)
 801b1bc:	22ad      	movs	r2, #173	; 0xad
 801b1be:	4940      	ldr	r1, [pc, #256]	; (801b2c0 <ip_reass_free_complete_datagram+0x138>)
 801b1c0:	483e      	ldr	r0, [pc, #248]	; (801b2bc <ip_reass_free_complete_datagram+0x134>)
 801b1c2:	f00a fe95 	bl	8025ef0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801b1c6:	687b      	ldr	r3, [r7, #4]
 801b1c8:	685b      	ldr	r3, [r3, #4]
 801b1ca:	685b      	ldr	r3, [r3, #4]
 801b1cc:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801b1ce:	697b      	ldr	r3, [r7, #20]
 801b1d0:	889b      	ldrh	r3, [r3, #4]
 801b1d2:	b29b      	uxth	r3, r3
 801b1d4:	2b00      	cmp	r3, #0
 801b1d6:	d12a      	bne.n	801b22e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801b1d8:	687b      	ldr	r3, [r7, #4]
 801b1da:	685b      	ldr	r3, [r3, #4]
 801b1dc:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801b1de:	697b      	ldr	r3, [r7, #20]
 801b1e0:	681a      	ldr	r2, [r3, #0]
 801b1e2:	687b      	ldr	r3, [r7, #4]
 801b1e4:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801b1e6:	69bb      	ldr	r3, [r7, #24]
 801b1e8:	6858      	ldr	r0, [r3, #4]
 801b1ea:	687b      	ldr	r3, [r7, #4]
 801b1ec:	3308      	adds	r3, #8
 801b1ee:	2214      	movs	r2, #20
 801b1f0:	4619      	mov	r1, r3
 801b1f2:	f00b fb50 	bl	8026896 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801b1f6:	2101      	movs	r1, #1
 801b1f8:	69b8      	ldr	r0, [r7, #24]
 801b1fa:	f7ff fa97 	bl	801a72c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801b1fe:	69b8      	ldr	r0, [r7, #24]
 801b200:	f001 ff54 	bl	801d0ac <pbuf_clen>
 801b204:	4603      	mov	r3, r0
 801b206:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b208:	8bfa      	ldrh	r2, [r7, #30]
 801b20a:	8a7b      	ldrh	r3, [r7, #18]
 801b20c:	4413      	add	r3, r2
 801b20e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b212:	db05      	blt.n	801b220 <ip_reass_free_complete_datagram+0x98>
 801b214:	4b27      	ldr	r3, [pc, #156]	; (801b2b4 <ip_reass_free_complete_datagram+0x12c>)
 801b216:	22bc      	movs	r2, #188	; 0xbc
 801b218:	492a      	ldr	r1, [pc, #168]	; (801b2c4 <ip_reass_free_complete_datagram+0x13c>)
 801b21a:	4828      	ldr	r0, [pc, #160]	; (801b2bc <ip_reass_free_complete_datagram+0x134>)
 801b21c:	f00a fe68 	bl	8025ef0 <iprintf>
    pbufs_freed += clen;
 801b220:	8bfa      	ldrh	r2, [r7, #30]
 801b222:	8a7b      	ldrh	r3, [r7, #18]
 801b224:	4413      	add	r3, r2
 801b226:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801b228:	69b8      	ldr	r0, [r7, #24]
 801b22a:	f001 fea5 	bl	801cf78 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801b22e:	687b      	ldr	r3, [r7, #4]
 801b230:	685b      	ldr	r3, [r3, #4]
 801b232:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801b234:	e01f      	b.n	801b276 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801b236:	69bb      	ldr	r3, [r7, #24]
 801b238:	685b      	ldr	r3, [r3, #4]
 801b23a:	617b      	str	r3, [r7, #20]
    pcur = p;
 801b23c:	69bb      	ldr	r3, [r7, #24]
 801b23e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801b240:	697b      	ldr	r3, [r7, #20]
 801b242:	681b      	ldr	r3, [r3, #0]
 801b244:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801b246:	68f8      	ldr	r0, [r7, #12]
 801b248:	f001 ff30 	bl	801d0ac <pbuf_clen>
 801b24c:	4603      	mov	r3, r0
 801b24e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801b250:	8bfa      	ldrh	r2, [r7, #30]
 801b252:	8a7b      	ldrh	r3, [r7, #18]
 801b254:	4413      	add	r3, r2
 801b256:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801b25a:	db05      	blt.n	801b268 <ip_reass_free_complete_datagram+0xe0>
 801b25c:	4b15      	ldr	r3, [pc, #84]	; (801b2b4 <ip_reass_free_complete_datagram+0x12c>)
 801b25e:	22cc      	movs	r2, #204	; 0xcc
 801b260:	4918      	ldr	r1, [pc, #96]	; (801b2c4 <ip_reass_free_complete_datagram+0x13c>)
 801b262:	4816      	ldr	r0, [pc, #88]	; (801b2bc <ip_reass_free_complete_datagram+0x134>)
 801b264:	f00a fe44 	bl	8025ef0 <iprintf>
    pbufs_freed += clen;
 801b268:	8bfa      	ldrh	r2, [r7, #30]
 801b26a:	8a7b      	ldrh	r3, [r7, #18]
 801b26c:	4413      	add	r3, r2
 801b26e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801b270:	68f8      	ldr	r0, [r7, #12]
 801b272:	f001 fe81 	bl	801cf78 <pbuf_free>
  while (p != NULL) {
 801b276:	69bb      	ldr	r3, [r7, #24]
 801b278:	2b00      	cmp	r3, #0
 801b27a:	d1dc      	bne.n	801b236 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801b27c:	6839      	ldr	r1, [r7, #0]
 801b27e:	6878      	ldr	r0, [r7, #4]
 801b280:	f000 f8c2 	bl	801b408 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 801b284:	4b10      	ldr	r3, [pc, #64]	; (801b2c8 <ip_reass_free_complete_datagram+0x140>)
 801b286:	881b      	ldrh	r3, [r3, #0]
 801b288:	8bfa      	ldrh	r2, [r7, #30]
 801b28a:	429a      	cmp	r2, r3
 801b28c:	d905      	bls.n	801b29a <ip_reass_free_complete_datagram+0x112>
 801b28e:	4b09      	ldr	r3, [pc, #36]	; (801b2b4 <ip_reass_free_complete_datagram+0x12c>)
 801b290:	22d2      	movs	r2, #210	; 0xd2
 801b292:	490e      	ldr	r1, [pc, #56]	; (801b2cc <ip_reass_free_complete_datagram+0x144>)
 801b294:	4809      	ldr	r0, [pc, #36]	; (801b2bc <ip_reass_free_complete_datagram+0x134>)
 801b296:	f00a fe2b 	bl	8025ef0 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 801b29a:	4b0b      	ldr	r3, [pc, #44]	; (801b2c8 <ip_reass_free_complete_datagram+0x140>)
 801b29c:	881a      	ldrh	r2, [r3, #0]
 801b29e:	8bfb      	ldrh	r3, [r7, #30]
 801b2a0:	1ad3      	subs	r3, r2, r3
 801b2a2:	b29a      	uxth	r2, r3
 801b2a4:	4b08      	ldr	r3, [pc, #32]	; (801b2c8 <ip_reass_free_complete_datagram+0x140>)
 801b2a6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801b2a8:	8bfb      	ldrh	r3, [r7, #30]
}
 801b2aa:	4618      	mov	r0, r3
 801b2ac:	3720      	adds	r7, #32
 801b2ae:	46bd      	mov	sp, r7
 801b2b0:	bd80      	pop	{r7, pc}
 801b2b2:	bf00      	nop
 801b2b4:	0802790c 	.word	0x0802790c
 801b2b8:	08027948 	.word	0x08027948
 801b2bc:	08027954 	.word	0x08027954
 801b2c0:	0802797c 	.word	0x0802797c
 801b2c4:	08027990 	.word	0x08027990
 801b2c8:	200094a8 	.word	0x200094a8
 801b2cc:	080279b0 	.word	0x080279b0

0801b2d0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801b2d0:	b580      	push	{r7, lr}
 801b2d2:	b08a      	sub	sp, #40	; 0x28
 801b2d4:	af00      	add	r7, sp, #0
 801b2d6:	6078      	str	r0, [r7, #4]
 801b2d8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801b2da:	2300      	movs	r3, #0
 801b2dc:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801b2de:	2300      	movs	r3, #0
 801b2e0:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801b2e2:	2300      	movs	r3, #0
 801b2e4:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801b2e6:	2300      	movs	r3, #0
 801b2e8:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801b2ea:	2300      	movs	r3, #0
 801b2ec:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801b2ee:	4b28      	ldr	r3, [pc, #160]	; (801b390 <ip_reass_remove_oldest_datagram+0xc0>)
 801b2f0:	681b      	ldr	r3, [r3, #0]
 801b2f2:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801b2f4:	e030      	b.n	801b358 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801b2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b2f8:	695a      	ldr	r2, [r3, #20]
 801b2fa:	687b      	ldr	r3, [r7, #4]
 801b2fc:	68db      	ldr	r3, [r3, #12]
 801b2fe:	429a      	cmp	r2, r3
 801b300:	d10c      	bne.n	801b31c <ip_reass_remove_oldest_datagram+0x4c>
 801b302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b304:	699a      	ldr	r2, [r3, #24]
 801b306:	687b      	ldr	r3, [r7, #4]
 801b308:	691b      	ldr	r3, [r3, #16]
 801b30a:	429a      	cmp	r2, r3
 801b30c:	d106      	bne.n	801b31c <ip_reass_remove_oldest_datagram+0x4c>
 801b30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b310:	899a      	ldrh	r2, [r3, #12]
 801b312:	687b      	ldr	r3, [r7, #4]
 801b314:	889b      	ldrh	r3, [r3, #4]
 801b316:	b29b      	uxth	r3, r3
 801b318:	429a      	cmp	r2, r3
 801b31a:	d014      	beq.n	801b346 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801b31c:	693b      	ldr	r3, [r7, #16]
 801b31e:	3301      	adds	r3, #1
 801b320:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801b322:	6a3b      	ldr	r3, [r7, #32]
 801b324:	2b00      	cmp	r3, #0
 801b326:	d104      	bne.n	801b332 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801b328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b32a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b32c:	69fb      	ldr	r3, [r7, #28]
 801b32e:	61bb      	str	r3, [r7, #24]
 801b330:	e009      	b.n	801b346 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801b332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b334:	7fda      	ldrb	r2, [r3, #31]
 801b336:	6a3b      	ldr	r3, [r7, #32]
 801b338:	7fdb      	ldrb	r3, [r3, #31]
 801b33a:	429a      	cmp	r2, r3
 801b33c:	d803      	bhi.n	801b346 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801b33e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b340:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801b342:	69fb      	ldr	r3, [r7, #28]
 801b344:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801b346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b348:	681b      	ldr	r3, [r3, #0]
 801b34a:	2b00      	cmp	r3, #0
 801b34c:	d001      	beq.n	801b352 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801b34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b350:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801b352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b354:	681b      	ldr	r3, [r3, #0]
 801b356:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801b358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b35a:	2b00      	cmp	r3, #0
 801b35c:	d1cb      	bne.n	801b2f6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801b35e:	6a3b      	ldr	r3, [r7, #32]
 801b360:	2b00      	cmp	r3, #0
 801b362:	d008      	beq.n	801b376 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801b364:	69b9      	ldr	r1, [r7, #24]
 801b366:	6a38      	ldr	r0, [r7, #32]
 801b368:	f7ff ff0e 	bl	801b188 <ip_reass_free_complete_datagram>
 801b36c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801b36e:	697a      	ldr	r2, [r7, #20]
 801b370:	68fb      	ldr	r3, [r7, #12]
 801b372:	4413      	add	r3, r2
 801b374:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801b376:	697a      	ldr	r2, [r7, #20]
 801b378:	683b      	ldr	r3, [r7, #0]
 801b37a:	429a      	cmp	r2, r3
 801b37c:	da02      	bge.n	801b384 <ip_reass_remove_oldest_datagram+0xb4>
 801b37e:	693b      	ldr	r3, [r7, #16]
 801b380:	2b01      	cmp	r3, #1
 801b382:	dcac      	bgt.n	801b2de <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801b384:	697b      	ldr	r3, [r7, #20]
}
 801b386:	4618      	mov	r0, r3
 801b388:	3728      	adds	r7, #40	; 0x28
 801b38a:	46bd      	mov	sp, r7
 801b38c:	bd80      	pop	{r7, pc}
 801b38e:	bf00      	nop
 801b390:	200094a4 	.word	0x200094a4

0801b394 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801b394:	b580      	push	{r7, lr}
 801b396:	b084      	sub	sp, #16
 801b398:	af00      	add	r7, sp, #0
 801b39a:	6078      	str	r0, [r7, #4]
 801b39c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b39e:	2004      	movs	r0, #4
 801b3a0:	f001 f83e 	bl	801c420 <memp_malloc>
 801b3a4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801b3a6:	68fb      	ldr	r3, [r7, #12]
 801b3a8:	2b00      	cmp	r3, #0
 801b3aa:	d110      	bne.n	801b3ce <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801b3ac:	6839      	ldr	r1, [r7, #0]
 801b3ae:	6878      	ldr	r0, [r7, #4]
 801b3b0:	f7ff ff8e 	bl	801b2d0 <ip_reass_remove_oldest_datagram>
 801b3b4:	4602      	mov	r2, r0
 801b3b6:	683b      	ldr	r3, [r7, #0]
 801b3b8:	429a      	cmp	r2, r3
 801b3ba:	db03      	blt.n	801b3c4 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801b3bc:	2004      	movs	r0, #4
 801b3be:	f001 f82f 	bl	801c420 <memp_malloc>
 801b3c2:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801b3c4:	68fb      	ldr	r3, [r7, #12]
 801b3c6:	2b00      	cmp	r3, #0
 801b3c8:	d101      	bne.n	801b3ce <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 801b3ca:	2300      	movs	r3, #0
 801b3cc:	e016      	b.n	801b3fc <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801b3ce:	2220      	movs	r2, #32
 801b3d0:	2100      	movs	r1, #0
 801b3d2:	68f8      	ldr	r0, [r7, #12]
 801b3d4:	f00b fa6a 	bl	80268ac <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801b3d8:	68fb      	ldr	r3, [r7, #12]
 801b3da:	2203      	movs	r2, #3
 801b3dc:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801b3de:	4b09      	ldr	r3, [pc, #36]	; (801b404 <ip_reass_enqueue_new_datagram+0x70>)
 801b3e0:	681a      	ldr	r2, [r3, #0]
 801b3e2:	68fb      	ldr	r3, [r7, #12]
 801b3e4:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801b3e6:	4a07      	ldr	r2, [pc, #28]	; (801b404 <ip_reass_enqueue_new_datagram+0x70>)
 801b3e8:	68fb      	ldr	r3, [r7, #12]
 801b3ea:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801b3ec:	68fb      	ldr	r3, [r7, #12]
 801b3ee:	3308      	adds	r3, #8
 801b3f0:	2214      	movs	r2, #20
 801b3f2:	6879      	ldr	r1, [r7, #4]
 801b3f4:	4618      	mov	r0, r3
 801b3f6:	f00b fa4e 	bl	8026896 <memcpy>
  return ipr;
 801b3fa:	68fb      	ldr	r3, [r7, #12]
}
 801b3fc:	4618      	mov	r0, r3
 801b3fe:	3710      	adds	r7, #16
 801b400:	46bd      	mov	sp, r7
 801b402:	bd80      	pop	{r7, pc}
 801b404:	200094a4 	.word	0x200094a4

0801b408 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801b408:	b580      	push	{r7, lr}
 801b40a:	b082      	sub	sp, #8
 801b40c:	af00      	add	r7, sp, #0
 801b40e:	6078      	str	r0, [r7, #4]
 801b410:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801b412:	4b10      	ldr	r3, [pc, #64]	; (801b454 <ip_reass_dequeue_datagram+0x4c>)
 801b414:	681a      	ldr	r2, [r3, #0]
 801b416:	687b      	ldr	r3, [r7, #4]
 801b418:	429a      	cmp	r2, r3
 801b41a:	d104      	bne.n	801b426 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	681b      	ldr	r3, [r3, #0]
 801b420:	4a0c      	ldr	r2, [pc, #48]	; (801b454 <ip_reass_dequeue_datagram+0x4c>)
 801b422:	6013      	str	r3, [r2, #0]
 801b424:	e00d      	b.n	801b442 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801b426:	683b      	ldr	r3, [r7, #0]
 801b428:	2b00      	cmp	r3, #0
 801b42a:	d106      	bne.n	801b43a <ip_reass_dequeue_datagram+0x32>
 801b42c:	4b0a      	ldr	r3, [pc, #40]	; (801b458 <ip_reass_dequeue_datagram+0x50>)
 801b42e:	f240 1245 	movw	r2, #325	; 0x145
 801b432:	490a      	ldr	r1, [pc, #40]	; (801b45c <ip_reass_dequeue_datagram+0x54>)
 801b434:	480a      	ldr	r0, [pc, #40]	; (801b460 <ip_reass_dequeue_datagram+0x58>)
 801b436:	f00a fd5b 	bl	8025ef0 <iprintf>
    prev->next = ipr->next;
 801b43a:	687b      	ldr	r3, [r7, #4]
 801b43c:	681a      	ldr	r2, [r3, #0]
 801b43e:	683b      	ldr	r3, [r7, #0]
 801b440:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801b442:	6879      	ldr	r1, [r7, #4]
 801b444:	2004      	movs	r0, #4
 801b446:	f001 f83d 	bl	801c4c4 <memp_free>
}
 801b44a:	bf00      	nop
 801b44c:	3708      	adds	r7, #8
 801b44e:	46bd      	mov	sp, r7
 801b450:	bd80      	pop	{r7, pc}
 801b452:	bf00      	nop
 801b454:	200094a4 	.word	0x200094a4
 801b458:	0802790c 	.word	0x0802790c
 801b45c:	080279cc 	.word	0x080279cc
 801b460:	08027954 	.word	0x08027954

0801b464 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801b464:	b580      	push	{r7, lr}
 801b466:	b08c      	sub	sp, #48	; 0x30
 801b468:	af00      	add	r7, sp, #0
 801b46a:	60f8      	str	r0, [r7, #12]
 801b46c:	60b9      	str	r1, [r7, #8]
 801b46e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 801b470:	2300      	movs	r3, #0
 801b472:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801b474:	2301      	movs	r3, #1
 801b476:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 801b478:	68bb      	ldr	r3, [r7, #8]
 801b47a:	685b      	ldr	r3, [r3, #4]
 801b47c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801b47e:	69fb      	ldr	r3, [r7, #28]
 801b480:	885b      	ldrh	r3, [r3, #2]
 801b482:	b29b      	uxth	r3, r3
 801b484:	4618      	mov	r0, r3
 801b486:	f7fe f8e7 	bl	8019658 <lwip_htons>
 801b48a:	4603      	mov	r3, r0
 801b48c:	461a      	mov	r2, r3
 801b48e:	69fb      	ldr	r3, [r7, #28]
 801b490:	781b      	ldrb	r3, [r3, #0]
 801b492:	b29b      	uxth	r3, r3
 801b494:	f003 030f 	and.w	r3, r3, #15
 801b498:	b29b      	uxth	r3, r3
 801b49a:	009b      	lsls	r3, r3, #2
 801b49c:	b29b      	uxth	r3, r3
 801b49e:	1ad3      	subs	r3, r2, r3
 801b4a0:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801b4a2:	69fb      	ldr	r3, [r7, #28]
 801b4a4:	88db      	ldrh	r3, [r3, #6]
 801b4a6:	b29b      	uxth	r3, r3
 801b4a8:	4618      	mov	r0, r3
 801b4aa:	f7fe f8d5 	bl	8019658 <lwip_htons>
 801b4ae:	4603      	mov	r3, r0
 801b4b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b4b4:	b29b      	uxth	r3, r3
 801b4b6:	00db      	lsls	r3, r3, #3
 801b4b8:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 801b4ba:	68bb      	ldr	r3, [r7, #8]
 801b4bc:	685b      	ldr	r3, [r3, #4]
 801b4be:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801b4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b4c2:	2200      	movs	r2, #0
 801b4c4:	701a      	strb	r2, [r3, #0]
 801b4c6:	2200      	movs	r2, #0
 801b4c8:	705a      	strb	r2, [r3, #1]
 801b4ca:	2200      	movs	r2, #0
 801b4cc:	709a      	strb	r2, [r3, #2]
 801b4ce:	2200      	movs	r2, #0
 801b4d0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801b4d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b4d4:	8b3a      	ldrh	r2, [r7, #24]
 801b4d6:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 801b4d8:	8b3a      	ldrh	r2, [r7, #24]
 801b4da:	8b7b      	ldrh	r3, [r7, #26]
 801b4dc:	4413      	add	r3, r2
 801b4de:	b29a      	uxth	r2, r3
 801b4e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b4e2:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801b4e4:	68fb      	ldr	r3, [r7, #12]
 801b4e6:	685b      	ldr	r3, [r3, #4]
 801b4e8:	627b      	str	r3, [r7, #36]	; 0x24
 801b4ea:	e061      	b.n	801b5b0 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 801b4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b4ee:	685b      	ldr	r3, [r3, #4]
 801b4f0:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801b4f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b4f4:	889b      	ldrh	r3, [r3, #4]
 801b4f6:	b29a      	uxth	r2, r3
 801b4f8:	697b      	ldr	r3, [r7, #20]
 801b4fa:	889b      	ldrh	r3, [r3, #4]
 801b4fc:	b29b      	uxth	r3, r3
 801b4fe:	429a      	cmp	r2, r3
 801b500:	d232      	bcs.n	801b568 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801b502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801b506:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801b508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b50a:	2b00      	cmp	r3, #0
 801b50c:	d01f      	beq.n	801b54e <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801b50e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b510:	889b      	ldrh	r3, [r3, #4]
 801b512:	b29a      	uxth	r2, r3
 801b514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b516:	88db      	ldrh	r3, [r3, #6]
 801b518:	b29b      	uxth	r3, r3
 801b51a:	429a      	cmp	r2, r3
 801b51c:	f0c0 80e8 	bcc.w	801b6f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
 801b520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b522:	88db      	ldrh	r3, [r3, #6]
 801b524:	b29a      	uxth	r2, r3
 801b526:	697b      	ldr	r3, [r7, #20]
 801b528:	889b      	ldrh	r3, [r3, #4]
 801b52a:	b29b      	uxth	r3, r3
 801b52c:	429a      	cmp	r2, r3
 801b52e:	f200 80df 	bhi.w	801b6f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801b532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b534:	68ba      	ldr	r2, [r7, #8]
 801b536:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801b538:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b53a:	88db      	ldrh	r3, [r3, #6]
 801b53c:	b29a      	uxth	r2, r3
 801b53e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b540:	889b      	ldrh	r3, [r3, #4]
 801b542:	b29b      	uxth	r3, r3
 801b544:	429a      	cmp	r2, r3
 801b546:	d037      	beq.n	801b5b8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801b548:	2300      	movs	r3, #0
 801b54a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801b54c:	e034      	b.n	801b5b8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 801b54e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b550:	88db      	ldrh	r3, [r3, #6]
 801b552:	b29a      	uxth	r2, r3
 801b554:	697b      	ldr	r3, [r7, #20]
 801b556:	889b      	ldrh	r3, [r3, #4]
 801b558:	b29b      	uxth	r3, r3
 801b55a:	429a      	cmp	r2, r3
 801b55c:	f200 80c3 	bhi.w	801b6e6 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
        ipr->p = new_p;
 801b560:	68fb      	ldr	r3, [r7, #12]
 801b562:	68ba      	ldr	r2, [r7, #8]
 801b564:	605a      	str	r2, [r3, #4]
      break;
 801b566:	e027      	b.n	801b5b8 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 801b568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b56a:	889b      	ldrh	r3, [r3, #4]
 801b56c:	b29a      	uxth	r2, r3
 801b56e:	697b      	ldr	r3, [r7, #20]
 801b570:	889b      	ldrh	r3, [r3, #4]
 801b572:	b29b      	uxth	r3, r3
 801b574:	429a      	cmp	r2, r3
 801b576:	f000 80b8 	beq.w	801b6ea <ip_reass_chain_frag_into_datagram_and_validate+0x286>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801b57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b57c:	889b      	ldrh	r3, [r3, #4]
 801b57e:	b29a      	uxth	r2, r3
 801b580:	697b      	ldr	r3, [r7, #20]
 801b582:	88db      	ldrh	r3, [r3, #6]
 801b584:	b29b      	uxth	r3, r3
 801b586:	429a      	cmp	r2, r3
 801b588:	f0c0 80b1 	bcc.w	801b6ee <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801b58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b58e:	2b00      	cmp	r3, #0
 801b590:	d009      	beq.n	801b5a6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 801b592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b594:	88db      	ldrh	r3, [r3, #6]
 801b596:	b29a      	uxth	r2, r3
 801b598:	697b      	ldr	r3, [r7, #20]
 801b59a:	889b      	ldrh	r3, [r3, #4]
 801b59c:	b29b      	uxth	r3, r3
 801b59e:	429a      	cmp	r2, r3
 801b5a0:	d001      	beq.n	801b5a6 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801b5a2:	2300      	movs	r3, #0
 801b5a4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801b5a6:	697b      	ldr	r3, [r7, #20]
 801b5a8:	681b      	ldr	r3, [r3, #0]
 801b5aa:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801b5ac:	697b      	ldr	r3, [r7, #20]
 801b5ae:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801b5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b5b2:	2b00      	cmp	r3, #0
 801b5b4:	d19a      	bne.n	801b4ec <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 801b5b6:	e000      	b.n	801b5ba <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 801b5b8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801b5ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b5bc:	2b00      	cmp	r3, #0
 801b5be:	d12d      	bne.n	801b61c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 801b5c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5c2:	2b00      	cmp	r3, #0
 801b5c4:	d01c      	beq.n	801b600 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801b5c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5c8:	88db      	ldrh	r3, [r3, #6]
 801b5ca:	b29a      	uxth	r2, r3
 801b5cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b5ce:	889b      	ldrh	r3, [r3, #4]
 801b5d0:	b29b      	uxth	r3, r3
 801b5d2:	429a      	cmp	r2, r3
 801b5d4:	d906      	bls.n	801b5e4 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 801b5d6:	4b50      	ldr	r3, [pc, #320]	; (801b718 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801b5d8:	f240 12ab 	movw	r2, #427	; 0x1ab
 801b5dc:	494f      	ldr	r1, [pc, #316]	; (801b71c <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801b5de:	4850      	ldr	r0, [pc, #320]	; (801b720 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801b5e0:	f00a fc86 	bl	8025ef0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801b5e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5e6:	68ba      	ldr	r2, [r7, #8]
 801b5e8:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801b5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b5ec:	88db      	ldrh	r3, [r3, #6]
 801b5ee:	b29a      	uxth	r2, r3
 801b5f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b5f2:	889b      	ldrh	r3, [r3, #4]
 801b5f4:	b29b      	uxth	r3, r3
 801b5f6:	429a      	cmp	r2, r3
 801b5f8:	d010      	beq.n	801b61c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 801b5fa:	2300      	movs	r3, #0
 801b5fc:	623b      	str	r3, [r7, #32]
 801b5fe:	e00d      	b.n	801b61c <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801b600:	68fb      	ldr	r3, [r7, #12]
 801b602:	685b      	ldr	r3, [r3, #4]
 801b604:	2b00      	cmp	r3, #0
 801b606:	d006      	beq.n	801b616 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 801b608:	4b43      	ldr	r3, [pc, #268]	; (801b718 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801b60a:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 801b60e:	4945      	ldr	r1, [pc, #276]	; (801b724 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801b610:	4843      	ldr	r0, [pc, #268]	; (801b720 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801b612:	f00a fc6d 	bl	8025ef0 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801b616:	68fb      	ldr	r3, [r7, #12]
 801b618:	68ba      	ldr	r2, [r7, #8]
 801b61a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801b61c:	687b      	ldr	r3, [r7, #4]
 801b61e:	2b00      	cmp	r3, #0
 801b620:	d105      	bne.n	801b62e <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 801b622:	68fb      	ldr	r3, [r7, #12]
 801b624:	7f9b      	ldrb	r3, [r3, #30]
 801b626:	f003 0301 	and.w	r3, r3, #1
 801b62a:	2b00      	cmp	r3, #0
 801b62c:	d059      	beq.n	801b6e2 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 801b62e:	6a3b      	ldr	r3, [r7, #32]
 801b630:	2b00      	cmp	r3, #0
 801b632:	d04f      	beq.n	801b6d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 801b634:	68fb      	ldr	r3, [r7, #12]
 801b636:	685b      	ldr	r3, [r3, #4]
 801b638:	2b00      	cmp	r3, #0
 801b63a:	d006      	beq.n	801b64a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801b63c:	68fb      	ldr	r3, [r7, #12]
 801b63e:	685b      	ldr	r3, [r3, #4]
 801b640:	685b      	ldr	r3, [r3, #4]
 801b642:	889b      	ldrh	r3, [r3, #4]
 801b644:	b29b      	uxth	r3, r3
 801b646:	2b00      	cmp	r3, #0
 801b648:	d002      	beq.n	801b650 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801b64a:	2300      	movs	r3, #0
 801b64c:	623b      	str	r3, [r7, #32]
 801b64e:	e041      	b.n	801b6d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801b650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b652:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801b654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b656:	681b      	ldr	r3, [r3, #0]
 801b658:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801b65a:	e012      	b.n	801b682 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 801b65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b65e:	685b      	ldr	r3, [r3, #4]
 801b660:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801b662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b664:	88db      	ldrh	r3, [r3, #6]
 801b666:	b29a      	uxth	r2, r3
 801b668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b66a:	889b      	ldrh	r3, [r3, #4]
 801b66c:	b29b      	uxth	r3, r3
 801b66e:	429a      	cmp	r2, r3
 801b670:	d002      	beq.n	801b678 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 801b672:	2300      	movs	r3, #0
 801b674:	623b      	str	r3, [r7, #32]
            break;
 801b676:	e007      	b.n	801b688 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 801b678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b67a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801b67c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b67e:	681b      	ldr	r3, [r3, #0]
 801b680:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801b682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b684:	2b00      	cmp	r3, #0
 801b686:	d1e9      	bne.n	801b65c <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801b688:	6a3b      	ldr	r3, [r7, #32]
 801b68a:	2b00      	cmp	r3, #0
 801b68c:	d022      	beq.n	801b6d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801b68e:	68fb      	ldr	r3, [r7, #12]
 801b690:	685b      	ldr	r3, [r3, #4]
 801b692:	2b00      	cmp	r3, #0
 801b694:	d106      	bne.n	801b6a4 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 801b696:	4b20      	ldr	r3, [pc, #128]	; (801b718 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801b698:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 801b69c:	4922      	ldr	r1, [pc, #136]	; (801b728 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801b69e:	4820      	ldr	r0, [pc, #128]	; (801b720 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801b6a0:	f00a fc26 	bl	8025ef0 <iprintf>
          LWIP_ASSERT("sanity check",
 801b6a4:	68fb      	ldr	r3, [r7, #12]
 801b6a6:	685b      	ldr	r3, [r3, #4]
 801b6a8:	685a      	ldr	r2, [r3, #4]
 801b6aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b6ac:	429a      	cmp	r2, r3
 801b6ae:	d106      	bne.n	801b6be <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 801b6b0:	4b19      	ldr	r3, [pc, #100]	; (801b718 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801b6b2:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801b6b6:	491c      	ldr	r1, [pc, #112]	; (801b728 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801b6b8:	4819      	ldr	r0, [pc, #100]	; (801b720 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801b6ba:	f00a fc19 	bl	8025ef0 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801b6be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b6c0:	681b      	ldr	r3, [r3, #0]
 801b6c2:	2b00      	cmp	r3, #0
 801b6c4:	d006      	beq.n	801b6d4 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 801b6c6:	4b14      	ldr	r3, [pc, #80]	; (801b718 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>)
 801b6c8:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 801b6cc:	4917      	ldr	r1, [pc, #92]	; (801b72c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801b6ce:	4814      	ldr	r0, [pc, #80]	; (801b720 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801b6d0:	f00a fc0e 	bl	8025ef0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801b6d4:	6a3b      	ldr	r3, [r7, #32]
 801b6d6:	2b00      	cmp	r3, #0
 801b6d8:	bf14      	ite	ne
 801b6da:	2301      	movne	r3, #1
 801b6dc:	2300      	moveq	r3, #0
 801b6de:	b2db      	uxtb	r3, r3
 801b6e0:	e016      	b.n	801b710 <ip_reass_chain_frag_into_datagram_and_validate+0x2ac>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801b6e2:	2300      	movs	r3, #0
 801b6e4:	e014      	b.n	801b710 <ip_reass_chain_frag_into_datagram_and_validate+0x2ac>
          goto freepbuf;
 801b6e6:	bf00      	nop
 801b6e8:	e002      	b.n	801b6f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
      goto freepbuf;
 801b6ea:	bf00      	nop
 801b6ec:	e000      	b.n	801b6f0 <ip_reass_chain_frag_into_datagram_and_validate+0x28c>
      goto freepbuf;
 801b6ee:	bf00      	nop
#if IP_REASS_CHECK_OVERLAP
freepbuf:
  ip_reass_pbufcount -= pbuf_clen(new_p);
 801b6f0:	68b8      	ldr	r0, [r7, #8]
 801b6f2:	f001 fcdb 	bl	801d0ac <pbuf_clen>
 801b6f6:	4603      	mov	r3, r0
 801b6f8:	461a      	mov	r2, r3
 801b6fa:	4b0d      	ldr	r3, [pc, #52]	; (801b730 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801b6fc:	881b      	ldrh	r3, [r3, #0]
 801b6fe:	1a9b      	subs	r3, r3, r2
 801b700:	b29a      	uxth	r2, r3
 801b702:	4b0b      	ldr	r3, [pc, #44]	; (801b730 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801b704:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 801b706:	68b8      	ldr	r0, [r7, #8]
 801b708:	f001 fc36 	bl	801cf78 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 801b70c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 801b710:	4618      	mov	r0, r3
 801b712:	3730      	adds	r7, #48	; 0x30
 801b714:	46bd      	mov	sp, r7
 801b716:	bd80      	pop	{r7, pc}
 801b718:	0802790c 	.word	0x0802790c
 801b71c:	080279e8 	.word	0x080279e8
 801b720:	08027954 	.word	0x08027954
 801b724:	08027a08 	.word	0x08027a08
 801b728:	08027a40 	.word	0x08027a40
 801b72c:	08027a50 	.word	0x08027a50
 801b730:	200094a8 	.word	0x200094a8

0801b734 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801b734:	b580      	push	{r7, lr}
 801b736:	b08e      	sub	sp, #56	; 0x38
 801b738:	af00      	add	r7, sp, #0
 801b73a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 801b73c:	687b      	ldr	r3, [r7, #4]
 801b73e:	685b      	ldr	r3, [r3, #4]
 801b740:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 801b742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b744:	781b      	ldrb	r3, [r3, #0]
 801b746:	f003 030f 	and.w	r3, r3, #15
 801b74a:	009b      	lsls	r3, r3, #2
 801b74c:	2b14      	cmp	r3, #20
 801b74e:	f040 8131 	bne.w	801b9b4 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801b752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b754:	88db      	ldrh	r3, [r3, #6]
 801b756:	b29b      	uxth	r3, r3
 801b758:	4618      	mov	r0, r3
 801b75a:	f7fd ff7d 	bl	8019658 <lwip_htons>
 801b75e:	4603      	mov	r3, r0
 801b760:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b764:	b29b      	uxth	r3, r3
 801b766:	00db      	lsls	r3, r3, #3
 801b768:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801b76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b76c:	885b      	ldrh	r3, [r3, #2]
 801b76e:	b29b      	uxth	r3, r3
 801b770:	4618      	mov	r0, r3
 801b772:	f7fd ff71 	bl	8019658 <lwip_htons>
 801b776:	4603      	mov	r3, r0
 801b778:	461a      	mov	r2, r3
 801b77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b77c:	781b      	ldrb	r3, [r3, #0]
 801b77e:	b29b      	uxth	r3, r3
 801b780:	f003 030f 	and.w	r3, r3, #15
 801b784:	b29b      	uxth	r3, r3
 801b786:	009b      	lsls	r3, r3, #2
 801b788:	b29b      	uxth	r3, r3
 801b78a:	1ad3      	subs	r3, r2, r3
 801b78c:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801b78e:	6878      	ldr	r0, [r7, #4]
 801b790:	f001 fc8c 	bl	801d0ac <pbuf_clen>
 801b794:	4603      	mov	r3, r0
 801b796:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801b798:	4b8c      	ldr	r3, [pc, #560]	; (801b9cc <ip4_reass+0x298>)
 801b79a:	881b      	ldrh	r3, [r3, #0]
 801b79c:	461a      	mov	r2, r3
 801b79e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b7a0:	4413      	add	r3, r2
 801b7a2:	2b0a      	cmp	r3, #10
 801b7a4:	dd10      	ble.n	801b7c8 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801b7a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b7a8:	4619      	mov	r1, r3
 801b7aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801b7ac:	f7ff fd90 	bl	801b2d0 <ip_reass_remove_oldest_datagram>
 801b7b0:	4603      	mov	r3, r0
 801b7b2:	2b00      	cmp	r3, #0
 801b7b4:	f000 8101 	beq.w	801b9ba <ip4_reass+0x286>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801b7b8:	4b84      	ldr	r3, [pc, #528]	; (801b9cc <ip4_reass+0x298>)
 801b7ba:	881b      	ldrh	r3, [r3, #0]
 801b7bc:	461a      	mov	r2, r3
 801b7be:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b7c0:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801b7c2:	2b0a      	cmp	r3, #10
 801b7c4:	f300 80f9 	bgt.w	801b9ba <ip4_reass+0x286>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801b7c8:	4b81      	ldr	r3, [pc, #516]	; (801b9d0 <ip4_reass+0x29c>)
 801b7ca:	681b      	ldr	r3, [r3, #0]
 801b7cc:	633b      	str	r3, [r7, #48]	; 0x30
 801b7ce:	e015      	b.n	801b7fc <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801b7d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b7d2:	695a      	ldr	r2, [r3, #20]
 801b7d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b7d6:	68db      	ldr	r3, [r3, #12]
 801b7d8:	429a      	cmp	r2, r3
 801b7da:	d10c      	bne.n	801b7f6 <ip4_reass+0xc2>
 801b7dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b7de:	699a      	ldr	r2, [r3, #24]
 801b7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b7e2:	691b      	ldr	r3, [r3, #16]
 801b7e4:	429a      	cmp	r2, r3
 801b7e6:	d106      	bne.n	801b7f6 <ip4_reass+0xc2>
 801b7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b7ea:	899a      	ldrh	r2, [r3, #12]
 801b7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b7ee:	889b      	ldrh	r3, [r3, #4]
 801b7f0:	b29b      	uxth	r3, r3
 801b7f2:	429a      	cmp	r2, r3
 801b7f4:	d006      	beq.n	801b804 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801b7f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b7f8:	681b      	ldr	r3, [r3, #0]
 801b7fa:	633b      	str	r3, [r7, #48]	; 0x30
 801b7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b7fe:	2b00      	cmp	r3, #0
 801b800:	d1e6      	bne.n	801b7d0 <ip4_reass+0x9c>
 801b802:	e000      	b.n	801b806 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801b804:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801b806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b808:	2b00      	cmp	r3, #0
 801b80a:	d109      	bne.n	801b820 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801b80c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b80e:	4619      	mov	r1, r3
 801b810:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801b812:	f7ff fdbf 	bl	801b394 <ip_reass_enqueue_new_datagram>
 801b816:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801b818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b81a:	2b00      	cmp	r3, #0
 801b81c:	d11c      	bne.n	801b858 <ip4_reass+0x124>
      goto nullreturn;
 801b81e:	e0cc      	b.n	801b9ba <ip4_reass+0x286>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801b820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b822:	88db      	ldrh	r3, [r3, #6]
 801b824:	b29b      	uxth	r3, r3
 801b826:	4618      	mov	r0, r3
 801b828:	f7fd ff16 	bl	8019658 <lwip_htons>
 801b82c:	4603      	mov	r3, r0
 801b82e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b832:	2b00      	cmp	r3, #0
 801b834:	d110      	bne.n	801b858 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801b836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b838:	89db      	ldrh	r3, [r3, #14]
 801b83a:	4618      	mov	r0, r3
 801b83c:	f7fd ff0c 	bl	8019658 <lwip_htons>
 801b840:	4603      	mov	r3, r0
 801b842:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801b846:	2b00      	cmp	r3, #0
 801b848:	d006      	beq.n	801b858 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801b84a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b84c:	3308      	adds	r3, #8
 801b84e:	2214      	movs	r2, #20
 801b850:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801b852:	4618      	mov	r0, r3
 801b854:	f00b f81f 	bl	8026896 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801b858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b85a:	88db      	ldrh	r3, [r3, #6]
 801b85c:	b29b      	uxth	r3, r3
 801b85e:	f003 0320 	and.w	r3, r3, #32
 801b862:	2b00      	cmp	r3, #0
 801b864:	bf0c      	ite	eq
 801b866:	2301      	moveq	r3, #1
 801b868:	2300      	movne	r3, #0
 801b86a:	b2db      	uxtb	r3, r3
 801b86c:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801b86e:	69fb      	ldr	r3, [r7, #28]
 801b870:	2b00      	cmp	r3, #0
 801b872:	d00e      	beq.n	801b892 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 801b874:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801b876:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b878:	4413      	add	r3, r2
 801b87a:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801b87c:	8b7a      	ldrh	r2, [r7, #26]
 801b87e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801b880:	429a      	cmp	r2, r3
 801b882:	f0c0 809a 	bcc.w	801b9ba <ip4_reass+0x286>
 801b886:	8b7b      	ldrh	r3, [r7, #26]
 801b888:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801b88c:	4293      	cmp	r3, r2
 801b88e:	f200 8094 	bhi.w	801b9ba <ip4_reass+0x286>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801b892:	69fa      	ldr	r2, [r7, #28]
 801b894:	6879      	ldr	r1, [r7, #4]
 801b896:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801b898:	f7ff fde4 	bl	801b464 <ip_reass_chain_frag_into_datagram_and_validate>
 801b89c:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801b89e:	697b      	ldr	r3, [r7, #20]
 801b8a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b8a4:	f000 8088 	beq.w	801b9b8 <ip4_reass+0x284>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801b8a8:	4b48      	ldr	r3, [pc, #288]	; (801b9cc <ip4_reass+0x298>)
 801b8aa:	881a      	ldrh	r2, [r3, #0]
 801b8ac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b8ae:	4413      	add	r3, r2
 801b8b0:	b29a      	uxth	r2, r3
 801b8b2:	4b46      	ldr	r3, [pc, #280]	; (801b9cc <ip4_reass+0x298>)
 801b8b4:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801b8b6:	69fb      	ldr	r3, [r7, #28]
 801b8b8:	2b00      	cmp	r3, #0
 801b8ba:	d00d      	beq.n	801b8d8 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 801b8bc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801b8be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801b8c0:	4413      	add	r3, r2
 801b8c2:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801b8c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8c6:	8a7a      	ldrh	r2, [r7, #18]
 801b8c8:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801b8ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8cc:	7f9b      	ldrb	r3, [r3, #30]
 801b8ce:	f043 0301 	orr.w	r3, r3, #1
 801b8d2:	b2da      	uxtb	r2, r3
 801b8d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8d6:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801b8d8:	697b      	ldr	r3, [r7, #20]
 801b8da:	2b01      	cmp	r3, #1
 801b8dc:	d168      	bne.n	801b9b0 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801b8de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8e0:	8b9b      	ldrh	r3, [r3, #28]
 801b8e2:	3314      	adds	r3, #20
 801b8e4:	b29a      	uxth	r2, r3
 801b8e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8e8:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801b8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8ec:	685b      	ldr	r3, [r3, #4]
 801b8ee:	685b      	ldr	r3, [r3, #4]
 801b8f0:	681b      	ldr	r3, [r3, #0]
 801b8f2:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 801b8f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8f6:	685b      	ldr	r3, [r3, #4]
 801b8f8:	685b      	ldr	r3, [r3, #4]
 801b8fa:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801b8fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b8fe:	3308      	adds	r3, #8
 801b900:	2214      	movs	r2, #20
 801b902:	4619      	mov	r1, r3
 801b904:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801b906:	f00a ffc6 	bl	8026896 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801b90a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b90c:	8b9b      	ldrh	r3, [r3, #28]
 801b90e:	4618      	mov	r0, r3
 801b910:	f7fd fea2 	bl	8019658 <lwip_htons>
 801b914:	4603      	mov	r3, r0
 801b916:	461a      	mov	r2, r3
 801b918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b91a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801b91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b91e:	2200      	movs	r2, #0
 801b920:	719a      	strb	r2, [r3, #6]
 801b922:	2200      	movs	r2, #0
 801b924:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801b926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b928:	2200      	movs	r2, #0
 801b92a:	729a      	strb	r2, [r3, #10]
 801b92c:	2200      	movs	r2, #0
 801b92e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801b930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b932:	685b      	ldr	r3, [r3, #4]
 801b934:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801b936:	e00e      	b.n	801b956 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 801b938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b93a:	685b      	ldr	r3, [r3, #4]
 801b93c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 801b93e:	f06f 0113 	mvn.w	r1, #19
 801b942:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801b944:	f001 faf4 	bl	801cf30 <pbuf_header>
      pbuf_cat(p, r);
 801b948:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801b94a:	6878      	ldr	r0, [r7, #4]
 801b94c:	f001 fbee 	bl	801d12c <pbuf_cat>
      r = iprh->next_pbuf;
 801b950:	68fb      	ldr	r3, [r7, #12]
 801b952:	681b      	ldr	r3, [r3, #0]
 801b954:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801b956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b958:	2b00      	cmp	r3, #0
 801b95a:	d1ed      	bne.n	801b938 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801b95c:	4b1c      	ldr	r3, [pc, #112]	; (801b9d0 <ip4_reass+0x29c>)
 801b95e:	681b      	ldr	r3, [r3, #0]
 801b960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b962:	429a      	cmp	r2, r3
 801b964:	d102      	bne.n	801b96c <ip4_reass+0x238>
      ipr_prev = NULL;
 801b966:	2300      	movs	r3, #0
 801b968:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b96a:	e010      	b.n	801b98e <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801b96c:	4b18      	ldr	r3, [pc, #96]	; (801b9d0 <ip4_reass+0x29c>)
 801b96e:	681b      	ldr	r3, [r3, #0]
 801b970:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b972:	e007      	b.n	801b984 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 801b974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b976:	681a      	ldr	r2, [r3, #0]
 801b978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b97a:	429a      	cmp	r2, r3
 801b97c:	d006      	beq.n	801b98c <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801b97e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b980:	681b      	ldr	r3, [r3, #0]
 801b982:	62fb      	str	r3, [r7, #44]	; 0x2c
 801b984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b986:	2b00      	cmp	r3, #0
 801b988:	d1f4      	bne.n	801b974 <ip4_reass+0x240>
 801b98a:	e000      	b.n	801b98e <ip4_reass+0x25a>
          break;
 801b98c:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801b98e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801b990:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801b992:	f7ff fd39 	bl	801b408 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 801b996:	6878      	ldr	r0, [r7, #4]
 801b998:	f001 fb88 	bl	801d0ac <pbuf_clen>
 801b99c:	4603      	mov	r3, r0
 801b99e:	461a      	mov	r2, r3
 801b9a0:	4b0a      	ldr	r3, [pc, #40]	; (801b9cc <ip4_reass+0x298>)
 801b9a2:	881b      	ldrh	r3, [r3, #0]
 801b9a4:	1a9b      	subs	r3, r3, r2
 801b9a6:	b29a      	uxth	r2, r3
 801b9a8:	4b08      	ldr	r3, [pc, #32]	; (801b9cc <ip4_reass+0x298>)
 801b9aa:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801b9ac:	687b      	ldr	r3, [r7, #4]
 801b9ae:	e008      	b.n	801b9c2 <ip4_reass+0x28e>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801b9b0:	2300      	movs	r3, #0
 801b9b2:	e006      	b.n	801b9c2 <ip4_reass+0x28e>
    goto nullreturn;
 801b9b4:	bf00      	nop
 801b9b6:	e000      	b.n	801b9ba <ip4_reass+0x286>
    goto nullreturn;
 801b9b8:	bf00      	nop

nullreturn:
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801b9ba:	6878      	ldr	r0, [r7, #4]
 801b9bc:	f001 fadc 	bl	801cf78 <pbuf_free>
  return NULL;
 801b9c0:	2300      	movs	r3, #0
}
 801b9c2:	4618      	mov	r0, r3
 801b9c4:	3738      	adds	r7, #56	; 0x38
 801b9c6:	46bd      	mov	sp, r7
 801b9c8:	bd80      	pop	{r7, pc}
 801b9ca:	bf00      	nop
 801b9cc:	200094a8 	.word	0x200094a8
 801b9d0:	200094a4 	.word	0x200094a4

0801b9d4 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 801b9d4:	b580      	push	{r7, lr}
 801b9d6:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 801b9d8:	2005      	movs	r0, #5
 801b9da:	f000 fd21 	bl	801c420 <memp_malloc>
 801b9de:	4603      	mov	r3, r0
}
 801b9e0:	4618      	mov	r0, r3
 801b9e2:	bd80      	pop	{r7, pc}

0801b9e4 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 801b9e4:	b580      	push	{r7, lr}
 801b9e6:	b082      	sub	sp, #8
 801b9e8:	af00      	add	r7, sp, #0
 801b9ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801b9ec:	687b      	ldr	r3, [r7, #4]
 801b9ee:	2b00      	cmp	r3, #0
 801b9f0:	d106      	bne.n	801ba00 <ip_frag_free_pbuf_custom_ref+0x1c>
 801b9f2:	4b07      	ldr	r3, [pc, #28]	; (801ba10 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801b9f4:	f240 22ae 	movw	r2, #686	; 0x2ae
 801b9f8:	4906      	ldr	r1, [pc, #24]	; (801ba14 <ip_frag_free_pbuf_custom_ref+0x30>)
 801b9fa:	4807      	ldr	r0, [pc, #28]	; (801ba18 <ip_frag_free_pbuf_custom_ref+0x34>)
 801b9fc:	f00a fa78 	bl	8025ef0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801ba00:	6879      	ldr	r1, [r7, #4]
 801ba02:	2005      	movs	r0, #5
 801ba04:	f000 fd5e 	bl	801c4c4 <memp_free>
}
 801ba08:	bf00      	nop
 801ba0a:	3708      	adds	r7, #8
 801ba0c:	46bd      	mov	sp, r7
 801ba0e:	bd80      	pop	{r7, pc}
 801ba10:	0802790c 	.word	0x0802790c
 801ba14:	08027a74 	.word	0x08027a74
 801ba18:	08027954 	.word	0x08027954

0801ba1c <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801ba1c:	b580      	push	{r7, lr}
 801ba1e:	b084      	sub	sp, #16
 801ba20:	af00      	add	r7, sp, #0
 801ba22:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 801ba24:	687b      	ldr	r3, [r7, #4]
 801ba26:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ba28:	68fb      	ldr	r3, [r7, #12]
 801ba2a:	2b00      	cmp	r3, #0
 801ba2c:	d106      	bne.n	801ba3c <ipfrag_free_pbuf_custom+0x20>
 801ba2e:	4b11      	ldr	r3, [pc, #68]	; (801ba74 <ipfrag_free_pbuf_custom+0x58>)
 801ba30:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 801ba34:	4910      	ldr	r1, [pc, #64]	; (801ba78 <ipfrag_free_pbuf_custom+0x5c>)
 801ba36:	4811      	ldr	r0, [pc, #68]	; (801ba7c <ipfrag_free_pbuf_custom+0x60>)
 801ba38:	f00a fa5a 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 801ba3c:	68fa      	ldr	r2, [r7, #12]
 801ba3e:	687b      	ldr	r3, [r7, #4]
 801ba40:	429a      	cmp	r2, r3
 801ba42:	d006      	beq.n	801ba52 <ipfrag_free_pbuf_custom+0x36>
 801ba44:	4b0b      	ldr	r3, [pc, #44]	; (801ba74 <ipfrag_free_pbuf_custom+0x58>)
 801ba46:	f240 22b9 	movw	r2, #697	; 0x2b9
 801ba4a:	490d      	ldr	r1, [pc, #52]	; (801ba80 <ipfrag_free_pbuf_custom+0x64>)
 801ba4c:	480b      	ldr	r0, [pc, #44]	; (801ba7c <ipfrag_free_pbuf_custom+0x60>)
 801ba4e:	f00a fa4f 	bl	8025ef0 <iprintf>
  if (pcr->original != NULL) {
 801ba52:	68fb      	ldr	r3, [r7, #12]
 801ba54:	695b      	ldr	r3, [r3, #20]
 801ba56:	2b00      	cmp	r3, #0
 801ba58:	d004      	beq.n	801ba64 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ba5a:	68fb      	ldr	r3, [r7, #12]
 801ba5c:	695b      	ldr	r3, [r3, #20]
 801ba5e:	4618      	mov	r0, r3
 801ba60:	f001 fa8a 	bl	801cf78 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ba64:	68f8      	ldr	r0, [r7, #12]
 801ba66:	f7ff ffbd 	bl	801b9e4 <ip_frag_free_pbuf_custom_ref>
}
 801ba6a:	bf00      	nop
 801ba6c:	3710      	adds	r7, #16
 801ba6e:	46bd      	mov	sp, r7
 801ba70:	bd80      	pop	{r7, pc}
 801ba72:	bf00      	nop
 801ba74:	0802790c 	.word	0x0802790c
 801ba78:	08027a80 	.word	0x08027a80
 801ba7c:	08027954 	.word	0x08027954
 801ba80:	08027a8c 	.word	0x08027a8c

0801ba84 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ba84:	b580      	push	{r7, lr}
 801ba86:	b092      	sub	sp, #72	; 0x48
 801ba88:	af02      	add	r7, sp, #8
 801ba8a:	60f8      	str	r0, [r7, #12]
 801ba8c:	60b9      	str	r1, [r7, #8]
 801ba8e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ba90:	2300      	movs	r3, #0
 801ba92:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 801ba94:	68bb      	ldr	r3, [r7, #8]
 801ba96:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801ba98:	3b14      	subs	r3, #20
 801ba9a:	2b00      	cmp	r3, #0
 801ba9c:	da00      	bge.n	801baa0 <ip4_frag+0x1c>
 801ba9e:	3307      	adds	r3, #7
 801baa0:	10db      	asrs	r3, r3, #3
 801baa2:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801baa4:	2314      	movs	r3, #20
 801baa6:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 801baa8:	68fb      	ldr	r3, [r7, #12]
 801baaa:	685b      	ldr	r3, [r3, #4]
 801baac:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 801baae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801bab0:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 801bab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bab4:	781b      	ldrb	r3, [r3, #0]
 801bab6:	f003 030f 	and.w	r3, r3, #15
 801baba:	009b      	lsls	r3, r3, #2
 801babc:	2b14      	cmp	r3, #20
 801babe:	d009      	beq.n	801bad4 <ip4_frag+0x50>
 801bac0:	4b79      	ldr	r3, [pc, #484]	; (801bca8 <ip4_frag+0x224>)
 801bac2:	f240 22e1 	movw	r2, #737	; 0x2e1
 801bac6:	4979      	ldr	r1, [pc, #484]	; (801bcac <ip4_frag+0x228>)
 801bac8:	4879      	ldr	r0, [pc, #484]	; (801bcb0 <ip4_frag+0x22c>)
 801baca:	f00a fa11 	bl	8025ef0 <iprintf>
 801bace:	f06f 0305 	mvn.w	r3, #5
 801bad2:	e0e5      	b.n	801bca0 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801bad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bad6:	88db      	ldrh	r3, [r3, #6]
 801bad8:	b29b      	uxth	r3, r3
 801bada:	4618      	mov	r0, r3
 801badc:	f7fd fdbc 	bl	8019658 <lwip_htons>
 801bae0:	4603      	mov	r3, r0
 801bae2:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 801bae4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bae6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801baea:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 801baec:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801baee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801baf2:	2b00      	cmp	r3, #0
 801baf4:	d009      	beq.n	801bb0a <ip4_frag+0x86>
 801baf6:	4b6c      	ldr	r3, [pc, #432]	; (801bca8 <ip4_frag+0x224>)
 801baf8:	f240 22e6 	movw	r2, #742	; 0x2e6
 801bafc:	496d      	ldr	r1, [pc, #436]	; (801bcb4 <ip4_frag+0x230>)
 801bafe:	486c      	ldr	r0, [pc, #432]	; (801bcb0 <ip4_frag+0x22c>)
 801bb00:	f00a f9f6 	bl	8025ef0 <iprintf>
 801bb04:	f06f 0305 	mvn.w	r3, #5
 801bb08:	e0ca      	b.n	801bca0 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 801bb0a:	68fb      	ldr	r3, [r7, #12]
 801bb0c:	891b      	ldrh	r3, [r3, #8]
 801bb0e:	3b14      	subs	r3, #20
 801bb10:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 801bb12:	e0bc      	b.n	801bc8e <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 801bb14:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801bb16:	00da      	lsls	r2, r3, #3
 801bb18:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bb1a:	4293      	cmp	r3, r2
 801bb1c:	bfa8      	it	ge
 801bb1e:	4613      	movge	r3, r2
 801bb20:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801bb22:	2200      	movs	r2, #0
 801bb24:	2114      	movs	r1, #20
 801bb26:	2002      	movs	r0, #2
 801bb28:	f000 feb4 	bl	801c894 <pbuf_alloc>
 801bb2c:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 801bb2e:	6a3b      	ldr	r3, [r7, #32]
 801bb30:	2b00      	cmp	r3, #0
 801bb32:	f000 80b2 	beq.w	801bc9a <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801bb36:	68fb      	ldr	r3, [r7, #12]
 801bb38:	895b      	ldrh	r3, [r3, #10]
 801bb3a:	2b13      	cmp	r3, #19
 801bb3c:	d806      	bhi.n	801bb4c <ip4_frag+0xc8>
 801bb3e:	4b5a      	ldr	r3, [pc, #360]	; (801bca8 <ip4_frag+0x224>)
 801bb40:	f240 3209 	movw	r2, #777	; 0x309
 801bb44:	495c      	ldr	r1, [pc, #368]	; (801bcb8 <ip4_frag+0x234>)
 801bb46:	485a      	ldr	r0, [pc, #360]	; (801bcb0 <ip4_frag+0x22c>)
 801bb48:	f00a f9d2 	bl	8025ef0 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801bb4c:	6a3b      	ldr	r3, [r7, #32]
 801bb4e:	685b      	ldr	r3, [r3, #4]
 801bb50:	2214      	movs	r2, #20
 801bb52:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801bb54:	4618      	mov	r0, r3
 801bb56:	f00a fe9e 	bl	8026896 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801bb5a:	6a3b      	ldr	r3, [r7, #32]
 801bb5c:	685b      	ldr	r3, [r3, #4]
 801bb5e:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 801bb60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801bb62:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 801bb64:	e04f      	b.n	801bc06 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 801bb66:	68fb      	ldr	r3, [r7, #12]
 801bb68:	895a      	ldrh	r2, [r3, #10]
 801bb6a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801bb6c:	1ad3      	subs	r3, r2, r3
 801bb6e:	83fb      	strh	r3, [r7, #30]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801bb70:	8bfa      	ldrh	r2, [r7, #30]
 801bb72:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bb74:	4293      	cmp	r3, r2
 801bb76:	bf28      	it	cs
 801bb78:	4613      	movcs	r3, r2
 801bb7a:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801bb7c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801bb7e:	2b00      	cmp	r3, #0
 801bb80:	d105      	bne.n	801bb8e <ip4_frag+0x10a>
        poff = 0;
 801bb82:	2300      	movs	r3, #0
 801bb84:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801bb86:	68fb      	ldr	r3, [r7, #12]
 801bb88:	681b      	ldr	r3, [r3, #0]
 801bb8a:	60fb      	str	r3, [r7, #12]
        continue;
 801bb8c:	e03b      	b.n	801bc06 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801bb8e:	f7ff ff21 	bl	801b9d4 <ip_frag_alloc_pbuf_custom_ref>
 801bb92:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801bb94:	69bb      	ldr	r3, [r7, #24]
 801bb96:	2b00      	cmp	r3, #0
 801bb98:	d103      	bne.n	801bba2 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 801bb9a:	6a38      	ldr	r0, [r7, #32]
 801bb9c:	f001 f9ec 	bl	801cf78 <pbuf_free>
        goto memerr;
 801bba0:	e07c      	b.n	801bc9c <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801bba2:	69b8      	ldr	r0, [r7, #24]
        (u8_t*)p->payload + poff, newpbuflen);
 801bba4:	68fb      	ldr	r3, [r7, #12]
 801bba6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801bba8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801bbaa:	4413      	add	r3, r2
 801bbac:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 801bbae:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801bbb0:	9201      	str	r2, [sp, #4]
 801bbb2:	9300      	str	r3, [sp, #0]
 801bbb4:	4603      	mov	r3, r0
 801bbb6:	2202      	movs	r2, #2
 801bbb8:	2004      	movs	r0, #4
 801bbba:	f000 ffff 	bl	801cbbc <pbuf_alloced_custom>
 801bbbe:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801bbc0:	697b      	ldr	r3, [r7, #20]
 801bbc2:	2b00      	cmp	r3, #0
 801bbc4:	d106      	bne.n	801bbd4 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801bbc6:	69b8      	ldr	r0, [r7, #24]
 801bbc8:	f7ff ff0c 	bl	801b9e4 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801bbcc:	6a38      	ldr	r0, [r7, #32]
 801bbce:	f001 f9d3 	bl	801cf78 <pbuf_free>
        goto memerr;
 801bbd2:	e063      	b.n	801bc9c <ip4_frag+0x218>
      }
      pbuf_ref(p);
 801bbd4:	68f8      	ldr	r0, [r7, #12]
 801bbd6:	f001 fa81 	bl	801d0dc <pbuf_ref>
      pcr->original = p;
 801bbda:	69bb      	ldr	r3, [r7, #24]
 801bbdc:	68fa      	ldr	r2, [r7, #12]
 801bbde:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801bbe0:	69bb      	ldr	r3, [r7, #24]
 801bbe2:	4a36      	ldr	r2, [pc, #216]	; (801bcbc <ip4_frag+0x238>)
 801bbe4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801bbe6:	6979      	ldr	r1, [r7, #20]
 801bbe8:	6a38      	ldr	r0, [r7, #32]
 801bbea:	f001 fa9f 	bl	801d12c <pbuf_cat>
      left_to_copy -= newpbuflen;
 801bbee:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 801bbf0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801bbf2:	1ad3      	subs	r3, r2, r3
 801bbf4:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801bbf6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	d004      	beq.n	801bc06 <ip4_frag+0x182>
        poff = 0;
 801bbfc:	2300      	movs	r3, #0
 801bbfe:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801bc00:	68fb      	ldr	r3, [r7, #12]
 801bc02:	681b      	ldr	r3, [r3, #0]
 801bc04:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801bc06:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	d1ac      	bne.n	801bb66 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 801bc0c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801bc0e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801bc10:	4413      	add	r3, r2
 801bc12:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801bc14:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bc16:	68bb      	ldr	r3, [r7, #8]
 801bc18:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801bc1a:	3b14      	subs	r3, #20
 801bc1c:	429a      	cmp	r2, r3
 801bc1e:	bfd4      	ite	le
 801bc20:	2301      	movle	r3, #1
 801bc22:	2300      	movgt	r3, #0
 801bc24:	b2db      	uxtb	r3, r3
 801bc26:	613b      	str	r3, [r7, #16]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801bc28:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801bc2a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bc2e:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 801bc30:	693b      	ldr	r3, [r7, #16]
 801bc32:	2b00      	cmp	r3, #0
 801bc34:	d103      	bne.n	801bc3e <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 801bc36:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bc38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801bc3c:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801bc3e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bc40:	4618      	mov	r0, r3
 801bc42:	f7fd fd09 	bl	8019658 <lwip_htons>
 801bc46:	4603      	mov	r3, r0
 801bc48:	461a      	mov	r2, r3
 801bc4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc4c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 801bc4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801bc50:	3314      	adds	r3, #20
 801bc52:	b29b      	uxth	r3, r3
 801bc54:	4618      	mov	r0, r3
 801bc56:	f7fd fcff 	bl	8019658 <lwip_htons>
 801bc5a:	4603      	mov	r3, r0
 801bc5c:	461a      	mov	r2, r3
 801bc5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc60:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801bc62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bc64:	2200      	movs	r2, #0
 801bc66:	729a      	strb	r2, [r3, #10]
 801bc68:	2200      	movs	r2, #0
 801bc6a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801bc6c:	68bb      	ldr	r3, [r7, #8]
 801bc6e:	695b      	ldr	r3, [r3, #20]
 801bc70:	687a      	ldr	r2, [r7, #4]
 801bc72:	6a39      	ldr	r1, [r7, #32]
 801bc74:	68b8      	ldr	r0, [r7, #8]
 801bc76:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801bc78:	6a38      	ldr	r0, [r7, #32]
 801bc7a:	f001 f97d 	bl	801cf78 <pbuf_free>
    left -= fragsize;
 801bc7e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801bc80:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801bc82:	1ad3      	subs	r3, r2, r3
 801bc84:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 801bc86:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 801bc88:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 801bc8a:	4413      	add	r3, r2
 801bc8c:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 801bc8e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801bc90:	2b00      	cmp	r3, #0
 801bc92:	f47f af3f 	bne.w	801bb14 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801bc96:	2300      	movs	r3, #0
 801bc98:	e002      	b.n	801bca0 <ip4_frag+0x21c>
      goto memerr;
 801bc9a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801bc9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 801bca0:	4618      	mov	r0, r3
 801bca2:	3740      	adds	r7, #64	; 0x40
 801bca4:	46bd      	mov	sp, r7
 801bca6:	bd80      	pop	{r7, pc}
 801bca8:	0802790c 	.word	0x0802790c
 801bcac:	08027a98 	.word	0x08027a98
 801bcb0:	08027954 	.word	0x08027954
 801bcb4:	08027ac0 	.word	0x08027ac0
 801bcb8:	08027adc 	.word	0x08027adc
 801bcbc:	0801ba1d 	.word	0x0801ba1d

0801bcc0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801bcc0:	b580      	push	{r7, lr}
 801bcc2:	b084      	sub	sp, #16
 801bcc4:	af00      	add	r7, sp, #0
 801bcc6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 801bcc8:	4b40      	ldr	r3, [pc, #256]	; (801bdcc <plug_holes+0x10c>)
 801bcca:	681b      	ldr	r3, [r3, #0]
 801bccc:	687a      	ldr	r2, [r7, #4]
 801bcce:	429a      	cmp	r2, r3
 801bcd0:	d206      	bcs.n	801bce0 <plug_holes+0x20>
 801bcd2:	4b3f      	ldr	r3, [pc, #252]	; (801bdd0 <plug_holes+0x110>)
 801bcd4:	f240 125d 	movw	r2, #349	; 0x15d
 801bcd8:	493e      	ldr	r1, [pc, #248]	; (801bdd4 <plug_holes+0x114>)
 801bcda:	483f      	ldr	r0, [pc, #252]	; (801bdd8 <plug_holes+0x118>)
 801bcdc:	f00a f908 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801bce0:	4b3e      	ldr	r3, [pc, #248]	; (801bddc <plug_holes+0x11c>)
 801bce2:	681b      	ldr	r3, [r3, #0]
 801bce4:	687a      	ldr	r2, [r7, #4]
 801bce6:	429a      	cmp	r2, r3
 801bce8:	d306      	bcc.n	801bcf8 <plug_holes+0x38>
 801bcea:	4b39      	ldr	r3, [pc, #228]	; (801bdd0 <plug_holes+0x110>)
 801bcec:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801bcf0:	493b      	ldr	r1, [pc, #236]	; (801bde0 <plug_holes+0x120>)
 801bcf2:	4839      	ldr	r0, [pc, #228]	; (801bdd8 <plug_holes+0x118>)
 801bcf4:	f00a f8fc 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801bcf8:	687b      	ldr	r3, [r7, #4]
 801bcfa:	791b      	ldrb	r3, [r3, #4]
 801bcfc:	2b00      	cmp	r3, #0
 801bcfe:	d006      	beq.n	801bd0e <plug_holes+0x4e>
 801bd00:	4b33      	ldr	r3, [pc, #204]	; (801bdd0 <plug_holes+0x110>)
 801bd02:	f240 125f 	movw	r2, #351	; 0x15f
 801bd06:	4937      	ldr	r1, [pc, #220]	; (801bde4 <plug_holes+0x124>)
 801bd08:	4833      	ldr	r0, [pc, #204]	; (801bdd8 <plug_holes+0x118>)
 801bd0a:	f00a f8f1 	bl	8025ef0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801bd0e:	687b      	ldr	r3, [r7, #4]
 801bd10:	881b      	ldrh	r3, [r3, #0]
 801bd12:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801bd16:	d906      	bls.n	801bd26 <plug_holes+0x66>
 801bd18:	4b2d      	ldr	r3, [pc, #180]	; (801bdd0 <plug_holes+0x110>)
 801bd1a:	f44f 72b1 	mov.w	r2, #354	; 0x162
 801bd1e:	4932      	ldr	r1, [pc, #200]	; (801bde8 <plug_holes+0x128>)
 801bd20:	482d      	ldr	r0, [pc, #180]	; (801bdd8 <plug_holes+0x118>)
 801bd22:	f00a f8e5 	bl	8025ef0 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 801bd26:	4b29      	ldr	r3, [pc, #164]	; (801bdcc <plug_holes+0x10c>)
 801bd28:	681b      	ldr	r3, [r3, #0]
 801bd2a:	687a      	ldr	r2, [r7, #4]
 801bd2c:	8812      	ldrh	r2, [r2, #0]
 801bd2e:	4413      	add	r3, r2
 801bd30:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801bd32:	687a      	ldr	r2, [r7, #4]
 801bd34:	68fb      	ldr	r3, [r7, #12]
 801bd36:	429a      	cmp	r2, r3
 801bd38:	d01f      	beq.n	801bd7a <plug_holes+0xba>
 801bd3a:	68fb      	ldr	r3, [r7, #12]
 801bd3c:	791b      	ldrb	r3, [r3, #4]
 801bd3e:	2b00      	cmp	r3, #0
 801bd40:	d11b      	bne.n	801bd7a <plug_holes+0xba>
 801bd42:	4b26      	ldr	r3, [pc, #152]	; (801bddc <plug_holes+0x11c>)
 801bd44:	681b      	ldr	r3, [r3, #0]
 801bd46:	68fa      	ldr	r2, [r7, #12]
 801bd48:	429a      	cmp	r2, r3
 801bd4a:	d016      	beq.n	801bd7a <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801bd4c:	4b27      	ldr	r3, [pc, #156]	; (801bdec <plug_holes+0x12c>)
 801bd4e:	681a      	ldr	r2, [r3, #0]
 801bd50:	68fb      	ldr	r3, [r7, #12]
 801bd52:	429a      	cmp	r2, r3
 801bd54:	d102      	bne.n	801bd5c <plug_holes+0x9c>
      lfree = mem;
 801bd56:	4a25      	ldr	r2, [pc, #148]	; (801bdec <plug_holes+0x12c>)
 801bd58:	687b      	ldr	r3, [r7, #4]
 801bd5a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801bd5c:	68fb      	ldr	r3, [r7, #12]
 801bd5e:	881a      	ldrh	r2, [r3, #0]
 801bd60:	687b      	ldr	r3, [r7, #4]
 801bd62:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 801bd64:	4b19      	ldr	r3, [pc, #100]	; (801bdcc <plug_holes+0x10c>)
 801bd66:	681b      	ldr	r3, [r3, #0]
 801bd68:	68fa      	ldr	r2, [r7, #12]
 801bd6a:	8812      	ldrh	r2, [r2, #0]
 801bd6c:	4413      	add	r3, r2
 801bd6e:	687a      	ldr	r2, [r7, #4]
 801bd70:	4916      	ldr	r1, [pc, #88]	; (801bdcc <plug_holes+0x10c>)
 801bd72:	6809      	ldr	r1, [r1, #0]
 801bd74:	1a52      	subs	r2, r2, r1
 801bd76:	b292      	uxth	r2, r2
 801bd78:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 801bd7a:	4b14      	ldr	r3, [pc, #80]	; (801bdcc <plug_holes+0x10c>)
 801bd7c:	681b      	ldr	r3, [r3, #0]
 801bd7e:	687a      	ldr	r2, [r7, #4]
 801bd80:	8852      	ldrh	r2, [r2, #2]
 801bd82:	4413      	add	r3, r2
 801bd84:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 801bd86:	68ba      	ldr	r2, [r7, #8]
 801bd88:	687b      	ldr	r3, [r7, #4]
 801bd8a:	429a      	cmp	r2, r3
 801bd8c:	d01a      	beq.n	801bdc4 <plug_holes+0x104>
 801bd8e:	68bb      	ldr	r3, [r7, #8]
 801bd90:	791b      	ldrb	r3, [r3, #4]
 801bd92:	2b00      	cmp	r3, #0
 801bd94:	d116      	bne.n	801bdc4 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 801bd96:	4b15      	ldr	r3, [pc, #84]	; (801bdec <plug_holes+0x12c>)
 801bd98:	681a      	ldr	r2, [r3, #0]
 801bd9a:	687b      	ldr	r3, [r7, #4]
 801bd9c:	429a      	cmp	r2, r3
 801bd9e:	d102      	bne.n	801bda6 <plug_holes+0xe6>
      lfree = pmem;
 801bda0:	4a12      	ldr	r2, [pc, #72]	; (801bdec <plug_holes+0x12c>)
 801bda2:	68bb      	ldr	r3, [r7, #8]
 801bda4:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801bda6:	687b      	ldr	r3, [r7, #4]
 801bda8:	881a      	ldrh	r2, [r3, #0]
 801bdaa:	68bb      	ldr	r3, [r7, #8]
 801bdac:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 801bdae:	4b07      	ldr	r3, [pc, #28]	; (801bdcc <plug_holes+0x10c>)
 801bdb0:	681b      	ldr	r3, [r3, #0]
 801bdb2:	687a      	ldr	r2, [r7, #4]
 801bdb4:	8812      	ldrh	r2, [r2, #0]
 801bdb6:	4413      	add	r3, r2
 801bdb8:	68ba      	ldr	r2, [r7, #8]
 801bdba:	4904      	ldr	r1, [pc, #16]	; (801bdcc <plug_holes+0x10c>)
 801bdbc:	6809      	ldr	r1, [r1, #0]
 801bdbe:	1a52      	subs	r2, r2, r1
 801bdc0:	b292      	uxth	r2, r2
 801bdc2:	805a      	strh	r2, [r3, #2]
  }
}
 801bdc4:	bf00      	nop
 801bdc6:	3710      	adds	r7, #16
 801bdc8:	46bd      	mov	sp, r7
 801bdca:	bd80      	pop	{r7, pc}
 801bdcc:	200094ac 	.word	0x200094ac
 801bdd0:	08027afc 	.word	0x08027afc
 801bdd4:	08027b2c 	.word	0x08027b2c
 801bdd8:	08027b44 	.word	0x08027b44
 801bddc:	200094b0 	.word	0x200094b0
 801bde0:	08027b6c 	.word	0x08027b6c
 801bde4:	08027b88 	.word	0x08027b88
 801bde8:	08027ba4 	.word	0x08027ba4
 801bdec:	200094b4 	.word	0x200094b4

0801bdf0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 801bdf0:	b580      	push	{r7, lr}
 801bdf2:	b082      	sub	sp, #8
 801bdf4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801bdf6:	4b1e      	ldr	r3, [pc, #120]	; (801be70 <mem_init+0x80>)
 801bdf8:	3303      	adds	r3, #3
 801bdfa:	f023 0303 	bic.w	r3, r3, #3
 801bdfe:	461a      	mov	r2, r3
 801be00:	4b1c      	ldr	r3, [pc, #112]	; (801be74 <mem_init+0x84>)
 801be02:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801be04:	4b1b      	ldr	r3, [pc, #108]	; (801be74 <mem_init+0x84>)
 801be06:	681b      	ldr	r3, [r3, #0]
 801be08:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801be0a:	687b      	ldr	r3, [r7, #4]
 801be0c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801be10:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801be12:	687b      	ldr	r3, [r7, #4]
 801be14:	2200      	movs	r2, #0
 801be16:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 801be18:	687b      	ldr	r3, [r7, #4]
 801be1a:	2200      	movs	r2, #0
 801be1c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 801be1e:	4b15      	ldr	r3, [pc, #84]	; (801be74 <mem_init+0x84>)
 801be20:	681b      	ldr	r3, [r3, #0]
 801be22:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 801be26:	4a14      	ldr	r2, [pc, #80]	; (801be78 <mem_init+0x88>)
 801be28:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 801be2a:	4b13      	ldr	r3, [pc, #76]	; (801be78 <mem_init+0x88>)
 801be2c:	681b      	ldr	r3, [r3, #0]
 801be2e:	2201      	movs	r2, #1
 801be30:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801be32:	4b11      	ldr	r3, [pc, #68]	; (801be78 <mem_init+0x88>)
 801be34:	681b      	ldr	r3, [r3, #0]
 801be36:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801be3a:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801be3c:	4b0e      	ldr	r3, [pc, #56]	; (801be78 <mem_init+0x88>)
 801be3e:	681b      	ldr	r3, [r3, #0]
 801be40:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801be44:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 801be46:	4b0b      	ldr	r3, [pc, #44]	; (801be74 <mem_init+0x84>)
 801be48:	681b      	ldr	r3, [r3, #0]
 801be4a:	4a0c      	ldr	r2, [pc, #48]	; (801be7c <mem_init+0x8c>)
 801be4c:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801be4e:	480c      	ldr	r0, [pc, #48]	; (801be80 <mem_init+0x90>)
 801be50:	f007 fb7c 	bl	802354c <sys_mutex_new>
 801be54:	4603      	mov	r3, r0
 801be56:	2b00      	cmp	r3, #0
 801be58:	d006      	beq.n	801be68 <mem_init+0x78>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801be5a:	4b0a      	ldr	r3, [pc, #40]	; (801be84 <mem_init+0x94>)
 801be5c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 801be60:	4909      	ldr	r1, [pc, #36]	; (801be88 <mem_init+0x98>)
 801be62:	480a      	ldr	r0, [pc, #40]	; (801be8c <mem_init+0x9c>)
 801be64:	f00a f844 	bl	8025ef0 <iprintf>
  }
}
 801be68:	bf00      	nop
 801be6a:	3708      	adds	r7, #8
 801be6c:	46bd      	mov	sp, r7
 801be6e:	bd80      	pop	{r7, pc}
 801be70:	2000a280 	.word	0x2000a280
 801be74:	200094ac 	.word	0x200094ac
 801be78:	200094b0 	.word	0x200094b0
 801be7c:	200094b4 	.word	0x200094b4
 801be80:	200094b8 	.word	0x200094b8
 801be84:	08027afc 	.word	0x08027afc
 801be88:	08027bd0 	.word	0x08027bd0
 801be8c:	08027b44 	.word	0x08027b44

0801be90 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801be90:	b580      	push	{r7, lr}
 801be92:	b084      	sub	sp, #16
 801be94:	af00      	add	r7, sp, #0
 801be96:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801be98:	687b      	ldr	r3, [r7, #4]
 801be9a:	2b00      	cmp	r3, #0
 801be9c:	d050      	beq.n	801bf40 <mem_free+0xb0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 801be9e:	687b      	ldr	r3, [r7, #4]
 801bea0:	f003 0303 	and.w	r3, r3, #3
 801bea4:	2b00      	cmp	r3, #0
 801bea6:	d006      	beq.n	801beb6 <mem_free+0x26>
 801bea8:	4b27      	ldr	r3, [pc, #156]	; (801bf48 <mem_free+0xb8>)
 801beaa:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 801beae:	4927      	ldr	r1, [pc, #156]	; (801bf4c <mem_free+0xbc>)
 801beb0:	4827      	ldr	r0, [pc, #156]	; (801bf50 <mem_free+0xc0>)
 801beb2:	f00a f81d 	bl	8025ef0 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801beb6:	4b27      	ldr	r3, [pc, #156]	; (801bf54 <mem_free+0xc4>)
 801beb8:	681b      	ldr	r3, [r3, #0]
 801beba:	687a      	ldr	r2, [r7, #4]
 801bebc:	429a      	cmp	r2, r3
 801bebe:	d304      	bcc.n	801beca <mem_free+0x3a>
 801bec0:	4b25      	ldr	r3, [pc, #148]	; (801bf58 <mem_free+0xc8>)
 801bec2:	681b      	ldr	r3, [r3, #0]
 801bec4:	687a      	ldr	r2, [r7, #4]
 801bec6:	429a      	cmp	r2, r3
 801bec8:	d306      	bcc.n	801bed8 <mem_free+0x48>
 801beca:	4b1f      	ldr	r3, [pc, #124]	; (801bf48 <mem_free+0xb8>)
 801becc:	f240 12af 	movw	r2, #431	; 0x1af
 801bed0:	4922      	ldr	r1, [pc, #136]	; (801bf5c <mem_free+0xcc>)
 801bed2:	481f      	ldr	r0, [pc, #124]	; (801bf50 <mem_free+0xc0>)
 801bed4:	f00a f80c 	bl	8025ef0 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801bed8:	4b1e      	ldr	r3, [pc, #120]	; (801bf54 <mem_free+0xc4>)
 801beda:	681b      	ldr	r3, [r3, #0]
 801bedc:	687a      	ldr	r2, [r7, #4]
 801bede:	429a      	cmp	r2, r3
 801bee0:	d304      	bcc.n	801beec <mem_free+0x5c>
 801bee2:	4b1d      	ldr	r3, [pc, #116]	; (801bf58 <mem_free+0xc8>)
 801bee4:	681b      	ldr	r3, [r3, #0]
 801bee6:	687a      	ldr	r2, [r7, #4]
 801bee8:	429a      	cmp	r2, r3
 801beea:	d306      	bcc.n	801befa <mem_free+0x6a>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 801beec:	f007 fb8c 	bl	8023608 <sys_arch_protect>
 801bef0:	60b8      	str	r0, [r7, #8]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 801bef2:	68b8      	ldr	r0, [r7, #8]
 801bef4:	f007 fb96 	bl	8023624 <sys_arch_unprotect>
    return;
 801bef8:	e023      	b.n	801bf42 <mem_free+0xb2>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801befa:	4819      	ldr	r0, [pc, #100]	; (801bf60 <mem_free+0xd0>)
 801befc:	f007 fb42 	bl	8023584 <sys_mutex_lock>
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 801bf00:	687b      	ldr	r3, [r7, #4]
 801bf02:	3b08      	subs	r3, #8
 801bf04:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 801bf06:	68fb      	ldr	r3, [r7, #12]
 801bf08:	791b      	ldrb	r3, [r3, #4]
 801bf0a:	2b00      	cmp	r3, #0
 801bf0c:	d106      	bne.n	801bf1c <mem_free+0x8c>
 801bf0e:	4b0e      	ldr	r3, [pc, #56]	; (801bf48 <mem_free+0xb8>)
 801bf10:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 801bf14:	4913      	ldr	r1, [pc, #76]	; (801bf64 <mem_free+0xd4>)
 801bf16:	480e      	ldr	r0, [pc, #56]	; (801bf50 <mem_free+0xc0>)
 801bf18:	f009 ffea 	bl	8025ef0 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 801bf1c:	68fb      	ldr	r3, [r7, #12]
 801bf1e:	2200      	movs	r2, #0
 801bf20:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801bf22:	4b11      	ldr	r3, [pc, #68]	; (801bf68 <mem_free+0xd8>)
 801bf24:	681b      	ldr	r3, [r3, #0]
 801bf26:	68fa      	ldr	r2, [r7, #12]
 801bf28:	429a      	cmp	r2, r3
 801bf2a:	d202      	bcs.n	801bf32 <mem_free+0xa2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 801bf2c:	4a0e      	ldr	r2, [pc, #56]	; (801bf68 <mem_free+0xd8>)
 801bf2e:	68fb      	ldr	r3, [r7, #12]
 801bf30:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801bf32:	68f8      	ldr	r0, [r7, #12]
 801bf34:	f7ff fec4 	bl	801bcc0 <plug_holes>
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801bf38:	4809      	ldr	r0, [pc, #36]	; (801bf60 <mem_free+0xd0>)
 801bf3a:	f007 fb32 	bl	80235a2 <sys_mutex_unlock>
 801bf3e:	e000      	b.n	801bf42 <mem_free+0xb2>
    return;
 801bf40:	bf00      	nop
}
 801bf42:	3710      	adds	r7, #16
 801bf44:	46bd      	mov	sp, r7
 801bf46:	bd80      	pop	{r7, pc}
 801bf48:	08027afc 	.word	0x08027afc
 801bf4c:	08027bec 	.word	0x08027bec
 801bf50:	08027b44 	.word	0x08027b44
 801bf54:	200094ac 	.word	0x200094ac
 801bf58:	200094b0 	.word	0x200094b0
 801bf5c:	08027c10 	.word	0x08027c10
 801bf60:	200094b8 	.word	0x200094b8
 801bf64:	08027c28 	.word	0x08027c28
 801bf68:	200094b4 	.word	0x200094b4

0801bf6c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 801bf6c:	b580      	push	{r7, lr}
 801bf6e:	b088      	sub	sp, #32
 801bf70:	af00      	add	r7, sp, #0
 801bf72:	6078      	str	r0, [r7, #4]
 801bf74:	460b      	mov	r3, r1
 801bf76:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 801bf78:	887b      	ldrh	r3, [r7, #2]
 801bf7a:	3303      	adds	r3, #3
 801bf7c:	b29b      	uxth	r3, r3
 801bf7e:	f023 0303 	bic.w	r3, r3, #3
 801bf82:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 801bf84:	887b      	ldrh	r3, [r7, #2]
 801bf86:	2b0b      	cmp	r3, #11
 801bf88:	d801      	bhi.n	801bf8e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801bf8a:	230c      	movs	r3, #12
 801bf8c:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 801bf8e:	887b      	ldrh	r3, [r7, #2]
 801bf90:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801bf94:	d901      	bls.n	801bf9a <mem_trim+0x2e>
    return NULL;
 801bf96:	2300      	movs	r3, #0
 801bf98:	e0bd      	b.n	801c116 <mem_trim+0x1aa>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801bf9a:	4b61      	ldr	r3, [pc, #388]	; (801c120 <mem_trim+0x1b4>)
 801bf9c:	681b      	ldr	r3, [r3, #0]
 801bf9e:	687a      	ldr	r2, [r7, #4]
 801bfa0:	429a      	cmp	r2, r3
 801bfa2:	d304      	bcc.n	801bfae <mem_trim+0x42>
 801bfa4:	4b5f      	ldr	r3, [pc, #380]	; (801c124 <mem_trim+0x1b8>)
 801bfa6:	681b      	ldr	r3, [r3, #0]
 801bfa8:	687a      	ldr	r2, [r7, #4]
 801bfaa:	429a      	cmp	r2, r3
 801bfac:	d306      	bcc.n	801bfbc <mem_trim+0x50>
 801bfae:	4b5e      	ldr	r3, [pc, #376]	; (801c128 <mem_trim+0x1bc>)
 801bfb0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 801bfb4:	495d      	ldr	r1, [pc, #372]	; (801c12c <mem_trim+0x1c0>)
 801bfb6:	485e      	ldr	r0, [pc, #376]	; (801c130 <mem_trim+0x1c4>)
 801bfb8:	f009 ff9a 	bl	8025ef0 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 801bfbc:	4b58      	ldr	r3, [pc, #352]	; (801c120 <mem_trim+0x1b4>)
 801bfbe:	681b      	ldr	r3, [r3, #0]
 801bfc0:	687a      	ldr	r2, [r7, #4]
 801bfc2:	429a      	cmp	r2, r3
 801bfc4:	d304      	bcc.n	801bfd0 <mem_trim+0x64>
 801bfc6:	4b57      	ldr	r3, [pc, #348]	; (801c124 <mem_trim+0x1b8>)
 801bfc8:	681b      	ldr	r3, [r3, #0]
 801bfca:	687a      	ldr	r2, [r7, #4]
 801bfcc:	429a      	cmp	r2, r3
 801bfce:	d307      	bcc.n	801bfe0 <mem_trim+0x74>
    SYS_ARCH_DECL_PROTECT(lev);
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
 801bfd0:	f007 fb1a 	bl	8023608 <sys_arch_protect>
 801bfd4:	60f8      	str	r0, [r7, #12]
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
 801bfd6:	68f8      	ldr	r0, [r7, #12]
 801bfd8:	f007 fb24 	bl	8023624 <sys_arch_unprotect>
    return rmem;
 801bfdc:	687b      	ldr	r3, [r7, #4]
 801bfde:	e09a      	b.n	801c116 <mem_trim+0x1aa>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 801bfe0:	687b      	ldr	r3, [r7, #4]
 801bfe2:	3b08      	subs	r3, #8
 801bfe4:	61fb      	str	r3, [r7, #28]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 801bfe6:	69fb      	ldr	r3, [r7, #28]
 801bfe8:	4a4d      	ldr	r2, [pc, #308]	; (801c120 <mem_trim+0x1b4>)
 801bfea:	6812      	ldr	r2, [r2, #0]
 801bfec:	1a9b      	subs	r3, r3, r2
 801bfee:	837b      	strh	r3, [r7, #26]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 801bff0:	69fb      	ldr	r3, [r7, #28]
 801bff2:	881a      	ldrh	r2, [r3, #0]
 801bff4:	8b7b      	ldrh	r3, [r7, #26]
 801bff6:	1ad3      	subs	r3, r2, r3
 801bff8:	b29b      	uxth	r3, r3
 801bffa:	3b08      	subs	r3, #8
 801bffc:	833b      	strh	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 801bffe:	887a      	ldrh	r2, [r7, #2]
 801c000:	8b3b      	ldrh	r3, [r7, #24]
 801c002:	429a      	cmp	r2, r3
 801c004:	d906      	bls.n	801c014 <mem_trim+0xa8>
 801c006:	4b48      	ldr	r3, [pc, #288]	; (801c128 <mem_trim+0x1bc>)
 801c008:	f240 2206 	movw	r2, #518	; 0x206
 801c00c:	4949      	ldr	r1, [pc, #292]	; (801c134 <mem_trim+0x1c8>)
 801c00e:	4848      	ldr	r0, [pc, #288]	; (801c130 <mem_trim+0x1c4>)
 801c010:	f009 ff6e 	bl	8025ef0 <iprintf>
  if (newsize > size) {
 801c014:	887a      	ldrh	r2, [r7, #2]
 801c016:	8b3b      	ldrh	r3, [r7, #24]
 801c018:	429a      	cmp	r2, r3
 801c01a:	d901      	bls.n	801c020 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 801c01c:	2300      	movs	r3, #0
 801c01e:	e07a      	b.n	801c116 <mem_trim+0x1aa>
  }
  if (newsize == size) {
 801c020:	887a      	ldrh	r2, [r7, #2]
 801c022:	8b3b      	ldrh	r3, [r7, #24]
 801c024:	429a      	cmp	r2, r3
 801c026:	d101      	bne.n	801c02c <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 801c028:	687b      	ldr	r3, [r7, #4]
 801c02a:	e074      	b.n	801c116 <mem_trim+0x1aa>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 801c02c:	4842      	ldr	r0, [pc, #264]	; (801c138 <mem_trim+0x1cc>)
 801c02e:	f007 faa9 	bl	8023584 <sys_mutex_lock>

  mem2 = (struct mem *)(void *)&ram[mem->next];
 801c032:	4b3b      	ldr	r3, [pc, #236]	; (801c120 <mem_trim+0x1b4>)
 801c034:	681b      	ldr	r3, [r3, #0]
 801c036:	69fa      	ldr	r2, [r7, #28]
 801c038:	8812      	ldrh	r2, [r2, #0]
 801c03a:	4413      	add	r3, r2
 801c03c:	617b      	str	r3, [r7, #20]
  if (mem2->used == 0) {
 801c03e:	697b      	ldr	r3, [r7, #20]
 801c040:	791b      	ldrb	r3, [r3, #4]
 801c042:	2b00      	cmp	r3, #0
 801c044:	d131      	bne.n	801c0aa <mem_trim+0x13e>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 801c046:	697b      	ldr	r3, [r7, #20]
 801c048:	881b      	ldrh	r3, [r3, #0]
 801c04a:	827b      	strh	r3, [r7, #18]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 801c04c:	8b7a      	ldrh	r2, [r7, #26]
 801c04e:	887b      	ldrh	r3, [r7, #2]
 801c050:	4413      	add	r3, r2
 801c052:	b29b      	uxth	r3, r3
 801c054:	3308      	adds	r3, #8
 801c056:	823b      	strh	r3, [r7, #16]
    if (lfree == mem2) {
 801c058:	4b38      	ldr	r3, [pc, #224]	; (801c13c <mem_trim+0x1d0>)
 801c05a:	681a      	ldr	r2, [r3, #0]
 801c05c:	697b      	ldr	r3, [r7, #20]
 801c05e:	429a      	cmp	r2, r3
 801c060:	d105      	bne.n	801c06e <mem_trim+0x102>
      lfree = (struct mem *)(void *)&ram[ptr2];
 801c062:	4b2f      	ldr	r3, [pc, #188]	; (801c120 <mem_trim+0x1b4>)
 801c064:	681a      	ldr	r2, [r3, #0]
 801c066:	8a3b      	ldrh	r3, [r7, #16]
 801c068:	4413      	add	r3, r2
 801c06a:	4a34      	ldr	r2, [pc, #208]	; (801c13c <mem_trim+0x1d0>)
 801c06c:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 801c06e:	4b2c      	ldr	r3, [pc, #176]	; (801c120 <mem_trim+0x1b4>)
 801c070:	681a      	ldr	r2, [r3, #0]
 801c072:	8a3b      	ldrh	r3, [r7, #16]
 801c074:	4413      	add	r3, r2
 801c076:	617b      	str	r3, [r7, #20]
    mem2->used = 0;
 801c078:	697b      	ldr	r3, [r7, #20]
 801c07a:	2200      	movs	r2, #0
 801c07c:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 801c07e:	697b      	ldr	r3, [r7, #20]
 801c080:	8a7a      	ldrh	r2, [r7, #18]
 801c082:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801c084:	697b      	ldr	r3, [r7, #20]
 801c086:	8b7a      	ldrh	r2, [r7, #26]
 801c088:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 801c08a:	69fb      	ldr	r3, [r7, #28]
 801c08c:	8a3a      	ldrh	r2, [r7, #16]
 801c08e:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801c090:	697b      	ldr	r3, [r7, #20]
 801c092:	881b      	ldrh	r3, [r3, #0]
 801c094:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801c098:	d039      	beq.n	801c10e <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 801c09a:	4b21      	ldr	r3, [pc, #132]	; (801c120 <mem_trim+0x1b4>)
 801c09c:	681b      	ldr	r3, [r3, #0]
 801c09e:	697a      	ldr	r2, [r7, #20]
 801c0a0:	8812      	ldrh	r2, [r2, #0]
 801c0a2:	4413      	add	r3, r2
 801c0a4:	8a3a      	ldrh	r2, [r7, #16]
 801c0a6:	805a      	strh	r2, [r3, #2]
 801c0a8:	e031      	b.n	801c10e <mem_trim+0x1a2>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 801c0aa:	887b      	ldrh	r3, [r7, #2]
 801c0ac:	f103 0214 	add.w	r2, r3, #20
 801c0b0:	8b3b      	ldrh	r3, [r7, #24]
 801c0b2:	429a      	cmp	r2, r3
 801c0b4:	d82b      	bhi.n	801c10e <mem_trim+0x1a2>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 801c0b6:	8b7a      	ldrh	r2, [r7, #26]
 801c0b8:	887b      	ldrh	r3, [r7, #2]
 801c0ba:	4413      	add	r3, r2
 801c0bc:	b29b      	uxth	r3, r3
 801c0be:	3308      	adds	r3, #8
 801c0c0:	823b      	strh	r3, [r7, #16]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 801c0c2:	4b17      	ldr	r3, [pc, #92]	; (801c120 <mem_trim+0x1b4>)
 801c0c4:	681a      	ldr	r2, [r3, #0]
 801c0c6:	8a3b      	ldrh	r3, [r7, #16]
 801c0c8:	4413      	add	r3, r2
 801c0ca:	617b      	str	r3, [r7, #20]
    if (mem2 < lfree) {
 801c0cc:	4b1b      	ldr	r3, [pc, #108]	; (801c13c <mem_trim+0x1d0>)
 801c0ce:	681b      	ldr	r3, [r3, #0]
 801c0d0:	697a      	ldr	r2, [r7, #20]
 801c0d2:	429a      	cmp	r2, r3
 801c0d4:	d202      	bcs.n	801c0dc <mem_trim+0x170>
      lfree = mem2;
 801c0d6:	4a19      	ldr	r2, [pc, #100]	; (801c13c <mem_trim+0x1d0>)
 801c0d8:	697b      	ldr	r3, [r7, #20]
 801c0da:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 801c0dc:	697b      	ldr	r3, [r7, #20]
 801c0de:	2200      	movs	r2, #0
 801c0e0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801c0e2:	69fb      	ldr	r3, [r7, #28]
 801c0e4:	881a      	ldrh	r2, [r3, #0]
 801c0e6:	697b      	ldr	r3, [r7, #20]
 801c0e8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 801c0ea:	697b      	ldr	r3, [r7, #20]
 801c0ec:	8b7a      	ldrh	r2, [r7, #26]
 801c0ee:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801c0f0:	69fb      	ldr	r3, [r7, #28]
 801c0f2:	8a3a      	ldrh	r2, [r7, #16]
 801c0f4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801c0f6:	697b      	ldr	r3, [r7, #20]
 801c0f8:	881b      	ldrh	r3, [r3, #0]
 801c0fa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801c0fe:	d006      	beq.n	801c10e <mem_trim+0x1a2>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 801c100:	4b07      	ldr	r3, [pc, #28]	; (801c120 <mem_trim+0x1b4>)
 801c102:	681b      	ldr	r3, [r3, #0]
 801c104:	697a      	ldr	r2, [r7, #20]
 801c106:	8812      	ldrh	r2, [r2, #0]
 801c108:	4413      	add	r3, r2
 801c10a:	8a3a      	ldrh	r2, [r7, #16]
 801c10c:	805a      	strh	r2, [r3, #2]
    -> the remaining space stays unused since it is too small
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801c10e:	480a      	ldr	r0, [pc, #40]	; (801c138 <mem_trim+0x1cc>)
 801c110:	f007 fa47 	bl	80235a2 <sys_mutex_unlock>
  return rmem;
 801c114:	687b      	ldr	r3, [r7, #4]
}
 801c116:	4618      	mov	r0, r3
 801c118:	3720      	adds	r7, #32
 801c11a:	46bd      	mov	sp, r7
 801c11c:	bd80      	pop	{r7, pc}
 801c11e:	bf00      	nop
 801c120:	200094ac 	.word	0x200094ac
 801c124:	200094b0 	.word	0x200094b0
 801c128:	08027afc 	.word	0x08027afc
 801c12c:	08027c3c 	.word	0x08027c3c
 801c130:	08027b44 	.word	0x08027b44
 801c134:	08027c54 	.word	0x08027c54
 801c138:	200094b8 	.word	0x200094b8
 801c13c:	200094b4 	.word	0x200094b4

0801c140 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 801c140:	b580      	push	{r7, lr}
 801c142:	b088      	sub	sp, #32
 801c144:	af00      	add	r7, sp, #0
 801c146:	4603      	mov	r3, r0
 801c148:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 801c14a:	88fb      	ldrh	r3, [r7, #6]
 801c14c:	2b00      	cmp	r3, #0
 801c14e:	d101      	bne.n	801c154 <mem_malloc+0x14>
    return NULL;
 801c150:	2300      	movs	r3, #0
 801c152:	e0d1      	b.n	801c2f8 <mem_malloc+0x1b8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 801c154:	88fb      	ldrh	r3, [r7, #6]
 801c156:	3303      	adds	r3, #3
 801c158:	b29b      	uxth	r3, r3
 801c15a:	f023 0303 	bic.w	r3, r3, #3
 801c15e:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 801c160:	88fb      	ldrh	r3, [r7, #6]
 801c162:	2b0b      	cmp	r3, #11
 801c164:	d801      	bhi.n	801c16a <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801c166:	230c      	movs	r3, #12
 801c168:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 801c16a:	88fb      	ldrh	r3, [r7, #6]
 801c16c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801c170:	d901      	bls.n	801c176 <mem_malloc+0x36>
    return NULL;
 801c172:	2300      	movs	r3, #0
 801c174:	e0c0      	b.n	801c2f8 <mem_malloc+0x1b8>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 801c176:	4862      	ldr	r0, [pc, #392]	; (801c300 <mem_malloc+0x1c0>)
 801c178:	f007 fa04 	bl	8023584 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 801c17c:	4b61      	ldr	r3, [pc, #388]	; (801c304 <mem_malloc+0x1c4>)
 801c17e:	681b      	ldr	r3, [r3, #0]
 801c180:	461a      	mov	r2, r3
 801c182:	4b61      	ldr	r3, [pc, #388]	; (801c308 <mem_malloc+0x1c8>)
 801c184:	681b      	ldr	r3, [r3, #0]
 801c186:	1ad3      	subs	r3, r2, r3
 801c188:	83fb      	strh	r3, [r7, #30]
 801c18a:	e0aa      	b.n	801c2e2 <mem_malloc+0x1a2>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 801c18c:	4b5e      	ldr	r3, [pc, #376]	; (801c308 <mem_malloc+0x1c8>)
 801c18e:	681a      	ldr	r2, [r3, #0]
 801c190:	8bfb      	ldrh	r3, [r7, #30]
 801c192:	4413      	add	r3, r2
 801c194:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 801c196:	697b      	ldr	r3, [r7, #20]
 801c198:	791b      	ldrb	r3, [r3, #4]
 801c19a:	2b00      	cmp	r3, #0
 801c19c:	f040 809b 	bne.w	801c2d6 <mem_malloc+0x196>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 801c1a0:	697b      	ldr	r3, [r7, #20]
 801c1a2:	881b      	ldrh	r3, [r3, #0]
 801c1a4:	461a      	mov	r2, r3
 801c1a6:	8bfb      	ldrh	r3, [r7, #30]
 801c1a8:	1ad3      	subs	r3, r2, r3
 801c1aa:	f1a3 0208 	sub.w	r2, r3, #8
 801c1ae:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 801c1b0:	429a      	cmp	r2, r3
 801c1b2:	f0c0 8090 	bcc.w	801c2d6 <mem_malloc+0x196>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 801c1b6:	697b      	ldr	r3, [r7, #20]
 801c1b8:	881b      	ldrh	r3, [r3, #0]
 801c1ba:	461a      	mov	r2, r3
 801c1bc:	8bfb      	ldrh	r3, [r7, #30]
 801c1be:	1ad3      	subs	r3, r2, r3
 801c1c0:	f1a3 0208 	sub.w	r2, r3, #8
 801c1c4:	88fb      	ldrh	r3, [r7, #6]
 801c1c6:	3314      	adds	r3, #20
 801c1c8:	429a      	cmp	r2, r3
 801c1ca:	d327      	bcc.n	801c21c <mem_malloc+0xdc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 801c1cc:	8bfa      	ldrh	r2, [r7, #30]
 801c1ce:	88fb      	ldrh	r3, [r7, #6]
 801c1d0:	4413      	add	r3, r2
 801c1d2:	b29b      	uxth	r3, r3
 801c1d4:	3308      	adds	r3, #8
 801c1d6:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 801c1d8:	4b4b      	ldr	r3, [pc, #300]	; (801c308 <mem_malloc+0x1c8>)
 801c1da:	681a      	ldr	r2, [r3, #0]
 801c1dc:	8a7b      	ldrh	r3, [r7, #18]
 801c1de:	4413      	add	r3, r2
 801c1e0:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 801c1e2:	68fb      	ldr	r3, [r7, #12]
 801c1e4:	2200      	movs	r2, #0
 801c1e6:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801c1e8:	697b      	ldr	r3, [r7, #20]
 801c1ea:	881a      	ldrh	r2, [r3, #0]
 801c1ec:	68fb      	ldr	r3, [r7, #12]
 801c1ee:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801c1f0:	68fb      	ldr	r3, [r7, #12]
 801c1f2:	8bfa      	ldrh	r2, [r7, #30]
 801c1f4:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 801c1f6:	697b      	ldr	r3, [r7, #20]
 801c1f8:	8a7a      	ldrh	r2, [r7, #18]
 801c1fa:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801c1fc:	697b      	ldr	r3, [r7, #20]
 801c1fe:	2201      	movs	r2, #1
 801c200:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801c202:	68fb      	ldr	r3, [r7, #12]
 801c204:	881b      	ldrh	r3, [r3, #0]
 801c206:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801c20a:	d00a      	beq.n	801c222 <mem_malloc+0xe2>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 801c20c:	4b3e      	ldr	r3, [pc, #248]	; (801c308 <mem_malloc+0x1c8>)
 801c20e:	681b      	ldr	r3, [r3, #0]
 801c210:	68fa      	ldr	r2, [r7, #12]
 801c212:	8812      	ldrh	r2, [r2, #0]
 801c214:	4413      	add	r3, r2
 801c216:	8a7a      	ldrh	r2, [r7, #18]
 801c218:	805a      	strh	r2, [r3, #2]
 801c21a:	e002      	b.n	801c222 <mem_malloc+0xe2>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 801c21c:	697b      	ldr	r3, [r7, #20]
 801c21e:	2201      	movs	r2, #1
 801c220:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801c222:	4b38      	ldr	r3, [pc, #224]	; (801c304 <mem_malloc+0x1c4>)
 801c224:	681b      	ldr	r3, [r3, #0]
 801c226:	697a      	ldr	r2, [r7, #20]
 801c228:	429a      	cmp	r2, r3
 801c22a:	d127      	bne.n	801c27c <mem_malloc+0x13c>
          struct mem *cur = lfree;
 801c22c:	4b35      	ldr	r3, [pc, #212]	; (801c304 <mem_malloc+0x1c4>)
 801c22e:	681b      	ldr	r3, [r3, #0]
 801c230:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801c232:	e005      	b.n	801c240 <mem_malloc+0x100>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 801c234:	4b34      	ldr	r3, [pc, #208]	; (801c308 <mem_malloc+0x1c8>)
 801c236:	681b      	ldr	r3, [r3, #0]
 801c238:	69ba      	ldr	r2, [r7, #24]
 801c23a:	8812      	ldrh	r2, [r2, #0]
 801c23c:	4413      	add	r3, r2
 801c23e:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 801c240:	69bb      	ldr	r3, [r7, #24]
 801c242:	791b      	ldrb	r3, [r3, #4]
 801c244:	2b00      	cmp	r3, #0
 801c246:	d004      	beq.n	801c252 <mem_malloc+0x112>
 801c248:	4b30      	ldr	r3, [pc, #192]	; (801c30c <mem_malloc+0x1cc>)
 801c24a:	681b      	ldr	r3, [r3, #0]
 801c24c:	69ba      	ldr	r2, [r7, #24]
 801c24e:	429a      	cmp	r2, r3
 801c250:	d1f0      	bne.n	801c234 <mem_malloc+0xf4>
          }
          lfree = cur;
 801c252:	4a2c      	ldr	r2, [pc, #176]	; (801c304 <mem_malloc+0x1c4>)
 801c254:	69bb      	ldr	r3, [r7, #24]
 801c256:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801c258:	4b2a      	ldr	r3, [pc, #168]	; (801c304 <mem_malloc+0x1c4>)
 801c25a:	681a      	ldr	r2, [r3, #0]
 801c25c:	4b2b      	ldr	r3, [pc, #172]	; (801c30c <mem_malloc+0x1cc>)
 801c25e:	681b      	ldr	r3, [r3, #0]
 801c260:	429a      	cmp	r2, r3
 801c262:	d00b      	beq.n	801c27c <mem_malloc+0x13c>
 801c264:	4b27      	ldr	r3, [pc, #156]	; (801c304 <mem_malloc+0x1c4>)
 801c266:	681b      	ldr	r3, [r3, #0]
 801c268:	791b      	ldrb	r3, [r3, #4]
 801c26a:	2b00      	cmp	r3, #0
 801c26c:	d006      	beq.n	801c27c <mem_malloc+0x13c>
 801c26e:	4b28      	ldr	r3, [pc, #160]	; (801c310 <mem_malloc+0x1d0>)
 801c270:	f240 22cf 	movw	r2, #719	; 0x2cf
 801c274:	4927      	ldr	r1, [pc, #156]	; (801c314 <mem_malloc+0x1d4>)
 801c276:	4828      	ldr	r0, [pc, #160]	; (801c318 <mem_malloc+0x1d8>)
 801c278:	f009 fe3a 	bl	8025ef0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 801c27c:	4820      	ldr	r0, [pc, #128]	; (801c300 <mem_malloc+0x1c0>)
 801c27e:	f007 f990 	bl	80235a2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 801c282:	88fa      	ldrh	r2, [r7, #6]
 801c284:	697b      	ldr	r3, [r7, #20]
 801c286:	4413      	add	r3, r2
 801c288:	3308      	adds	r3, #8
 801c28a:	4a20      	ldr	r2, [pc, #128]	; (801c30c <mem_malloc+0x1cc>)
 801c28c:	6812      	ldr	r2, [r2, #0]
 801c28e:	4293      	cmp	r3, r2
 801c290:	d906      	bls.n	801c2a0 <mem_malloc+0x160>
 801c292:	4b1f      	ldr	r3, [pc, #124]	; (801c310 <mem_malloc+0x1d0>)
 801c294:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 801c298:	4920      	ldr	r1, [pc, #128]	; (801c31c <mem_malloc+0x1dc>)
 801c29a:	481f      	ldr	r0, [pc, #124]	; (801c318 <mem_malloc+0x1d8>)
 801c29c:	f009 fe28 	bl	8025ef0 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 801c2a0:	697b      	ldr	r3, [r7, #20]
 801c2a2:	f003 0303 	and.w	r3, r3, #3
 801c2a6:	2b00      	cmp	r3, #0
 801c2a8:	d006      	beq.n	801c2b8 <mem_malloc+0x178>
 801c2aa:	4b19      	ldr	r3, [pc, #100]	; (801c310 <mem_malloc+0x1d0>)
 801c2ac:	f240 22d6 	movw	r2, #726	; 0x2d6
 801c2b0:	491b      	ldr	r1, [pc, #108]	; (801c320 <mem_malloc+0x1e0>)
 801c2b2:	4819      	ldr	r0, [pc, #100]	; (801c318 <mem_malloc+0x1d8>)
 801c2b4:	f009 fe1c 	bl	8025ef0 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 801c2b8:	697b      	ldr	r3, [r7, #20]
 801c2ba:	f003 0303 	and.w	r3, r3, #3
 801c2be:	2b00      	cmp	r3, #0
 801c2c0:	d006      	beq.n	801c2d0 <mem_malloc+0x190>
 801c2c2:	4b13      	ldr	r3, [pc, #76]	; (801c310 <mem_malloc+0x1d0>)
 801c2c4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 801c2c8:	4916      	ldr	r1, [pc, #88]	; (801c324 <mem_malloc+0x1e4>)
 801c2ca:	4813      	ldr	r0, [pc, #76]	; (801c318 <mem_malloc+0x1d8>)
 801c2cc:	f009 fe10 	bl	8025ef0 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 801c2d0:	697b      	ldr	r3, [r7, #20]
 801c2d2:	3308      	adds	r3, #8
 801c2d4:	e010      	b.n	801c2f8 <mem_malloc+0x1b8>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 801c2d6:	4b0c      	ldr	r3, [pc, #48]	; (801c308 <mem_malloc+0x1c8>)
 801c2d8:	681a      	ldr	r2, [r3, #0]
 801c2da:	8bfb      	ldrh	r3, [r7, #30]
 801c2dc:	4413      	add	r3, r2
 801c2de:	881b      	ldrh	r3, [r3, #0]
 801c2e0:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 801c2e2:	8bfa      	ldrh	r2, [r7, #30]
 801c2e4:	88fb      	ldrh	r3, [r7, #6]
 801c2e6:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 801c2ea:	429a      	cmp	r2, r3
 801c2ec:	f4ff af4e 	bcc.w	801c18c <mem_malloc+0x4c>
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 801c2f0:	4803      	ldr	r0, [pc, #12]	; (801c300 <mem_malloc+0x1c0>)
 801c2f2:	f007 f956 	bl	80235a2 <sys_mutex_unlock>
  return NULL;
 801c2f6:	2300      	movs	r3, #0
}
 801c2f8:	4618      	mov	r0, r3
 801c2fa:	3720      	adds	r7, #32
 801c2fc:	46bd      	mov	sp, r7
 801c2fe:	bd80      	pop	{r7, pc}
 801c300:	200094b8 	.word	0x200094b8
 801c304:	200094b4 	.word	0x200094b4
 801c308:	200094ac 	.word	0x200094ac
 801c30c:	200094b0 	.word	0x200094b0
 801c310:	08027afc 	.word	0x08027afc
 801c314:	08027c74 	.word	0x08027c74
 801c318:	08027b44 	.word	0x08027b44
 801c31c:	08027c90 	.word	0x08027c90
 801c320:	08027cc0 	.word	0x08027cc0
 801c324:	08027cf0 	.word	0x08027cf0

0801c328 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 801c328:	b480      	push	{r7}
 801c32a:	b085      	sub	sp, #20
 801c32c:	af00      	add	r7, sp, #0
 801c32e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 801c330:	687b      	ldr	r3, [r7, #4]
 801c332:	689b      	ldr	r3, [r3, #8]
 801c334:	2200      	movs	r2, #0
 801c336:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 801c338:	687b      	ldr	r3, [r7, #4]
 801c33a:	685b      	ldr	r3, [r3, #4]
 801c33c:	3303      	adds	r3, #3
 801c33e:	f023 0303 	bic.w	r3, r3, #3
 801c342:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801c344:	2300      	movs	r3, #0
 801c346:	60fb      	str	r3, [r7, #12]
 801c348:	e011      	b.n	801c36e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 801c34a:	687b      	ldr	r3, [r7, #4]
 801c34c:	689b      	ldr	r3, [r3, #8]
 801c34e:	681a      	ldr	r2, [r3, #0]
 801c350:	68bb      	ldr	r3, [r7, #8]
 801c352:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801c354:	687b      	ldr	r3, [r7, #4]
 801c356:	689b      	ldr	r3, [r3, #8]
 801c358:	68ba      	ldr	r2, [r7, #8]
 801c35a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 801c35c:	687b      	ldr	r3, [r7, #4]
 801c35e:	881b      	ldrh	r3, [r3, #0]
 801c360:	461a      	mov	r2, r3
 801c362:	68bb      	ldr	r3, [r7, #8]
 801c364:	4413      	add	r3, r2
 801c366:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 801c368:	68fb      	ldr	r3, [r7, #12]
 801c36a:	3301      	adds	r3, #1
 801c36c:	60fb      	str	r3, [r7, #12]
 801c36e:	687b      	ldr	r3, [r7, #4]
 801c370:	885b      	ldrh	r3, [r3, #2]
 801c372:	461a      	mov	r2, r3
 801c374:	68fb      	ldr	r3, [r7, #12]
 801c376:	429a      	cmp	r2, r3
 801c378:	dce7      	bgt.n	801c34a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 801c37a:	bf00      	nop
 801c37c:	3714      	adds	r7, #20
 801c37e:	46bd      	mov	sp, r7
 801c380:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c384:	4770      	bx	lr
	...

0801c388 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 801c388:	b580      	push	{r7, lr}
 801c38a:	b082      	sub	sp, #8
 801c38c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801c38e:	2300      	movs	r3, #0
 801c390:	80fb      	strh	r3, [r7, #6]
 801c392:	e009      	b.n	801c3a8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 801c394:	88fb      	ldrh	r3, [r7, #6]
 801c396:	4a08      	ldr	r2, [pc, #32]	; (801c3b8 <memp_init+0x30>)
 801c398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c39c:	4618      	mov	r0, r3
 801c39e:	f7ff ffc3 	bl	801c328 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 801c3a2:	88fb      	ldrh	r3, [r7, #6]
 801c3a4:	3301      	adds	r3, #1
 801c3a6:	80fb      	strh	r3, [r7, #6]
 801c3a8:	88fb      	ldrh	r3, [r7, #6]
 801c3aa:	2b0c      	cmp	r3, #12
 801c3ac:	d9f2      	bls.n	801c394 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 801c3ae:	bf00      	nop
 801c3b0:	3708      	adds	r7, #8
 801c3b2:	46bd      	mov	sp, r7
 801c3b4:	bd80      	pop	{r7, pc}
 801c3b6:	bf00      	nop
 801c3b8:	0802b7c4 	.word	0x0802b7c4

0801c3bc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 801c3bc:	b580      	push	{r7, lr}
 801c3be:	b084      	sub	sp, #16
 801c3c0:	af00      	add	r7, sp, #0
 801c3c2:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 801c3c4:	f007 f920 	bl	8023608 <sys_arch_protect>
 801c3c8:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 801c3ca:	687b      	ldr	r3, [r7, #4]
 801c3cc:	689b      	ldr	r3, [r3, #8]
 801c3ce:	681b      	ldr	r3, [r3, #0]
 801c3d0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 801c3d2:	68bb      	ldr	r3, [r7, #8]
 801c3d4:	2b00      	cmp	r3, #0
 801c3d6:	d015      	beq.n	801c404 <do_memp_malloc_pool+0x48>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 801c3d8:	687b      	ldr	r3, [r7, #4]
 801c3da:	689b      	ldr	r3, [r3, #8]
 801c3dc:	68ba      	ldr	r2, [r7, #8]
 801c3de:	6812      	ldr	r2, [r2, #0]
 801c3e0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801c3e2:	68bb      	ldr	r3, [r7, #8]
 801c3e4:	f003 0303 	and.w	r3, r3, #3
 801c3e8:	2b00      	cmp	r3, #0
 801c3ea:	d006      	beq.n	801c3fa <do_memp_malloc_pool+0x3e>
 801c3ec:	4b09      	ldr	r3, [pc, #36]	; (801c414 <do_memp_malloc_pool+0x58>)
 801c3ee:	f240 1249 	movw	r2, #329	; 0x149
 801c3f2:	4909      	ldr	r1, [pc, #36]	; (801c418 <do_memp_malloc_pool+0x5c>)
 801c3f4:	4809      	ldr	r0, [pc, #36]	; (801c41c <do_memp_malloc_pool+0x60>)
 801c3f6:	f009 fd7b 	bl	8025ef0 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801c3fa:	68f8      	ldr	r0, [r7, #12]
 801c3fc:	f007 f912 	bl	8023624 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 801c400:	68bb      	ldr	r3, [r7, #8]
 801c402:	e003      	b.n	801c40c <do_memp_malloc_pool+0x50>
#if MEMP_STATS
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
 801c404:	68f8      	ldr	r0, [r7, #12]
 801c406:	f007 f90d 	bl	8023624 <sys_arch_unprotect>
  return NULL;
 801c40a:	2300      	movs	r3, #0
}
 801c40c:	4618      	mov	r0, r3
 801c40e:	3710      	adds	r7, #16
 801c410:	46bd      	mov	sp, r7
 801c412:	bd80      	pop	{r7, pc}
 801c414:	08027d14 	.word	0x08027d14
 801c418:	08027d44 	.word	0x08027d44
 801c41c:	08027d68 	.word	0x08027d68

0801c420 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 801c420:	b580      	push	{r7, lr}
 801c422:	b084      	sub	sp, #16
 801c424:	af00      	add	r7, sp, #0
 801c426:	4603      	mov	r3, r0
 801c428:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 801c42a:	79fb      	ldrb	r3, [r7, #7]
 801c42c:	2b0c      	cmp	r3, #12
 801c42e:	d908      	bls.n	801c442 <memp_malloc+0x22>
 801c430:	4b0a      	ldr	r3, [pc, #40]	; (801c45c <memp_malloc+0x3c>)
 801c432:	f240 1287 	movw	r2, #391	; 0x187
 801c436:	490a      	ldr	r1, [pc, #40]	; (801c460 <memp_malloc+0x40>)
 801c438:	480a      	ldr	r0, [pc, #40]	; (801c464 <memp_malloc+0x44>)
 801c43a:	f009 fd59 	bl	8025ef0 <iprintf>
 801c43e:	2300      	movs	r3, #0
 801c440:	e008      	b.n	801c454 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 801c442:	79fb      	ldrb	r3, [r7, #7]
 801c444:	4a08      	ldr	r2, [pc, #32]	; (801c468 <memp_malloc+0x48>)
 801c446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c44a:	4618      	mov	r0, r3
 801c44c:	f7ff ffb6 	bl	801c3bc <do_memp_malloc_pool>
 801c450:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 801c452:	68fb      	ldr	r3, [r7, #12]
}
 801c454:	4618      	mov	r0, r3
 801c456:	3710      	adds	r7, #16
 801c458:	46bd      	mov	sp, r7
 801c45a:	bd80      	pop	{r7, pc}
 801c45c:	08027d14 	.word	0x08027d14
 801c460:	08027da4 	.word	0x08027da4
 801c464:	08027d68 	.word	0x08027d68
 801c468:	0802b7c4 	.word	0x0802b7c4

0801c46c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 801c46c:	b580      	push	{r7, lr}
 801c46e:	b084      	sub	sp, #16
 801c470:	af00      	add	r7, sp, #0
 801c472:	6078      	str	r0, [r7, #4]
 801c474:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 801c476:	683b      	ldr	r3, [r7, #0]
 801c478:	f003 0303 	and.w	r3, r3, #3
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d006      	beq.n	801c48e <do_memp_free_pool+0x22>
 801c480:	4b0d      	ldr	r3, [pc, #52]	; (801c4b8 <do_memp_free_pool+0x4c>)
 801c482:	f240 129d 	movw	r2, #413	; 0x19d
 801c486:	490d      	ldr	r1, [pc, #52]	; (801c4bc <do_memp_free_pool+0x50>)
 801c488:	480d      	ldr	r0, [pc, #52]	; (801c4c0 <do_memp_free_pool+0x54>)
 801c48a:	f009 fd31 	bl	8025ef0 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 801c48e:	683b      	ldr	r3, [r7, #0]
 801c490:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 801c492:	f007 f8b9 	bl	8023608 <sys_arch_protect>
 801c496:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 801c498:	687b      	ldr	r3, [r7, #4]
 801c49a:	689b      	ldr	r3, [r3, #8]
 801c49c:	681a      	ldr	r2, [r3, #0]
 801c49e:	68fb      	ldr	r3, [r7, #12]
 801c4a0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801c4a2:	687b      	ldr	r3, [r7, #4]
 801c4a4:	689b      	ldr	r3, [r3, #8]
 801c4a6:	68fa      	ldr	r2, [r7, #12]
 801c4a8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801c4aa:	68b8      	ldr	r0, [r7, #8]
 801c4ac:	f007 f8ba 	bl	8023624 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801c4b0:	bf00      	nop
 801c4b2:	3710      	adds	r7, #16
 801c4b4:	46bd      	mov	sp, r7
 801c4b6:	bd80      	pop	{r7, pc}
 801c4b8:	08027d14 	.word	0x08027d14
 801c4bc:	08027dc4 	.word	0x08027dc4
 801c4c0:	08027d68 	.word	0x08027d68

0801c4c4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 801c4c4:	b580      	push	{r7, lr}
 801c4c6:	b082      	sub	sp, #8
 801c4c8:	af00      	add	r7, sp, #0
 801c4ca:	4603      	mov	r3, r0
 801c4cc:	6039      	str	r1, [r7, #0]
 801c4ce:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 801c4d0:	79fb      	ldrb	r3, [r7, #7]
 801c4d2:	2b0c      	cmp	r3, #12
 801c4d4:	d907      	bls.n	801c4e6 <memp_free+0x22>
 801c4d6:	4b0c      	ldr	r3, [pc, #48]	; (801c508 <memp_free+0x44>)
 801c4d8:	f240 12db 	movw	r2, #475	; 0x1db
 801c4dc:	490b      	ldr	r1, [pc, #44]	; (801c50c <memp_free+0x48>)
 801c4de:	480c      	ldr	r0, [pc, #48]	; (801c510 <memp_free+0x4c>)
 801c4e0:	f009 fd06 	bl	8025ef0 <iprintf>
 801c4e4:	e00c      	b.n	801c500 <memp_free+0x3c>

  if (mem == NULL) {
 801c4e6:	683b      	ldr	r3, [r7, #0]
 801c4e8:	2b00      	cmp	r3, #0
 801c4ea:	d008      	beq.n	801c4fe <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 801c4ec:	79fb      	ldrb	r3, [r7, #7]
 801c4ee:	4a09      	ldr	r2, [pc, #36]	; (801c514 <memp_free+0x50>)
 801c4f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c4f4:	6839      	ldr	r1, [r7, #0]
 801c4f6:	4618      	mov	r0, r3
 801c4f8:	f7ff ffb8 	bl	801c46c <do_memp_free_pool>
 801c4fc:	e000      	b.n	801c500 <memp_free+0x3c>
    return;
 801c4fe:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 801c500:	3708      	adds	r7, #8
 801c502:	46bd      	mov	sp, r7
 801c504:	bd80      	pop	{r7, pc}
 801c506:	bf00      	nop
 801c508:	08027d14 	.word	0x08027d14
 801c50c:	08027de4 	.word	0x08027de4
 801c510:	08027d68 	.word	0x08027d68
 801c514:	0802b7c4 	.word	0x0802b7c4

0801c518 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 801c518:	b480      	push	{r7}
 801c51a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 801c51c:	bf00      	nop
 801c51e:	46bd      	mov	sp, r7
 801c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c524:	4770      	bx	lr
	...

0801c528 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 801c528:	b580      	push	{r7, lr}
 801c52a:	b084      	sub	sp, #16
 801c52c:	af00      	add	r7, sp, #0
 801c52e:	60f8      	str	r0, [r7, #12]
 801c530:	60b9      	str	r1, [r7, #8]
 801c532:	607a      	str	r2, [r7, #4]
 801c534:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 801c536:	69fb      	ldr	r3, [r7, #28]
 801c538:	2b00      	cmp	r3, #0
 801c53a:	d105      	bne.n	801c548 <netif_add+0x20>
 801c53c:	4b1f      	ldr	r3, [pc, #124]	; (801c5bc <netif_add+0x94>)
 801c53e:	22fb      	movs	r2, #251	; 0xfb
 801c540:	491f      	ldr	r1, [pc, #124]	; (801c5c0 <netif_add+0x98>)
 801c542:	4820      	ldr	r0, [pc, #128]	; (801c5c4 <netif_add+0x9c>)
 801c544:	f009 fcd4 	bl	8025ef0 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801c548:	68fb      	ldr	r3, [r7, #12]
 801c54a:	2200      	movs	r2, #0
 801c54c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801c54e:	68fb      	ldr	r3, [r7, #12]
 801c550:	2200      	movs	r2, #0
 801c552:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 801c554:	68fb      	ldr	r3, [r7, #12]
 801c556:	2200      	movs	r2, #0
 801c558:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 801c55a:	68fb      	ldr	r3, [r7, #12]
 801c55c:	2200      	movs	r2, #0
 801c55e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 801c562:	68fb      	ldr	r3, [r7, #12]
 801c564:	2203      	movs	r2, #3
 801c566:	f883 2020 	strb.w	r2, [r3, #32]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 801c56a:	68fb      	ldr	r3, [r7, #12]
 801c56c:	69ba      	ldr	r2, [r7, #24]
 801c56e:	61da      	str	r2, [r3, #28]
  netif->num = netif_num++;
 801c570:	4b15      	ldr	r3, [pc, #84]	; (801c5c8 <netif_add+0xa0>)
 801c572:	781b      	ldrb	r3, [r3, #0]
 801c574:	1c5a      	adds	r2, r3, #1
 801c576:	b2d1      	uxtb	r1, r2
 801c578:	4a13      	ldr	r2, [pc, #76]	; (801c5c8 <netif_add+0xa0>)
 801c57a:	7011      	strb	r1, [r2, #0]
 801c57c:	68fa      	ldr	r2, [r7, #12]
 801c57e:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
  netif->input = input;
 801c582:	68fb      	ldr	r3, [r7, #12]
 801c584:	6a3a      	ldr	r2, [r7, #32]
 801c586:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801c588:	683b      	ldr	r3, [r7, #0]
 801c58a:	687a      	ldr	r2, [r7, #4]
 801c58c:	68b9      	ldr	r1, [r7, #8]
 801c58e:	68f8      	ldr	r0, [r7, #12]
 801c590:	f000 f81e 	bl	801c5d0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 801c594:	69fb      	ldr	r3, [r7, #28]
 801c596:	68f8      	ldr	r0, [r7, #12]
 801c598:	4798      	blx	r3
 801c59a:	4603      	mov	r3, r0
 801c59c:	2b00      	cmp	r3, #0
 801c59e:	d001      	beq.n	801c5a4 <netif_add+0x7c>
    return NULL;
 801c5a0:	2300      	movs	r3, #0
 801c5a2:	e007      	b.n	801c5b4 <netif_add+0x8c>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801c5a4:	4b09      	ldr	r3, [pc, #36]	; (801c5cc <netif_add+0xa4>)
 801c5a6:	681a      	ldr	r2, [r3, #0]
 801c5a8:	68fb      	ldr	r3, [r7, #12]
 801c5aa:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801c5ac:	4a07      	ldr	r2, [pc, #28]	; (801c5cc <netif_add+0xa4>)
 801c5ae:	68fb      	ldr	r3, [r7, #12]
 801c5b0:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 801c5b2:	68fb      	ldr	r3, [r7, #12]
}
 801c5b4:	4618      	mov	r0, r3
 801c5b6:	3710      	adds	r7, #16
 801c5b8:	46bd      	mov	sp, r7
 801c5ba:	bd80      	pop	{r7, pc}
 801c5bc:	08027e00 	.word	0x08027e00
 801c5c0:	08027e34 	.word	0x08027e34
 801c5c4:	08027e4c 	.word	0x08027e4c
 801c5c8:	200094f0 	.word	0x200094f0
 801c5cc:	2000e880 	.word	0x2000e880

0801c5d0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 801c5d0:	b580      	push	{r7, lr}
 801c5d2:	b084      	sub	sp, #16
 801c5d4:	af00      	add	r7, sp, #0
 801c5d6:	60f8      	str	r0, [r7, #12]
 801c5d8:	60b9      	str	r1, [r7, #8]
 801c5da:	607a      	str	r2, [r7, #4]
 801c5dc:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 801c5de:	68bb      	ldr	r3, [r7, #8]
 801c5e0:	2b00      	cmp	r3, #0
 801c5e2:	d003      	beq.n	801c5ec <netif_set_addr+0x1c>
 801c5e4:	68bb      	ldr	r3, [r7, #8]
 801c5e6:	681b      	ldr	r3, [r3, #0]
 801c5e8:	2b00      	cmp	r3, #0
 801c5ea:	d10c      	bne.n	801c606 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 801c5ec:	68b9      	ldr	r1, [r7, #8]
 801c5ee:	68f8      	ldr	r0, [r7, #12]
 801c5f0:	f000 f81a 	bl	801c628 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 801c5f4:	6879      	ldr	r1, [r7, #4]
 801c5f6:	68f8      	ldr	r0, [r7, #12]
 801c5f8:	f000 f862 	bl	801c6c0 <netif_set_netmask>
    netif_set_gw(netif, gw);
 801c5fc:	6839      	ldr	r1, [r7, #0]
 801c5fe:	68f8      	ldr	r0, [r7, #12]
 801c600:	f000 f84a 	bl	801c698 <netif_set_gw>
 801c604:	e00b      	b.n	801c61e <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 801c606:	6879      	ldr	r1, [r7, #4]
 801c608:	68f8      	ldr	r0, [r7, #12]
 801c60a:	f000 f859 	bl	801c6c0 <netif_set_netmask>
    netif_set_gw(netif, gw);
 801c60e:	6839      	ldr	r1, [r7, #0]
 801c610:	68f8      	ldr	r0, [r7, #12]
 801c612:	f000 f841 	bl	801c698 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 801c616:	68b9      	ldr	r1, [r7, #8]
 801c618:	68f8      	ldr	r0, [r7, #12]
 801c61a:	f000 f805 	bl	801c628 <netif_set_ipaddr>
  }
}
 801c61e:	bf00      	nop
 801c620:	3710      	adds	r7, #16
 801c622:	46bd      	mov	sp, r7
 801c624:	bd80      	pop	{r7, pc}
	...

0801c628 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801c628:	b580      	push	{r7, lr}
 801c62a:	b084      	sub	sp, #16
 801c62c:	af00      	add	r7, sp, #0
 801c62e:	6078      	str	r0, [r7, #4]
 801c630:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 801c632:	683b      	ldr	r3, [r7, #0]
 801c634:	2b00      	cmp	r3, #0
 801c636:	d003      	beq.n	801c640 <netif_set_ipaddr+0x18>
 801c638:	683b      	ldr	r3, [r7, #0]
 801c63a:	681b      	ldr	r3, [r3, #0]
 801c63c:	60fb      	str	r3, [r7, #12]
 801c63e:	e002      	b.n	801c646 <netif_set_ipaddr+0x1e>
 801c640:	4b14      	ldr	r3, [pc, #80]	; (801c694 <netif_set_ipaddr+0x6c>)
 801c642:	681b      	ldr	r3, [r3, #0]
 801c644:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 801c646:	68fa      	ldr	r2, [r7, #12]
 801c648:	687b      	ldr	r3, [r7, #4]
 801c64a:	3304      	adds	r3, #4
 801c64c:	681b      	ldr	r3, [r3, #0]
 801c64e:	429a      	cmp	r2, r3
 801c650:	d01c      	beq.n	801c68c <netif_set_ipaddr+0x64>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 801c652:	687b      	ldr	r3, [r7, #4]
 801c654:	3304      	adds	r3, #4
 801c656:	f107 020c 	add.w	r2, r7, #12
 801c65a:	4611      	mov	r1, r2
 801c65c:	4618      	mov	r0, r3
 801c65e:	f002 fb17 	bl	801ec90 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 801c662:	687b      	ldr	r3, [r7, #4]
 801c664:	3304      	adds	r3, #4
 801c666:	f107 020c 	add.w	r2, r7, #12
 801c66a:	4611      	mov	r1, r2
 801c66c:	4618      	mov	r0, r3
 801c66e:	f006 fce7 	bl	8023040 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801c672:	683b      	ldr	r3, [r7, #0]
 801c674:	2b00      	cmp	r3, #0
 801c676:	d002      	beq.n	801c67e <netif_set_ipaddr+0x56>
 801c678:	683b      	ldr	r3, [r7, #0]
 801c67a:	681b      	ldr	r3, [r3, #0]
 801c67c:	e000      	b.n	801c680 <netif_set_ipaddr+0x58>
 801c67e:	2300      	movs	r3, #0
 801c680:	687a      	ldr	r2, [r7, #4]
 801c682:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 801c684:	2101      	movs	r1, #1
 801c686:	6878      	ldr	r0, [r7, #4]
 801c688:	f000 f861 	bl	801c74e <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 801c68c:	bf00      	nop
 801c68e:	3710      	adds	r7, #16
 801c690:	46bd      	mov	sp, r7
 801c692:	bd80      	pop	{r7, pc}
 801c694:	0802b724 	.word	0x0802b724

0801c698 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 801c698:	b480      	push	{r7}
 801c69a:	b083      	sub	sp, #12
 801c69c:	af00      	add	r7, sp, #0
 801c69e:	6078      	str	r0, [r7, #4]
 801c6a0:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 801c6a2:	683b      	ldr	r3, [r7, #0]
 801c6a4:	2b00      	cmp	r3, #0
 801c6a6:	d002      	beq.n	801c6ae <netif_set_gw+0x16>
 801c6a8:	683b      	ldr	r3, [r7, #0]
 801c6aa:	681b      	ldr	r3, [r3, #0]
 801c6ac:	e000      	b.n	801c6b0 <netif_set_gw+0x18>
 801c6ae:	2300      	movs	r3, #0
 801c6b0:	687a      	ldr	r2, [r7, #4]
 801c6b2:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 801c6b4:	bf00      	nop
 801c6b6:	370c      	adds	r7, #12
 801c6b8:	46bd      	mov	sp, r7
 801c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6be:	4770      	bx	lr

0801c6c0 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 801c6c0:	b480      	push	{r7}
 801c6c2:	b083      	sub	sp, #12
 801c6c4:	af00      	add	r7, sp, #0
 801c6c6:	6078      	str	r0, [r7, #4]
 801c6c8:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801c6ca:	683b      	ldr	r3, [r7, #0]
 801c6cc:	2b00      	cmp	r3, #0
 801c6ce:	d002      	beq.n	801c6d6 <netif_set_netmask+0x16>
 801c6d0:	683b      	ldr	r3, [r7, #0]
 801c6d2:	681b      	ldr	r3, [r3, #0]
 801c6d4:	e000      	b.n	801c6d8 <netif_set_netmask+0x18>
 801c6d6:	2300      	movs	r3, #0
 801c6d8:	687a      	ldr	r2, [r7, #4]
 801c6da:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 801c6dc:	bf00      	nop
 801c6de:	370c      	adds	r7, #12
 801c6e0:	46bd      	mov	sp, r7
 801c6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6e6:	4770      	bx	lr

0801c6e8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 801c6e8:	b480      	push	{r7}
 801c6ea:	b083      	sub	sp, #12
 801c6ec:	af00      	add	r7, sp, #0
 801c6ee:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801c6f0:	4a04      	ldr	r2, [pc, #16]	; (801c704 <netif_set_default+0x1c>)
 801c6f2:	687b      	ldr	r3, [r7, #4]
 801c6f4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801c6f6:	bf00      	nop
 801c6f8:	370c      	adds	r7, #12
 801c6fa:	46bd      	mov	sp, r7
 801c6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c700:	4770      	bx	lr
 801c702:	bf00      	nop
 801c704:	2000e884 	.word	0x2000e884

0801c708 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 801c708:	b580      	push	{r7, lr}
 801c70a:	b082      	sub	sp, #8
 801c70c:	af00      	add	r7, sp, #0
 801c70e:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 801c710:	687b      	ldr	r3, [r7, #4]
 801c712:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c716:	f003 0301 	and.w	r3, r3, #1
 801c71a:	2b00      	cmp	r3, #0
 801c71c:	d113      	bne.n	801c746 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 801c71e:	687b      	ldr	r3, [r7, #4]
 801c720:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c724:	f043 0301 	orr.w	r3, r3, #1
 801c728:	b2da      	uxtb	r2, r3
 801c72a:	687b      	ldr	r3, [r7, #4]
 801c72c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 801c730:	687b      	ldr	r3, [r7, #4]
 801c732:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c736:	f003 0304 	and.w	r3, r3, #4
 801c73a:	2b00      	cmp	r3, #0
 801c73c:	d003      	beq.n	801c746 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 801c73e:	2103      	movs	r1, #3
 801c740:	6878      	ldr	r0, [r7, #4]
 801c742:	f000 f804 	bl	801c74e <netif_issue_reports>
    }
  }
}
 801c746:	bf00      	nop
 801c748:	3708      	adds	r7, #8
 801c74a:	46bd      	mov	sp, r7
 801c74c:	bd80      	pop	{r7, pc}

0801c74e <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 801c74e:	b580      	push	{r7, lr}
 801c750:	b082      	sub	sp, #8
 801c752:	af00      	add	r7, sp, #0
 801c754:	6078      	str	r0, [r7, #4]
 801c756:	460b      	mov	r3, r1
 801c758:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801c75a:	78fb      	ldrb	r3, [r7, #3]
 801c75c:	f003 0301 	and.w	r3, r3, #1
 801c760:	2b00      	cmp	r3, #0
 801c762:	d011      	beq.n	801c788 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801c764:	687b      	ldr	r3, [r7, #4]
 801c766:	3304      	adds	r3, #4
 801c768:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	d00c      	beq.n	801c788 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801c76e:	687b      	ldr	r3, [r7, #4]
 801c770:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c774:	f003 0308 	and.w	r3, r3, #8
 801c778:	2b00      	cmp	r3, #0
 801c77a:	d005      	beq.n	801c788 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 801c77c:	687b      	ldr	r3, [r7, #4]
 801c77e:	3304      	adds	r3, #4
 801c780:	4619      	mov	r1, r3
 801c782:	6878      	ldr	r0, [r7, #4]
 801c784:	f7fd feaa 	bl	801a4dc <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 801c788:	bf00      	nop
 801c78a:	3708      	adds	r7, #8
 801c78c:	46bd      	mov	sp, r7
 801c78e:	bd80      	pop	{r7, pc}

0801c790 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801c790:	b580      	push	{r7, lr}
 801c792:	b082      	sub	sp, #8
 801c794:	af00      	add	r7, sp, #0
 801c796:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 801c798:	687b      	ldr	r3, [r7, #4]
 801c79a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c79e:	f003 0301 	and.w	r3, r3, #1
 801c7a2:	2b00      	cmp	r3, #0
 801c7a4:	d012      	beq.n	801c7cc <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 801c7a6:	687b      	ldr	r3, [r7, #4]
 801c7a8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c7ac:	f023 0301 	bic.w	r3, r3, #1
 801c7b0:	b2da      	uxtb	r2, r3
 801c7b2:	687b      	ldr	r3, [r7, #4]
 801c7b4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801c7b8:	687b      	ldr	r3, [r7, #4]
 801c7ba:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 801c7be:	f003 0308 	and.w	r3, r3, #8
 801c7c2:	2b00      	cmp	r3, #0
 801c7c4:	d002      	beq.n	801c7cc <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 801c7c6:	6878      	ldr	r0, [r7, #4]
 801c7c8:	f7fd fa4e 	bl	8019c68 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801c7cc:	bf00      	nop
 801c7ce:	3708      	adds	r7, #8
 801c7d0:	46bd      	mov	sp, r7
 801c7d2:	bd80      	pop	{r7, pc}

0801c7d4 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 801c7d4:	b580      	push	{r7, lr}
 801c7d6:	b082      	sub	sp, #8
 801c7d8:	af00      	add	r7, sp, #0
  struct tcp_pcb* pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801c7da:	f006 ff15 	bl	8023608 <sys_arch_protect>
 801c7de:	6038      	str	r0, [r7, #0]
 801c7e0:	4b0f      	ldr	r3, [pc, #60]	; (801c820 <pbuf_free_ooseq+0x4c>)
 801c7e2:	2200      	movs	r2, #0
 801c7e4:	701a      	strb	r2, [r3, #0]
 801c7e6:	6838      	ldr	r0, [r7, #0]
 801c7e8:	f006 ff1c 	bl	8023624 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801c7ec:	4b0d      	ldr	r3, [pc, #52]	; (801c824 <pbuf_free_ooseq+0x50>)
 801c7ee:	681b      	ldr	r3, [r3, #0]
 801c7f0:	607b      	str	r3, [r7, #4]
 801c7f2:	e00f      	b.n	801c814 <pbuf_free_ooseq+0x40>
    if (NULL != pcb->ooseq) {
 801c7f4:	687b      	ldr	r3, [r7, #4]
 801c7f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c7f8:	2b00      	cmp	r3, #0
 801c7fa:	d008      	beq.n	801c80e <pbuf_free_ooseq+0x3a>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_segs_free(pcb->ooseq);
 801c7fc:	687b      	ldr	r3, [r7, #4]
 801c7fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c800:	4618      	mov	r0, r3
 801c802:	f001 fec0 	bl	801e586 <tcp_segs_free>
      pcb->ooseq = NULL;
 801c806:	687b      	ldr	r3, [r7, #4]
 801c808:	2200      	movs	r2, #0
 801c80a:	671a      	str	r2, [r3, #112]	; 0x70
      return;
 801c80c:	e005      	b.n	801c81a <pbuf_free_ooseq+0x46>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801c80e:	687b      	ldr	r3, [r7, #4]
 801c810:	68db      	ldr	r3, [r3, #12]
 801c812:	607b      	str	r3, [r7, #4]
 801c814:	687b      	ldr	r3, [r7, #4]
 801c816:	2b00      	cmp	r3, #0
 801c818:	d1ec      	bne.n	801c7f4 <pbuf_free_ooseq+0x20>
    }
  }
}
 801c81a:	3708      	adds	r7, #8
 801c81c:	46bd      	mov	sp, r7
 801c81e:	bd80      	pop	{r7, pc}
 801c820:	2000e888 	.word	0x2000e888
 801c824:	2000e890 	.word	0x2000e890

0801c828 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801c828:	b580      	push	{r7, lr}
 801c82a:	b082      	sub	sp, #8
 801c82c:	af00      	add	r7, sp, #0
 801c82e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 801c830:	f7ff ffd0 	bl	801c7d4 <pbuf_free_ooseq>
}
 801c834:	bf00      	nop
 801c836:	3708      	adds	r7, #8
 801c838:	46bd      	mov	sp, r7
 801c83a:	bd80      	pop	{r7, pc}

0801c83c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 801c83c:	b580      	push	{r7, lr}
 801c83e:	b082      	sub	sp, #8
 801c840:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801c842:	f006 fee1 	bl	8023608 <sys_arch_protect>
 801c846:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801c848:	4b10      	ldr	r3, [pc, #64]	; (801c88c <pbuf_pool_is_empty+0x50>)
 801c84a:	781b      	ldrb	r3, [r3, #0]
 801c84c:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801c84e:	4b0f      	ldr	r3, [pc, #60]	; (801c88c <pbuf_pool_is_empty+0x50>)
 801c850:	2201      	movs	r2, #1
 801c852:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 801c854:	6878      	ldr	r0, [r7, #4]
 801c856:	f006 fee5 	bl	8023624 <sys_arch_unprotect>

  if (!queued) {
 801c85a:	78fb      	ldrb	r3, [r7, #3]
 801c85c:	2b00      	cmp	r3, #0
 801c85e:	d110      	bne.n	801c882 <pbuf_pool_is_empty+0x46>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 801c860:	2200      	movs	r2, #0
 801c862:	2100      	movs	r1, #0
 801c864:	480a      	ldr	r0, [pc, #40]	; (801c890 <pbuf_pool_is_empty+0x54>)
 801c866:	f7fc fe05 	bl	8019474 <tcpip_callback_with_block>
 801c86a:	4603      	mov	r3, r0
 801c86c:	2b00      	cmp	r3, #0
 801c86e:	d008      	beq.n	801c882 <pbuf_pool_is_empty+0x46>
 801c870:	f006 feca 	bl	8023608 <sys_arch_protect>
 801c874:	6078      	str	r0, [r7, #4]
 801c876:	4b05      	ldr	r3, [pc, #20]	; (801c88c <pbuf_pool_is_empty+0x50>)
 801c878:	2200      	movs	r2, #0
 801c87a:	701a      	strb	r2, [r3, #0]
 801c87c:	6878      	ldr	r0, [r7, #4]
 801c87e:	f006 fed1 	bl	8023624 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 801c882:	bf00      	nop
 801c884:	3708      	adds	r7, #8
 801c886:	46bd      	mov	sp, r7
 801c888:	bd80      	pop	{r7, pc}
 801c88a:	bf00      	nop
 801c88c:	2000e888 	.word	0x2000e888
 801c890:	0801c829 	.word	0x0801c829

0801c894 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801c894:	b580      	push	{r7, lr}
 801c896:	b088      	sub	sp, #32
 801c898:	af00      	add	r7, sp, #0
 801c89a:	4603      	mov	r3, r0
 801c89c:	71fb      	strb	r3, [r7, #7]
 801c89e:	460b      	mov	r3, r1
 801c8a0:	80bb      	strh	r3, [r7, #4]
 801c8a2:	4613      	mov	r3, r2
 801c8a4:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 801c8a6:	79fb      	ldrb	r3, [r7, #7]
 801c8a8:	2b04      	cmp	r3, #4
 801c8aa:	d81c      	bhi.n	801c8e6 <pbuf_alloc+0x52>
 801c8ac:	a201      	add	r2, pc, #4	; (adr r2, 801c8b4 <pbuf_alloc+0x20>)
 801c8ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c8b2:	bf00      	nop
 801c8b4:	0801c8c9 	.word	0x0801c8c9
 801c8b8:	0801c8cf 	.word	0x0801c8cf
 801c8bc:	0801c8d5 	.word	0x0801c8d5
 801c8c0:	0801c8db 	.word	0x0801c8db
 801c8c4:	0801c8e1 	.word	0x0801c8e1
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 801c8c8:	2336      	movs	r3, #54	; 0x36
 801c8ca:	82fb      	strh	r3, [r7, #22]
    break;
 801c8cc:	e014      	b.n	801c8f8 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 801c8ce:	2322      	movs	r3, #34	; 0x22
 801c8d0:	82fb      	strh	r3, [r7, #22]
    break;
 801c8d2:	e011      	b.n	801c8f8 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 801c8d4:	230e      	movs	r3, #14
 801c8d6:	82fb      	strh	r3, [r7, #22]
    break;
 801c8d8:	e00e      	b.n	801c8f8 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 801c8da:	2300      	movs	r3, #0
 801c8dc:	82fb      	strh	r3, [r7, #22]
    break;
 801c8de:	e00b      	b.n	801c8f8 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 801c8e0:	2300      	movs	r3, #0
 801c8e2:	82fb      	strh	r3, [r7, #22]
    break;
 801c8e4:	e008      	b.n	801c8f8 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 801c8e6:	4ba5      	ldr	r3, [pc, #660]	; (801cb7c <pbuf_alloc+0x2e8>)
 801c8e8:	f44f 728b 	mov.w	r2, #278	; 0x116
 801c8ec:	49a4      	ldr	r1, [pc, #656]	; (801cb80 <pbuf_alloc+0x2ec>)
 801c8ee:	48a5      	ldr	r0, [pc, #660]	; (801cb84 <pbuf_alloc+0x2f0>)
 801c8f0:	f009 fafe 	bl	8025ef0 <iprintf>
    return NULL;
 801c8f4:	2300      	movs	r3, #0
 801c8f6:	e15d      	b.n	801cbb4 <pbuf_alloc+0x320>
  }

  switch (type) {
 801c8f8:	79bb      	ldrb	r3, [r7, #6]
 801c8fa:	2b03      	cmp	r3, #3
 801c8fc:	f200 8134 	bhi.w	801cb68 <pbuf_alloc+0x2d4>
 801c900:	a201      	add	r2, pc, #4	; (adr r2, 801c908 <pbuf_alloc+0x74>)
 801c902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c906:	bf00      	nop
 801c908:	0801caa9 	.word	0x0801caa9
 801c90c:	0801cb35 	.word	0x0801cb35
 801c910:	0801cb35 	.word	0x0801cb35
 801c914:	0801c919 	.word	0x0801c919
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801c918:	200c      	movs	r0, #12
 801c91a:	f7ff fd81 	bl	801c420 <memp_malloc>
 801c91e:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 801c920:	69fb      	ldr	r3, [r7, #28]
 801c922:	2b00      	cmp	r3, #0
 801c924:	d103      	bne.n	801c92e <pbuf_alloc+0x9a>
      PBUF_POOL_IS_EMPTY();
 801c926:	f7ff ff89 	bl	801c83c <pbuf_pool_is_empty>
      return NULL;
 801c92a:	2300      	movs	r3, #0
 801c92c:	e142      	b.n	801cbb4 <pbuf_alloc+0x320>
    }
    p->type = type;
 801c92e:	69fb      	ldr	r3, [r7, #28]
 801c930:	79ba      	ldrb	r2, [r7, #6]
 801c932:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 801c934:	69fb      	ldr	r3, [r7, #28]
 801c936:	2200      	movs	r2, #0
 801c938:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 801c93a:	8afb      	ldrh	r3, [r7, #22]
 801c93c:	3310      	adds	r3, #16
 801c93e:	69fa      	ldr	r2, [r7, #28]
 801c940:	4413      	add	r3, r2
 801c942:	3303      	adds	r3, #3
 801c944:	f023 0303 	bic.w	r3, r3, #3
 801c948:	461a      	mov	r2, r3
 801c94a:	69fb      	ldr	r3, [r7, #28]
 801c94c:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 801c94e:	69fb      	ldr	r3, [r7, #28]
 801c950:	685b      	ldr	r3, [r3, #4]
 801c952:	f003 0303 	and.w	r3, r3, #3
 801c956:	2b00      	cmp	r3, #0
 801c958:	d006      	beq.n	801c968 <pbuf_alloc+0xd4>
 801c95a:	4b88      	ldr	r3, [pc, #544]	; (801cb7c <pbuf_alloc+0x2e8>)
 801c95c:	f240 1229 	movw	r2, #297	; 0x129
 801c960:	4989      	ldr	r1, [pc, #548]	; (801cb88 <pbuf_alloc+0x2f4>)
 801c962:	4888      	ldr	r0, [pc, #544]	; (801cb84 <pbuf_alloc+0x2f0>)
 801c964:	f009 fac4 	bl	8025ef0 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 801c968:	69fb      	ldr	r3, [r7, #28]
 801c96a:	88ba      	ldrh	r2, [r7, #4]
 801c96c:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 801c96e:	8afb      	ldrh	r3, [r7, #22]
 801c970:	3303      	adds	r3, #3
 801c972:	f023 0303 	bic.w	r3, r3, #3
 801c976:	f5c3 7242 	rsb	r2, r3, #776	; 0x308
 801c97a:	88bb      	ldrh	r3, [r7, #4]
 801c97c:	4293      	cmp	r3, r2
 801c97e:	bf28      	it	cs
 801c980:	4613      	movcs	r3, r2
 801c982:	b29a      	uxth	r2, r3
 801c984:	69fb      	ldr	r3, [r7, #28]
 801c986:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 801c988:	69fb      	ldr	r3, [r7, #28]
 801c98a:	685b      	ldr	r3, [r3, #4]
 801c98c:	69fa      	ldr	r2, [r7, #28]
 801c98e:	8952      	ldrh	r2, [r2, #10]
 801c990:	441a      	add	r2, r3
 801c992:	69fb      	ldr	r3, [r7, #28]
 801c994:	f503 7346 	add.w	r3, r3, #792	; 0x318
 801c998:	429a      	cmp	r2, r3
 801c99a:	d906      	bls.n	801c9aa <pbuf_alloc+0x116>
 801c99c:	4b77      	ldr	r3, [pc, #476]	; (801cb7c <pbuf_alloc+0x2e8>)
 801c99e:	f44f 7298 	mov.w	r2, #304	; 0x130
 801c9a2:	497a      	ldr	r1, [pc, #488]	; (801cb8c <pbuf_alloc+0x2f8>)
 801c9a4:	4877      	ldr	r0, [pc, #476]	; (801cb84 <pbuf_alloc+0x2f0>)
 801c9a6:	f009 faa3 	bl	8025ef0 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801c9aa:	8afb      	ldrh	r3, [r7, #22]
 801c9ac:	3303      	adds	r3, #3
 801c9ae:	f023 0303 	bic.w	r3, r3, #3
 801c9b2:	f5b3 7f42 	cmp.w	r3, #776	; 0x308
 801c9b6:	d106      	bne.n	801c9c6 <pbuf_alloc+0x132>
 801c9b8:	4b70      	ldr	r3, [pc, #448]	; (801cb7c <pbuf_alloc+0x2e8>)
 801c9ba:	f44f 7299 	mov.w	r2, #306	; 0x132
 801c9be:	4974      	ldr	r1, [pc, #464]	; (801cb90 <pbuf_alloc+0x2fc>)
 801c9c0:	4870      	ldr	r0, [pc, #448]	; (801cb84 <pbuf_alloc+0x2f0>)
 801c9c2:	f009 fa95 	bl	8025ef0 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 801c9c6:	69fb      	ldr	r3, [r7, #28]
 801c9c8:	2201      	movs	r2, #1
 801c9ca:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 801c9cc:	69fb      	ldr	r3, [r7, #28]
 801c9ce:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 801c9d0:	88bb      	ldrh	r3, [r7, #4]
 801c9d2:	69fa      	ldr	r2, [r7, #28]
 801c9d4:	8952      	ldrh	r2, [r2, #10]
 801c9d6:	1a9b      	subs	r3, r3, r2
 801c9d8:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 801c9da:	e061      	b.n	801caa0 <pbuf_alloc+0x20c>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801c9dc:	200c      	movs	r0, #12
 801c9de:	f7ff fd1f 	bl	801c420 <memp_malloc>
 801c9e2:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 801c9e4:	68fb      	ldr	r3, [r7, #12]
 801c9e6:	2b00      	cmp	r3, #0
 801c9e8:	d106      	bne.n	801c9f8 <pbuf_alloc+0x164>
        PBUF_POOL_IS_EMPTY();
 801c9ea:	f7ff ff27 	bl	801c83c <pbuf_pool_is_empty>
        /* free chain so far allocated */
        pbuf_free(p);
 801c9ee:	69f8      	ldr	r0, [r7, #28]
 801c9f0:	f000 fac2 	bl	801cf78 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 801c9f4:	2300      	movs	r3, #0
 801c9f6:	e0dd      	b.n	801cbb4 <pbuf_alloc+0x320>
      }
      q->type = type;
 801c9f8:	68fb      	ldr	r3, [r7, #12]
 801c9fa:	79ba      	ldrb	r2, [r7, #6]
 801c9fc:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 801c9fe:	68fb      	ldr	r3, [r7, #12]
 801ca00:	2200      	movs	r2, #0
 801ca02:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 801ca04:	68fb      	ldr	r3, [r7, #12]
 801ca06:	2200      	movs	r2, #0
 801ca08:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 801ca0a:	69bb      	ldr	r3, [r7, #24]
 801ca0c:	68fa      	ldr	r2, [r7, #12]
 801ca0e:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 801ca10:	693b      	ldr	r3, [r7, #16]
 801ca12:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801ca16:	4293      	cmp	r3, r2
 801ca18:	dd06      	ble.n	801ca28 <pbuf_alloc+0x194>
 801ca1a:	4b58      	ldr	r3, [pc, #352]	; (801cb7c <pbuf_alloc+0x2e8>)
 801ca1c:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 801ca20:	495c      	ldr	r1, [pc, #368]	; (801cb94 <pbuf_alloc+0x300>)
 801ca22:	4858      	ldr	r0, [pc, #352]	; (801cb84 <pbuf_alloc+0x2f0>)
 801ca24:	f009 fa64 	bl	8025ef0 <iprintf>
      q->tot_len = (u16_t)rem_len;
 801ca28:	693b      	ldr	r3, [r7, #16]
 801ca2a:	b29a      	uxth	r2, r3
 801ca2c:	68fb      	ldr	r3, [r7, #12]
 801ca2e:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 801ca30:	693b      	ldr	r3, [r7, #16]
 801ca32:	b29b      	uxth	r3, r3
 801ca34:	f5b3 7f42 	cmp.w	r3, #776	; 0x308
 801ca38:	bf28      	it	cs
 801ca3a:	f44f 7342 	movcs.w	r3, #776	; 0x308
 801ca3e:	b29a      	uxth	r2, r3
 801ca40:	68fb      	ldr	r3, [r7, #12]
 801ca42:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 801ca44:	68fb      	ldr	r3, [r7, #12]
 801ca46:	f103 0210 	add.w	r2, r3, #16
 801ca4a:	68fb      	ldr	r3, [r7, #12]
 801ca4c:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801ca4e:	68fb      	ldr	r3, [r7, #12]
 801ca50:	685b      	ldr	r3, [r3, #4]
 801ca52:	f003 0303 	and.w	r3, r3, #3
 801ca56:	2b00      	cmp	r3, #0
 801ca58:	d006      	beq.n	801ca68 <pbuf_alloc+0x1d4>
 801ca5a:	4b48      	ldr	r3, [pc, #288]	; (801cb7c <pbuf_alloc+0x2e8>)
 801ca5c:	f44f 72a9 	mov.w	r2, #338	; 0x152
 801ca60:	494d      	ldr	r1, [pc, #308]	; (801cb98 <pbuf_alloc+0x304>)
 801ca62:	4848      	ldr	r0, [pc, #288]	; (801cb84 <pbuf_alloc+0x2f0>)
 801ca64:	f009 fa44 	bl	8025ef0 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 801ca68:	69fb      	ldr	r3, [r7, #28]
 801ca6a:	685b      	ldr	r3, [r3, #4]
 801ca6c:	69fa      	ldr	r2, [r7, #28]
 801ca6e:	8952      	ldrh	r2, [r2, #10]
 801ca70:	441a      	add	r2, r3
 801ca72:	69fb      	ldr	r3, [r7, #28]
 801ca74:	f503 7346 	add.w	r3, r3, #792	; 0x318
 801ca78:	429a      	cmp	r2, r3
 801ca7a:	d906      	bls.n	801ca8a <pbuf_alloc+0x1f6>
 801ca7c:	4b3f      	ldr	r3, [pc, #252]	; (801cb7c <pbuf_alloc+0x2e8>)
 801ca7e:	f240 1255 	movw	r2, #341	; 0x155
 801ca82:	4942      	ldr	r1, [pc, #264]	; (801cb8c <pbuf_alloc+0x2f8>)
 801ca84:	483f      	ldr	r0, [pc, #252]	; (801cb84 <pbuf_alloc+0x2f0>)
 801ca86:	f009 fa33 	bl	8025ef0 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 801ca8a:	68fb      	ldr	r3, [r7, #12]
 801ca8c:	2201      	movs	r2, #1
 801ca8e:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 801ca90:	68fb      	ldr	r3, [r7, #12]
 801ca92:	895b      	ldrh	r3, [r3, #10]
 801ca94:	461a      	mov	r2, r3
 801ca96:	693b      	ldr	r3, [r7, #16]
 801ca98:	1a9b      	subs	r3, r3, r2
 801ca9a:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 801ca9c:	68fb      	ldr	r3, [r7, #12]
 801ca9e:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 801caa0:	693b      	ldr	r3, [r7, #16]
 801caa2:	2b00      	cmp	r3, #0
 801caa4:	dc9a      	bgt.n	801c9dc <pbuf_alloc+0x148>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 801caa6:	e07e      	b.n	801cba6 <pbuf_alloc+0x312>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 801caa8:	8afb      	ldrh	r3, [r7, #22]
 801caaa:	3313      	adds	r3, #19
 801caac:	b29b      	uxth	r3, r3
 801caae:	f023 0303 	bic.w	r3, r3, #3
 801cab2:	b29a      	uxth	r2, r3
 801cab4:	88bb      	ldrh	r3, [r7, #4]
 801cab6:	3303      	adds	r3, #3
 801cab8:	b29b      	uxth	r3, r3
 801caba:	f023 0303 	bic.w	r3, r3, #3
 801cabe:	b29b      	uxth	r3, r3
 801cac0:	4413      	add	r3, r2
 801cac2:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 801cac4:	897a      	ldrh	r2, [r7, #10]
 801cac6:	88bb      	ldrh	r3, [r7, #4]
 801cac8:	3303      	adds	r3, #3
 801caca:	f023 0303 	bic.w	r3, r3, #3
 801cace:	429a      	cmp	r2, r3
 801cad0:	d201      	bcs.n	801cad6 <pbuf_alloc+0x242>
        return NULL;
 801cad2:	2300      	movs	r3, #0
 801cad4:	e06e      	b.n	801cbb4 <pbuf_alloc+0x320>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 801cad6:	897b      	ldrh	r3, [r7, #10]
 801cad8:	4618      	mov	r0, r3
 801cada:	f7ff fb31 	bl	801c140 <mem_malloc>
 801cade:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 801cae0:	69fb      	ldr	r3, [r7, #28]
 801cae2:	2b00      	cmp	r3, #0
 801cae4:	d101      	bne.n	801caea <pbuf_alloc+0x256>
      return NULL;
 801cae6:	2300      	movs	r3, #0
 801cae8:	e064      	b.n	801cbb4 <pbuf_alloc+0x320>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 801caea:	8afb      	ldrh	r3, [r7, #22]
 801caec:	3310      	adds	r3, #16
 801caee:	69fa      	ldr	r2, [r7, #28]
 801caf0:	4413      	add	r3, r2
 801caf2:	3303      	adds	r3, #3
 801caf4:	f023 0303 	bic.w	r3, r3, #3
 801caf8:	461a      	mov	r2, r3
 801cafa:	69fb      	ldr	r3, [r7, #28]
 801cafc:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 801cafe:	69fb      	ldr	r3, [r7, #28]
 801cb00:	88ba      	ldrh	r2, [r7, #4]
 801cb02:	811a      	strh	r2, [r3, #8]
 801cb04:	69fb      	ldr	r3, [r7, #28]
 801cb06:	891a      	ldrh	r2, [r3, #8]
 801cb08:	69fb      	ldr	r3, [r7, #28]
 801cb0a:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801cb0c:	69fb      	ldr	r3, [r7, #28]
 801cb0e:	2200      	movs	r2, #0
 801cb10:	601a      	str	r2, [r3, #0]
    p->type = type;
 801cb12:	69fb      	ldr	r3, [r7, #28]
 801cb14:	79ba      	ldrb	r2, [r7, #6]
 801cb16:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801cb18:	69fb      	ldr	r3, [r7, #28]
 801cb1a:	685b      	ldr	r3, [r3, #4]
 801cb1c:	f003 0303 	and.w	r3, r3, #3
 801cb20:	2b00      	cmp	r3, #0
 801cb22:	d03f      	beq.n	801cba4 <pbuf_alloc+0x310>
 801cb24:	4b15      	ldr	r3, [pc, #84]	; (801cb7c <pbuf_alloc+0x2e8>)
 801cb26:	f240 1277 	movw	r2, #375	; 0x177
 801cb2a:	491c      	ldr	r1, [pc, #112]	; (801cb9c <pbuf_alloc+0x308>)
 801cb2c:	4815      	ldr	r0, [pc, #84]	; (801cb84 <pbuf_alloc+0x2f0>)
 801cb2e:	f009 f9df 	bl	8025ef0 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 801cb32:	e037      	b.n	801cba4 <pbuf_alloc+0x310>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801cb34:	200b      	movs	r0, #11
 801cb36:	f7ff fc73 	bl	801c420 <memp_malloc>
 801cb3a:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 801cb3c:	69fb      	ldr	r3, [r7, #28]
 801cb3e:	2b00      	cmp	r3, #0
 801cb40:	d101      	bne.n	801cb46 <pbuf_alloc+0x2b2>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 801cb42:	2300      	movs	r3, #0
 801cb44:	e036      	b.n	801cbb4 <pbuf_alloc+0x320>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 801cb46:	69fb      	ldr	r3, [r7, #28]
 801cb48:	2200      	movs	r2, #0
 801cb4a:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 801cb4c:	69fb      	ldr	r3, [r7, #28]
 801cb4e:	88ba      	ldrh	r2, [r7, #4]
 801cb50:	811a      	strh	r2, [r3, #8]
 801cb52:	69fb      	ldr	r3, [r7, #28]
 801cb54:	891a      	ldrh	r2, [r3, #8]
 801cb56:	69fb      	ldr	r3, [r7, #28]
 801cb58:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 801cb5a:	69fb      	ldr	r3, [r7, #28]
 801cb5c:	2200      	movs	r2, #0
 801cb5e:	601a      	str	r2, [r3, #0]
    p->type = type;
 801cb60:	69fb      	ldr	r3, [r7, #28]
 801cb62:	79ba      	ldrb	r2, [r7, #6]
 801cb64:	731a      	strb	r2, [r3, #12]
    break;
 801cb66:	e01e      	b.n	801cba6 <pbuf_alloc+0x312>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801cb68:	4b04      	ldr	r3, [pc, #16]	; (801cb7c <pbuf_alloc+0x2e8>)
 801cb6a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 801cb6e:	490c      	ldr	r1, [pc, #48]	; (801cba0 <pbuf_alloc+0x30c>)
 801cb70:	4804      	ldr	r0, [pc, #16]	; (801cb84 <pbuf_alloc+0x2f0>)
 801cb72:	f009 f9bd 	bl	8025ef0 <iprintf>
    return NULL;
 801cb76:	2300      	movs	r3, #0
 801cb78:	e01c      	b.n	801cbb4 <pbuf_alloc+0x320>
 801cb7a:	bf00      	nop
 801cb7c:	08027e74 	.word	0x08027e74
 801cb80:	08027ea4 	.word	0x08027ea4
 801cb84:	08027ec0 	.word	0x08027ec0
 801cb88:	08027ee8 	.word	0x08027ee8
 801cb8c:	08027f18 	.word	0x08027f18
 801cb90:	08027f4c 	.word	0x08027f4c
 801cb94:	08027f80 	.word	0x08027f80
 801cb98:	08027f94 	.word	0x08027f94
 801cb9c:	08027fc4 	.word	0x08027fc4
 801cba0:	08027ff0 	.word	0x08027ff0
    break;
 801cba4:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 801cba6:	69fb      	ldr	r3, [r7, #28]
 801cba8:	2201      	movs	r2, #1
 801cbaa:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 801cbac:	69fb      	ldr	r3, [r7, #28]
 801cbae:	2200      	movs	r2, #0
 801cbb0:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801cbb2:	69fb      	ldr	r3, [r7, #28]
}
 801cbb4:	4618      	mov	r0, r3
 801cbb6:	3720      	adds	r7, #32
 801cbb8:	46bd      	mov	sp, r7
 801cbba:	bd80      	pop	{r7, pc}

0801cbbc <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801cbbc:	b580      	push	{r7, lr}
 801cbbe:	b084      	sub	sp, #16
 801cbc0:	af00      	add	r7, sp, #0
 801cbc2:	603b      	str	r3, [r7, #0]
 801cbc4:	4603      	mov	r3, r0
 801cbc6:	71fb      	strb	r3, [r7, #7]
 801cbc8:	460b      	mov	r3, r1
 801cbca:	80bb      	strh	r3, [r7, #4]
 801cbcc:	4613      	mov	r3, r2
 801cbce:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 801cbd0:	79fb      	ldrb	r3, [r7, #7]
 801cbd2:	2b04      	cmp	r3, #4
 801cbd4:	d81b      	bhi.n	801cc0e <pbuf_alloced_custom+0x52>
 801cbd6:	a201      	add	r2, pc, #4	; (adr r2, 801cbdc <pbuf_alloced_custom+0x20>)
 801cbd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cbdc:	0801cbf1 	.word	0x0801cbf1
 801cbe0:	0801cbf7 	.word	0x0801cbf7
 801cbe4:	0801cbfd 	.word	0x0801cbfd
 801cbe8:	0801cc03 	.word	0x0801cc03
 801cbec:	0801cc09 	.word	0x0801cc09
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 801cbf0:	2336      	movs	r3, #54	; 0x36
 801cbf2:	81fb      	strh	r3, [r7, #14]
    break;
 801cbf4:	e014      	b.n	801cc20 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 801cbf6:	2322      	movs	r3, #34	; 0x22
 801cbf8:	81fb      	strh	r3, [r7, #14]
    break;
 801cbfa:	e011      	b.n	801cc20 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 801cbfc:	230e      	movs	r3, #14
 801cbfe:	81fb      	strh	r3, [r7, #14]
    break;
 801cc00:	e00e      	b.n	801cc20 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 801cc02:	2300      	movs	r3, #0
 801cc04:	81fb      	strh	r3, [r7, #14]
    break;
 801cc06:	e00b      	b.n	801cc20 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 801cc08:	2300      	movs	r3, #0
 801cc0a:	81fb      	strh	r3, [r7, #14]
    break;
 801cc0c:	e008      	b.n	801cc20 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 801cc0e:	4b1d      	ldr	r3, [pc, #116]	; (801cc84 <pbuf_alloced_custom+0xc8>)
 801cc10:	f240 12c5 	movw	r2, #453	; 0x1c5
 801cc14:	491c      	ldr	r1, [pc, #112]	; (801cc88 <pbuf_alloced_custom+0xcc>)
 801cc16:	481d      	ldr	r0, [pc, #116]	; (801cc8c <pbuf_alloced_custom+0xd0>)
 801cc18:	f009 f96a 	bl	8025ef0 <iprintf>
    return NULL;
 801cc1c:	2300      	movs	r3, #0
 801cc1e:	e02d      	b.n	801cc7c <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801cc20:	89fb      	ldrh	r3, [r7, #14]
 801cc22:	3303      	adds	r3, #3
 801cc24:	f023 0203 	bic.w	r2, r3, #3
 801cc28:	88bb      	ldrh	r3, [r7, #4]
 801cc2a:	441a      	add	r2, r3
 801cc2c:	8bbb      	ldrh	r3, [r7, #28]
 801cc2e:	429a      	cmp	r2, r3
 801cc30:	d901      	bls.n	801cc36 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801cc32:	2300      	movs	r3, #0
 801cc34:	e022      	b.n	801cc7c <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 801cc36:	683b      	ldr	r3, [r7, #0]
 801cc38:	2200      	movs	r2, #0
 801cc3a:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 801cc3c:	69bb      	ldr	r3, [r7, #24]
 801cc3e:	2b00      	cmp	r3, #0
 801cc40:	d008      	beq.n	801cc54 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801cc42:	89fb      	ldrh	r3, [r7, #14]
 801cc44:	3303      	adds	r3, #3
 801cc46:	f023 0303 	bic.w	r3, r3, #3
 801cc4a:	69ba      	ldr	r2, [r7, #24]
 801cc4c:	441a      	add	r2, r3
 801cc4e:	683b      	ldr	r3, [r7, #0]
 801cc50:	605a      	str	r2, [r3, #4]
 801cc52:	e002      	b.n	801cc5a <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 801cc54:	683b      	ldr	r3, [r7, #0]
 801cc56:	2200      	movs	r2, #0
 801cc58:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 801cc5a:	683b      	ldr	r3, [r7, #0]
 801cc5c:	2202      	movs	r2, #2
 801cc5e:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 801cc60:	683b      	ldr	r3, [r7, #0]
 801cc62:	88ba      	ldrh	r2, [r7, #4]
 801cc64:	811a      	strh	r2, [r3, #8]
 801cc66:	683b      	ldr	r3, [r7, #0]
 801cc68:	891a      	ldrh	r2, [r3, #8]
 801cc6a:	683b      	ldr	r3, [r7, #0]
 801cc6c:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 801cc6e:	683b      	ldr	r3, [r7, #0]
 801cc70:	79ba      	ldrb	r2, [r7, #6]
 801cc72:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 801cc74:	683b      	ldr	r3, [r7, #0]
 801cc76:	2201      	movs	r2, #1
 801cc78:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 801cc7a:	683b      	ldr	r3, [r7, #0]
}
 801cc7c:	4618      	mov	r0, r3
 801cc7e:	3710      	adds	r7, #16
 801cc80:	46bd      	mov	sp, r7
 801cc82:	bd80      	pop	{r7, pc}
 801cc84:	08027e74 	.word	0x08027e74
 801cc88:	0802800c 	.word	0x0802800c
 801cc8c:	08027ec0 	.word	0x08027ec0

0801cc90 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801cc90:	b580      	push	{r7, lr}
 801cc92:	b086      	sub	sp, #24
 801cc94:	af00      	add	r7, sp, #0
 801cc96:	6078      	str	r0, [r7, #4]
 801cc98:	460b      	mov	r3, r1
 801cc9a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801cc9c:	687b      	ldr	r3, [r7, #4]
 801cc9e:	2b00      	cmp	r3, #0
 801cca0:	d106      	bne.n	801ccb0 <pbuf_realloc+0x20>
 801cca2:	4b4b      	ldr	r3, [pc, #300]	; (801cdd0 <pbuf_realloc+0x140>)
 801cca4:	f240 12f3 	movw	r2, #499	; 0x1f3
 801cca8:	494a      	ldr	r1, [pc, #296]	; (801cdd4 <pbuf_realloc+0x144>)
 801ccaa:	484b      	ldr	r0, [pc, #300]	; (801cdd8 <pbuf_realloc+0x148>)
 801ccac:	f009 f920 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 801ccb0:	687b      	ldr	r3, [r7, #4]
 801ccb2:	7b1b      	ldrb	r3, [r3, #12]
 801ccb4:	2b03      	cmp	r3, #3
 801ccb6:	d012      	beq.n	801ccde <pbuf_realloc+0x4e>
 801ccb8:	687b      	ldr	r3, [r7, #4]
 801ccba:	7b1b      	ldrb	r3, [r3, #12]
 801ccbc:	2b01      	cmp	r3, #1
 801ccbe:	d00e      	beq.n	801ccde <pbuf_realloc+0x4e>
 801ccc0:	687b      	ldr	r3, [r7, #4]
 801ccc2:	7b1b      	ldrb	r3, [r3, #12]
 801ccc4:	2b00      	cmp	r3, #0
 801ccc6:	d00a      	beq.n	801ccde <pbuf_realloc+0x4e>
 801ccc8:	687b      	ldr	r3, [r7, #4]
 801ccca:	7b1b      	ldrb	r3, [r3, #12]
 801cccc:	2b02      	cmp	r3, #2
 801ccce:	d006      	beq.n	801ccde <pbuf_realloc+0x4e>
 801ccd0:	4b3f      	ldr	r3, [pc, #252]	; (801cdd0 <pbuf_realloc+0x140>)
 801ccd2:	f240 12f7 	movw	r2, #503	; 0x1f7
 801ccd6:	4941      	ldr	r1, [pc, #260]	; (801cddc <pbuf_realloc+0x14c>)
 801ccd8:	483f      	ldr	r0, [pc, #252]	; (801cdd8 <pbuf_realloc+0x148>)
 801ccda:	f009 f909 	bl	8025ef0 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801ccde:	687b      	ldr	r3, [r7, #4]
 801cce0:	891b      	ldrh	r3, [r3, #8]
 801cce2:	887a      	ldrh	r2, [r7, #2]
 801cce4:	429a      	cmp	r2, r3
 801cce6:	d26f      	bcs.n	801cdc8 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 801cce8:	887b      	ldrh	r3, [r7, #2]
 801ccea:	687a      	ldr	r2, [r7, #4]
 801ccec:	8912      	ldrh	r2, [r2, #8]
 801ccee:	1a9b      	subs	r3, r3, r2
 801ccf0:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 801ccf2:	887b      	ldrh	r3, [r7, #2]
 801ccf4:	827b      	strh	r3, [r7, #18]
  q = p;
 801ccf6:	687b      	ldr	r3, [r7, #4]
 801ccf8:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801ccfa:	e025      	b.n	801cd48 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 801ccfc:	697b      	ldr	r3, [r7, #20]
 801ccfe:	895b      	ldrh	r3, [r3, #10]
 801cd00:	8a7a      	ldrh	r2, [r7, #18]
 801cd02:	1ad3      	subs	r3, r2, r3
 801cd04:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 801cd06:	68fb      	ldr	r3, [r7, #12]
 801cd08:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801cd0c:	4293      	cmp	r3, r2
 801cd0e:	dd06      	ble.n	801cd1e <pbuf_realloc+0x8e>
 801cd10:	4b2f      	ldr	r3, [pc, #188]	; (801cdd0 <pbuf_realloc+0x140>)
 801cd12:	f240 220b 	movw	r2, #523	; 0x20b
 801cd16:	4932      	ldr	r1, [pc, #200]	; (801cde0 <pbuf_realloc+0x150>)
 801cd18:	482f      	ldr	r0, [pc, #188]	; (801cdd8 <pbuf_realloc+0x148>)
 801cd1a:	f009 f8e9 	bl	8025ef0 <iprintf>
    q->tot_len += (u16_t)grow;
 801cd1e:	697b      	ldr	r3, [r7, #20]
 801cd20:	891a      	ldrh	r2, [r3, #8]
 801cd22:	68fb      	ldr	r3, [r7, #12]
 801cd24:	b29b      	uxth	r3, r3
 801cd26:	4413      	add	r3, r2
 801cd28:	b29a      	uxth	r2, r3
 801cd2a:	697b      	ldr	r3, [r7, #20]
 801cd2c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801cd2e:	697b      	ldr	r3, [r7, #20]
 801cd30:	681b      	ldr	r3, [r3, #0]
 801cd32:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 801cd34:	697b      	ldr	r3, [r7, #20]
 801cd36:	2b00      	cmp	r3, #0
 801cd38:	d106      	bne.n	801cd48 <pbuf_realloc+0xb8>
 801cd3a:	4b25      	ldr	r3, [pc, #148]	; (801cdd0 <pbuf_realloc+0x140>)
 801cd3c:	f240 220f 	movw	r2, #527	; 0x20f
 801cd40:	4928      	ldr	r1, [pc, #160]	; (801cde4 <pbuf_realloc+0x154>)
 801cd42:	4825      	ldr	r0, [pc, #148]	; (801cdd8 <pbuf_realloc+0x148>)
 801cd44:	f009 f8d4 	bl	8025ef0 <iprintf>
  while (rem_len > q->len) {
 801cd48:	697b      	ldr	r3, [r7, #20]
 801cd4a:	895b      	ldrh	r3, [r3, #10]
 801cd4c:	8a7a      	ldrh	r2, [r7, #18]
 801cd4e:	429a      	cmp	r2, r3
 801cd50:	d8d4      	bhi.n	801ccfc <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 801cd52:	697b      	ldr	r3, [r7, #20]
 801cd54:	7b1b      	ldrb	r3, [r3, #12]
 801cd56:	2b00      	cmp	r3, #0
 801cd58:	d122      	bne.n	801cda0 <pbuf_realloc+0x110>
 801cd5a:	697b      	ldr	r3, [r7, #20]
 801cd5c:	895b      	ldrh	r3, [r3, #10]
 801cd5e:	8a7a      	ldrh	r2, [r7, #18]
 801cd60:	429a      	cmp	r2, r3
 801cd62:	d01d      	beq.n	801cda0 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801cd64:	697b      	ldr	r3, [r7, #20]
 801cd66:	7b5b      	ldrb	r3, [r3, #13]
 801cd68:	f003 0302 	and.w	r3, r3, #2
 801cd6c:	2b00      	cmp	r3, #0
 801cd6e:	d117      	bne.n	801cda0 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 801cd70:	697b      	ldr	r3, [r7, #20]
 801cd72:	685b      	ldr	r3, [r3, #4]
 801cd74:	461a      	mov	r2, r3
 801cd76:	697b      	ldr	r3, [r7, #20]
 801cd78:	1ad3      	subs	r3, r2, r3
 801cd7a:	b29a      	uxth	r2, r3
 801cd7c:	8a7b      	ldrh	r3, [r7, #18]
 801cd7e:	4413      	add	r3, r2
 801cd80:	b29b      	uxth	r3, r3
 801cd82:	4619      	mov	r1, r3
 801cd84:	6978      	ldr	r0, [r7, #20]
 801cd86:	f7ff f8f1 	bl	801bf6c <mem_trim>
 801cd8a:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801cd8c:	697b      	ldr	r3, [r7, #20]
 801cd8e:	2b00      	cmp	r3, #0
 801cd90:	d106      	bne.n	801cda0 <pbuf_realloc+0x110>
 801cd92:	4b0f      	ldr	r3, [pc, #60]	; (801cdd0 <pbuf_realloc+0x140>)
 801cd94:	f240 221d 	movw	r2, #541	; 0x21d
 801cd98:	4913      	ldr	r1, [pc, #76]	; (801cde8 <pbuf_realloc+0x158>)
 801cd9a:	480f      	ldr	r0, [pc, #60]	; (801cdd8 <pbuf_realloc+0x148>)
 801cd9c:	f009 f8a8 	bl	8025ef0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801cda0:	697b      	ldr	r3, [r7, #20]
 801cda2:	8a7a      	ldrh	r2, [r7, #18]
 801cda4:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801cda6:	697b      	ldr	r3, [r7, #20]
 801cda8:	895a      	ldrh	r2, [r3, #10]
 801cdaa:	697b      	ldr	r3, [r7, #20]
 801cdac:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801cdae:	697b      	ldr	r3, [r7, #20]
 801cdb0:	681b      	ldr	r3, [r3, #0]
 801cdb2:	2b00      	cmp	r3, #0
 801cdb4:	d004      	beq.n	801cdc0 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801cdb6:	697b      	ldr	r3, [r7, #20]
 801cdb8:	681b      	ldr	r3, [r3, #0]
 801cdba:	4618      	mov	r0, r3
 801cdbc:	f000 f8dc 	bl	801cf78 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 801cdc0:	697b      	ldr	r3, [r7, #20]
 801cdc2:	2200      	movs	r2, #0
 801cdc4:	601a      	str	r2, [r3, #0]
 801cdc6:	e000      	b.n	801cdca <pbuf_realloc+0x13a>
    return;
 801cdc8:	bf00      	nop

}
 801cdca:	3718      	adds	r7, #24
 801cdcc:	46bd      	mov	sp, r7
 801cdce:	bd80      	pop	{r7, pc}
 801cdd0:	08027e74 	.word	0x08027e74
 801cdd4:	08028030 	.word	0x08028030
 801cdd8:	08027ec0 	.word	0x08027ec0
 801cddc:	08028048 	.word	0x08028048
 801cde0:	08028064 	.word	0x08028064
 801cde4:	08028078 	.word	0x08028078
 801cde8:	08028090 	.word	0x08028090

0801cdec <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 801cdec:	b580      	push	{r7, lr}
 801cdee:	b084      	sub	sp, #16
 801cdf0:	af00      	add	r7, sp, #0
 801cdf2:	6078      	str	r0, [r7, #4]
 801cdf4:	460b      	mov	r3, r1
 801cdf6:	807b      	strh	r3, [r7, #2]
 801cdf8:	4613      	mov	r3, r2
 801cdfa:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 801cdfc:	687b      	ldr	r3, [r7, #4]
 801cdfe:	2b00      	cmp	r3, #0
 801ce00:	d106      	bne.n	801ce10 <pbuf_header_impl+0x24>
 801ce02:	4b46      	ldr	r3, [pc, #280]	; (801cf1c <pbuf_header_impl+0x130>)
 801ce04:	f240 223f 	movw	r2, #575	; 0x23f
 801ce08:	4945      	ldr	r1, [pc, #276]	; (801cf20 <pbuf_header_impl+0x134>)
 801ce0a:	4846      	ldr	r0, [pc, #280]	; (801cf24 <pbuf_header_impl+0x138>)
 801ce0c:	f009 f870 	bl	8025ef0 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 801ce10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801ce14:	2b00      	cmp	r3, #0
 801ce16:	d002      	beq.n	801ce1e <pbuf_header_impl+0x32>
 801ce18:	687b      	ldr	r3, [r7, #4]
 801ce1a:	2b00      	cmp	r3, #0
 801ce1c:	d101      	bne.n	801ce22 <pbuf_header_impl+0x36>
    return 0;
 801ce1e:	2300      	movs	r3, #0
 801ce20:	e078      	b.n	801cf14 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 801ce22:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801ce26:	2b00      	cmp	r3, #0
 801ce28:	da10      	bge.n	801ce4c <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 801ce2a:	887b      	ldrh	r3, [r7, #2]
 801ce2c:	425b      	negs	r3, r3
 801ce2e:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801ce30:	687b      	ldr	r3, [r7, #4]
 801ce32:	895b      	ldrh	r3, [r3, #10]
 801ce34:	89fa      	ldrh	r2, [r7, #14]
 801ce36:	429a      	cmp	r2, r3
 801ce38:	d90a      	bls.n	801ce50 <pbuf_header_impl+0x64>
 801ce3a:	4b38      	ldr	r3, [pc, #224]	; (801cf1c <pbuf_header_impl+0x130>)
 801ce3c:	f240 2247 	movw	r2, #583	; 0x247
 801ce40:	4939      	ldr	r1, [pc, #228]	; (801cf28 <pbuf_header_impl+0x13c>)
 801ce42:	4838      	ldr	r0, [pc, #224]	; (801cf24 <pbuf_header_impl+0x138>)
 801ce44:	f009 f854 	bl	8025ef0 <iprintf>
 801ce48:	2301      	movs	r3, #1
 801ce4a:	e063      	b.n	801cf14 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 801ce4c:	887b      	ldrh	r3, [r7, #2]
 801ce4e:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 801ce50:	687b      	ldr	r3, [r7, #4]
 801ce52:	7b1b      	ldrb	r3, [r3, #12]
 801ce54:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 801ce56:	687b      	ldr	r3, [r7, #4]
 801ce58:	685b      	ldr	r3, [r3, #4]
 801ce5a:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 801ce5c:	89bb      	ldrh	r3, [r7, #12]
 801ce5e:	2b00      	cmp	r3, #0
 801ce60:	d002      	beq.n	801ce68 <pbuf_header_impl+0x7c>
 801ce62:	89bb      	ldrh	r3, [r7, #12]
 801ce64:	2b03      	cmp	r3, #3
 801ce66:	d112      	bne.n	801ce8e <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 801ce68:	687b      	ldr	r3, [r7, #4]
 801ce6a:	685a      	ldr	r2, [r3, #4]
 801ce6c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801ce70:	425b      	negs	r3, r3
 801ce72:	441a      	add	r2, r3
 801ce74:	687b      	ldr	r3, [r7, #4]
 801ce76:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801ce78:	687b      	ldr	r3, [r7, #4]
 801ce7a:	685a      	ldr	r2, [r3, #4]
 801ce7c:	687b      	ldr	r3, [r7, #4]
 801ce7e:	3310      	adds	r3, #16
 801ce80:	429a      	cmp	r2, r3
 801ce82:	d238      	bcs.n	801cef6 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 801ce84:	687b      	ldr	r3, [r7, #4]
 801ce86:	68ba      	ldr	r2, [r7, #8]
 801ce88:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 801ce8a:	2301      	movs	r3, #1
 801ce8c:	e042      	b.n	801cf14 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 801ce8e:	89bb      	ldrh	r3, [r7, #12]
 801ce90:	2b02      	cmp	r3, #2
 801ce92:	d002      	beq.n	801ce9a <pbuf_header_impl+0xae>
 801ce94:	89bb      	ldrh	r3, [r7, #12]
 801ce96:	2b01      	cmp	r3, #1
 801ce98:	d124      	bne.n	801cee4 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801ce9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801ce9e:	2b00      	cmp	r3, #0
 801cea0:	da0d      	bge.n	801cebe <pbuf_header_impl+0xd2>
 801cea2:	687b      	ldr	r3, [r7, #4]
 801cea4:	895b      	ldrh	r3, [r3, #10]
 801cea6:	89fa      	ldrh	r2, [r7, #14]
 801cea8:	429a      	cmp	r2, r3
 801ceaa:	d808      	bhi.n	801cebe <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 801ceac:	687b      	ldr	r3, [r7, #4]
 801ceae:	685a      	ldr	r2, [r3, #4]
 801ceb0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801ceb4:	425b      	negs	r3, r3
 801ceb6:	441a      	add	r2, r3
 801ceb8:	687b      	ldr	r3, [r7, #4]
 801ceba:	605a      	str	r2, [r3, #4]
 801cebc:	e011      	b.n	801cee2 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 801cebe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801cec2:	2b00      	cmp	r3, #0
 801cec4:	dd0b      	ble.n	801cede <pbuf_header_impl+0xf2>
 801cec6:	787b      	ldrb	r3, [r7, #1]
 801cec8:	2b00      	cmp	r3, #0
 801ceca:	d008      	beq.n	801cede <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 801cecc:	687b      	ldr	r3, [r7, #4]
 801cece:	685a      	ldr	r2, [r3, #4]
 801ced0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801ced4:	425b      	negs	r3, r3
 801ced6:	441a      	add	r2, r3
 801ced8:	687b      	ldr	r3, [r7, #4]
 801ceda:	605a      	str	r2, [r3, #4]
 801cedc:	e001      	b.n	801cee2 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801cede:	2301      	movs	r3, #1
 801cee0:	e018      	b.n	801cf14 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801cee2:	e008      	b.n	801cef6 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 801cee4:	4b0d      	ldr	r3, [pc, #52]	; (801cf1c <pbuf_header_impl+0x130>)
 801cee6:	f240 2277 	movw	r2, #631	; 0x277
 801ceea:	4910      	ldr	r1, [pc, #64]	; (801cf2c <pbuf_header_impl+0x140>)
 801ceec:	480d      	ldr	r0, [pc, #52]	; (801cf24 <pbuf_header_impl+0x138>)
 801ceee:	f008 ffff 	bl	8025ef0 <iprintf>
    return 1;
 801cef2:	2301      	movs	r3, #1
 801cef4:	e00e      	b.n	801cf14 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 801cef6:	687b      	ldr	r3, [r7, #4]
 801cef8:	895a      	ldrh	r2, [r3, #10]
 801cefa:	887b      	ldrh	r3, [r7, #2]
 801cefc:	4413      	add	r3, r2
 801cefe:	b29a      	uxth	r2, r3
 801cf00:	687b      	ldr	r3, [r7, #4]
 801cf02:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 801cf04:	687b      	ldr	r3, [r7, #4]
 801cf06:	891a      	ldrh	r2, [r3, #8]
 801cf08:	887b      	ldrh	r3, [r7, #2]
 801cf0a:	4413      	add	r3, r2
 801cf0c:	b29a      	uxth	r2, r3
 801cf0e:	687b      	ldr	r3, [r7, #4]
 801cf10:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 801cf12:	2300      	movs	r3, #0
}
 801cf14:	4618      	mov	r0, r3
 801cf16:	3710      	adds	r7, #16
 801cf18:	46bd      	mov	sp, r7
 801cf1a:	bd80      	pop	{r7, pc}
 801cf1c:	08027e74 	.word	0x08027e74
 801cf20:	080280ac 	.word	0x080280ac
 801cf24:	08027ec0 	.word	0x08027ec0
 801cf28:	080280b8 	.word	0x080280b8
 801cf2c:	080280d8 	.word	0x080280d8

0801cf30 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 801cf30:	b580      	push	{r7, lr}
 801cf32:	b082      	sub	sp, #8
 801cf34:	af00      	add	r7, sp, #0
 801cf36:	6078      	str	r0, [r7, #4]
 801cf38:	460b      	mov	r3, r1
 801cf3a:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 801cf3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801cf40:	2200      	movs	r2, #0
 801cf42:	4619      	mov	r1, r3
 801cf44:	6878      	ldr	r0, [r7, #4]
 801cf46:	f7ff ff51 	bl	801cdec <pbuf_header_impl>
 801cf4a:	4603      	mov	r3, r0
}
 801cf4c:	4618      	mov	r0, r3
 801cf4e:	3708      	adds	r7, #8
 801cf50:	46bd      	mov	sp, r7
 801cf52:	bd80      	pop	{r7, pc}

0801cf54 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 801cf54:	b580      	push	{r7, lr}
 801cf56:	b082      	sub	sp, #8
 801cf58:	af00      	add	r7, sp, #0
 801cf5a:	6078      	str	r0, [r7, #4]
 801cf5c:	460b      	mov	r3, r1
 801cf5e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 801cf60:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801cf64:	2201      	movs	r2, #1
 801cf66:	4619      	mov	r1, r3
 801cf68:	6878      	ldr	r0, [r7, #4]
 801cf6a:	f7ff ff3f 	bl	801cdec <pbuf_header_impl>
 801cf6e:	4603      	mov	r3, r0
}
 801cf70:	4618      	mov	r0, r3
 801cf72:	3708      	adds	r7, #8
 801cf74:	46bd      	mov	sp, r7
 801cf76:	bd80      	pop	{r7, pc}

0801cf78 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 801cf78:	b580      	push	{r7, lr}
 801cf7a:	b088      	sub	sp, #32
 801cf7c:	af00      	add	r7, sp, #0
 801cf7e:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 801cf80:	687b      	ldr	r3, [r7, #4]
 801cf82:	2b00      	cmp	r3, #0
 801cf84:	d10b      	bne.n	801cf9e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 801cf86:	687b      	ldr	r3, [r7, #4]
 801cf88:	2b00      	cmp	r3, #0
 801cf8a:	d106      	bne.n	801cf9a <pbuf_free+0x22>
 801cf8c:	4b41      	ldr	r3, [pc, #260]	; (801d094 <pbuf_free+0x11c>)
 801cf8e:	f240 22d2 	movw	r2, #722	; 0x2d2
 801cf92:	4941      	ldr	r1, [pc, #260]	; (801d098 <pbuf_free+0x120>)
 801cf94:	4841      	ldr	r0, [pc, #260]	; (801d09c <pbuf_free+0x124>)
 801cf96:	f008 ffab 	bl	8025ef0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 801cf9a:	2300      	movs	r3, #0
 801cf9c:	e076      	b.n	801d08c <pbuf_free+0x114>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 801cf9e:	687b      	ldr	r3, [r7, #4]
 801cfa0:	7b1b      	ldrb	r3, [r3, #12]
 801cfa2:	2b00      	cmp	r3, #0
 801cfa4:	d012      	beq.n	801cfcc <pbuf_free+0x54>
 801cfa6:	687b      	ldr	r3, [r7, #4]
 801cfa8:	7b1b      	ldrb	r3, [r3, #12]
 801cfaa:	2b01      	cmp	r3, #1
 801cfac:	d00e      	beq.n	801cfcc <pbuf_free+0x54>
 801cfae:	687b      	ldr	r3, [r7, #4]
 801cfb0:	7b1b      	ldrb	r3, [r3, #12]
 801cfb2:	2b02      	cmp	r3, #2
 801cfb4:	d00a      	beq.n	801cfcc <pbuf_free+0x54>
 801cfb6:	687b      	ldr	r3, [r7, #4]
 801cfb8:	7b1b      	ldrb	r3, [r3, #12]
 801cfba:	2b03      	cmp	r3, #3
 801cfbc:	d006      	beq.n	801cfcc <pbuf_free+0x54>
 801cfbe:	4b35      	ldr	r3, [pc, #212]	; (801d094 <pbuf_free+0x11c>)
 801cfc0:	f240 22de 	movw	r2, #734	; 0x2de
 801cfc4:	4936      	ldr	r1, [pc, #216]	; (801d0a0 <pbuf_free+0x128>)
 801cfc6:	4835      	ldr	r0, [pc, #212]	; (801d09c <pbuf_free+0x124>)
 801cfc8:	f008 ff92 	bl	8025ef0 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 801cfcc:	2300      	movs	r3, #0
 801cfce:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801cfd0:	e058      	b.n	801d084 <pbuf_free+0x10c>
    u16_t ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 801cfd2:	f006 fb19 	bl	8023608 <sys_arch_protect>
 801cfd6:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801cfd8:	687b      	ldr	r3, [r7, #4]
 801cfda:	89db      	ldrh	r3, [r3, #14]
 801cfdc:	2b00      	cmp	r3, #0
 801cfde:	d106      	bne.n	801cfee <pbuf_free+0x76>
 801cfe0:	4b2c      	ldr	r3, [pc, #176]	; (801d094 <pbuf_free+0x11c>)
 801cfe2:	f240 22eb 	movw	r2, #747	; 0x2eb
 801cfe6:	492f      	ldr	r1, [pc, #188]	; (801d0a4 <pbuf_free+0x12c>)
 801cfe8:	482c      	ldr	r0, [pc, #176]	; (801d09c <pbuf_free+0x124>)
 801cfea:	f008 ff81 	bl	8025ef0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 801cfee:	687b      	ldr	r3, [r7, #4]
 801cff0:	89db      	ldrh	r3, [r3, #14]
 801cff2:	3b01      	subs	r3, #1
 801cff4:	b29a      	uxth	r2, r3
 801cff6:	687b      	ldr	r3, [r7, #4]
 801cff8:	81da      	strh	r2, [r3, #14]
 801cffa:	687b      	ldr	r3, [r7, #4]
 801cffc:	89db      	ldrh	r3, [r3, #14]
 801cffe:	82fb      	strh	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
 801d000:	69b8      	ldr	r0, [r7, #24]
 801d002:	f006 fb0f 	bl	8023624 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 801d006:	8afb      	ldrh	r3, [r7, #22]
 801d008:	2b00      	cmp	r3, #0
 801d00a:	d139      	bne.n	801d080 <pbuf_free+0x108>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801d00c:	687b      	ldr	r3, [r7, #4]
 801d00e:	681b      	ldr	r3, [r3, #0]
 801d010:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 801d012:	687b      	ldr	r3, [r7, #4]
 801d014:	7b1b      	ldrb	r3, [r3, #12]
 801d016:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 801d018:	687b      	ldr	r3, [r7, #4]
 801d01a:	7b5b      	ldrb	r3, [r3, #13]
 801d01c:	f003 0302 	and.w	r3, r3, #2
 801d020:	2b00      	cmp	r3, #0
 801d022:	d011      	beq.n	801d048 <pbuf_free+0xd0>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 801d024:	687b      	ldr	r3, [r7, #4]
 801d026:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 801d028:	68bb      	ldr	r3, [r7, #8]
 801d02a:	691b      	ldr	r3, [r3, #16]
 801d02c:	2b00      	cmp	r3, #0
 801d02e:	d106      	bne.n	801d03e <pbuf_free+0xc6>
 801d030:	4b18      	ldr	r3, [pc, #96]	; (801d094 <pbuf_free+0x11c>)
 801d032:	f240 22f9 	movw	r2, #761	; 0x2f9
 801d036:	491c      	ldr	r1, [pc, #112]	; (801d0a8 <pbuf_free+0x130>)
 801d038:	4818      	ldr	r0, [pc, #96]	; (801d09c <pbuf_free+0x124>)
 801d03a:	f008 ff59 	bl	8025ef0 <iprintf>
        pc->custom_free_function(p);
 801d03e:	68bb      	ldr	r3, [r7, #8]
 801d040:	691b      	ldr	r3, [r3, #16]
 801d042:	6878      	ldr	r0, [r7, #4]
 801d044:	4798      	blx	r3
 801d046:	e015      	b.n	801d074 <pbuf_free+0xfc>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 801d048:	89fb      	ldrh	r3, [r7, #14]
 801d04a:	2b03      	cmp	r3, #3
 801d04c:	d104      	bne.n	801d058 <pbuf_free+0xe0>
          memp_free(MEMP_PBUF_POOL, p);
 801d04e:	6879      	ldr	r1, [r7, #4]
 801d050:	200c      	movs	r0, #12
 801d052:	f7ff fa37 	bl	801c4c4 <memp_free>
 801d056:	e00d      	b.n	801d074 <pbuf_free+0xfc>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 801d058:	89fb      	ldrh	r3, [r7, #14]
 801d05a:	2b01      	cmp	r3, #1
 801d05c:	d002      	beq.n	801d064 <pbuf_free+0xec>
 801d05e:	89fb      	ldrh	r3, [r7, #14]
 801d060:	2b02      	cmp	r3, #2
 801d062:	d104      	bne.n	801d06e <pbuf_free+0xf6>
          memp_free(MEMP_PBUF, p);
 801d064:	6879      	ldr	r1, [r7, #4]
 801d066:	200b      	movs	r0, #11
 801d068:	f7ff fa2c 	bl	801c4c4 <memp_free>
 801d06c:	e002      	b.n	801d074 <pbuf_free+0xfc>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 801d06e:	6878      	ldr	r0, [r7, #4]
 801d070:	f7fe ff0e 	bl	801be90 <mem_free>
        }
      }
      count++;
 801d074:	7ffb      	ldrb	r3, [r7, #31]
 801d076:	3301      	adds	r3, #1
 801d078:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 801d07a:	693b      	ldr	r3, [r7, #16]
 801d07c:	607b      	str	r3, [r7, #4]
 801d07e:	e001      	b.n	801d084 <pbuf_free+0x10c>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 801d080:	2300      	movs	r3, #0
 801d082:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801d084:	687b      	ldr	r3, [r7, #4]
 801d086:	2b00      	cmp	r3, #0
 801d088:	d1a3      	bne.n	801cfd2 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 801d08a:	7ffb      	ldrb	r3, [r7, #31]
}
 801d08c:	4618      	mov	r0, r3
 801d08e:	3720      	adds	r7, #32
 801d090:	46bd      	mov	sp, r7
 801d092:	bd80      	pop	{r7, pc}
 801d094:	08027e74 	.word	0x08027e74
 801d098:	080280ac 	.word	0x080280ac
 801d09c:	08027ec0 	.word	0x08027ec0
 801d0a0:	080280e8 	.word	0x080280e8
 801d0a4:	08028100 	.word	0x08028100
 801d0a8:	08028118 	.word	0x08028118

0801d0ac <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801d0ac:	b480      	push	{r7}
 801d0ae:	b085      	sub	sp, #20
 801d0b0:	af00      	add	r7, sp, #0
 801d0b2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 801d0b4:	2300      	movs	r3, #0
 801d0b6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 801d0b8:	e005      	b.n	801d0c6 <pbuf_clen+0x1a>
    ++len;
 801d0ba:	89fb      	ldrh	r3, [r7, #14]
 801d0bc:	3301      	adds	r3, #1
 801d0be:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 801d0c0:	687b      	ldr	r3, [r7, #4]
 801d0c2:	681b      	ldr	r3, [r3, #0]
 801d0c4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 801d0c6:	687b      	ldr	r3, [r7, #4]
 801d0c8:	2b00      	cmp	r3, #0
 801d0ca:	d1f6      	bne.n	801d0ba <pbuf_clen+0xe>
  }
  return len;
 801d0cc:	89fb      	ldrh	r3, [r7, #14]
}
 801d0ce:	4618      	mov	r0, r3
 801d0d0:	3714      	adds	r7, #20
 801d0d2:	46bd      	mov	sp, r7
 801d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d0d8:	4770      	bx	lr
	...

0801d0dc <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801d0dc:	b580      	push	{r7, lr}
 801d0de:	b084      	sub	sp, #16
 801d0e0:	af00      	add	r7, sp, #0
 801d0e2:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 801d0e4:	687b      	ldr	r3, [r7, #4]
 801d0e6:	2b00      	cmp	r3, #0
 801d0e8:	d016      	beq.n	801d118 <pbuf_ref+0x3c>
    SYS_ARCH_INC(p->ref, 1);
 801d0ea:	f006 fa8d 	bl	8023608 <sys_arch_protect>
 801d0ee:	60f8      	str	r0, [r7, #12]
 801d0f0:	687b      	ldr	r3, [r7, #4]
 801d0f2:	89db      	ldrh	r3, [r3, #14]
 801d0f4:	3301      	adds	r3, #1
 801d0f6:	b29a      	uxth	r2, r3
 801d0f8:	687b      	ldr	r3, [r7, #4]
 801d0fa:	81da      	strh	r2, [r3, #14]
 801d0fc:	68f8      	ldr	r0, [r7, #12]
 801d0fe:	f006 fa91 	bl	8023624 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 801d102:	687b      	ldr	r3, [r7, #4]
 801d104:	89db      	ldrh	r3, [r3, #14]
 801d106:	2b00      	cmp	r3, #0
 801d108:	d106      	bne.n	801d118 <pbuf_ref+0x3c>
 801d10a:	4b05      	ldr	r3, [pc, #20]	; (801d120 <pbuf_ref+0x44>)
 801d10c:	f240 3239 	movw	r2, #825	; 0x339
 801d110:	4904      	ldr	r1, [pc, #16]	; (801d124 <pbuf_ref+0x48>)
 801d112:	4805      	ldr	r0, [pc, #20]	; (801d128 <pbuf_ref+0x4c>)
 801d114:	f008 feec 	bl	8025ef0 <iprintf>
  }
}
 801d118:	bf00      	nop
 801d11a:	3710      	adds	r7, #16
 801d11c:	46bd      	mov	sp, r7
 801d11e:	bd80      	pop	{r7, pc}
 801d120:	08027e74 	.word	0x08027e74
 801d124:	0802813c 	.word	0x0802813c
 801d128:	08027ec0 	.word	0x08027ec0

0801d12c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801d12c:	b580      	push	{r7, lr}
 801d12e:	b084      	sub	sp, #16
 801d130:	af00      	add	r7, sp, #0
 801d132:	6078      	str	r0, [r7, #4]
 801d134:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801d136:	687b      	ldr	r3, [r7, #4]
 801d138:	2b00      	cmp	r3, #0
 801d13a:	d002      	beq.n	801d142 <pbuf_cat+0x16>
 801d13c:	683b      	ldr	r3, [r7, #0]
 801d13e:	2b00      	cmp	r3, #0
 801d140:	d107      	bne.n	801d152 <pbuf_cat+0x26>
 801d142:	4b20      	ldr	r3, [pc, #128]	; (801d1c4 <pbuf_cat+0x98>)
 801d144:	f240 324d 	movw	r2, #845	; 0x34d
 801d148:	491f      	ldr	r1, [pc, #124]	; (801d1c8 <pbuf_cat+0x9c>)
 801d14a:	4820      	ldr	r0, [pc, #128]	; (801d1cc <pbuf_cat+0xa0>)
 801d14c:	f008 fed0 	bl	8025ef0 <iprintf>
 801d150:	e034      	b.n	801d1bc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801d152:	687b      	ldr	r3, [r7, #4]
 801d154:	60fb      	str	r3, [r7, #12]
 801d156:	e00a      	b.n	801d16e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 801d158:	68fb      	ldr	r3, [r7, #12]
 801d15a:	891a      	ldrh	r2, [r3, #8]
 801d15c:	683b      	ldr	r3, [r7, #0]
 801d15e:	891b      	ldrh	r3, [r3, #8]
 801d160:	4413      	add	r3, r2
 801d162:	b29a      	uxth	r2, r3
 801d164:	68fb      	ldr	r3, [r7, #12]
 801d166:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 801d168:	68fb      	ldr	r3, [r7, #12]
 801d16a:	681b      	ldr	r3, [r3, #0]
 801d16c:	60fb      	str	r3, [r7, #12]
 801d16e:	68fb      	ldr	r3, [r7, #12]
 801d170:	681b      	ldr	r3, [r3, #0]
 801d172:	2b00      	cmp	r3, #0
 801d174:	d1f0      	bne.n	801d158 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801d176:	68fb      	ldr	r3, [r7, #12]
 801d178:	891a      	ldrh	r2, [r3, #8]
 801d17a:	68fb      	ldr	r3, [r7, #12]
 801d17c:	895b      	ldrh	r3, [r3, #10]
 801d17e:	429a      	cmp	r2, r3
 801d180:	d006      	beq.n	801d190 <pbuf_cat+0x64>
 801d182:	4b10      	ldr	r3, [pc, #64]	; (801d1c4 <pbuf_cat+0x98>)
 801d184:	f240 3255 	movw	r2, #853	; 0x355
 801d188:	4911      	ldr	r1, [pc, #68]	; (801d1d0 <pbuf_cat+0xa4>)
 801d18a:	4810      	ldr	r0, [pc, #64]	; (801d1cc <pbuf_cat+0xa0>)
 801d18c:	f008 feb0 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 801d190:	68fb      	ldr	r3, [r7, #12]
 801d192:	681b      	ldr	r3, [r3, #0]
 801d194:	2b00      	cmp	r3, #0
 801d196:	d006      	beq.n	801d1a6 <pbuf_cat+0x7a>
 801d198:	4b0a      	ldr	r3, [pc, #40]	; (801d1c4 <pbuf_cat+0x98>)
 801d19a:	f240 3256 	movw	r2, #854	; 0x356
 801d19e:	490d      	ldr	r1, [pc, #52]	; (801d1d4 <pbuf_cat+0xa8>)
 801d1a0:	480a      	ldr	r0, [pc, #40]	; (801d1cc <pbuf_cat+0xa0>)
 801d1a2:	f008 fea5 	bl	8025ef0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 801d1a6:	68fb      	ldr	r3, [r7, #12]
 801d1a8:	891a      	ldrh	r2, [r3, #8]
 801d1aa:	683b      	ldr	r3, [r7, #0]
 801d1ac:	891b      	ldrh	r3, [r3, #8]
 801d1ae:	4413      	add	r3, r2
 801d1b0:	b29a      	uxth	r2, r3
 801d1b2:	68fb      	ldr	r3, [r7, #12]
 801d1b4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801d1b6:	68fb      	ldr	r3, [r7, #12]
 801d1b8:	683a      	ldr	r2, [r7, #0]
 801d1ba:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801d1bc:	3710      	adds	r7, #16
 801d1be:	46bd      	mov	sp, r7
 801d1c0:	bd80      	pop	{r7, pc}
 801d1c2:	bf00      	nop
 801d1c4:	08027e74 	.word	0x08027e74
 801d1c8:	08028150 	.word	0x08028150
 801d1cc:	08027ec0 	.word	0x08027ec0
 801d1d0:	08028188 	.word	0x08028188
 801d1d4:	080281b8 	.word	0x080281b8

0801d1d8 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 801d1d8:	b580      	push	{r7, lr}
 801d1da:	b084      	sub	sp, #16
 801d1dc:	af00      	add	r7, sp, #0
 801d1de:	6078      	str	r0, [r7, #4]
 801d1e0:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 801d1e2:	2300      	movs	r3, #0
 801d1e4:	81fb      	strh	r3, [r7, #14]
 801d1e6:	2300      	movs	r3, #0
 801d1e8:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801d1ea:	687b      	ldr	r3, [r7, #4]
 801d1ec:	2b00      	cmp	r3, #0
 801d1ee:	d008      	beq.n	801d202 <pbuf_copy+0x2a>
 801d1f0:	683b      	ldr	r3, [r7, #0]
 801d1f2:	2b00      	cmp	r3, #0
 801d1f4:	d005      	beq.n	801d202 <pbuf_copy+0x2a>
 801d1f6:	687b      	ldr	r3, [r7, #4]
 801d1f8:	891a      	ldrh	r2, [r3, #8]
 801d1fa:	683b      	ldr	r3, [r7, #0]
 801d1fc:	891b      	ldrh	r3, [r3, #8]
 801d1fe:	429a      	cmp	r2, r3
 801d200:	d209      	bcs.n	801d216 <pbuf_copy+0x3e>
 801d202:	4b54      	ldr	r3, [pc, #336]	; (801d354 <pbuf_copy+0x17c>)
 801d204:	f240 32bd 	movw	r2, #957	; 0x3bd
 801d208:	4953      	ldr	r1, [pc, #332]	; (801d358 <pbuf_copy+0x180>)
 801d20a:	4854      	ldr	r0, [pc, #336]	; (801d35c <pbuf_copy+0x184>)
 801d20c:	f008 fe70 	bl	8025ef0 <iprintf>
 801d210:	f06f 030f 	mvn.w	r3, #15
 801d214:	e099      	b.n	801d34a <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 801d216:	687b      	ldr	r3, [r7, #4]
 801d218:	895b      	ldrh	r3, [r3, #10]
 801d21a:	461a      	mov	r2, r3
 801d21c:	89fb      	ldrh	r3, [r7, #14]
 801d21e:	1ad2      	subs	r2, r2, r3
 801d220:	683b      	ldr	r3, [r7, #0]
 801d222:	895b      	ldrh	r3, [r3, #10]
 801d224:	4619      	mov	r1, r3
 801d226:	89bb      	ldrh	r3, [r7, #12]
 801d228:	1acb      	subs	r3, r1, r3
 801d22a:	429a      	cmp	r2, r3
 801d22c:	db05      	blt.n	801d23a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801d22e:	683b      	ldr	r3, [r7, #0]
 801d230:	895a      	ldrh	r2, [r3, #10]
 801d232:	89bb      	ldrh	r3, [r7, #12]
 801d234:	1ad3      	subs	r3, r2, r3
 801d236:	817b      	strh	r3, [r7, #10]
 801d238:	e004      	b.n	801d244 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801d23a:	687b      	ldr	r3, [r7, #4]
 801d23c:	895a      	ldrh	r2, [r3, #10]
 801d23e:	89fb      	ldrh	r3, [r7, #14]
 801d240:	1ad3      	subs	r3, r2, r3
 801d242:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 801d244:	687b      	ldr	r3, [r7, #4]
 801d246:	685a      	ldr	r2, [r3, #4]
 801d248:	89fb      	ldrh	r3, [r7, #14]
 801d24a:	18d0      	adds	r0, r2, r3
 801d24c:	683b      	ldr	r3, [r7, #0]
 801d24e:	685a      	ldr	r2, [r3, #4]
 801d250:	89bb      	ldrh	r3, [r7, #12]
 801d252:	4413      	add	r3, r2
 801d254:	897a      	ldrh	r2, [r7, #10]
 801d256:	4619      	mov	r1, r3
 801d258:	f009 fb1d 	bl	8026896 <memcpy>
    offset_to += len;
 801d25c:	89fa      	ldrh	r2, [r7, #14]
 801d25e:	897b      	ldrh	r3, [r7, #10]
 801d260:	4413      	add	r3, r2
 801d262:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 801d264:	89ba      	ldrh	r2, [r7, #12]
 801d266:	897b      	ldrh	r3, [r7, #10]
 801d268:	4413      	add	r3, r2
 801d26a:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 801d26c:	687b      	ldr	r3, [r7, #4]
 801d26e:	895b      	ldrh	r3, [r3, #10]
 801d270:	89fa      	ldrh	r2, [r7, #14]
 801d272:	429a      	cmp	r2, r3
 801d274:	d906      	bls.n	801d284 <pbuf_copy+0xac>
 801d276:	4b37      	ldr	r3, [pc, #220]	; (801d354 <pbuf_copy+0x17c>)
 801d278:	f240 32cd 	movw	r2, #973	; 0x3cd
 801d27c:	4938      	ldr	r1, [pc, #224]	; (801d360 <pbuf_copy+0x188>)
 801d27e:	4837      	ldr	r0, [pc, #220]	; (801d35c <pbuf_copy+0x184>)
 801d280:	f008 fe36 	bl	8025ef0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 801d284:	683b      	ldr	r3, [r7, #0]
 801d286:	895b      	ldrh	r3, [r3, #10]
 801d288:	89ba      	ldrh	r2, [r7, #12]
 801d28a:	429a      	cmp	r2, r3
 801d28c:	d906      	bls.n	801d29c <pbuf_copy+0xc4>
 801d28e:	4b31      	ldr	r3, [pc, #196]	; (801d354 <pbuf_copy+0x17c>)
 801d290:	f240 32ce 	movw	r2, #974	; 0x3ce
 801d294:	4933      	ldr	r1, [pc, #204]	; (801d364 <pbuf_copy+0x18c>)
 801d296:	4831      	ldr	r0, [pc, #196]	; (801d35c <pbuf_copy+0x184>)
 801d298:	f008 fe2a 	bl	8025ef0 <iprintf>
    if (offset_from >= p_from->len) {
 801d29c:	683b      	ldr	r3, [r7, #0]
 801d29e:	895b      	ldrh	r3, [r3, #10]
 801d2a0:	89ba      	ldrh	r2, [r7, #12]
 801d2a2:	429a      	cmp	r2, r3
 801d2a4:	d304      	bcc.n	801d2b0 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 801d2a6:	2300      	movs	r3, #0
 801d2a8:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 801d2aa:	683b      	ldr	r3, [r7, #0]
 801d2ac:	681b      	ldr	r3, [r3, #0]
 801d2ae:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801d2b0:	687b      	ldr	r3, [r7, #4]
 801d2b2:	895b      	ldrh	r3, [r3, #10]
 801d2b4:	89fa      	ldrh	r2, [r7, #14]
 801d2b6:	429a      	cmp	r2, r3
 801d2b8:	d114      	bne.n	801d2e4 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 801d2ba:	2300      	movs	r3, #0
 801d2bc:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 801d2be:	687b      	ldr	r3, [r7, #4]
 801d2c0:	681b      	ldr	r3, [r3, #0]
 801d2c2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 801d2c4:	687b      	ldr	r3, [r7, #4]
 801d2c6:	2b00      	cmp	r3, #0
 801d2c8:	d10c      	bne.n	801d2e4 <pbuf_copy+0x10c>
 801d2ca:	683b      	ldr	r3, [r7, #0]
 801d2cc:	2b00      	cmp	r3, #0
 801d2ce:	d009      	beq.n	801d2e4 <pbuf_copy+0x10c>
 801d2d0:	4b20      	ldr	r3, [pc, #128]	; (801d354 <pbuf_copy+0x17c>)
 801d2d2:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801d2d6:	4924      	ldr	r1, [pc, #144]	; (801d368 <pbuf_copy+0x190>)
 801d2d8:	4820      	ldr	r0, [pc, #128]	; (801d35c <pbuf_copy+0x184>)
 801d2da:	f008 fe09 	bl	8025ef0 <iprintf>
 801d2de:	f06f 030f 	mvn.w	r3, #15
 801d2e2:	e032      	b.n	801d34a <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 801d2e4:	683b      	ldr	r3, [r7, #0]
 801d2e6:	2b00      	cmp	r3, #0
 801d2e8:	d013      	beq.n	801d312 <pbuf_copy+0x13a>
 801d2ea:	683b      	ldr	r3, [r7, #0]
 801d2ec:	895a      	ldrh	r2, [r3, #10]
 801d2ee:	683b      	ldr	r3, [r7, #0]
 801d2f0:	891b      	ldrh	r3, [r3, #8]
 801d2f2:	429a      	cmp	r2, r3
 801d2f4:	d10d      	bne.n	801d312 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801d2f6:	683b      	ldr	r3, [r7, #0]
 801d2f8:	681b      	ldr	r3, [r3, #0]
 801d2fa:	2b00      	cmp	r3, #0
 801d2fc:	d009      	beq.n	801d312 <pbuf_copy+0x13a>
 801d2fe:	4b15      	ldr	r3, [pc, #84]	; (801d354 <pbuf_copy+0x17c>)
 801d300:	f240 32de 	movw	r2, #990	; 0x3de
 801d304:	4919      	ldr	r1, [pc, #100]	; (801d36c <pbuf_copy+0x194>)
 801d306:	4815      	ldr	r0, [pc, #84]	; (801d35c <pbuf_copy+0x184>)
 801d308:	f008 fdf2 	bl	8025ef0 <iprintf>
 801d30c:	f06f 0305 	mvn.w	r3, #5
 801d310:	e01b      	b.n	801d34a <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801d312:	687b      	ldr	r3, [r7, #4]
 801d314:	2b00      	cmp	r3, #0
 801d316:	d013      	beq.n	801d340 <pbuf_copy+0x168>
 801d318:	687b      	ldr	r3, [r7, #4]
 801d31a:	895a      	ldrh	r2, [r3, #10]
 801d31c:	687b      	ldr	r3, [r7, #4]
 801d31e:	891b      	ldrh	r3, [r3, #8]
 801d320:	429a      	cmp	r2, r3
 801d322:	d10d      	bne.n	801d340 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 801d324:	687b      	ldr	r3, [r7, #4]
 801d326:	681b      	ldr	r3, [r3, #0]
 801d328:	2b00      	cmp	r3, #0
 801d32a:	d009      	beq.n	801d340 <pbuf_copy+0x168>
 801d32c:	4b09      	ldr	r3, [pc, #36]	; (801d354 <pbuf_copy+0x17c>)
 801d32e:	f240 32e3 	movw	r2, #995	; 0x3e3
 801d332:	490e      	ldr	r1, [pc, #56]	; (801d36c <pbuf_copy+0x194>)
 801d334:	4809      	ldr	r0, [pc, #36]	; (801d35c <pbuf_copy+0x184>)
 801d336:	f008 fddb 	bl	8025ef0 <iprintf>
 801d33a:	f06f 0305 	mvn.w	r3, #5
 801d33e:	e004      	b.n	801d34a <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 801d340:	683b      	ldr	r3, [r7, #0]
 801d342:	2b00      	cmp	r3, #0
 801d344:	f47f af67 	bne.w	801d216 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801d348:	2300      	movs	r3, #0
}
 801d34a:	4618      	mov	r0, r3
 801d34c:	3710      	adds	r7, #16
 801d34e:	46bd      	mov	sp, r7
 801d350:	bd80      	pop	{r7, pc}
 801d352:	bf00      	nop
 801d354:	08027e74 	.word	0x08027e74
 801d358:	08028204 	.word	0x08028204
 801d35c:	08027ec0 	.word	0x08027ec0
 801d360:	08028234 	.word	0x08028234
 801d364:	0802824c 	.word	0x0802824c
 801d368:	08028268 	.word	0x08028268
 801d36c:	08028278 	.word	0x08028278

0801d370 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801d370:	b580      	push	{r7, lr}
 801d372:	b088      	sub	sp, #32
 801d374:	af00      	add	r7, sp, #0
 801d376:	60f8      	str	r0, [r7, #12]
 801d378:	60b9      	str	r1, [r7, #8]
 801d37a:	4611      	mov	r1, r2
 801d37c:	461a      	mov	r2, r3
 801d37e:	460b      	mov	r3, r1
 801d380:	80fb      	strh	r3, [r7, #6]
 801d382:	4613      	mov	r3, r2
 801d384:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left;
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801d386:	2300      	movs	r3, #0
 801d388:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801d38a:	68fb      	ldr	r3, [r7, #12]
 801d38c:	2b00      	cmp	r3, #0
 801d38e:	d108      	bne.n	801d3a2 <pbuf_copy_partial+0x32>
 801d390:	4b30      	ldr	r3, [pc, #192]	; (801d454 <pbuf_copy_partial+0xe4>)
 801d392:	f240 32fe 	movw	r2, #1022	; 0x3fe
 801d396:	4930      	ldr	r1, [pc, #192]	; (801d458 <pbuf_copy_partial+0xe8>)
 801d398:	4830      	ldr	r0, [pc, #192]	; (801d45c <pbuf_copy_partial+0xec>)
 801d39a:	f008 fda9 	bl	8025ef0 <iprintf>
 801d39e:	2300      	movs	r3, #0
 801d3a0:	e054      	b.n	801d44c <pbuf_copy_partial+0xdc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801d3a2:	68bb      	ldr	r3, [r7, #8]
 801d3a4:	2b00      	cmp	r3, #0
 801d3a6:	d108      	bne.n	801d3ba <pbuf_copy_partial+0x4a>
 801d3a8:	4b2a      	ldr	r3, [pc, #168]	; (801d454 <pbuf_copy_partial+0xe4>)
 801d3aa:	f240 32ff 	movw	r2, #1023	; 0x3ff
 801d3ae:	492c      	ldr	r1, [pc, #176]	; (801d460 <pbuf_copy_partial+0xf0>)
 801d3b0:	482a      	ldr	r0, [pc, #168]	; (801d45c <pbuf_copy_partial+0xec>)
 801d3b2:	f008 fd9d 	bl	8025ef0 <iprintf>
 801d3b6:	2300      	movs	r3, #0
 801d3b8:	e048      	b.n	801d44c <pbuf_copy_partial+0xdc>

  left = 0;
 801d3ba:	2300      	movs	r3, #0
 801d3bc:	837b      	strh	r3, [r7, #26]

  if ((buf == NULL) || (dataptr == NULL)) {
 801d3be:	68fb      	ldr	r3, [r7, #12]
 801d3c0:	2b00      	cmp	r3, #0
 801d3c2:	d002      	beq.n	801d3ca <pbuf_copy_partial+0x5a>
 801d3c4:	68bb      	ldr	r3, [r7, #8]
 801d3c6:	2b00      	cmp	r3, #0
 801d3c8:	d101      	bne.n	801d3ce <pbuf_copy_partial+0x5e>
    return 0;
 801d3ca:	2300      	movs	r3, #0
 801d3cc:	e03e      	b.n	801d44c <pbuf_copy_partial+0xdc>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801d3ce:	68fb      	ldr	r3, [r7, #12]
 801d3d0:	61fb      	str	r3, [r7, #28]
 801d3d2:	e034      	b.n	801d43e <pbuf_copy_partial+0xce>
    if ((offset != 0) && (offset >= p->len)) {
 801d3d4:	88bb      	ldrh	r3, [r7, #4]
 801d3d6:	2b00      	cmp	r3, #0
 801d3d8:	d00a      	beq.n	801d3f0 <pbuf_copy_partial+0x80>
 801d3da:	69fb      	ldr	r3, [r7, #28]
 801d3dc:	895b      	ldrh	r3, [r3, #10]
 801d3de:	88ba      	ldrh	r2, [r7, #4]
 801d3e0:	429a      	cmp	r2, r3
 801d3e2:	d305      	bcc.n	801d3f0 <pbuf_copy_partial+0x80>
      /* don't copy from this buffer -> on to the next */
      offset -= p->len;
 801d3e4:	69fb      	ldr	r3, [r7, #28]
 801d3e6:	895b      	ldrh	r3, [r3, #10]
 801d3e8:	88ba      	ldrh	r2, [r7, #4]
 801d3ea:	1ad3      	subs	r3, r2, r3
 801d3ec:	80bb      	strh	r3, [r7, #4]
 801d3ee:	e023      	b.n	801d438 <pbuf_copy_partial+0xc8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = p->len - offset;
 801d3f0:	69fb      	ldr	r3, [r7, #28]
 801d3f2:	895a      	ldrh	r2, [r3, #10]
 801d3f4:	88bb      	ldrh	r3, [r7, #4]
 801d3f6:	1ad3      	subs	r3, r2, r3
 801d3f8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801d3fa:	8b3a      	ldrh	r2, [r7, #24]
 801d3fc:	88fb      	ldrh	r3, [r7, #6]
 801d3fe:	429a      	cmp	r2, r3
 801d400:	d901      	bls.n	801d406 <pbuf_copy_partial+0x96>
        buf_copy_len = len;
 801d402:	88fb      	ldrh	r3, [r7, #6]
 801d404:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char*)dataptr)[left], &((char*)p->payload)[offset], buf_copy_len);
 801d406:	8b7b      	ldrh	r3, [r7, #26]
 801d408:	68ba      	ldr	r2, [r7, #8]
 801d40a:	18d0      	adds	r0, r2, r3
 801d40c:	69fb      	ldr	r3, [r7, #28]
 801d40e:	685a      	ldr	r2, [r3, #4]
 801d410:	88bb      	ldrh	r3, [r7, #4]
 801d412:	4413      	add	r3, r2
 801d414:	8b3a      	ldrh	r2, [r7, #24]
 801d416:	4619      	mov	r1, r3
 801d418:	f009 fa3d 	bl	8026896 <memcpy>
      copied_total += buf_copy_len;
 801d41c:	8afa      	ldrh	r2, [r7, #22]
 801d41e:	8b3b      	ldrh	r3, [r7, #24]
 801d420:	4413      	add	r3, r2
 801d422:	82fb      	strh	r3, [r7, #22]
      left += buf_copy_len;
 801d424:	8b7a      	ldrh	r2, [r7, #26]
 801d426:	8b3b      	ldrh	r3, [r7, #24]
 801d428:	4413      	add	r3, r2
 801d42a:	837b      	strh	r3, [r7, #26]
      len -= buf_copy_len;
 801d42c:	88fa      	ldrh	r2, [r7, #6]
 801d42e:	8b3b      	ldrh	r3, [r7, #24]
 801d430:	1ad3      	subs	r3, r2, r3
 801d432:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 801d434:	2300      	movs	r3, #0
 801d436:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801d438:	69fb      	ldr	r3, [r7, #28]
 801d43a:	681b      	ldr	r3, [r3, #0]
 801d43c:	61fb      	str	r3, [r7, #28]
 801d43e:	88fb      	ldrh	r3, [r7, #6]
 801d440:	2b00      	cmp	r3, #0
 801d442:	d002      	beq.n	801d44a <pbuf_copy_partial+0xda>
 801d444:	69fb      	ldr	r3, [r7, #28]
 801d446:	2b00      	cmp	r3, #0
 801d448:	d1c4      	bne.n	801d3d4 <pbuf_copy_partial+0x64>
    }
  }
  return copied_total;
 801d44a:	8afb      	ldrh	r3, [r7, #22]
}
 801d44c:	4618      	mov	r0, r3
 801d44e:	3720      	adds	r7, #32
 801d450:	46bd      	mov	sp, r7
 801d452:	bd80      	pop	{r7, pc}
 801d454:	08027e74 	.word	0x08027e74
 801d458:	080282a4 	.word	0x080282a4
 801d45c:	08027ec0 	.word	0x08027ec0
 801d460:	080282c4 	.word	0x080282c4

0801d464 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801d464:	b480      	push	{r7}
 801d466:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 801d468:	bf00      	nop
 801d46a:	46bd      	mov	sp, r7
 801d46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d470:	4770      	bx	lr
	...

0801d474 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 801d474:	b580      	push	{r7, lr}
 801d476:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 801d478:	f000 ffb8 	bl	801e3ec <tcp_fasttmr>

  if (++tcp_timer & 1) {
 801d47c:	4b07      	ldr	r3, [pc, #28]	; (801d49c <tcp_tmr+0x28>)
 801d47e:	781b      	ldrb	r3, [r3, #0]
 801d480:	3301      	adds	r3, #1
 801d482:	b2da      	uxtb	r2, r3
 801d484:	4b05      	ldr	r3, [pc, #20]	; (801d49c <tcp_tmr+0x28>)
 801d486:	701a      	strb	r2, [r3, #0]
 801d488:	4b04      	ldr	r3, [pc, #16]	; (801d49c <tcp_tmr+0x28>)
 801d48a:	781b      	ldrb	r3, [r3, #0]
 801d48c:	f003 0301 	and.w	r3, r3, #1
 801d490:	2b00      	cmp	r3, #0
 801d492:	d001      	beq.n	801d498 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 801d494:	f000 fcea 	bl	801de6c <tcp_slowtmr>
  }
}
 801d498:	bf00      	nop
 801d49a:	bd80      	pop	{r7, pc}
 801d49c:	200094f1 	.word	0x200094f1

0801d4a0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801d4a0:	b480      	push	{r7}
 801d4a2:	b085      	sub	sp, #20
 801d4a4:	af00      	add	r7, sp, #0
 801d4a6:	6078      	str	r0, [r7, #4]
 801d4a8:	6039      	str	r1, [r7, #0]
   struct tcp_pcb *pcb;
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801d4aa:	687b      	ldr	r3, [r7, #4]
 801d4ac:	60fb      	str	r3, [r7, #12]
 801d4ae:	e00a      	b.n	801d4c6 <tcp_remove_listener+0x26>
      if (pcb->listener == lpcb) {
 801d4b0:	68fb      	ldr	r3, [r7, #12]
 801d4b2:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 801d4b4:	683b      	ldr	r3, [r7, #0]
 801d4b6:	429a      	cmp	r2, r3
 801d4b8:	d102      	bne.n	801d4c0 <tcp_remove_listener+0x20>
         pcb->listener = NULL;
 801d4ba:	68fb      	ldr	r3, [r7, #12]
 801d4bc:	2200      	movs	r2, #0
 801d4be:	679a      	str	r2, [r3, #120]	; 0x78
   for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801d4c0:	68fb      	ldr	r3, [r7, #12]
 801d4c2:	68db      	ldr	r3, [r3, #12]
 801d4c4:	60fb      	str	r3, [r7, #12]
 801d4c6:	68fb      	ldr	r3, [r7, #12]
 801d4c8:	2b00      	cmp	r3, #0
 801d4ca:	d1f1      	bne.n	801d4b0 <tcp_remove_listener+0x10>
      }
   }
}
 801d4cc:	bf00      	nop
 801d4ce:	3714      	adds	r7, #20
 801d4d0:	46bd      	mov	sp, r7
 801d4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d4d6:	4770      	bx	lr

0801d4d8 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 801d4d8:	b580      	push	{r7, lr}
 801d4da:	b084      	sub	sp, #16
 801d4dc:	af00      	add	r7, sp, #0
 801d4de:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801d4e0:	687b      	ldr	r3, [r7, #4]
 801d4e2:	2b00      	cmp	r3, #0
 801d4e4:	d105      	bne.n	801d4f2 <tcp_listen_closed+0x1a>
 801d4e6:	4b13      	ldr	r3, [pc, #76]	; (801d534 <tcp_listen_closed+0x5c>)
 801d4e8:	22c0      	movs	r2, #192	; 0xc0
 801d4ea:	4913      	ldr	r1, [pc, #76]	; (801d538 <tcp_listen_closed+0x60>)
 801d4ec:	4813      	ldr	r0, [pc, #76]	; (801d53c <tcp_listen_closed+0x64>)
 801d4ee:	f008 fcff 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801d4f2:	687b      	ldr	r3, [r7, #4]
 801d4f4:	7d1b      	ldrb	r3, [r3, #20]
 801d4f6:	2b01      	cmp	r3, #1
 801d4f8:	d005      	beq.n	801d506 <tcp_listen_closed+0x2e>
 801d4fa:	4b0e      	ldr	r3, [pc, #56]	; (801d534 <tcp_listen_closed+0x5c>)
 801d4fc:	22c1      	movs	r2, #193	; 0xc1
 801d4fe:	4910      	ldr	r1, [pc, #64]	; (801d540 <tcp_listen_closed+0x68>)
 801d500:	480e      	ldr	r0, [pc, #56]	; (801d53c <tcp_listen_closed+0x64>)
 801d502:	f008 fcf5 	bl	8025ef0 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801d506:	2301      	movs	r3, #1
 801d508:	60fb      	str	r3, [r7, #12]
 801d50a:	e00b      	b.n	801d524 <tcp_listen_closed+0x4c>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen*)pcb);
 801d50c:	4a0d      	ldr	r2, [pc, #52]	; (801d544 <tcp_listen_closed+0x6c>)
 801d50e:	68fb      	ldr	r3, [r7, #12]
 801d510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d514:	681b      	ldr	r3, [r3, #0]
 801d516:	6879      	ldr	r1, [r7, #4]
 801d518:	4618      	mov	r0, r3
 801d51a:	f7ff ffc1 	bl	801d4a0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801d51e:	68fb      	ldr	r3, [r7, #12]
 801d520:	3301      	adds	r3, #1
 801d522:	60fb      	str	r3, [r7, #12]
 801d524:	68fb      	ldr	r3, [r7, #12]
 801d526:	2b03      	cmp	r3, #3
 801d528:	d9f0      	bls.n	801d50c <tcp_listen_closed+0x34>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 801d52a:	bf00      	nop
 801d52c:	3710      	adds	r7, #16
 801d52e:	46bd      	mov	sp, r7
 801d530:	bd80      	pop	{r7, pc}
 801d532:	bf00      	nop
 801d534:	080283f8 	.word	0x080283f8
 801d538:	08028428 	.word	0x08028428
 801d53c:	08028434 	.word	0x08028434
 801d540:	0802845c 	.word	0x0802845c
 801d544:	0802b810 	.word	0x0802b810

0801d548 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 801d548:	b5b0      	push	{r4, r5, r7, lr}
 801d54a:	b086      	sub	sp, #24
 801d54c:	af02      	add	r7, sp, #8
 801d54e:	6078      	str	r0, [r7, #4]
 801d550:	460b      	mov	r3, r1
 801d552:	70fb      	strb	r3, [r7, #3]
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801d554:	78fb      	ldrb	r3, [r7, #3]
 801d556:	2b00      	cmp	r3, #0
 801d558:	d075      	beq.n	801d646 <tcp_close_shutdown+0xfe>
 801d55a:	687b      	ldr	r3, [r7, #4]
 801d55c:	7d1b      	ldrb	r3, [r3, #20]
 801d55e:	2b04      	cmp	r3, #4
 801d560:	d003      	beq.n	801d56a <tcp_close_shutdown+0x22>
 801d562:	687b      	ldr	r3, [r7, #4]
 801d564:	7d1b      	ldrb	r3, [r3, #20]
 801d566:	2b07      	cmp	r3, #7
 801d568:	d16d      	bne.n	801d646 <tcp_close_shutdown+0xfe>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801d56a:	687b      	ldr	r3, [r7, #4]
 801d56c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801d56e:	2b00      	cmp	r3, #0
 801d570:	d104      	bne.n	801d57c <tcp_close_shutdown+0x34>
 801d572:	687b      	ldr	r3, [r7, #4]
 801d574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801d576:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801d57a:	d064      	beq.n	801d646 <tcp_close_shutdown+0xfe>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801d57c:	687b      	ldr	r3, [r7, #4]
 801d57e:	7e9b      	ldrb	r3, [r3, #26]
 801d580:	f003 0310 	and.w	r3, r3, #16
 801d584:	2b00      	cmp	r3, #0
 801d586:	d106      	bne.n	801d596 <tcp_close_shutdown+0x4e>
 801d588:	4b59      	ldr	r3, [pc, #356]	; (801d6f0 <tcp_close_shutdown+0x1a8>)
 801d58a:	f240 120f 	movw	r2, #271	; 0x10f
 801d58e:	4959      	ldr	r1, [pc, #356]	; (801d6f4 <tcp_close_shutdown+0x1ac>)
 801d590:	4859      	ldr	r0, [pc, #356]	; (801d6f8 <tcp_close_shutdown+0x1b0>)
 801d592:	f008 fcad 	bl	8025ef0 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801d596:	687b      	ldr	r3, [r7, #4]
 801d598:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 801d59a:	687b      	ldr	r3, [r7, #4]
 801d59c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801d59e:	687c      	ldr	r4, [r7, #4]
 801d5a0:	687b      	ldr	r3, [r7, #4]
 801d5a2:	1d1d      	adds	r5, r3, #4
 801d5a4:	687b      	ldr	r3, [r7, #4]
 801d5a6:	8adb      	ldrh	r3, [r3, #22]
 801d5a8:	687a      	ldr	r2, [r7, #4]
 801d5aa:	8b12      	ldrh	r2, [r2, #24]
 801d5ac:	9201      	str	r2, [sp, #4]
 801d5ae:	9300      	str	r3, [sp, #0]
 801d5b0:	462b      	mov	r3, r5
 801d5b2:	4622      	mov	r2, r4
 801d5b4:	f004 ff1c 	bl	80223f0 <tcp_rst>
               pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801d5b8:	6878      	ldr	r0, [r7, #4]
 801d5ba:	f001 fa4d 	bl	801ea58 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801d5be:	4b4f      	ldr	r3, [pc, #316]	; (801d6fc <tcp_close_shutdown+0x1b4>)
 801d5c0:	681a      	ldr	r2, [r3, #0]
 801d5c2:	687b      	ldr	r3, [r7, #4]
 801d5c4:	429a      	cmp	r2, r3
 801d5c6:	d105      	bne.n	801d5d4 <tcp_close_shutdown+0x8c>
 801d5c8:	4b4c      	ldr	r3, [pc, #304]	; (801d6fc <tcp_close_shutdown+0x1b4>)
 801d5ca:	681b      	ldr	r3, [r3, #0]
 801d5cc:	68db      	ldr	r3, [r3, #12]
 801d5ce:	4a4b      	ldr	r2, [pc, #300]	; (801d6fc <tcp_close_shutdown+0x1b4>)
 801d5d0:	6013      	str	r3, [r2, #0]
 801d5d2:	e013      	b.n	801d5fc <tcp_close_shutdown+0xb4>
 801d5d4:	4b49      	ldr	r3, [pc, #292]	; (801d6fc <tcp_close_shutdown+0x1b4>)
 801d5d6:	681b      	ldr	r3, [r3, #0]
 801d5d8:	60fb      	str	r3, [r7, #12]
 801d5da:	e00c      	b.n	801d5f6 <tcp_close_shutdown+0xae>
 801d5dc:	68fb      	ldr	r3, [r7, #12]
 801d5de:	68da      	ldr	r2, [r3, #12]
 801d5e0:	687b      	ldr	r3, [r7, #4]
 801d5e2:	429a      	cmp	r2, r3
 801d5e4:	d104      	bne.n	801d5f0 <tcp_close_shutdown+0xa8>
 801d5e6:	687b      	ldr	r3, [r7, #4]
 801d5e8:	68da      	ldr	r2, [r3, #12]
 801d5ea:	68fb      	ldr	r3, [r7, #12]
 801d5ec:	60da      	str	r2, [r3, #12]
 801d5ee:	e005      	b.n	801d5fc <tcp_close_shutdown+0xb4>
 801d5f0:	68fb      	ldr	r3, [r7, #12]
 801d5f2:	68db      	ldr	r3, [r3, #12]
 801d5f4:	60fb      	str	r3, [r7, #12]
 801d5f6:	68fb      	ldr	r3, [r7, #12]
 801d5f8:	2b00      	cmp	r3, #0
 801d5fa:	d1ef      	bne.n	801d5dc <tcp_close_shutdown+0x94>
 801d5fc:	687b      	ldr	r3, [r7, #4]
 801d5fe:	2200      	movs	r2, #0
 801d600:	60da      	str	r2, [r3, #12]
 801d602:	4b3f      	ldr	r3, [pc, #252]	; (801d700 <tcp_close_shutdown+0x1b8>)
 801d604:	2201      	movs	r2, #1
 801d606:	701a      	strb	r2, [r3, #0]
      if (pcb->state == ESTABLISHED) {
 801d608:	687b      	ldr	r3, [r7, #4]
 801d60a:	7d1b      	ldrb	r3, [r3, #20]
 801d60c:	2b04      	cmp	r3, #4
 801d60e:	d10c      	bne.n	801d62a <tcp_close_shutdown+0xe2>
        /* move to TIME_WAIT since we close actively */
        pcb->state = TIME_WAIT;
 801d610:	687b      	ldr	r3, [r7, #4]
 801d612:	220a      	movs	r2, #10
 801d614:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801d616:	4b3b      	ldr	r3, [pc, #236]	; (801d704 <tcp_close_shutdown+0x1bc>)
 801d618:	681a      	ldr	r2, [r3, #0]
 801d61a:	687b      	ldr	r3, [r7, #4]
 801d61c:	60da      	str	r2, [r3, #12]
 801d61e:	4a39      	ldr	r2, [pc, #228]	; (801d704 <tcp_close_shutdown+0x1bc>)
 801d620:	687b      	ldr	r3, [r7, #4]
 801d622:	6013      	str	r3, [r2, #0]
 801d624:	f005 f932 	bl	802288c <tcp_timer_needed>
 801d628:	e00b      	b.n	801d642 <tcp_close_shutdown+0xfa>
      } else {
        /* CLOSE_WAIT: deallocate the pcb since we already sent a RST for it */
        if (tcp_input_pcb == pcb) {
 801d62a:	4b37      	ldr	r3, [pc, #220]	; (801d708 <tcp_close_shutdown+0x1c0>)
 801d62c:	681a      	ldr	r2, [r3, #0]
 801d62e:	687b      	ldr	r3, [r7, #4]
 801d630:	429a      	cmp	r2, r3
 801d632:	d102      	bne.n	801d63a <tcp_close_shutdown+0xf2>
          /* prevent using a deallocated pcb: free it from tcp_input later */
          tcp_trigger_input_pcb_close();
 801d634:	f003 fd72 	bl	802111c <tcp_trigger_input_pcb_close>
 801d638:	e003      	b.n	801d642 <tcp_close_shutdown+0xfa>
        } else {
          memp_free(MEMP_TCP_PCB, pcb);
 801d63a:	6879      	ldr	r1, [r7, #4]
 801d63c:	2001      	movs	r0, #1
 801d63e:	f7fe ff41 	bl	801c4c4 <memp_free>
        }
      }
      return ERR_OK;
 801d642:	2300      	movs	r3, #0
 801d644:	e050      	b.n	801d6e8 <tcp_close_shutdown+0x1a0>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 801d646:	687b      	ldr	r3, [r7, #4]
 801d648:	7d1b      	ldrb	r3, [r3, #20]
 801d64a:	2b01      	cmp	r3, #1
 801d64c:	d02e      	beq.n	801d6ac <tcp_close_shutdown+0x164>
 801d64e:	2b02      	cmp	r3, #2
 801d650:	d038      	beq.n	801d6c4 <tcp_close_shutdown+0x17c>
 801d652:	2b00      	cmp	r3, #0
 801d654:	d142      	bne.n	801d6dc <tcp_close_shutdown+0x194>
     * and the user needs some way to free it should the need arise.
     * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
     * or for a pcb that has been used and then entered the CLOSED state
     * is erroneous, but this should never happen as the pcb has in those cases
     * been freed, and so any remaining handles are bogus. */
    if (pcb->local_port != 0) {
 801d656:	687b      	ldr	r3, [r7, #4]
 801d658:	8adb      	ldrh	r3, [r3, #22]
 801d65a:	2b00      	cmp	r3, #0
 801d65c:	d021      	beq.n	801d6a2 <tcp_close_shutdown+0x15a>
      TCP_RMV(&tcp_bound_pcbs, pcb);
 801d65e:	4b2b      	ldr	r3, [pc, #172]	; (801d70c <tcp_close_shutdown+0x1c4>)
 801d660:	681a      	ldr	r2, [r3, #0]
 801d662:	687b      	ldr	r3, [r7, #4]
 801d664:	429a      	cmp	r2, r3
 801d666:	d105      	bne.n	801d674 <tcp_close_shutdown+0x12c>
 801d668:	4b28      	ldr	r3, [pc, #160]	; (801d70c <tcp_close_shutdown+0x1c4>)
 801d66a:	681b      	ldr	r3, [r3, #0]
 801d66c:	68db      	ldr	r3, [r3, #12]
 801d66e:	4a27      	ldr	r2, [pc, #156]	; (801d70c <tcp_close_shutdown+0x1c4>)
 801d670:	6013      	str	r3, [r2, #0]
 801d672:	e013      	b.n	801d69c <tcp_close_shutdown+0x154>
 801d674:	4b25      	ldr	r3, [pc, #148]	; (801d70c <tcp_close_shutdown+0x1c4>)
 801d676:	681b      	ldr	r3, [r3, #0]
 801d678:	60bb      	str	r3, [r7, #8]
 801d67a:	e00c      	b.n	801d696 <tcp_close_shutdown+0x14e>
 801d67c:	68bb      	ldr	r3, [r7, #8]
 801d67e:	68da      	ldr	r2, [r3, #12]
 801d680:	687b      	ldr	r3, [r7, #4]
 801d682:	429a      	cmp	r2, r3
 801d684:	d104      	bne.n	801d690 <tcp_close_shutdown+0x148>
 801d686:	687b      	ldr	r3, [r7, #4]
 801d688:	68da      	ldr	r2, [r3, #12]
 801d68a:	68bb      	ldr	r3, [r7, #8]
 801d68c:	60da      	str	r2, [r3, #12]
 801d68e:	e005      	b.n	801d69c <tcp_close_shutdown+0x154>
 801d690:	68bb      	ldr	r3, [r7, #8]
 801d692:	68db      	ldr	r3, [r3, #12]
 801d694:	60bb      	str	r3, [r7, #8]
 801d696:	68bb      	ldr	r3, [r7, #8]
 801d698:	2b00      	cmp	r3, #0
 801d69a:	d1ef      	bne.n	801d67c <tcp_close_shutdown+0x134>
 801d69c:	687b      	ldr	r3, [r7, #4]
 801d69e:	2200      	movs	r2, #0
 801d6a0:	60da      	str	r2, [r3, #12]
    }
    memp_free(MEMP_TCP_PCB, pcb);
 801d6a2:	6879      	ldr	r1, [r7, #4]
 801d6a4:	2001      	movs	r0, #1
 801d6a6:	f7fe ff0d 	bl	801c4c4 <memp_free>
    break;
 801d6aa:	e01c      	b.n	801d6e6 <tcp_close_shutdown+0x19e>
  case LISTEN:
    tcp_listen_closed(pcb);
 801d6ac:	6878      	ldr	r0, [r7, #4]
 801d6ae:	f7ff ff13 	bl	801d4d8 <tcp_listen_closed>
    tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 801d6b2:	6879      	ldr	r1, [r7, #4]
 801d6b4:	4816      	ldr	r0, [pc, #88]	; (801d710 <tcp_close_shutdown+0x1c8>)
 801d6b6:	f001 fa11 	bl	801eadc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 801d6ba:	6879      	ldr	r1, [r7, #4]
 801d6bc:	2002      	movs	r0, #2
 801d6be:	f7fe ff01 	bl	801c4c4 <memp_free>
    break;
 801d6c2:	e010      	b.n	801d6e6 <tcp_close_shutdown+0x19e>
  case SYN_SENT:
    TCP_PCB_REMOVE_ACTIVE(pcb);
 801d6c4:	6879      	ldr	r1, [r7, #4]
 801d6c6:	480d      	ldr	r0, [pc, #52]	; (801d6fc <tcp_close_shutdown+0x1b4>)
 801d6c8:	f001 fa08 	bl	801eadc <tcp_pcb_remove>
 801d6cc:	4b0c      	ldr	r3, [pc, #48]	; (801d700 <tcp_close_shutdown+0x1b8>)
 801d6ce:	2201      	movs	r2, #1
 801d6d0:	701a      	strb	r2, [r3, #0]
    memp_free(MEMP_TCP_PCB, pcb);
 801d6d2:	6879      	ldr	r1, [r7, #4]
 801d6d4:	2001      	movs	r0, #1
 801d6d6:	f7fe fef5 	bl	801c4c4 <memp_free>
    MIB2_STATS_INC(mib2.tcpattemptfails);
    break;
 801d6da:	e004      	b.n	801d6e6 <tcp_close_shutdown+0x19e>
  default:
    return tcp_close_shutdown_fin(pcb);
 801d6dc:	6878      	ldr	r0, [r7, #4]
 801d6de:	f000 f819 	bl	801d714 <tcp_close_shutdown_fin>
 801d6e2:	4603      	mov	r3, r0
 801d6e4:	e000      	b.n	801d6e8 <tcp_close_shutdown+0x1a0>
  }
  return ERR_OK;
 801d6e6:	2300      	movs	r3, #0
}
 801d6e8:	4618      	mov	r0, r3
 801d6ea:	3710      	adds	r7, #16
 801d6ec:	46bd      	mov	sp, r7
 801d6ee:	bdb0      	pop	{r4, r5, r7, pc}
 801d6f0:	080283f8 	.word	0x080283f8
 801d6f4:	08028474 	.word	0x08028474
 801d6f8:	08028434 	.word	0x08028434
 801d6fc:	2000e890 	.word	0x2000e890
 801d700:	2000e88c 	.word	0x2000e88c
 801d704:	2000e8a0 	.word	0x2000e8a0
 801d708:	2000e8a4 	.word	0x2000e8a4
 801d70c:	2000e89c 	.word	0x2000e89c
 801d710:	2000e898 	.word	0x2000e898

0801d714 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 801d714:	b580      	push	{r7, lr}
 801d716:	b084      	sub	sp, #16
 801d718:	af00      	add	r7, sp, #0
 801d71a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801d71c:	687b      	ldr	r3, [r7, #4]
 801d71e:	2b00      	cmp	r3, #0
 801d720:	d106      	bne.n	801d730 <tcp_close_shutdown_fin+0x1c>
 801d722:	4b2c      	ldr	r3, [pc, #176]	; (801d7d4 <tcp_close_shutdown_fin+0xc0>)
 801d724:	f240 124d 	movw	r2, #333	; 0x14d
 801d728:	492b      	ldr	r1, [pc, #172]	; (801d7d8 <tcp_close_shutdown_fin+0xc4>)
 801d72a:	482c      	ldr	r0, [pc, #176]	; (801d7dc <tcp_close_shutdown_fin+0xc8>)
 801d72c:	f008 fbe0 	bl	8025ef0 <iprintf>

  switch (pcb->state) {
 801d730:	687b      	ldr	r3, [r7, #4]
 801d732:	7d1b      	ldrb	r3, [r3, #20]
 801d734:	2b04      	cmp	r3, #4
 801d736:	d010      	beq.n	801d75a <tcp_close_shutdown_fin+0x46>
 801d738:	2b07      	cmp	r3, #7
 801d73a:	d01b      	beq.n	801d774 <tcp_close_shutdown_fin+0x60>
 801d73c:	2b03      	cmp	r3, #3
 801d73e:	d126      	bne.n	801d78e <tcp_close_shutdown_fin+0x7a>
  case SYN_RCVD:
    err = tcp_send_fin(pcb);
 801d740:	6878      	ldr	r0, [r7, #4]
 801d742:	f003 fd77 	bl	8021234 <tcp_send_fin>
 801d746:	4603      	mov	r3, r0
 801d748:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801d74a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d74e:	2b00      	cmp	r3, #0
 801d750:	d11f      	bne.n	801d792 <tcp_close_shutdown_fin+0x7e>
      tcp_backlog_accepted(pcb);
      MIB2_STATS_INC(mib2.tcpattemptfails);
      pcb->state = FIN_WAIT_1;
 801d752:	687b      	ldr	r3, [r7, #4]
 801d754:	2205      	movs	r2, #5
 801d756:	751a      	strb	r2, [r3, #20]
    }
    break;
 801d758:	e01b      	b.n	801d792 <tcp_close_shutdown_fin+0x7e>
  case ESTABLISHED:
    err = tcp_send_fin(pcb);
 801d75a:	6878      	ldr	r0, [r7, #4]
 801d75c:	f003 fd6a 	bl	8021234 <tcp_send_fin>
 801d760:	4603      	mov	r3, r0
 801d762:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801d764:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d768:	2b00      	cmp	r3, #0
 801d76a:	d114      	bne.n	801d796 <tcp_close_shutdown_fin+0x82>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = FIN_WAIT_1;
 801d76c:	687b      	ldr	r3, [r7, #4]
 801d76e:	2205      	movs	r2, #5
 801d770:	751a      	strb	r2, [r3, #20]
    }
    break;
 801d772:	e010      	b.n	801d796 <tcp_close_shutdown_fin+0x82>
  case CLOSE_WAIT:
    err = tcp_send_fin(pcb);
 801d774:	6878      	ldr	r0, [r7, #4]
 801d776:	f003 fd5d 	bl	8021234 <tcp_send_fin>
 801d77a:	4603      	mov	r3, r0
 801d77c:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801d77e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d782:	2b00      	cmp	r3, #0
 801d784:	d109      	bne.n	801d79a <tcp_close_shutdown_fin+0x86>
      MIB2_STATS_INC(mib2.tcpestabresets);
      pcb->state = LAST_ACK;
 801d786:	687b      	ldr	r3, [r7, #4]
 801d788:	2209      	movs	r2, #9
 801d78a:	751a      	strb	r2, [r3, #20]
    }
    break;
 801d78c:	e005      	b.n	801d79a <tcp_close_shutdown_fin+0x86>
  default:
    /* Has already been closed, do nothing. */
    return ERR_OK;
 801d78e:	2300      	movs	r3, #0
 801d790:	e01c      	b.n	801d7cc <tcp_close_shutdown_fin+0xb8>
    break;
 801d792:	bf00      	nop
 801d794:	e002      	b.n	801d79c <tcp_close_shutdown_fin+0x88>
    break;
 801d796:	bf00      	nop
 801d798:	e000      	b.n	801d79c <tcp_close_shutdown_fin+0x88>
    break;
 801d79a:	bf00      	nop
  }

  if (err == ERR_OK) {
 801d79c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d7a0:	2b00      	cmp	r3, #0
 801d7a2:	d103      	bne.n	801d7ac <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801d7a4:	6878      	ldr	r0, [r7, #4]
 801d7a6:	f004 fb9b 	bl	8021ee0 <tcp_output>
 801d7aa:	e00d      	b.n	801d7c8 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 801d7ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801d7b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d7b4:	d108      	bne.n	801d7c8 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    pcb->flags |= TF_CLOSEPEND;
 801d7b6:	687b      	ldr	r3, [r7, #4]
 801d7b8:	7e9b      	ldrb	r3, [r3, #26]
 801d7ba:	f043 0308 	orr.w	r3, r3, #8
 801d7be:	b2da      	uxtb	r2, r3
 801d7c0:	687b      	ldr	r3, [r7, #4]
 801d7c2:	769a      	strb	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801d7c4:	2300      	movs	r3, #0
 801d7c6:	e001      	b.n	801d7cc <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 801d7c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801d7cc:	4618      	mov	r0, r3
 801d7ce:	3710      	adds	r7, #16
 801d7d0:	46bd      	mov	sp, r7
 801d7d2:	bd80      	pop	{r7, pc}
 801d7d4:	080283f8 	.word	0x080283f8
 801d7d8:	08028428 	.word	0x08028428
 801d7dc:	08028434 	.word	0x08028434

0801d7e0 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 801d7e0:	b580      	push	{r7, lr}
 801d7e2:	b082      	sub	sp, #8
 801d7e4:	af00      	add	r7, sp, #0
 801d7e6:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));
  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801d7e8:	687b      	ldr	r3, [r7, #4]
 801d7ea:	7d1b      	ldrb	r3, [r3, #20]
 801d7ec:	2b01      	cmp	r3, #1
 801d7ee:	d006      	beq.n	801d7fe <tcp_close+0x1e>
    /* Set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 801d7f0:	687b      	ldr	r3, [r7, #4]
 801d7f2:	7e9b      	ldrb	r3, [r3, #26]
 801d7f4:	f043 0310 	orr.w	r3, r3, #16
 801d7f8:	b2da      	uxtb	r2, r3
 801d7fa:	687b      	ldr	r3, [r7, #4]
 801d7fc:	769a      	strb	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 801d7fe:	2101      	movs	r1, #1
 801d800:	6878      	ldr	r0, [r7, #4]
 801d802:	f7ff fea1 	bl	801d548 <tcp_close_shutdown>
 801d806:	4603      	mov	r3, r0
}
 801d808:	4618      	mov	r0, r3
 801d80a:	3708      	adds	r7, #8
 801d80c:	46bd      	mov	sp, r7
 801d80e:	bd80      	pop	{r7, pc}

0801d810 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 801d810:	b580      	push	{r7, lr}
 801d812:	b084      	sub	sp, #16
 801d814:	af00      	add	r7, sp, #0
 801d816:	60f8      	str	r0, [r7, #12]
 801d818:	60b9      	str	r1, [r7, #8]
 801d81a:	607a      	str	r2, [r7, #4]
  if (pcb->state == LISTEN) {
 801d81c:	68fb      	ldr	r3, [r7, #12]
 801d81e:	7d1b      	ldrb	r3, [r3, #20]
 801d820:	2b01      	cmp	r3, #1
 801d822:	d102      	bne.n	801d82a <tcp_shutdown+0x1a>
    return ERR_CONN;
 801d824:	f06f 030a 	mvn.w	r3, #10
 801d828:	e035      	b.n	801d896 <tcp_shutdown+0x86>
  }
  if (shut_rx) {
 801d82a:	68bb      	ldr	r3, [r7, #8]
 801d82c:	2b00      	cmp	r3, #0
 801d82e:	d01b      	beq.n	801d868 <tcp_shutdown+0x58>
    /* shut down the receive side: set a flag not to receive any more data... */
    pcb->flags |= TF_RXCLOSED;
 801d830:	68fb      	ldr	r3, [r7, #12]
 801d832:	7e9b      	ldrb	r3, [r3, #26]
 801d834:	f043 0310 	orr.w	r3, r3, #16
 801d838:	b2da      	uxtb	r2, r3
 801d83a:	68fb      	ldr	r3, [r7, #12]
 801d83c:	769a      	strb	r2, [r3, #26]
    if (shut_tx) {
 801d83e:	687b      	ldr	r3, [r7, #4]
 801d840:	2b00      	cmp	r3, #0
 801d842:	d005      	beq.n	801d850 <tcp_shutdown+0x40>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 801d844:	2101      	movs	r1, #1
 801d846:	68f8      	ldr	r0, [r7, #12]
 801d848:	f7ff fe7e 	bl	801d548 <tcp_close_shutdown>
 801d84c:	4603      	mov	r3, r0
 801d84e:	e022      	b.n	801d896 <tcp_shutdown+0x86>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 801d850:	68fb      	ldr	r3, [r7, #12]
 801d852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801d854:	2b00      	cmp	r3, #0
 801d856:	d007      	beq.n	801d868 <tcp_shutdown+0x58>
      pbuf_free(pcb->refused_data);
 801d858:	68fb      	ldr	r3, [r7, #12]
 801d85a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801d85c:	4618      	mov	r0, r3
 801d85e:	f7ff fb8b 	bl	801cf78 <pbuf_free>
      pcb->refused_data = NULL;
 801d862:	68fb      	ldr	r3, [r7, #12]
 801d864:	2200      	movs	r2, #0
 801d866:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }
  if (shut_tx) {
 801d868:	687b      	ldr	r3, [r7, #4]
 801d86a:	2b00      	cmp	r3, #0
 801d86c:	d012      	beq.n	801d894 <tcp_shutdown+0x84>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 801d86e:	68fb      	ldr	r3, [r7, #12]
 801d870:	7d1b      	ldrb	r3, [r3, #20]
 801d872:	2b03      	cmp	r3, #3
 801d874:	db0b      	blt.n	801d88e <tcp_shutdown+0x7e>
 801d876:	2b04      	cmp	r3, #4
 801d878:	dd01      	ble.n	801d87e <tcp_shutdown+0x6e>
 801d87a:	2b07      	cmp	r3, #7
 801d87c:	d107      	bne.n	801d88e <tcp_shutdown+0x7e>
    case SYN_RCVD:
    case ESTABLISHED:
    case CLOSE_WAIT:
      return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 801d87e:	68bb      	ldr	r3, [r7, #8]
 801d880:	b2db      	uxtb	r3, r3
 801d882:	4619      	mov	r1, r3
 801d884:	68f8      	ldr	r0, [r7, #12]
 801d886:	f7ff fe5f 	bl	801d548 <tcp_close_shutdown>
 801d88a:	4603      	mov	r3, r0
 801d88c:	e003      	b.n	801d896 <tcp_shutdown+0x86>
    default:
      /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
        into CLOSED state, where the PCB is deallocated. */
      return ERR_CONN;
 801d88e:	f06f 030a 	mvn.w	r3, #10
 801d892:	e000      	b.n	801d896 <tcp_shutdown+0x86>
    }
  }
  return ERR_OK;
 801d894:	2300      	movs	r3, #0
}
 801d896:	4618      	mov	r0, r3
 801d898:	3710      	adds	r7, #16
 801d89a:	46bd      	mov	sp, r7
 801d89c:	bd80      	pop	{r7, pc}
	...

0801d8a0 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 801d8a0:	b580      	push	{r7, lr}
 801d8a2:	b08c      	sub	sp, #48	; 0x30
 801d8a4:	af02      	add	r7, sp, #8
 801d8a6:	6078      	str	r0, [r7, #4]
 801d8a8:	6039      	str	r1, [r7, #0]
  tcp_err_fn errf;
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801d8aa:	687b      	ldr	r3, [r7, #4]
 801d8ac:	7d1b      	ldrb	r3, [r3, #20]
 801d8ae:	2b01      	cmp	r3, #1
 801d8b0:	d106      	bne.n	801d8c0 <tcp_abandon+0x20>
 801d8b2:	4b4d      	ldr	r3, [pc, #308]	; (801d9e8 <tcp_abandon+0x148>)
 801d8b4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801d8b8:	494c      	ldr	r1, [pc, #304]	; (801d9ec <tcp_abandon+0x14c>)
 801d8ba:	484d      	ldr	r0, [pc, #308]	; (801d9f0 <tcp_abandon+0x150>)
 801d8bc:	f008 fb18 	bl	8025ef0 <iprintf>
    pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801d8c0:	687b      	ldr	r3, [r7, #4]
 801d8c2:	7d1b      	ldrb	r3, [r3, #20]
 801d8c4:	2b0a      	cmp	r3, #10
 801d8c6:	d108      	bne.n	801d8da <tcp_abandon+0x3a>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801d8c8:	6879      	ldr	r1, [r7, #4]
 801d8ca:	484a      	ldr	r0, [pc, #296]	; (801d9f4 <tcp_abandon+0x154>)
 801d8cc:	f001 f906 	bl	801eadc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 801d8d0:	6879      	ldr	r1, [r7, #4]
 801d8d2:	2001      	movs	r0, #1
 801d8d4:	f7fe fdf6 	bl	801c4c4 <memp_free>
    }
    last_state = pcb->state;
    memp_free(MEMP_TCP_PCB, pcb);
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
  }
}
 801d8d8:	e081      	b.n	801d9de <tcp_abandon+0x13e>
    int send_rst = 0;
 801d8da:	2300      	movs	r3, #0
 801d8dc:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801d8de:	2300      	movs	r3, #0
 801d8e0:	847b      	strh	r3, [r7, #34]	; 0x22
    seqno = pcb->snd_nxt;
 801d8e2:	687b      	ldr	r3, [r7, #4]
 801d8e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801d8e6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 801d8e8:	687b      	ldr	r3, [r7, #4]
 801d8ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d8ec:	617b      	str	r3, [r7, #20]
    errf = pcb->errf;
 801d8ee:	687b      	ldr	r3, [r7, #4]
 801d8f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801d8f4:	613b      	str	r3, [r7, #16]
    errf_arg = pcb->callback_arg;
 801d8f6:	687b      	ldr	r3, [r7, #4]
 801d8f8:	691b      	ldr	r3, [r3, #16]
 801d8fa:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801d8fc:	687b      	ldr	r3, [r7, #4]
 801d8fe:	7d1b      	ldrb	r3, [r3, #20]
 801d900:	2b00      	cmp	r3, #0
 801d902:	d126      	bne.n	801d952 <tcp_abandon+0xb2>
      if (pcb->local_port != 0) {
 801d904:	687b      	ldr	r3, [r7, #4]
 801d906:	8adb      	ldrh	r3, [r3, #22]
 801d908:	2b00      	cmp	r3, #0
 801d90a:	d02e      	beq.n	801d96a <tcp_abandon+0xca>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801d90c:	4b3a      	ldr	r3, [pc, #232]	; (801d9f8 <tcp_abandon+0x158>)
 801d90e:	681a      	ldr	r2, [r3, #0]
 801d910:	687b      	ldr	r3, [r7, #4]
 801d912:	429a      	cmp	r2, r3
 801d914:	d105      	bne.n	801d922 <tcp_abandon+0x82>
 801d916:	4b38      	ldr	r3, [pc, #224]	; (801d9f8 <tcp_abandon+0x158>)
 801d918:	681b      	ldr	r3, [r3, #0]
 801d91a:	68db      	ldr	r3, [r3, #12]
 801d91c:	4a36      	ldr	r2, [pc, #216]	; (801d9f8 <tcp_abandon+0x158>)
 801d91e:	6013      	str	r3, [r2, #0]
 801d920:	e013      	b.n	801d94a <tcp_abandon+0xaa>
 801d922:	4b35      	ldr	r3, [pc, #212]	; (801d9f8 <tcp_abandon+0x158>)
 801d924:	681b      	ldr	r3, [r3, #0]
 801d926:	61fb      	str	r3, [r7, #28]
 801d928:	e00c      	b.n	801d944 <tcp_abandon+0xa4>
 801d92a:	69fb      	ldr	r3, [r7, #28]
 801d92c:	68da      	ldr	r2, [r3, #12]
 801d92e:	687b      	ldr	r3, [r7, #4]
 801d930:	429a      	cmp	r2, r3
 801d932:	d104      	bne.n	801d93e <tcp_abandon+0x9e>
 801d934:	687b      	ldr	r3, [r7, #4]
 801d936:	68da      	ldr	r2, [r3, #12]
 801d938:	69fb      	ldr	r3, [r7, #28]
 801d93a:	60da      	str	r2, [r3, #12]
 801d93c:	e005      	b.n	801d94a <tcp_abandon+0xaa>
 801d93e:	69fb      	ldr	r3, [r7, #28]
 801d940:	68db      	ldr	r3, [r3, #12]
 801d942:	61fb      	str	r3, [r7, #28]
 801d944:	69fb      	ldr	r3, [r7, #28]
 801d946:	2b00      	cmp	r3, #0
 801d948:	d1ef      	bne.n	801d92a <tcp_abandon+0x8a>
 801d94a:	687b      	ldr	r3, [r7, #4]
 801d94c:	2200      	movs	r2, #0
 801d94e:	60da      	str	r2, [r3, #12]
 801d950:	e00b      	b.n	801d96a <tcp_abandon+0xca>
      send_rst = reset;
 801d952:	683b      	ldr	r3, [r7, #0]
 801d954:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801d956:	687b      	ldr	r3, [r7, #4]
 801d958:	8adb      	ldrh	r3, [r3, #22]
 801d95a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801d95c:	6879      	ldr	r1, [r7, #4]
 801d95e:	4827      	ldr	r0, [pc, #156]	; (801d9fc <tcp_abandon+0x15c>)
 801d960:	f001 f8bc 	bl	801eadc <tcp_pcb_remove>
 801d964:	4b26      	ldr	r3, [pc, #152]	; (801da00 <tcp_abandon+0x160>)
 801d966:	2201      	movs	r2, #1
 801d968:	701a      	strb	r2, [r3, #0]
    if (pcb->unacked != NULL) {
 801d96a:	687b      	ldr	r3, [r7, #4]
 801d96c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d96e:	2b00      	cmp	r3, #0
 801d970:	d004      	beq.n	801d97c <tcp_abandon+0xdc>
      tcp_segs_free(pcb->unacked);
 801d972:	687b      	ldr	r3, [r7, #4]
 801d974:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d976:	4618      	mov	r0, r3
 801d978:	f000 fe05 	bl	801e586 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 801d97c:	687b      	ldr	r3, [r7, #4]
 801d97e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801d980:	2b00      	cmp	r3, #0
 801d982:	d004      	beq.n	801d98e <tcp_abandon+0xee>
      tcp_segs_free(pcb->unsent);
 801d984:	687b      	ldr	r3, [r7, #4]
 801d986:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801d988:	4618      	mov	r0, r3
 801d98a:	f000 fdfc 	bl	801e586 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 801d98e:	687b      	ldr	r3, [r7, #4]
 801d990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d992:	2b00      	cmp	r3, #0
 801d994:	d004      	beq.n	801d9a0 <tcp_abandon+0x100>
      tcp_segs_free(pcb->ooseq);
 801d996:	687b      	ldr	r3, [r7, #4]
 801d998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801d99a:	4618      	mov	r0, r3
 801d99c:	f000 fdf3 	bl	801e586 <tcp_segs_free>
    if (send_rst) {
 801d9a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d9a2:	2b00      	cmp	r3, #0
 801d9a4:	d00c      	beq.n	801d9c0 <tcp_abandon+0x120>
      tcp_rst(seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801d9a6:	687a      	ldr	r2, [r7, #4]
 801d9a8:	687b      	ldr	r3, [r7, #4]
 801d9aa:	1d19      	adds	r1, r3, #4
 801d9ac:	687b      	ldr	r3, [r7, #4]
 801d9ae:	8b1b      	ldrh	r3, [r3, #24]
 801d9b0:	9301      	str	r3, [sp, #4]
 801d9b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801d9b4:	9300      	str	r3, [sp, #0]
 801d9b6:	460b      	mov	r3, r1
 801d9b8:	6979      	ldr	r1, [r7, #20]
 801d9ba:	69b8      	ldr	r0, [r7, #24]
 801d9bc:	f004 fd18 	bl	80223f0 <tcp_rst>
    last_state = pcb->state;
 801d9c0:	687b      	ldr	r3, [r7, #4]
 801d9c2:	7d1b      	ldrb	r3, [r3, #20]
 801d9c4:	72fb      	strb	r3, [r7, #11]
    memp_free(MEMP_TCP_PCB, pcb);
 801d9c6:	6879      	ldr	r1, [r7, #4]
 801d9c8:	2001      	movs	r0, #1
 801d9ca:	f7fe fd7b 	bl	801c4c4 <memp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801d9ce:	693b      	ldr	r3, [r7, #16]
 801d9d0:	2b00      	cmp	r3, #0
 801d9d2:	d004      	beq.n	801d9de <tcp_abandon+0x13e>
 801d9d4:	693b      	ldr	r3, [r7, #16]
 801d9d6:	f06f 010c 	mvn.w	r1, #12
 801d9da:	68f8      	ldr	r0, [r7, #12]
 801d9dc:	4798      	blx	r3
}
 801d9de:	bf00      	nop
 801d9e0:	3728      	adds	r7, #40	; 0x28
 801d9e2:	46bd      	mov	sp, r7
 801d9e4:	bd80      	pop	{r7, pc}
 801d9e6:	bf00      	nop
 801d9e8:	080283f8 	.word	0x080283f8
 801d9ec:	08028490 	.word	0x08028490
 801d9f0:	08028434 	.word	0x08028434
 801d9f4:	2000e8a0 	.word	0x2000e8a0
 801d9f8:	2000e89c 	.word	0x2000e89c
 801d9fc:	2000e890 	.word	0x2000e890
 801da00:	2000e88c 	.word	0x2000e88c

0801da04 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 801da04:	b580      	push	{r7, lr}
 801da06:	b082      	sub	sp, #8
 801da08:	af00      	add	r7, sp, #0
 801da0a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801da0c:	2101      	movs	r1, #1
 801da0e:	6878      	ldr	r0, [r7, #4]
 801da10:	f7ff ff46 	bl	801d8a0 <tcp_abandon>
}
 801da14:	bf00      	nop
 801da16:	3708      	adds	r7, #8
 801da18:	46bd      	mov	sp, r7
 801da1a:	bd80      	pop	{r7, pc}

0801da1c <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801da1c:	b580      	push	{r7, lr}
 801da1e:	b088      	sub	sp, #32
 801da20:	af00      	add	r7, sp, #0
 801da22:	60f8      	str	r0, [r7, #12]
 801da24:	60b9      	str	r1, [r7, #8]
 801da26:	4613      	mov	r3, r2
 801da28:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 801da2a:	2304      	movs	r3, #4
 801da2c:	617b      	str	r3, [r7, #20]
  struct tcp_pcb *cpcb;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801da2e:	68bb      	ldr	r3, [r7, #8]
 801da30:	2b00      	cmp	r3, #0
 801da32:	d101      	bne.n	801da38 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 801da34:	4b3c      	ldr	r3, [pc, #240]	; (801db28 <tcp_bind+0x10c>)
 801da36:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 801da38:	68fb      	ldr	r3, [r7, #12]
 801da3a:	2b00      	cmp	r3, #0
 801da3c:	d002      	beq.n	801da44 <tcp_bind+0x28>
 801da3e:	68bb      	ldr	r3, [r7, #8]
 801da40:	2b00      	cmp	r3, #0
 801da42:	d102      	bne.n	801da4a <tcp_bind+0x2e>
    return ERR_VAL;
 801da44:	f06f 0305 	mvn.w	r3, #5
 801da48:	e06a      	b.n	801db20 <tcp_bind+0x104>
  }

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801da4a:	68fb      	ldr	r3, [r7, #12]
 801da4c:	7d1b      	ldrb	r3, [r3, #20]
 801da4e:	2b00      	cmp	r3, #0
 801da50:	d009      	beq.n	801da66 <tcp_bind+0x4a>
 801da52:	4b36      	ldr	r3, [pc, #216]	; (801db2c <tcp_bind+0x110>)
 801da54:	f44f 7211 	mov.w	r2, #580	; 0x244
 801da58:	4935      	ldr	r1, [pc, #212]	; (801db30 <tcp_bind+0x114>)
 801da5a:	4836      	ldr	r0, [pc, #216]	; (801db34 <tcp_bind+0x118>)
 801da5c:	f008 fa48 	bl	8025ef0 <iprintf>
 801da60:	f06f 0305 	mvn.w	r3, #5
 801da64:	e05c      	b.n	801db20 <tcp_bind+0x104>
  if (ip_get_option(pcb, SOF_REUSEADDR)) {
    max_pcb_list = NUM_TCP_PCB_LISTS_NO_TIME_WAIT;
  }
#endif /* SO_REUSE */

  if (port == 0) {
 801da66:	88fb      	ldrh	r3, [r7, #6]
 801da68:	2b00      	cmp	r3, #0
 801da6a:	d109      	bne.n	801da80 <tcp_bind+0x64>
    port = tcp_new_port();
 801da6c:	f000 f9ba 	bl	801dde4 <tcp_new_port>
 801da70:	4603      	mov	r3, r0
 801da72:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801da74:	88fb      	ldrh	r3, [r7, #6]
 801da76:	2b00      	cmp	r3, #0
 801da78:	d135      	bne.n	801dae6 <tcp_bind+0xca>
      return ERR_BUF;
 801da7a:	f06f 0301 	mvn.w	r3, #1
 801da7e:	e04f      	b.n	801db20 <tcp_bind+0x104>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 801da80:	2300      	movs	r3, #0
 801da82:	61fb      	str	r3, [r7, #28]
 801da84:	e02b      	b.n	801dade <tcp_bind+0xc2>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801da86:	4a2c      	ldr	r2, [pc, #176]	; (801db38 <tcp_bind+0x11c>)
 801da88:	69fb      	ldr	r3, [r7, #28]
 801da8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801da8e:	681b      	ldr	r3, [r3, #0]
 801da90:	61bb      	str	r3, [r7, #24]
 801da92:	e01e      	b.n	801dad2 <tcp_bind+0xb6>
        if (cpcb->local_port == port) {
 801da94:	69bb      	ldr	r3, [r7, #24]
 801da96:	8adb      	ldrh	r3, [r3, #22]
 801da98:	88fa      	ldrh	r2, [r7, #6]
 801da9a:	429a      	cmp	r2, r3
 801da9c:	d116      	bne.n	801dacc <tcp_bind+0xb0>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801da9e:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801daa0:	2b00      	cmp	r3, #0
 801daa2:	d010      	beq.n	801dac6 <tcp_bind+0xaa>
                (ip_addr_isany(&cpcb->local_ip) ||
 801daa4:	69bb      	ldr	r3, [r7, #24]
 801daa6:	681b      	ldr	r3, [r3, #0]
 801daa8:	2b00      	cmp	r3, #0
 801daaa:	d00c      	beq.n	801dac6 <tcp_bind+0xaa>
 801daac:	68bb      	ldr	r3, [r7, #8]
 801daae:	2b00      	cmp	r3, #0
 801dab0:	d009      	beq.n	801dac6 <tcp_bind+0xaa>
                ip_addr_isany(ipaddr) ||
 801dab2:	68bb      	ldr	r3, [r7, #8]
 801dab4:	681b      	ldr	r3, [r3, #0]
 801dab6:	2b00      	cmp	r3, #0
 801dab8:	d005      	beq.n	801dac6 <tcp_bind+0xaa>
                ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801daba:	69bb      	ldr	r3, [r7, #24]
 801dabc:	681a      	ldr	r2, [r3, #0]
 801dabe:	68bb      	ldr	r3, [r7, #8]
 801dac0:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801dac2:	429a      	cmp	r2, r3
 801dac4:	d102      	bne.n	801dacc <tcp_bind+0xb0>
              return ERR_USE;
 801dac6:	f06f 0307 	mvn.w	r3, #7
 801daca:	e029      	b.n	801db20 <tcp_bind+0x104>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801dacc:	69bb      	ldr	r3, [r7, #24]
 801dace:	68db      	ldr	r3, [r3, #12]
 801dad0:	61bb      	str	r3, [r7, #24]
 801dad2:	69bb      	ldr	r3, [r7, #24]
 801dad4:	2b00      	cmp	r3, #0
 801dad6:	d1dd      	bne.n	801da94 <tcp_bind+0x78>
    for (i = 0; i < max_pcb_list; i++) {
 801dad8:	69fb      	ldr	r3, [r7, #28]
 801dada:	3301      	adds	r3, #1
 801dadc:	61fb      	str	r3, [r7, #28]
 801dade:	69fa      	ldr	r2, [r7, #28]
 801dae0:	697b      	ldr	r3, [r7, #20]
 801dae2:	429a      	cmp	r2, r3
 801dae4:	dbcf      	blt.n	801da86 <tcp_bind+0x6a>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)) {
 801dae6:	68bb      	ldr	r3, [r7, #8]
 801dae8:	2b00      	cmp	r3, #0
 801daea:	d00c      	beq.n	801db06 <tcp_bind+0xea>
 801daec:	68bb      	ldr	r3, [r7, #8]
 801daee:	681b      	ldr	r3, [r3, #0]
 801daf0:	2b00      	cmp	r3, #0
 801daf2:	d008      	beq.n	801db06 <tcp_bind+0xea>
    ip_addr_set(&pcb->local_ip, ipaddr);
 801daf4:	68bb      	ldr	r3, [r7, #8]
 801daf6:	2b00      	cmp	r3, #0
 801daf8:	d002      	beq.n	801db00 <tcp_bind+0xe4>
 801dafa:	68bb      	ldr	r3, [r7, #8]
 801dafc:	681b      	ldr	r3, [r3, #0]
 801dafe:	e000      	b.n	801db02 <tcp_bind+0xe6>
 801db00:	2300      	movs	r3, #0
 801db02:	68fa      	ldr	r2, [r7, #12]
 801db04:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 801db06:	68fb      	ldr	r3, [r7, #12]
 801db08:	88fa      	ldrh	r2, [r7, #6]
 801db0a:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 801db0c:	4b0b      	ldr	r3, [pc, #44]	; (801db3c <tcp_bind+0x120>)
 801db0e:	681a      	ldr	r2, [r3, #0]
 801db10:	68fb      	ldr	r3, [r7, #12]
 801db12:	60da      	str	r2, [r3, #12]
 801db14:	4a09      	ldr	r2, [pc, #36]	; (801db3c <tcp_bind+0x120>)
 801db16:	68fb      	ldr	r3, [r7, #12]
 801db18:	6013      	str	r3, [r2, #0]
 801db1a:	f004 feb7 	bl	802288c <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 801db1e:	2300      	movs	r3, #0
}
 801db20:	4618      	mov	r0, r3
 801db22:	3720      	adds	r7, #32
 801db24:	46bd      	mov	sp, r7
 801db26:	bd80      	pop	{r7, pc}
 801db28:	0802b724 	.word	0x0802b724
 801db2c:	080283f8 	.word	0x080283f8
 801db30:	080284c4 	.word	0x080284c4
 801db34:	08028434 	.word	0x08028434
 801db38:	0802b810 	.word	0x0802b810
 801db3c:	2000e89c 	.word	0x2000e89c

0801db40 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 801db40:	b580      	push	{r7, lr}
 801db42:	b084      	sub	sp, #16
 801db44:	af00      	add	r7, sp, #0
 801db46:	60f8      	str	r0, [r7, #12]
 801db48:	60b9      	str	r1, [r7, #8]
 801db4a:	4613      	mov	r3, r2
 801db4c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  tcp_abort(pcb);
 801db4e:	68b8      	ldr	r0, [r7, #8]
 801db50:	f7ff ff58 	bl	801da04 <tcp_abort>

  return ERR_ABRT;
 801db54:	f06f 030c 	mvn.w	r3, #12
}
 801db58:	4618      	mov	r0, r3
 801db5a:	3710      	adds	r7, #16
 801db5c:	46bd      	mov	sp, r7
 801db5e:	bd80      	pop	{r7, pc}

0801db60 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 801db60:	b580      	push	{r7, lr}
 801db62:	b088      	sub	sp, #32
 801db64:	af00      	add	r7, sp, #0
 801db66:	60f8      	str	r0, [r7, #12]
 801db68:	460b      	mov	r3, r1
 801db6a:	607a      	str	r2, [r7, #4]
 801db6c:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 801db6e:	2300      	movs	r3, #0
 801db70:	61fb      	str	r3, [r7, #28]
  err_t res;

  LWIP_UNUSED_ARG(backlog);
  LWIP_ERROR("tcp_listen: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801db72:	68fb      	ldr	r3, [r7, #12]
 801db74:	7d1b      	ldrb	r3, [r3, #20]
 801db76:	2b00      	cmp	r3, #0
 801db78:	d009      	beq.n	801db8e <tcp_listen_with_backlog_and_err+0x2e>
 801db7a:	4b3f      	ldr	r3, [pc, #252]	; (801dc78 <tcp_listen_with_backlog_and_err+0x118>)
 801db7c:	f44f 722d 	mov.w	r2, #692	; 0x2b4
 801db80:	493e      	ldr	r1, [pc, #248]	; (801dc7c <tcp_listen_with_backlog_and_err+0x11c>)
 801db82:	483f      	ldr	r0, [pc, #252]	; (801dc80 <tcp_listen_with_backlog_and_err+0x120>)
 801db84:	f008 f9b4 	bl	8025ef0 <iprintf>
 801db88:	23f1      	movs	r3, #241	; 0xf1
 801db8a:	76fb      	strb	r3, [r7, #27]
 801db8c:	e069      	b.n	801dc62 <tcp_listen_with_backlog_and_err+0x102>

  /* already listening? */
  if (pcb->state == LISTEN) {
 801db8e:	68fb      	ldr	r3, [r7, #12]
 801db90:	7d1b      	ldrb	r3, [r3, #20]
 801db92:	2b01      	cmp	r3, #1
 801db94:	d104      	bne.n	801dba0 <tcp_listen_with_backlog_and_err+0x40>
    lpcb = (struct tcp_pcb_listen*)pcb;
 801db96:	68fb      	ldr	r3, [r7, #12]
 801db98:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 801db9a:	23f7      	movs	r3, #247	; 0xf7
 801db9c:	76fb      	strb	r3, [r7, #27]
    goto done;
 801db9e:	e060      	b.n	801dc62 <tcp_listen_with_backlog_and_err+0x102>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 801dba0:	2002      	movs	r0, #2
 801dba2:	f7fe fc3d 	bl	801c420 <memp_malloc>
 801dba6:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 801dba8:	69fb      	ldr	r3, [r7, #28]
 801dbaa:	2b00      	cmp	r3, #0
 801dbac:	d102      	bne.n	801dbb4 <tcp_listen_with_backlog_and_err+0x54>
    res = ERR_MEM;
 801dbae:	23ff      	movs	r3, #255	; 0xff
 801dbb0:	76fb      	strb	r3, [r7, #27]
    goto done;
 801dbb2:	e056      	b.n	801dc62 <tcp_listen_with_backlog_and_err+0x102>
  }
  lpcb->callback_arg = pcb->callback_arg;
 801dbb4:	68fb      	ldr	r3, [r7, #12]
 801dbb6:	691a      	ldr	r2, [r3, #16]
 801dbb8:	69fb      	ldr	r3, [r7, #28]
 801dbba:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 801dbbc:	68fb      	ldr	r3, [r7, #12]
 801dbbe:	8ada      	ldrh	r2, [r3, #22]
 801dbc0:	69fb      	ldr	r3, [r7, #28]
 801dbc2:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 801dbc4:	69fb      	ldr	r3, [r7, #28]
 801dbc6:	2201      	movs	r2, #1
 801dbc8:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 801dbca:	68fb      	ldr	r3, [r7, #12]
 801dbcc:	7d5a      	ldrb	r2, [r3, #21]
 801dbce:	69fb      	ldr	r3, [r7, #28]
 801dbd0:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 801dbd2:	68fb      	ldr	r3, [r7, #12]
 801dbd4:	7a1a      	ldrb	r2, [r3, #8]
 801dbd6:	69fb      	ldr	r3, [r7, #28]
 801dbd8:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 801dbda:	68fb      	ldr	r3, [r7, #12]
 801dbdc:	7a9a      	ldrb	r2, [r3, #10]
 801dbde:	69fb      	ldr	r3, [r7, #28]
 801dbe0:	729a      	strb	r2, [r3, #10]
  lpcb->tos = pcb->tos;
 801dbe2:	68fb      	ldr	r3, [r7, #12]
 801dbe4:	7a5a      	ldrb	r2, [r3, #9]
 801dbe6:	69fb      	ldr	r3, [r7, #28]
 801dbe8:	725a      	strb	r2, [r3, #9]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 801dbea:	68fb      	ldr	r3, [r7, #12]
 801dbec:	681a      	ldr	r2, [r3, #0]
 801dbee:	69fb      	ldr	r3, [r7, #28]
 801dbf0:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 801dbf2:	68fb      	ldr	r3, [r7, #12]
 801dbf4:	8adb      	ldrh	r3, [r3, #22]
 801dbf6:	2b00      	cmp	r3, #0
 801dbf8:	d021      	beq.n	801dc3e <tcp_listen_with_backlog_and_err+0xde>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801dbfa:	4b22      	ldr	r3, [pc, #136]	; (801dc84 <tcp_listen_with_backlog_and_err+0x124>)
 801dbfc:	681a      	ldr	r2, [r3, #0]
 801dbfe:	68fb      	ldr	r3, [r7, #12]
 801dc00:	429a      	cmp	r2, r3
 801dc02:	d105      	bne.n	801dc10 <tcp_listen_with_backlog_and_err+0xb0>
 801dc04:	4b1f      	ldr	r3, [pc, #124]	; (801dc84 <tcp_listen_with_backlog_and_err+0x124>)
 801dc06:	681b      	ldr	r3, [r3, #0]
 801dc08:	68db      	ldr	r3, [r3, #12]
 801dc0a:	4a1e      	ldr	r2, [pc, #120]	; (801dc84 <tcp_listen_with_backlog_and_err+0x124>)
 801dc0c:	6013      	str	r3, [r2, #0]
 801dc0e:	e013      	b.n	801dc38 <tcp_listen_with_backlog_and_err+0xd8>
 801dc10:	4b1c      	ldr	r3, [pc, #112]	; (801dc84 <tcp_listen_with_backlog_and_err+0x124>)
 801dc12:	681b      	ldr	r3, [r3, #0]
 801dc14:	617b      	str	r3, [r7, #20]
 801dc16:	e00c      	b.n	801dc32 <tcp_listen_with_backlog_and_err+0xd2>
 801dc18:	697b      	ldr	r3, [r7, #20]
 801dc1a:	68da      	ldr	r2, [r3, #12]
 801dc1c:	68fb      	ldr	r3, [r7, #12]
 801dc1e:	429a      	cmp	r2, r3
 801dc20:	d104      	bne.n	801dc2c <tcp_listen_with_backlog_and_err+0xcc>
 801dc22:	68fb      	ldr	r3, [r7, #12]
 801dc24:	68da      	ldr	r2, [r3, #12]
 801dc26:	697b      	ldr	r3, [r7, #20]
 801dc28:	60da      	str	r2, [r3, #12]
 801dc2a:	e005      	b.n	801dc38 <tcp_listen_with_backlog_and_err+0xd8>
 801dc2c:	697b      	ldr	r3, [r7, #20]
 801dc2e:	68db      	ldr	r3, [r3, #12]
 801dc30:	617b      	str	r3, [r7, #20]
 801dc32:	697b      	ldr	r3, [r7, #20]
 801dc34:	2b00      	cmp	r3, #0
 801dc36:	d1ef      	bne.n	801dc18 <tcp_listen_with_backlog_and_err+0xb8>
 801dc38:	68fb      	ldr	r3, [r7, #12]
 801dc3a:	2200      	movs	r2, #0
 801dc3c:	60da      	str	r2, [r3, #12]
  }
  memp_free(MEMP_TCP_PCB, pcb);
 801dc3e:	68f9      	ldr	r1, [r7, #12]
 801dc40:	2001      	movs	r0, #1
 801dc42:	f7fe fc3f 	bl	801c4c4 <memp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 801dc46:	69fb      	ldr	r3, [r7, #28]
 801dc48:	4a0f      	ldr	r2, [pc, #60]	; (801dc88 <tcp_listen_with_backlog_and_err+0x128>)
 801dc4a:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801dc4c:	4b0f      	ldr	r3, [pc, #60]	; (801dc8c <tcp_listen_with_backlog_and_err+0x12c>)
 801dc4e:	681a      	ldr	r2, [r3, #0]
 801dc50:	69fb      	ldr	r3, [r7, #28]
 801dc52:	60da      	str	r2, [r3, #12]
 801dc54:	4a0d      	ldr	r2, [pc, #52]	; (801dc8c <tcp_listen_with_backlog_and_err+0x12c>)
 801dc56:	69fb      	ldr	r3, [r7, #28]
 801dc58:	6013      	str	r3, [r2, #0]
 801dc5a:	f004 fe17 	bl	802288c <tcp_timer_needed>
  res = ERR_OK;
 801dc5e:	2300      	movs	r3, #0
 801dc60:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 801dc62:	687b      	ldr	r3, [r7, #4]
 801dc64:	2b00      	cmp	r3, #0
 801dc66:	d002      	beq.n	801dc6e <tcp_listen_with_backlog_and_err+0x10e>
    *err = res;
 801dc68:	687b      	ldr	r3, [r7, #4]
 801dc6a:	7efa      	ldrb	r2, [r7, #27]
 801dc6c:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 801dc6e:	69fb      	ldr	r3, [r7, #28]
}
 801dc70:	4618      	mov	r0, r3
 801dc72:	3720      	adds	r7, #32
 801dc74:	46bd      	mov	sp, r7
 801dc76:	bd80      	pop	{r7, pc}
 801dc78:	080283f8 	.word	0x080283f8
 801dc7c:	080284ec 	.word	0x080284ec
 801dc80:	08028434 	.word	0x08028434
 801dc84:	2000e89c 	.word	0x2000e89c
 801dc88:	0801db41 	.word	0x0801db41
 801dc8c:	2000e898 	.word	0x2000e898

0801dc90 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 801dc90:	b580      	push	{r7, lr}
 801dc92:	b084      	sub	sp, #16
 801dc94:	af00      	add	r7, sp, #0
 801dc96:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801dc98:	687b      	ldr	r3, [r7, #4]
 801dc9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801dc9c:	687a      	ldr	r2, [r7, #4]
 801dc9e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 801dca0:	4413      	add	r3, r2
 801dca2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801dca4:	687b      	ldr	r3, [r7, #4]
 801dca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dca8:	687a      	ldr	r2, [r7, #4]
 801dcaa:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801dcac:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 801dcb0:	d802      	bhi.n	801dcb8 <tcp_update_rcv_ann_wnd+0x28>
 801dcb2:	687a      	ldr	r2, [r7, #4]
 801dcb4:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 801dcb6:	e001      	b.n	801dcbc <tcp_update_rcv_ann_wnd+0x2c>
 801dcb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801dcbc:	4413      	add	r3, r2
 801dcbe:	68fa      	ldr	r2, [r7, #12]
 801dcc0:	1ad3      	subs	r3, r2, r3
 801dcc2:	2b00      	cmp	r3, #0
 801dcc4:	db08      	blt.n	801dcd8 <tcp_update_rcv_ann_wnd+0x48>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801dcc6:	687b      	ldr	r3, [r7, #4]
 801dcc8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801dcca:	687b      	ldr	r3, [r7, #4]
 801dccc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 801dcce:	687b      	ldr	r3, [r7, #4]
 801dcd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dcd2:	68fa      	ldr	r2, [r7, #12]
 801dcd4:	1ad3      	subs	r3, r2, r3
 801dcd6:	e020      	b.n	801dd1a <tcp_update_rcv_ann_wnd+0x8a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801dcd8:	687b      	ldr	r3, [r7, #4]
 801dcda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801dcdc:	687b      	ldr	r3, [r7, #4]
 801dcde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dce0:	1ad3      	subs	r3, r2, r3
 801dce2:	2b00      	cmp	r3, #0
 801dce4:	dd03      	ble.n	801dcee <tcp_update_rcv_ann_wnd+0x5e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801dce6:	687b      	ldr	r3, [r7, #4]
 801dce8:	2200      	movs	r2, #0
 801dcea:	855a      	strh	r2, [r3, #42]	; 0x2a
 801dcec:	e014      	b.n	801dd18 <tcp_update_rcv_ann_wnd+0x88>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 801dcee:	687b      	ldr	r3, [r7, #4]
 801dcf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801dcf2:	687b      	ldr	r3, [r7, #4]
 801dcf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801dcf6:	1ad3      	subs	r3, r2, r3
 801dcf8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801dcfa:	68bb      	ldr	r3, [r7, #8]
 801dcfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801dd00:	d306      	bcc.n	801dd10 <tcp_update_rcv_ann_wnd+0x80>
 801dd02:	4b08      	ldr	r3, [pc, #32]	; (801dd24 <tcp_update_rcv_ann_wnd+0x94>)
 801dd04:	f44f 7242 	mov.w	r2, #776	; 0x308
 801dd08:	4907      	ldr	r1, [pc, #28]	; (801dd28 <tcp_update_rcv_ann_wnd+0x98>)
 801dd0a:	4808      	ldr	r0, [pc, #32]	; (801dd2c <tcp_update_rcv_ann_wnd+0x9c>)
 801dd0c:	f008 f8f0 	bl	8025ef0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801dd10:	68bb      	ldr	r3, [r7, #8]
 801dd12:	b29a      	uxth	r2, r3
 801dd14:	687b      	ldr	r3, [r7, #4]
 801dd16:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 801dd18:	2300      	movs	r3, #0
  }
}
 801dd1a:	4618      	mov	r0, r3
 801dd1c:	3710      	adds	r7, #16
 801dd1e:	46bd      	mov	sp, r7
 801dd20:	bd80      	pop	{r7, pc}
 801dd22:	bf00      	nop
 801dd24:	080283f8 	.word	0x080283f8
 801dd28:	08028510 	.word	0x08028510
 801dd2c:	08028434 	.word	0x08028434

0801dd30 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 801dd30:	b580      	push	{r7, lr}
 801dd32:	b084      	sub	sp, #16
 801dd34:	af00      	add	r7, sp, #0
 801dd36:	6078      	str	r0, [r7, #4]
 801dd38:	460b      	mov	r3, r1
 801dd3a:	807b      	strh	r3, [r7, #2]
  int wnd_inflation;

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801dd3c:	687b      	ldr	r3, [r7, #4]
 801dd3e:	7d1b      	ldrb	r3, [r3, #20]
 801dd40:	2b01      	cmp	r3, #1
 801dd42:	d106      	bne.n	801dd52 <tcp_recved+0x22>
 801dd44:	4b23      	ldr	r3, [pc, #140]	; (801ddd4 <tcp_recved+0xa4>)
 801dd46:	f44f 7248 	mov.w	r2, #800	; 0x320
 801dd4a:	4923      	ldr	r1, [pc, #140]	; (801ddd8 <tcp_recved+0xa8>)
 801dd4c:	4823      	ldr	r0, [pc, #140]	; (801dddc <tcp_recved+0xac>)
 801dd4e:	f008 f8cf 	bl	8025ef0 <iprintf>
    pcb->state != LISTEN);

  pcb->rcv_wnd += len;
 801dd52:	687b      	ldr	r3, [r7, #4]
 801dd54:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801dd56:	887b      	ldrh	r3, [r7, #2]
 801dd58:	4413      	add	r3, r2
 801dd5a:	b29a      	uxth	r2, r3
 801dd5c:	687b      	ldr	r3, [r7, #4]
 801dd5e:	851a      	strh	r2, [r3, #40]	; 0x28
  if (pcb->rcv_wnd > TCP_WND_MAX(pcb)) {
 801dd60:	687b      	ldr	r3, [r7, #4]
 801dd62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801dd64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801dd68:	d904      	bls.n	801dd74 <tcp_recved+0x44>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801dd6a:	687b      	ldr	r3, [r7, #4]
 801dd6c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801dd70:	851a      	strh	r2, [r3, #40]	; 0x28
 801dd72:	e017      	b.n	801dda4 <tcp_recved+0x74>
  } else if (pcb->rcv_wnd == 0) {
 801dd74:	687b      	ldr	r3, [r7, #4]
 801dd76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801dd78:	2b00      	cmp	r3, #0
 801dd7a:	d113      	bne.n	801dda4 <tcp_recved+0x74>
    /* rcv_wnd overflowed */
    if ((pcb->state == CLOSE_WAIT) || (pcb->state == LAST_ACK)) {
 801dd7c:	687b      	ldr	r3, [r7, #4]
 801dd7e:	7d1b      	ldrb	r3, [r3, #20]
 801dd80:	2b07      	cmp	r3, #7
 801dd82:	d003      	beq.n	801dd8c <tcp_recved+0x5c>
 801dd84:	687b      	ldr	r3, [r7, #4]
 801dd86:	7d1b      	ldrb	r3, [r3, #20]
 801dd88:	2b09      	cmp	r3, #9
 801dd8a:	d104      	bne.n	801dd96 <tcp_recved+0x66>
      /* In passive close, we allow this, since the FIN bit is added to rcv_wnd
         by the stack itself, since it is not mandatory for an application
         to call tcp_recved() for the FIN bit, but e.g. the netconn API does so. */
      pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801dd8c:	687b      	ldr	r3, [r7, #4]
 801dd8e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801dd92:	851a      	strh	r2, [r3, #40]	; 0x28
 801dd94:	e006      	b.n	801dda4 <tcp_recved+0x74>
    } else {
      LWIP_ASSERT("tcp_recved: len wrapped rcv_wnd\n", 0);
 801dd96:	4b0f      	ldr	r3, [pc, #60]	; (801ddd4 <tcp_recved+0xa4>)
 801dd98:	f240 322d 	movw	r2, #813	; 0x32d
 801dd9c:	4910      	ldr	r1, [pc, #64]	; (801dde0 <tcp_recved+0xb0>)
 801dd9e:	480f      	ldr	r0, [pc, #60]	; (801dddc <tcp_recved+0xac>)
 801dda0:	f008 f8a6 	bl	8025ef0 <iprintf>
    }
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801dda4:	6878      	ldr	r0, [r7, #4]
 801dda6:	f7ff ff73 	bl	801dc90 <tcp_update_rcv_ann_wnd>
 801ddaa:	4603      	mov	r3, r0
 801ddac:	60fb      	str	r3, [r7, #12]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801ddae:	68fb      	ldr	r3, [r7, #12]
 801ddb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801ddb4:	db09      	blt.n	801ddca <tcp_recved+0x9a>
    tcp_ack_now(pcb);
 801ddb6:	687b      	ldr	r3, [r7, #4]
 801ddb8:	7e9b      	ldrb	r3, [r3, #26]
 801ddba:	f043 0302 	orr.w	r3, r3, #2
 801ddbe:	b2da      	uxtb	r2, r3
 801ddc0:	687b      	ldr	r3, [r7, #4]
 801ddc2:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801ddc4:	6878      	ldr	r0, [r7, #4]
 801ddc6:	f004 f88b 	bl	8021ee0 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
         len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 801ddca:	bf00      	nop
 801ddcc:	3710      	adds	r7, #16
 801ddce:	46bd      	mov	sp, r7
 801ddd0:	bd80      	pop	{r7, pc}
 801ddd2:	bf00      	nop
 801ddd4:	080283f8 	.word	0x080283f8
 801ddd8:	0802852c 	.word	0x0802852c
 801dddc:	08028434 	.word	0x08028434
 801dde0:	08028554 	.word	0x08028554

0801dde4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 801dde4:	b480      	push	{r7}
 801dde6:	b083      	sub	sp, #12
 801dde8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 801ddea:	2300      	movs	r3, #0
 801ddec:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  if (tcp_port++ == TCP_LOCAL_PORT_RANGE_END) {
 801ddee:	4b1d      	ldr	r3, [pc, #116]	; (801de64 <tcp_new_port+0x80>)
 801ddf0:	881b      	ldrh	r3, [r3, #0]
 801ddf2:	1c5a      	adds	r2, r3, #1
 801ddf4:	b291      	uxth	r1, r2
 801ddf6:	4a1b      	ldr	r2, [pc, #108]	; (801de64 <tcp_new_port+0x80>)
 801ddf8:	8011      	strh	r1, [r2, #0]
 801ddfa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ddfe:	4293      	cmp	r3, r2
 801de00:	d103      	bne.n	801de0a <tcp_new_port+0x26>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 801de02:	4b18      	ldr	r3, [pc, #96]	; (801de64 <tcp_new_port+0x80>)
 801de04:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 801de08:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801de0a:	2300      	movs	r3, #0
 801de0c:	71fb      	strb	r3, [r7, #7]
 801de0e:	e01e      	b.n	801de4e <tcp_new_port+0x6a>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801de10:	79fb      	ldrb	r3, [r7, #7]
 801de12:	4a15      	ldr	r2, [pc, #84]	; (801de68 <tcp_new_port+0x84>)
 801de14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801de18:	681b      	ldr	r3, [r3, #0]
 801de1a:	603b      	str	r3, [r7, #0]
 801de1c:	e011      	b.n	801de42 <tcp_new_port+0x5e>
      if (pcb->local_port == tcp_port) {
 801de1e:	683b      	ldr	r3, [r7, #0]
 801de20:	8ada      	ldrh	r2, [r3, #22]
 801de22:	4b10      	ldr	r3, [pc, #64]	; (801de64 <tcp_new_port+0x80>)
 801de24:	881b      	ldrh	r3, [r3, #0]
 801de26:	429a      	cmp	r2, r3
 801de28:	d108      	bne.n	801de3c <tcp_new_port+0x58>
        if (++n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 801de2a:	88bb      	ldrh	r3, [r7, #4]
 801de2c:	3301      	adds	r3, #1
 801de2e:	80bb      	strh	r3, [r7, #4]
 801de30:	88bb      	ldrh	r3, [r7, #4]
 801de32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801de36:	d3da      	bcc.n	801ddee <tcp_new_port+0xa>
          return 0;
 801de38:	2300      	movs	r3, #0
 801de3a:	e00d      	b.n	801de58 <tcp_new_port+0x74>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 801de3c:	683b      	ldr	r3, [r7, #0]
 801de3e:	68db      	ldr	r3, [r3, #12]
 801de40:	603b      	str	r3, [r7, #0]
 801de42:	683b      	ldr	r3, [r7, #0]
 801de44:	2b00      	cmp	r3, #0
 801de46:	d1ea      	bne.n	801de1e <tcp_new_port+0x3a>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 801de48:	79fb      	ldrb	r3, [r7, #7]
 801de4a:	3301      	adds	r3, #1
 801de4c:	71fb      	strb	r3, [r7, #7]
 801de4e:	79fb      	ldrb	r3, [r7, #7]
 801de50:	2b03      	cmp	r3, #3
 801de52:	d9dd      	bls.n	801de10 <tcp_new_port+0x2c>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 801de54:	4b03      	ldr	r3, [pc, #12]	; (801de64 <tcp_new_port+0x80>)
 801de56:	881b      	ldrh	r3, [r3, #0]
}
 801de58:	4618      	mov	r0, r3
 801de5a:	370c      	adds	r7, #12
 801de5c:	46bd      	mov	sp, r7
 801de5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de62:	4770      	bx	lr
 801de64:	20000008 	.word	0x20000008
 801de68:	0802b810 	.word	0x0802b810

0801de6c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 801de6c:	b5b0      	push	{r4, r5, r7, lr}
 801de6e:	b08c      	sub	sp, #48	; 0x30
 801de70:	af02      	add	r7, sp, #8
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801de72:	2300      	movs	r3, #0
 801de74:	777b      	strb	r3, [r7, #29]

  ++tcp_ticks;
 801de76:	4b97      	ldr	r3, [pc, #604]	; (801e0d4 <tcp_slowtmr+0x268>)
 801de78:	681b      	ldr	r3, [r3, #0]
 801de7a:	3301      	adds	r3, #1
 801de7c:	4a95      	ldr	r2, [pc, #596]	; (801e0d4 <tcp_slowtmr+0x268>)
 801de7e:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801de80:	4b95      	ldr	r3, [pc, #596]	; (801e0d8 <tcp_slowtmr+0x26c>)
 801de82:	781b      	ldrb	r3, [r3, #0]
 801de84:	3301      	adds	r3, #1
 801de86:	b2da      	uxtb	r2, r3
 801de88:	4b93      	ldr	r3, [pc, #588]	; (801e0d8 <tcp_slowtmr+0x26c>)
 801de8a:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 801de8c:	2300      	movs	r3, #0
 801de8e:	623b      	str	r3, [r7, #32]
  pcb = tcp_active_pcbs;
 801de90:	4b92      	ldr	r3, [pc, #584]	; (801e0dc <tcp_slowtmr+0x270>)
 801de92:	681b      	ldr	r3, [r3, #0]
 801de94:	627b      	str	r3, [r7, #36]	; 0x24
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 801de96:	e227      	b.n	801e2e8 <tcp_slowtmr+0x47c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801de98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801de9a:	7d1b      	ldrb	r3, [r3, #20]
 801de9c:	2b00      	cmp	r3, #0
 801de9e:	d106      	bne.n	801deae <tcp_slowtmr+0x42>
 801dea0:	4b8f      	ldr	r3, [pc, #572]	; (801e0e0 <tcp_slowtmr+0x274>)
 801dea2:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 801dea6:	498f      	ldr	r1, [pc, #572]	; (801e0e4 <tcp_slowtmr+0x278>)
 801dea8:	488f      	ldr	r0, [pc, #572]	; (801e0e8 <tcp_slowtmr+0x27c>)
 801deaa:	f008 f821 	bl	8025ef0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801deae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801deb0:	7d1b      	ldrb	r3, [r3, #20]
 801deb2:	2b01      	cmp	r3, #1
 801deb4:	d106      	bne.n	801dec4 <tcp_slowtmr+0x58>
 801deb6:	4b8a      	ldr	r3, [pc, #552]	; (801e0e0 <tcp_slowtmr+0x274>)
 801deb8:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801debc:	498b      	ldr	r1, [pc, #556]	; (801e0ec <tcp_slowtmr+0x280>)
 801debe:	488a      	ldr	r0, [pc, #552]	; (801e0e8 <tcp_slowtmr+0x27c>)
 801dec0:	f008 f816 	bl	8025ef0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 801dec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dec6:	7d1b      	ldrb	r3, [r3, #20]
 801dec8:	2b0a      	cmp	r3, #10
 801deca:	d106      	bne.n	801deda <tcp_slowtmr+0x6e>
 801decc:	4b84      	ldr	r3, [pc, #528]	; (801e0e0 <tcp_slowtmr+0x274>)
 801dece:	f240 32f2 	movw	r2, #1010	; 0x3f2
 801ded2:	4987      	ldr	r1, [pc, #540]	; (801e0f0 <tcp_slowtmr+0x284>)
 801ded4:	4884      	ldr	r0, [pc, #528]	; (801e0e8 <tcp_slowtmr+0x27c>)
 801ded6:	f008 f80b 	bl	8025ef0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 801deda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dedc:	7f5a      	ldrb	r2, [r3, #29]
 801dede:	4b7e      	ldr	r3, [pc, #504]	; (801e0d8 <tcp_slowtmr+0x26c>)
 801dee0:	781b      	ldrb	r3, [r3, #0]
 801dee2:	429a      	cmp	r2, r3
 801dee4:	d103      	bne.n	801deee <tcp_slowtmr+0x82>
      /* skip this pcb, we have already processed it */
      pcb = pcb->next;
 801dee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dee8:	68db      	ldr	r3, [r3, #12]
 801deea:	627b      	str	r3, [r7, #36]	; 0x24
      continue;
 801deec:	e1fc      	b.n	801e2e8 <tcp_slowtmr+0x47c>
    }
    pcb->last_timer = tcp_timer_ctr;
 801deee:	4b7a      	ldr	r3, [pc, #488]	; (801e0d8 <tcp_slowtmr+0x26c>)
 801def0:	781a      	ldrb	r2, [r3, #0]
 801def2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801def4:	775a      	strb	r2, [r3, #29]

    pcb_remove = 0;
 801def6:	2300      	movs	r3, #0
 801def8:	77fb      	strb	r3, [r7, #31]
    pcb_reset = 0;
 801defa:	2300      	movs	r3, #0
 801defc:	77bb      	strb	r3, [r7, #30]

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 801defe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df00:	7d1b      	ldrb	r3, [r3, #20]
 801df02:	2b02      	cmp	r3, #2
 801df04:	d108      	bne.n	801df18 <tcp_slowtmr+0xac>
 801df06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df08:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801df0c:	2b05      	cmp	r3, #5
 801df0e:	d903      	bls.n	801df18 <tcp_slowtmr+0xac>
      ++pcb_remove;
 801df10:	7ffb      	ldrb	r3, [r7, #31]
 801df12:	3301      	adds	r3, #1
 801df14:	77fb      	strb	r3, [r7, #31]
 801df16:	e0a2      	b.n	801e05e <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    }
    else if (pcb->nrtx >= TCP_MAXRTX) {
 801df18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801df1e:	2b0b      	cmp	r3, #11
 801df20:	d903      	bls.n	801df2a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 801df22:	7ffb      	ldrb	r3, [r7, #31]
 801df24:	3301      	adds	r3, #1
 801df26:	77fb      	strb	r3, [r7, #31]
 801df28:	e099      	b.n	801e05e <tcp_slowtmr+0x1f2>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 801df2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df2c:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801df30:	2b00      	cmp	r3, #0
 801df32:	d032      	beq.n	801df9a <tcp_slowtmr+0x12e>
        /* If snd_wnd is zero, use persist timer to send 1 byte probes
         * instead of using the standard retransmission mechanism. */
        u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff-1];
 801df34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df36:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801df3a:	3b01      	subs	r3, #1
 801df3c:	4a6d      	ldr	r2, [pc, #436]	; (801e0f4 <tcp_slowtmr+0x288>)
 801df3e:	5cd3      	ldrb	r3, [r2, r3]
 801df40:	773b      	strb	r3, [r7, #28]
        if (pcb->persist_cnt < backoff_cnt) {
 801df42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df44:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 801df48:	7f3a      	ldrb	r2, [r7, #28]
 801df4a:	429a      	cmp	r2, r3
 801df4c:	d907      	bls.n	801df5e <tcp_slowtmr+0xf2>
          pcb->persist_cnt++;
 801df4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df50:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 801df54:	3301      	adds	r3, #1
 801df56:	b2da      	uxtb	r2, r3
 801df58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df5a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
        }
        if (pcb->persist_cnt >= backoff_cnt) {
 801df5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df60:	f893 3094 	ldrb.w	r3, [r3, #148]	; 0x94
 801df64:	7f3a      	ldrb	r2, [r7, #28]
 801df66:	429a      	cmp	r2, r3
 801df68:	d879      	bhi.n	801e05e <tcp_slowtmr+0x1f2>
          if (tcp_zero_window_probe(pcb) == ERR_OK) {
 801df6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801df6c:	f004 fbce 	bl	802270c <tcp_zero_window_probe>
 801df70:	4603      	mov	r3, r0
 801df72:	2b00      	cmp	r3, #0
 801df74:	d173      	bne.n	801e05e <tcp_slowtmr+0x1f2>
            pcb->persist_cnt = 0;
 801df76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df78:	2200      	movs	r2, #0
 801df7a:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
            if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801df7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df80:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801df84:	2b06      	cmp	r3, #6
 801df86:	d86a      	bhi.n	801e05e <tcp_slowtmr+0x1f2>
              pcb->persist_backoff++;
 801df88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df8a:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 801df8e:	3301      	adds	r3, #1
 801df90:	b2da      	uxtb	r2, r3
 801df92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df94:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 801df98:	e061      	b.n	801e05e <tcp_slowtmr+0x1f2>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if (pcb->rtime >= 0) {
 801df9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df9c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801dfa0:	2b00      	cmp	r3, #0
 801dfa2:	db08      	blt.n	801dfb6 <tcp_slowtmr+0x14a>
          ++pcb->rtime;
 801dfa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfa6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801dfaa:	b29b      	uxth	r3, r3
 801dfac:	3301      	adds	r3, #1
 801dfae:	b29b      	uxth	r3, r3
 801dfb0:	b21a      	sxth	r2, r3
 801dfb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfb4:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->unacked != NULL && pcb->rtime >= pcb->rto) {
 801dfb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801dfba:	2b00      	cmp	r3, #0
 801dfbc:	d04f      	beq.n	801e05e <tcp_slowtmr+0x1f2>
 801dfbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfc0:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 801dfc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfc6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801dfca:	429a      	cmp	r2, r3
 801dfcc:	db47      	blt.n	801e05e <tcp_slowtmr+0x1f2>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));

          /* Double retransmission time-out unless we are trying to
           * connect to somebody (i.e., we are in SYN_SENT). */
          if (pcb->state != SYN_SENT) {
 801dfce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfd0:	7d1b      	ldrb	r3, [r3, #20]
 801dfd2:	2b02      	cmp	r3, #2
 801dfd4:	d018      	beq.n	801e008 <tcp_slowtmr+0x19c>
            u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff)-1);
 801dfd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801dfdc:	2b0c      	cmp	r3, #12
 801dfde:	bf28      	it	cs
 801dfe0:	230c      	movcs	r3, #12
 801dfe2:	76fb      	strb	r3, [r7, #27]
            pcb->rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 801dfe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dfe6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801dfea:	10db      	asrs	r3, r3, #3
 801dfec:	b21b      	sxth	r3, r3
 801dfee:	461a      	mov	r2, r3
 801dff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dff2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801dff6:	4413      	add	r3, r2
 801dff8:	7efa      	ldrb	r2, [r7, #27]
 801dffa:	493f      	ldr	r1, [pc, #252]	; (801e0f8 <tcp_slowtmr+0x28c>)
 801dffc:	5c8a      	ldrb	r2, [r1, r2]
 801dffe:	4093      	lsls	r3, r2
 801e000:	b21a      	sxth	r2, r3
 801e002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e004:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
          }

          /* Reset the retransmission timer. */
          pcb->rtime = 0;
 801e008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e00a:	2200      	movs	r2, #0
 801e00c:	861a      	strh	r2, [r3, #48]	; 0x30

          /* Reduce congestion window and ssthresh. */
          eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 801e00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e010:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801e014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e016:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801e01a:	4293      	cmp	r3, r2
 801e01c:	bf28      	it	cs
 801e01e:	4613      	movcs	r3, r2
 801e020:	833b      	strh	r3, [r7, #24]
          pcb->ssthresh = eff_wnd >> 1;
 801e022:	8b3b      	ldrh	r3, [r7, #24]
 801e024:	085b      	lsrs	r3, r3, #1
 801e026:	b29a      	uxth	r2, r3
 801e028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e02a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 801e02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e030:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801e034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e036:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801e038:	005b      	lsls	r3, r3, #1
 801e03a:	b29b      	uxth	r3, r3
 801e03c:	429a      	cmp	r2, r3
 801e03e:	d206      	bcs.n	801e04e <tcp_slowtmr+0x1e2>
            pcb->ssthresh = (pcb->mss << 1);
 801e040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e042:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801e044:	005b      	lsls	r3, r3, #1
 801e046:	b29a      	uxth	r2, r3
 801e048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e04a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
          }
          pcb->cwnd = pcb->mss;
 801e04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e050:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801e052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e054:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          /* The following needs to be called AFTER cwnd is set to one
             mss - STJ */
          tcp_rexmit_rto(pcb);
 801e058:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e05a:	f004 fa3d 	bl	80224d8 <tcp_rexmit_rto>
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 801e05e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e060:	7d1b      	ldrb	r3, [r3, #20]
 801e062:	2b06      	cmp	r3, #6
 801e064:	d10f      	bne.n	801e086 <tcp_slowtmr+0x21a>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 801e066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e068:	7e9b      	ldrb	r3, [r3, #26]
 801e06a:	f003 0310 	and.w	r3, r3, #16
 801e06e:	2b00      	cmp	r3, #0
 801e070:	d009      	beq.n	801e086 <tcp_slowtmr+0x21a>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801e072:	4b18      	ldr	r3, [pc, #96]	; (801e0d4 <tcp_slowtmr+0x268>)
 801e074:	681a      	ldr	r2, [r3, #0]
 801e076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e078:	6a1b      	ldr	r3, [r3, #32]
 801e07a:	1ad3      	subs	r3, r2, r3
 801e07c:	2b28      	cmp	r3, #40	; 0x28
 801e07e:	d902      	bls.n	801e086 <tcp_slowtmr+0x21a>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801e080:	7ffb      	ldrb	r3, [r7, #31]
 801e082:	3301      	adds	r3, #1
 801e084:	77fb      	strb	r3, [r7, #31]
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801e086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e088:	7a1b      	ldrb	r3, [r3, #8]
 801e08a:	f003 0308 	and.w	r3, r3, #8
 801e08e:	2b00      	cmp	r3, #0
 801e090:	d05d      	beq.n	801e14e <tcp_slowtmr+0x2e2>
       ((pcb->state == ESTABLISHED) ||
 801e092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e094:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 801e096:	2b04      	cmp	r3, #4
 801e098:	d003      	beq.n	801e0a2 <tcp_slowtmr+0x236>
        (pcb->state == CLOSE_WAIT))) {
 801e09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e09c:	7d1b      	ldrb	r3, [r3, #20]
       ((pcb->state == ESTABLISHED) ||
 801e09e:	2b07      	cmp	r3, #7
 801e0a0:	d155      	bne.n	801e14e <tcp_slowtmr+0x2e2>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801e0a2:	4b0c      	ldr	r3, [pc, #48]	; (801e0d4 <tcp_slowtmr+0x268>)
 801e0a4:	681a      	ldr	r2, [r3, #0]
 801e0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e0a8:	6a1b      	ldr	r3, [r3, #32]
 801e0aa:	1ad2      	subs	r2, r2, r3
         (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL)
 801e0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e0ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801e0b2:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 801e0b6:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 801e0ba:	4910      	ldr	r1, [pc, #64]	; (801e0fc <tcp_slowtmr+0x290>)
 801e0bc:	fba1 1303 	umull	r1, r3, r1, r3
 801e0c0:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801e0c2:	429a      	cmp	r2, r3
 801e0c4:	d91c      	bls.n	801e100 <tcp_slowtmr+0x294>
      {
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print(TCP_DEBUG, &pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 801e0c6:	7ffb      	ldrb	r3, [r7, #31]
 801e0c8:	3301      	adds	r3, #1
 801e0ca:	77fb      	strb	r3, [r7, #31]
        ++pcb_reset;
 801e0cc:	7fbb      	ldrb	r3, [r7, #30]
 801e0ce:	3301      	adds	r3, #1
 801e0d0:	77bb      	strb	r3, [r7, #30]
 801e0d2:	e03c      	b.n	801e14e <tcp_slowtmr+0x2e2>
 801e0d4:	2000e894 	.word	0x2000e894
 801e0d8:	200094f2 	.word	0x200094f2
 801e0dc:	2000e890 	.word	0x2000e890
 801e0e0:	080283f8 	.word	0x080283f8
 801e0e4:	080285a8 	.word	0x080285a8
 801e0e8:	08028434 	.word	0x08028434
 801e0ec:	080285d4 	.word	0x080285d4
 801e0f0:	08028600 	.word	0x08028600
 801e0f4:	0802b808 	.word	0x0802b808
 801e0f8:	0802b7f8 	.word	0x0802b7f8
 801e0fc:	10624dd3 	.word	0x10624dd3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801e100:	4b97      	ldr	r3, [pc, #604]	; (801e360 <tcp_slowtmr+0x4f4>)
 801e102:	681a      	ldr	r2, [r3, #0]
 801e104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e106:	6a1b      	ldr	r3, [r3, #32]
 801e108:	1ad2      	subs	r2, r2, r3
                (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 801e10a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e10c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 801e110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e112:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801e116:	4618      	mov	r0, r3
 801e118:	4b92      	ldr	r3, [pc, #584]	; (801e364 <tcp_slowtmr+0x4f8>)
 801e11a:	fb03 f300 	mul.w	r3, r3, r0
 801e11e:	440b      	add	r3, r1
                / TCP_SLOW_INTERVAL)
 801e120:	4991      	ldr	r1, [pc, #580]	; (801e368 <tcp_slowtmr+0x4fc>)
 801e122:	fba1 1303 	umull	r1, r3, r1, r3
 801e126:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801e128:	429a      	cmp	r2, r3
 801e12a:	d910      	bls.n	801e14e <tcp_slowtmr+0x2e2>
      {
        err = tcp_keepalive(pcb);
 801e12c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e12e:	f004 fab0 	bl	8022692 <tcp_keepalive>
 801e132:	4603      	mov	r3, r0
 801e134:	777b      	strb	r3, [r7, #29]
        if (err == ERR_OK) {
 801e136:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801e13a:	2b00      	cmp	r3, #0
 801e13c:	d107      	bne.n	801e14e <tcp_slowtmr+0x2e2>
          pcb->keep_cnt_sent++;
 801e13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e140:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801e144:	3301      	adds	r3, #1
 801e146:	b2da      	uxtb	r2, r3
 801e148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e14a:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 801e14e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801e152:	2b00      	cmp	r3, #0
 801e154:	d016      	beq.n	801e184 <tcp_slowtmr+0x318>
        (u32_t)tcp_ticks - pcb->tmr >= pcb->rto * TCP_OOSEQ_TIMEOUT) {
 801e156:	4b82      	ldr	r3, [pc, #520]	; (801e360 <tcp_slowtmr+0x4f4>)
 801e158:	681a      	ldr	r2, [r3, #0]
 801e15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e15c:	6a1b      	ldr	r3, [r3, #32]
 801e15e:	1ad2      	subs	r2, r2, r3
 801e160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e162:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801e166:	4619      	mov	r1, r3
 801e168:	460b      	mov	r3, r1
 801e16a:	005b      	lsls	r3, r3, #1
 801e16c:	440b      	add	r3, r1
 801e16e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 801e170:	429a      	cmp	r2, r3
 801e172:	d307      	bcc.n	801e184 <tcp_slowtmr+0x318>
      tcp_segs_free(pcb->ooseq);
 801e174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e176:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801e178:	4618      	mov	r0, r3
 801e17a:	f000 fa04 	bl	801e586 <tcp_segs_free>
      pcb->ooseq = NULL;
 801e17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e180:	2200      	movs	r2, #0
 801e182:	671a      	str	r2, [r3, #112]	; 0x70
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 801e184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e186:	7d1b      	ldrb	r3, [r3, #20]
 801e188:	2b03      	cmp	r3, #3
 801e18a:	d109      	bne.n	801e1a0 <tcp_slowtmr+0x334>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801e18c:	4b74      	ldr	r3, [pc, #464]	; (801e360 <tcp_slowtmr+0x4f4>)
 801e18e:	681a      	ldr	r2, [r3, #0]
 801e190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e192:	6a1b      	ldr	r3, [r3, #32]
 801e194:	1ad3      	subs	r3, r2, r3
 801e196:	2b28      	cmp	r3, #40	; 0x28
 801e198:	d902      	bls.n	801e1a0 <tcp_slowtmr+0x334>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 801e19a:	7ffb      	ldrb	r3, [r7, #31]
 801e19c:	3301      	adds	r3, #1
 801e19e:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 801e1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e1a2:	7d1b      	ldrb	r3, [r3, #20]
 801e1a4:	2b09      	cmp	r3, #9
 801e1a6:	d109      	bne.n	801e1bc <tcp_slowtmr+0x350>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801e1a8:	4b6d      	ldr	r3, [pc, #436]	; (801e360 <tcp_slowtmr+0x4f4>)
 801e1aa:	681a      	ldr	r2, [r3, #0]
 801e1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e1ae:	6a1b      	ldr	r3, [r3, #32]
 801e1b0:	1ad3      	subs	r3, r2, r3
 801e1b2:	2bf0      	cmp	r3, #240	; 0xf0
 801e1b4:	d902      	bls.n	801e1bc <tcp_slowtmr+0x350>
        ++pcb_remove;
 801e1b6:	7ffb      	ldrb	r3, [r7, #31]
 801e1b8:	3301      	adds	r3, #1
 801e1ba:	77fb      	strb	r3, [r7, #31]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801e1bc:	7ffb      	ldrb	r3, [r7, #31]
 801e1be:	2b00      	cmp	r3, #0
 801e1c0:	d05d      	beq.n	801e27e <tcp_slowtmr+0x412>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801e1c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e1c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801e1c8:	617b      	str	r3, [r7, #20]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 801e1ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e1cc:	f000 fc44 	bl	801ea58 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 801e1d0:	6a3b      	ldr	r3, [r7, #32]
 801e1d2:	2b00      	cmp	r3, #0
 801e1d4:	d010      	beq.n	801e1f8 <tcp_slowtmr+0x38c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 801e1d6:	4b65      	ldr	r3, [pc, #404]	; (801e36c <tcp_slowtmr+0x500>)
 801e1d8:	681b      	ldr	r3, [r3, #0]
 801e1da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e1dc:	429a      	cmp	r2, r3
 801e1de:	d106      	bne.n	801e1ee <tcp_slowtmr+0x382>
 801e1e0:	4b63      	ldr	r3, [pc, #396]	; (801e370 <tcp_slowtmr+0x504>)
 801e1e2:	f240 4289 	movw	r2, #1161	; 0x489
 801e1e6:	4963      	ldr	r1, [pc, #396]	; (801e374 <tcp_slowtmr+0x508>)
 801e1e8:	4863      	ldr	r0, [pc, #396]	; (801e378 <tcp_slowtmr+0x50c>)
 801e1ea:	f007 fe81 	bl	8025ef0 <iprintf>
        prev->next = pcb->next;
 801e1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e1f0:	68da      	ldr	r2, [r3, #12]
 801e1f2:	6a3b      	ldr	r3, [r7, #32]
 801e1f4:	60da      	str	r2, [r3, #12]
 801e1f6:	e00f      	b.n	801e218 <tcp_slowtmr+0x3ac>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 801e1f8:	4b5c      	ldr	r3, [pc, #368]	; (801e36c <tcp_slowtmr+0x500>)
 801e1fa:	681a      	ldr	r2, [r3, #0]
 801e1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e1fe:	429a      	cmp	r2, r3
 801e200:	d006      	beq.n	801e210 <tcp_slowtmr+0x3a4>
 801e202:	4b5b      	ldr	r3, [pc, #364]	; (801e370 <tcp_slowtmr+0x504>)
 801e204:	f240 428d 	movw	r2, #1165	; 0x48d
 801e208:	495c      	ldr	r1, [pc, #368]	; (801e37c <tcp_slowtmr+0x510>)
 801e20a:	485b      	ldr	r0, [pc, #364]	; (801e378 <tcp_slowtmr+0x50c>)
 801e20c:	f007 fe70 	bl	8025ef0 <iprintf>
        tcp_active_pcbs = pcb->next;
 801e210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e212:	68db      	ldr	r3, [r3, #12]
 801e214:	4a55      	ldr	r2, [pc, #340]	; (801e36c <tcp_slowtmr+0x500>)
 801e216:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 801e218:	7fbb      	ldrb	r3, [r7, #30]
 801e21a:	2b00      	cmp	r3, #0
 801e21c:	d010      	beq.n	801e240 <tcp_slowtmr+0x3d4>
        tcp_rst(pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 801e21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e220:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 801e222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e224:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801e226:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 801e228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e22a:	1d1d      	adds	r5, r3, #4
 801e22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e22e:	8adb      	ldrh	r3, [r3, #22]
 801e230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e232:	8b12      	ldrh	r2, [r2, #24]
 801e234:	9201      	str	r2, [sp, #4]
 801e236:	9300      	str	r3, [sp, #0]
 801e238:	462b      	mov	r3, r5
 801e23a:	4622      	mov	r2, r4
 801e23c:	f004 f8d8 	bl	80223f0 <tcp_rst>
                 pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 801e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e242:	691b      	ldr	r3, [r3, #16]
 801e244:	613b      	str	r3, [r7, #16]
      last_state = pcb->state;
 801e246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e248:	7d1b      	ldrb	r3, [r3, #20]
 801e24a:	73fb      	strb	r3, [r7, #15]
      pcb2 = pcb;
 801e24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e24e:	60bb      	str	r3, [r7, #8]
      pcb = pcb->next;
 801e250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e252:	68db      	ldr	r3, [r3, #12]
 801e254:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 801e256:	68b9      	ldr	r1, [r7, #8]
 801e258:	2001      	movs	r0, #1
 801e25a:	f7fe f933 	bl	801c4c4 <memp_free>

      tcp_active_pcbs_changed = 0;
 801e25e:	4b48      	ldr	r3, [pc, #288]	; (801e380 <tcp_slowtmr+0x514>)
 801e260:	2200      	movs	r2, #0
 801e262:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 801e264:	697b      	ldr	r3, [r7, #20]
 801e266:	2b00      	cmp	r3, #0
 801e268:	d004      	beq.n	801e274 <tcp_slowtmr+0x408>
 801e26a:	697b      	ldr	r3, [r7, #20]
 801e26c:	f06f 010c 	mvn.w	r1, #12
 801e270:	6938      	ldr	r0, [r7, #16]
 801e272:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 801e274:	4b42      	ldr	r3, [pc, #264]	; (801e380 <tcp_slowtmr+0x514>)
 801e276:	781b      	ldrb	r3, [r3, #0]
 801e278:	2b00      	cmp	r3, #0
 801e27a:	d035      	beq.n	801e2e8 <tcp_slowtmr+0x47c>
        goto tcp_slowtmr_start;
 801e27c:	e606      	b.n	801de8c <tcp_slowtmr+0x20>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801e27e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e280:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 801e282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e284:	68db      	ldr	r3, [r3, #12]
 801e286:	627b      	str	r3, [r7, #36]	; 0x24

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 801e288:	6a3b      	ldr	r3, [r7, #32]
 801e28a:	7edb      	ldrb	r3, [r3, #27]
 801e28c:	3301      	adds	r3, #1
 801e28e:	b2da      	uxtb	r2, r3
 801e290:	6a3b      	ldr	r3, [r7, #32]
 801e292:	76da      	strb	r2, [r3, #27]
      if (prev->polltmr >= prev->pollinterval) {
 801e294:	6a3b      	ldr	r3, [r7, #32]
 801e296:	7eda      	ldrb	r2, [r3, #27]
 801e298:	6a3b      	ldr	r3, [r7, #32]
 801e29a:	7f1b      	ldrb	r3, [r3, #28]
 801e29c:	429a      	cmp	r2, r3
 801e29e:	d323      	bcc.n	801e2e8 <tcp_slowtmr+0x47c>
        prev->polltmr = 0;
 801e2a0:	6a3b      	ldr	r3, [r7, #32]
 801e2a2:	2200      	movs	r2, #0
 801e2a4:	76da      	strb	r2, [r3, #27]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 801e2a6:	4b36      	ldr	r3, [pc, #216]	; (801e380 <tcp_slowtmr+0x514>)
 801e2a8:	2200      	movs	r2, #0
 801e2aa:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801e2ac:	6a3b      	ldr	r3, [r7, #32]
 801e2ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801e2b2:	2b00      	cmp	r3, #0
 801e2b4:	d00a      	beq.n	801e2cc <tcp_slowtmr+0x460>
 801e2b6:	6a3b      	ldr	r3, [r7, #32]
 801e2b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801e2bc:	6a3a      	ldr	r2, [r7, #32]
 801e2be:	6912      	ldr	r2, [r2, #16]
 801e2c0:	6a39      	ldr	r1, [r7, #32]
 801e2c2:	4610      	mov	r0, r2
 801e2c4:	4798      	blx	r3
 801e2c6:	4603      	mov	r3, r0
 801e2c8:	777b      	strb	r3, [r7, #29]
 801e2ca:	e001      	b.n	801e2d0 <tcp_slowtmr+0x464>
 801e2cc:	2300      	movs	r3, #0
 801e2ce:	777b      	strb	r3, [r7, #29]
        if (tcp_active_pcbs_changed) {
 801e2d0:	4b2b      	ldr	r3, [pc, #172]	; (801e380 <tcp_slowtmr+0x514>)
 801e2d2:	781b      	ldrb	r3, [r3, #0]
 801e2d4:	2b00      	cmp	r3, #0
 801e2d6:	d000      	beq.n	801e2da <tcp_slowtmr+0x46e>
          goto tcp_slowtmr_start;
 801e2d8:	e5d8      	b.n	801de8c <tcp_slowtmr+0x20>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801e2da:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801e2de:	2b00      	cmp	r3, #0
 801e2e0:	d102      	bne.n	801e2e8 <tcp_slowtmr+0x47c>
          tcp_output(prev);
 801e2e2:	6a38      	ldr	r0, [r7, #32]
 801e2e4:	f003 fdfc 	bl	8021ee0 <tcp_output>
  while (pcb != NULL) {
 801e2e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e2ea:	2b00      	cmp	r3, #0
 801e2ec:	f47f add4 	bne.w	801de98 <tcp_slowtmr+0x2c>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 801e2f0:	2300      	movs	r3, #0
 801e2f2:	623b      	str	r3, [r7, #32]
  pcb = tcp_tw_pcbs;
 801e2f4:	4b23      	ldr	r3, [pc, #140]	; (801e384 <tcp_slowtmr+0x518>)
 801e2f6:	681b      	ldr	r3, [r3, #0]
 801e2f8:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 801e2fa:	e068      	b.n	801e3ce <tcp_slowtmr+0x562>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801e2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e2fe:	7d1b      	ldrb	r3, [r3, #20]
 801e300:	2b0a      	cmp	r3, #10
 801e302:	d006      	beq.n	801e312 <tcp_slowtmr+0x4a6>
 801e304:	4b1a      	ldr	r3, [pc, #104]	; (801e370 <tcp_slowtmr+0x504>)
 801e306:	f240 42bd 	movw	r2, #1213	; 0x4bd
 801e30a:	491f      	ldr	r1, [pc, #124]	; (801e388 <tcp_slowtmr+0x51c>)
 801e30c:	481a      	ldr	r0, [pc, #104]	; (801e378 <tcp_slowtmr+0x50c>)
 801e30e:	f007 fdef 	bl	8025ef0 <iprintf>
    pcb_remove = 0;
 801e312:	2300      	movs	r3, #0
 801e314:	77fb      	strb	r3, [r7, #31]

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801e316:	4b12      	ldr	r3, [pc, #72]	; (801e360 <tcp_slowtmr+0x4f4>)
 801e318:	681a      	ldr	r2, [r3, #0]
 801e31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e31c:	6a1b      	ldr	r3, [r3, #32]
 801e31e:	1ad3      	subs	r3, r2, r3
 801e320:	2bf0      	cmp	r3, #240	; 0xf0
 801e322:	d902      	bls.n	801e32a <tcp_slowtmr+0x4be>
      ++pcb_remove;
 801e324:	7ffb      	ldrb	r3, [r7, #31]
 801e326:	3301      	adds	r3, #1
 801e328:	77fb      	strb	r3, [r7, #31]
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801e32a:	7ffb      	ldrb	r3, [r7, #31]
 801e32c:	2b00      	cmp	r3, #0
 801e32e:	d049      	beq.n	801e3c4 <tcp_slowtmr+0x558>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 801e330:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801e332:	f000 fb91 	bl	801ea58 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801e336:	6a3b      	ldr	r3, [r7, #32]
 801e338:	2b00      	cmp	r3, #0
 801e33a:	d029      	beq.n	801e390 <tcp_slowtmr+0x524>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801e33c:	4b11      	ldr	r3, [pc, #68]	; (801e384 <tcp_slowtmr+0x518>)
 801e33e:	681b      	ldr	r3, [r3, #0]
 801e340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801e342:	429a      	cmp	r2, r3
 801e344:	d106      	bne.n	801e354 <tcp_slowtmr+0x4e8>
 801e346:	4b0a      	ldr	r3, [pc, #40]	; (801e370 <tcp_slowtmr+0x504>)
 801e348:	f240 42cb 	movw	r2, #1227	; 0x4cb
 801e34c:	490f      	ldr	r1, [pc, #60]	; (801e38c <tcp_slowtmr+0x520>)
 801e34e:	480a      	ldr	r0, [pc, #40]	; (801e378 <tcp_slowtmr+0x50c>)
 801e350:	f007 fdce 	bl	8025ef0 <iprintf>
        prev->next = pcb->next;
 801e354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e356:	68da      	ldr	r2, [r3, #12]
 801e358:	6a3b      	ldr	r3, [r7, #32]
 801e35a:	60da      	str	r2, [r3, #12]
 801e35c:	e028      	b.n	801e3b0 <tcp_slowtmr+0x544>
 801e35e:	bf00      	nop
 801e360:	2000e894 	.word	0x2000e894
 801e364:	000124f8 	.word	0x000124f8
 801e368:	10624dd3 	.word	0x10624dd3
 801e36c:	2000e890 	.word	0x2000e890
 801e370:	080283f8 	.word	0x080283f8
 801e374:	08028630 	.word	0x08028630
 801e378:	08028434 	.word	0x08028434
 801e37c:	0802865c 	.word	0x0802865c
 801e380:	2000e88c 	.word	0x2000e88c
 801e384:	2000e8a0 	.word	0x2000e8a0
 801e388:	08028688 	.word	0x08028688
 801e38c:	080286b8 	.word	0x080286b8
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801e390:	4b12      	ldr	r3, [pc, #72]	; (801e3dc <tcp_slowtmr+0x570>)
 801e392:	681a      	ldr	r2, [r3, #0]
 801e394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e396:	429a      	cmp	r2, r3
 801e398:	d006      	beq.n	801e3a8 <tcp_slowtmr+0x53c>
 801e39a:	4b11      	ldr	r3, [pc, #68]	; (801e3e0 <tcp_slowtmr+0x574>)
 801e39c:	f240 42cf 	movw	r2, #1231	; 0x4cf
 801e3a0:	4910      	ldr	r1, [pc, #64]	; (801e3e4 <tcp_slowtmr+0x578>)
 801e3a2:	4811      	ldr	r0, [pc, #68]	; (801e3e8 <tcp_slowtmr+0x57c>)
 801e3a4:	f007 fda4 	bl	8025ef0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801e3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e3aa:	68db      	ldr	r3, [r3, #12]
 801e3ac:	4a0b      	ldr	r2, [pc, #44]	; (801e3dc <tcp_slowtmr+0x570>)
 801e3ae:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 801e3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e3b2:	607b      	str	r3, [r7, #4]
      pcb = pcb->next;
 801e3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e3b6:	68db      	ldr	r3, [r3, #12]
 801e3b8:	627b      	str	r3, [r7, #36]	; 0x24
      memp_free(MEMP_TCP_PCB, pcb2);
 801e3ba:	6879      	ldr	r1, [r7, #4]
 801e3bc:	2001      	movs	r0, #1
 801e3be:	f7fe f881 	bl	801c4c4 <memp_free>
 801e3c2:	e004      	b.n	801e3ce <tcp_slowtmr+0x562>
    } else {
      prev = pcb;
 801e3c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e3c6:	623b      	str	r3, [r7, #32]
      pcb = pcb->next;
 801e3c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e3ca:	68db      	ldr	r3, [r3, #12]
 801e3cc:	627b      	str	r3, [r7, #36]	; 0x24
  while (pcb != NULL) {
 801e3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801e3d0:	2b00      	cmp	r3, #0
 801e3d2:	d193      	bne.n	801e2fc <tcp_slowtmr+0x490>
    }
  }
}
 801e3d4:	bf00      	nop
 801e3d6:	3728      	adds	r7, #40	; 0x28
 801e3d8:	46bd      	mov	sp, r7
 801e3da:	bdb0      	pop	{r4, r5, r7, pc}
 801e3dc:	2000e8a0 	.word	0x2000e8a0
 801e3e0:	080283f8 	.word	0x080283f8
 801e3e4:	080286e0 	.word	0x080286e0
 801e3e8:	08028434 	.word	0x08028434

0801e3ec <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801e3ec:	b580      	push	{r7, lr}
 801e3ee:	b082      	sub	sp, #8
 801e3f0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801e3f2:	4b2d      	ldr	r3, [pc, #180]	; (801e4a8 <tcp_fasttmr+0xbc>)
 801e3f4:	781b      	ldrb	r3, [r3, #0]
 801e3f6:	3301      	adds	r3, #1
 801e3f8:	b2da      	uxtb	r2, r3
 801e3fa:	4b2b      	ldr	r3, [pc, #172]	; (801e4a8 <tcp_fasttmr+0xbc>)
 801e3fc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801e3fe:	4b2b      	ldr	r3, [pc, #172]	; (801e4ac <tcp_fasttmr+0xc0>)
 801e400:	681b      	ldr	r3, [r3, #0]
 801e402:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801e404:	e048      	b.n	801e498 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801e406:	687b      	ldr	r3, [r7, #4]
 801e408:	7f5a      	ldrb	r2, [r3, #29]
 801e40a:	4b27      	ldr	r3, [pc, #156]	; (801e4a8 <tcp_fasttmr+0xbc>)
 801e40c:	781b      	ldrb	r3, [r3, #0]
 801e40e:	429a      	cmp	r2, r3
 801e410:	d03f      	beq.n	801e492 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801e412:	4b25      	ldr	r3, [pc, #148]	; (801e4a8 <tcp_fasttmr+0xbc>)
 801e414:	781a      	ldrb	r2, [r3, #0]
 801e416:	687b      	ldr	r3, [r7, #4]
 801e418:	775a      	strb	r2, [r3, #29]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801e41a:	687b      	ldr	r3, [r7, #4]
 801e41c:	7e9b      	ldrb	r3, [r3, #26]
 801e41e:	f003 0301 	and.w	r3, r3, #1
 801e422:	2b00      	cmp	r3, #0
 801e424:	d010      	beq.n	801e448 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801e426:	687b      	ldr	r3, [r7, #4]
 801e428:	7e9b      	ldrb	r3, [r3, #26]
 801e42a:	f043 0302 	orr.w	r3, r3, #2
 801e42e:	b2da      	uxtb	r2, r3
 801e430:	687b      	ldr	r3, [r7, #4]
 801e432:	769a      	strb	r2, [r3, #26]
        tcp_output(pcb);
 801e434:	6878      	ldr	r0, [r7, #4]
 801e436:	f003 fd53 	bl	8021ee0 <tcp_output>
        pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 801e43a:	687b      	ldr	r3, [r7, #4]
 801e43c:	7e9b      	ldrb	r3, [r3, #26]
 801e43e:	f023 0303 	bic.w	r3, r3, #3
 801e442:	b2da      	uxtb	r2, r3
 801e444:	687b      	ldr	r3, [r7, #4]
 801e446:	769a      	strb	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801e448:	687b      	ldr	r3, [r7, #4]
 801e44a:	7e9b      	ldrb	r3, [r3, #26]
 801e44c:	f003 0308 	and.w	r3, r3, #8
 801e450:	2b00      	cmp	r3, #0
 801e452:	d009      	beq.n	801e468 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        pcb->flags &= ~(TF_CLOSEPEND);
 801e454:	687b      	ldr	r3, [r7, #4]
 801e456:	7e9b      	ldrb	r3, [r3, #26]
 801e458:	f023 0308 	bic.w	r3, r3, #8
 801e45c:	b2da      	uxtb	r2, r3
 801e45e:	687b      	ldr	r3, [r7, #4]
 801e460:	769a      	strb	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 801e462:	6878      	ldr	r0, [r7, #4]
 801e464:	f7ff f956 	bl	801d714 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 801e468:	687b      	ldr	r3, [r7, #4]
 801e46a:	68db      	ldr	r3, [r3, #12]
 801e46c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801e46e:	687b      	ldr	r3, [r7, #4]
 801e470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e472:	2b00      	cmp	r3, #0
 801e474:	d00a      	beq.n	801e48c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801e476:	4b0e      	ldr	r3, [pc, #56]	; (801e4b0 <tcp_fasttmr+0xc4>)
 801e478:	2200      	movs	r2, #0
 801e47a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801e47c:	6878      	ldr	r0, [r7, #4]
 801e47e:	f000 f819 	bl	801e4b4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801e482:	4b0b      	ldr	r3, [pc, #44]	; (801e4b0 <tcp_fasttmr+0xc4>)
 801e484:	781b      	ldrb	r3, [r3, #0]
 801e486:	2b00      	cmp	r3, #0
 801e488:	d000      	beq.n	801e48c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801e48a:	e7b8      	b.n	801e3fe <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801e48c:	683b      	ldr	r3, [r7, #0]
 801e48e:	607b      	str	r3, [r7, #4]
 801e490:	e002      	b.n	801e498 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 801e492:	687b      	ldr	r3, [r7, #4]
 801e494:	68db      	ldr	r3, [r3, #12]
 801e496:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801e498:	687b      	ldr	r3, [r7, #4]
 801e49a:	2b00      	cmp	r3, #0
 801e49c:	d1b3      	bne.n	801e406 <tcp_fasttmr+0x1a>
    }
  }
}
 801e49e:	bf00      	nop
 801e4a0:	3708      	adds	r7, #8
 801e4a2:	46bd      	mov	sp, r7
 801e4a4:	bd80      	pop	{r7, pc}
 801e4a6:	bf00      	nop
 801e4a8:	200094f2 	.word	0x200094f2
 801e4ac:	2000e890 	.word	0x2000e890
 801e4b0:	2000e88c 	.word	0x2000e88c

0801e4b4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 801e4b4:	b590      	push	{r4, r7, lr}
 801e4b6:	b085      	sub	sp, #20
 801e4b8:	af00      	add	r7, sp, #0
 801e4ba:	6078      	str	r0, [r7, #4]
  struct pbuf *rest;
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 801e4bc:	687b      	ldr	r3, [r7, #4]
 801e4be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e4c0:	7b5b      	ldrb	r3, [r3, #13]
 801e4c2:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801e4c4:	687b      	ldr	r3, [r7, #4]
 801e4c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801e4c8:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 801e4ca:	687b      	ldr	r3, [r7, #4]
 801e4cc:	2200      	movs	r2, #0
 801e4ce:	675a      	str	r2, [r3, #116]	; 0x74
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801e4d0:	687b      	ldr	r3, [r7, #4]
 801e4d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801e4d6:	2b00      	cmp	r3, #0
 801e4d8:	d00b      	beq.n	801e4f2 <tcp_process_refused_data+0x3e>
 801e4da:	687b      	ldr	r3, [r7, #4]
 801e4dc:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801e4e0:	687b      	ldr	r3, [r7, #4]
 801e4e2:	6918      	ldr	r0, [r3, #16]
 801e4e4:	2300      	movs	r3, #0
 801e4e6:	68ba      	ldr	r2, [r7, #8]
 801e4e8:	6879      	ldr	r1, [r7, #4]
 801e4ea:	47a0      	blx	r4
 801e4ec:	4603      	mov	r3, r0
 801e4ee:	73fb      	strb	r3, [r7, #15]
 801e4f0:	e007      	b.n	801e502 <tcp_process_refused_data+0x4e>
 801e4f2:	2300      	movs	r3, #0
 801e4f4:	68ba      	ldr	r2, [r7, #8]
 801e4f6:	6879      	ldr	r1, [r7, #4]
 801e4f8:	2000      	movs	r0, #0
 801e4fa:	f000 f88c 	bl	801e616 <tcp_recv_null>
 801e4fe:	4603      	mov	r3, r0
 801e500:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801e502:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801e506:	2b00      	cmp	r3, #0
 801e508:	d12a      	bne.n	801e560 <tcp_process_refused_data+0xac>
      /* did refused_data include a FIN? */
      if (refused_flags & PBUF_FLAG_TCP_FIN
 801e50a:	7bbb      	ldrb	r3, [r7, #14]
 801e50c:	f003 0320 	and.w	r3, r3, #32
 801e510:	2b00      	cmp	r3, #0
 801e512:	d033      	beq.n	801e57c <tcp_process_refused_data+0xc8>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801e514:	687b      	ldr	r3, [r7, #4]
 801e516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e518:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801e51c:	d005      	beq.n	801e52a <tcp_process_refused_data+0x76>
          pcb->rcv_wnd++;
 801e51e:	687b      	ldr	r3, [r7, #4]
 801e520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801e522:	3301      	adds	r3, #1
 801e524:	b29a      	uxth	r2, r3
 801e526:	687b      	ldr	r3, [r7, #4]
 801e528:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 801e52a:	687b      	ldr	r3, [r7, #4]
 801e52c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801e530:	2b00      	cmp	r3, #0
 801e532:	d00b      	beq.n	801e54c <tcp_process_refused_data+0x98>
 801e534:	687b      	ldr	r3, [r7, #4]
 801e536:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801e53a:	687b      	ldr	r3, [r7, #4]
 801e53c:	6918      	ldr	r0, [r3, #16]
 801e53e:	2300      	movs	r3, #0
 801e540:	2200      	movs	r2, #0
 801e542:	6879      	ldr	r1, [r7, #4]
 801e544:	47a0      	blx	r4
 801e546:	4603      	mov	r3, r0
 801e548:	73fb      	strb	r3, [r7, #15]
 801e54a:	e001      	b.n	801e550 <tcp_process_refused_data+0x9c>
 801e54c:	2300      	movs	r3, #0
 801e54e:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801e550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801e554:	f113 0f0d 	cmn.w	r3, #13
 801e558:	d110      	bne.n	801e57c <tcp_process_refused_data+0xc8>
          return ERR_ABRT;
 801e55a:	f06f 030c 	mvn.w	r3, #12
 801e55e:	e00e      	b.n	801e57e <tcp_process_refused_data+0xca>
        }
      }
    } else if (err == ERR_ABRT) {
 801e560:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801e564:	f113 0f0d 	cmn.w	r3, #13
 801e568:	d102      	bne.n	801e570 <tcp_process_refused_data+0xbc>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 801e56a:	f06f 030c 	mvn.w	r3, #12
 801e56e:	e006      	b.n	801e57e <tcp_process_refused_data+0xca>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801e570:	687b      	ldr	r3, [r7, #4]
 801e572:	68ba      	ldr	r2, [r7, #8]
 801e574:	675a      	str	r2, [r3, #116]	; 0x74
      return ERR_INPROGRESS;
 801e576:	f06f 0304 	mvn.w	r3, #4
 801e57a:	e000      	b.n	801e57e <tcp_process_refused_data+0xca>
    }
  }
  return ERR_OK;
 801e57c:	2300      	movs	r3, #0
}
 801e57e:	4618      	mov	r0, r3
 801e580:	3714      	adds	r7, #20
 801e582:	46bd      	mov	sp, r7
 801e584:	bd90      	pop	{r4, r7, pc}

0801e586 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801e586:	b580      	push	{r7, lr}
 801e588:	b084      	sub	sp, #16
 801e58a:	af00      	add	r7, sp, #0
 801e58c:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 801e58e:	e007      	b.n	801e5a0 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 801e590:	687b      	ldr	r3, [r7, #4]
 801e592:	681b      	ldr	r3, [r3, #0]
 801e594:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801e596:	6878      	ldr	r0, [r7, #4]
 801e598:	f000 f809 	bl	801e5ae <tcp_seg_free>
    seg = next;
 801e59c:	68fb      	ldr	r3, [r7, #12]
 801e59e:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 801e5a0:	687b      	ldr	r3, [r7, #4]
 801e5a2:	2b00      	cmp	r3, #0
 801e5a4:	d1f4      	bne.n	801e590 <tcp_segs_free+0xa>
  }
}
 801e5a6:	bf00      	nop
 801e5a8:	3710      	adds	r7, #16
 801e5aa:	46bd      	mov	sp, r7
 801e5ac:	bd80      	pop	{r7, pc}

0801e5ae <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 801e5ae:	b580      	push	{r7, lr}
 801e5b0:	b082      	sub	sp, #8
 801e5b2:	af00      	add	r7, sp, #0
 801e5b4:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801e5b6:	687b      	ldr	r3, [r7, #4]
 801e5b8:	2b00      	cmp	r3, #0
 801e5ba:	d00c      	beq.n	801e5d6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 801e5bc:	687b      	ldr	r3, [r7, #4]
 801e5be:	685b      	ldr	r3, [r3, #4]
 801e5c0:	2b00      	cmp	r3, #0
 801e5c2:	d004      	beq.n	801e5ce <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801e5c4:	687b      	ldr	r3, [r7, #4]
 801e5c6:	685b      	ldr	r3, [r3, #4]
 801e5c8:	4618      	mov	r0, r3
 801e5ca:	f7fe fcd5 	bl	801cf78 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 801e5ce:	6879      	ldr	r1, [r7, #4]
 801e5d0:	2003      	movs	r0, #3
 801e5d2:	f7fd ff77 	bl	801c4c4 <memp_free>
  }
}
 801e5d6:	bf00      	nop
 801e5d8:	3708      	adds	r7, #8
 801e5da:	46bd      	mov	sp, r7
 801e5dc:	bd80      	pop	{r7, pc}

0801e5de <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801e5de:	b580      	push	{r7, lr}
 801e5e0:	b084      	sub	sp, #16
 801e5e2:	af00      	add	r7, sp, #0
 801e5e4:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801e5e6:	2003      	movs	r0, #3
 801e5e8:	f7fd ff1a 	bl	801c420 <memp_malloc>
 801e5ec:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801e5ee:	68fb      	ldr	r3, [r7, #12]
 801e5f0:	2b00      	cmp	r3, #0
 801e5f2:	d101      	bne.n	801e5f8 <tcp_seg_copy+0x1a>
    return NULL;
 801e5f4:	2300      	movs	r3, #0
 801e5f6:	e00a      	b.n	801e60e <tcp_seg_copy+0x30>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801e5f8:	2210      	movs	r2, #16
 801e5fa:	6879      	ldr	r1, [r7, #4]
 801e5fc:	68f8      	ldr	r0, [r7, #12]
 801e5fe:	f008 f94a 	bl	8026896 <memcpy>
  pbuf_ref(cseg->p);
 801e602:	68fb      	ldr	r3, [r7, #12]
 801e604:	685b      	ldr	r3, [r3, #4]
 801e606:	4618      	mov	r0, r3
 801e608:	f7fe fd68 	bl	801d0dc <pbuf_ref>
  return cseg;
 801e60c:	68fb      	ldr	r3, [r7, #12]
}
 801e60e:	4618      	mov	r0, r3
 801e610:	3710      	adds	r7, #16
 801e612:	46bd      	mov	sp, r7
 801e614:	bd80      	pop	{r7, pc}

0801e616 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801e616:	b580      	push	{r7, lr}
 801e618:	b084      	sub	sp, #16
 801e61a:	af00      	add	r7, sp, #0
 801e61c:	60f8      	str	r0, [r7, #12]
 801e61e:	60b9      	str	r1, [r7, #8]
 801e620:	607a      	str	r2, [r7, #4]
 801e622:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);
  if (p != NULL) {
 801e624:	687b      	ldr	r3, [r7, #4]
 801e626:	2b00      	cmp	r3, #0
 801e628:	d009      	beq.n	801e63e <tcp_recv_null+0x28>
    tcp_recved(pcb, p->tot_len);
 801e62a:	687b      	ldr	r3, [r7, #4]
 801e62c:	891b      	ldrh	r3, [r3, #8]
 801e62e:	4619      	mov	r1, r3
 801e630:	68b8      	ldr	r0, [r7, #8]
 801e632:	f7ff fb7d 	bl	801dd30 <tcp_recved>
    pbuf_free(p);
 801e636:	6878      	ldr	r0, [r7, #4]
 801e638:	f7fe fc9e 	bl	801cf78 <pbuf_free>
 801e63c:	e008      	b.n	801e650 <tcp_recv_null+0x3a>
  } else if (err == ERR_OK) {
 801e63e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801e642:	2b00      	cmp	r3, #0
 801e644:	d104      	bne.n	801e650 <tcp_recv_null+0x3a>
    return tcp_close(pcb);
 801e646:	68b8      	ldr	r0, [r7, #8]
 801e648:	f7ff f8ca 	bl	801d7e0 <tcp_close>
 801e64c:	4603      	mov	r3, r0
 801e64e:	e000      	b.n	801e652 <tcp_recv_null+0x3c>
  }
  return ERR_OK;
 801e650:	2300      	movs	r3, #0
}
 801e652:	4618      	mov	r0, r3
 801e654:	3710      	adds	r7, #16
 801e656:	46bd      	mov	sp, r7
 801e658:	bd80      	pop	{r7, pc}
	...

0801e65c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801e65c:	b580      	push	{r7, lr}
 801e65e:	b086      	sub	sp, #24
 801e660:	af00      	add	r7, sp, #0
 801e662:	4603      	mov	r3, r0
 801e664:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801e666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801e66a:	2b00      	cmp	r3, #0
 801e66c:	db01      	blt.n	801e672 <tcp_kill_prio+0x16>
 801e66e:	79fb      	ldrb	r3, [r7, #7]
 801e670:	e000      	b.n	801e674 <tcp_kill_prio+0x18>
 801e672:	237f      	movs	r3, #127	; 0x7f
 801e674:	72fb      	strb	r3, [r7, #11]

  /* We kill the oldest active connection that has lower priority than prio. */
  inactivity = 0;
 801e676:	2300      	movs	r3, #0
 801e678:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801e67a:	2300      	movs	r3, #0
 801e67c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801e67e:	4b16      	ldr	r3, [pc, #88]	; (801e6d8 <tcp_kill_prio+0x7c>)
 801e680:	681b      	ldr	r3, [r3, #0]
 801e682:	617b      	str	r3, [r7, #20]
 801e684:	e01a      	b.n	801e6bc <tcp_kill_prio+0x60>
    if (pcb->prio <= mprio &&
 801e686:	697b      	ldr	r3, [r7, #20]
 801e688:	7d5b      	ldrb	r3, [r3, #21]
 801e68a:	7afa      	ldrb	r2, [r7, #11]
 801e68c:	429a      	cmp	r2, r3
 801e68e:	d312      	bcc.n	801e6b6 <tcp_kill_prio+0x5a>
       (u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801e690:	4b12      	ldr	r3, [pc, #72]	; (801e6dc <tcp_kill_prio+0x80>)
 801e692:	681a      	ldr	r2, [r3, #0]
 801e694:	697b      	ldr	r3, [r7, #20]
 801e696:	6a1b      	ldr	r3, [r3, #32]
 801e698:	1ad2      	subs	r2, r2, r3
    if (pcb->prio <= mprio &&
 801e69a:	68fb      	ldr	r3, [r7, #12]
 801e69c:	429a      	cmp	r2, r3
 801e69e:	d30a      	bcc.n	801e6b6 <tcp_kill_prio+0x5a>
      inactivity = tcp_ticks - pcb->tmr;
 801e6a0:	4b0e      	ldr	r3, [pc, #56]	; (801e6dc <tcp_kill_prio+0x80>)
 801e6a2:	681a      	ldr	r2, [r3, #0]
 801e6a4:	697b      	ldr	r3, [r7, #20]
 801e6a6:	6a1b      	ldr	r3, [r3, #32]
 801e6a8:	1ad3      	subs	r3, r2, r3
 801e6aa:	60fb      	str	r3, [r7, #12]
      inactive = pcb;
 801e6ac:	697b      	ldr	r3, [r7, #20]
 801e6ae:	613b      	str	r3, [r7, #16]
      mprio = pcb->prio;
 801e6b0:	697b      	ldr	r3, [r7, #20]
 801e6b2:	7d5b      	ldrb	r3, [r3, #21]
 801e6b4:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801e6b6:	697b      	ldr	r3, [r7, #20]
 801e6b8:	68db      	ldr	r3, [r3, #12]
 801e6ba:	617b      	str	r3, [r7, #20]
 801e6bc:	697b      	ldr	r3, [r7, #20]
 801e6be:	2b00      	cmp	r3, #0
 801e6c0:	d1e1      	bne.n	801e686 <tcp_kill_prio+0x2a>
    }
  }
  if (inactive != NULL) {
 801e6c2:	693b      	ldr	r3, [r7, #16]
 801e6c4:	2b00      	cmp	r3, #0
 801e6c6:	d002      	beq.n	801e6ce <tcp_kill_prio+0x72>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 801e6c8:	6938      	ldr	r0, [r7, #16]
 801e6ca:	f7ff f99b 	bl	801da04 <tcp_abort>
  }
}
 801e6ce:	bf00      	nop
 801e6d0:	3718      	adds	r7, #24
 801e6d2:	46bd      	mov	sp, r7
 801e6d4:	bd80      	pop	{r7, pc}
 801e6d6:	bf00      	nop
 801e6d8:	2000e890 	.word	0x2000e890
 801e6dc:	2000e894 	.word	0x2000e894

0801e6e0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 801e6e0:	b580      	push	{r7, lr}
 801e6e2:	b086      	sub	sp, #24
 801e6e4:	af00      	add	r7, sp, #0
 801e6e6:	4603      	mov	r3, r0
 801e6e8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801e6ea:	79fb      	ldrb	r3, [r7, #7]
 801e6ec:	2b08      	cmp	r3, #8
 801e6ee:	d009      	beq.n	801e704 <tcp_kill_state+0x24>
 801e6f0:	79fb      	ldrb	r3, [r7, #7]
 801e6f2:	2b09      	cmp	r3, #9
 801e6f4:	d006      	beq.n	801e704 <tcp_kill_state+0x24>
 801e6f6:	4b1a      	ldr	r3, [pc, #104]	; (801e760 <tcp_kill_state+0x80>)
 801e6f8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 801e6fc:	4919      	ldr	r1, [pc, #100]	; (801e764 <tcp_kill_state+0x84>)
 801e6fe:	481a      	ldr	r0, [pc, #104]	; (801e768 <tcp_kill_state+0x88>)
 801e700:	f007 fbf6 	bl	8025ef0 <iprintf>

  inactivity = 0;
 801e704:	2300      	movs	r3, #0
 801e706:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801e708:	2300      	movs	r3, #0
 801e70a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801e70c:	4b17      	ldr	r3, [pc, #92]	; (801e76c <tcp_kill_state+0x8c>)
 801e70e:	681b      	ldr	r3, [r3, #0]
 801e710:	617b      	str	r3, [r7, #20]
 801e712:	e017      	b.n	801e744 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801e714:	697b      	ldr	r3, [r7, #20]
 801e716:	7d1b      	ldrb	r3, [r3, #20]
 801e718:	79fa      	ldrb	r2, [r7, #7]
 801e71a:	429a      	cmp	r2, r3
 801e71c:	d10f      	bne.n	801e73e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801e71e:	4b14      	ldr	r3, [pc, #80]	; (801e770 <tcp_kill_state+0x90>)
 801e720:	681a      	ldr	r2, [r3, #0]
 801e722:	697b      	ldr	r3, [r7, #20]
 801e724:	6a1b      	ldr	r3, [r3, #32]
 801e726:	1ad2      	subs	r2, r2, r3
 801e728:	68fb      	ldr	r3, [r7, #12]
 801e72a:	429a      	cmp	r2, r3
 801e72c:	d307      	bcc.n	801e73e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 801e72e:	4b10      	ldr	r3, [pc, #64]	; (801e770 <tcp_kill_state+0x90>)
 801e730:	681a      	ldr	r2, [r3, #0]
 801e732:	697b      	ldr	r3, [r7, #20]
 801e734:	6a1b      	ldr	r3, [r3, #32]
 801e736:	1ad3      	subs	r3, r2, r3
 801e738:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801e73a:	697b      	ldr	r3, [r7, #20]
 801e73c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801e73e:	697b      	ldr	r3, [r7, #20]
 801e740:	68db      	ldr	r3, [r3, #12]
 801e742:	617b      	str	r3, [r7, #20]
 801e744:	697b      	ldr	r3, [r7, #20]
 801e746:	2b00      	cmp	r3, #0
 801e748:	d1e4      	bne.n	801e714 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801e74a:	693b      	ldr	r3, [r7, #16]
 801e74c:	2b00      	cmp	r3, #0
 801e74e:	d003      	beq.n	801e758 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
           tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 801e750:	2100      	movs	r1, #0
 801e752:	6938      	ldr	r0, [r7, #16]
 801e754:	f7ff f8a4 	bl	801d8a0 <tcp_abandon>
  }
}
 801e758:	bf00      	nop
 801e75a:	3718      	adds	r7, #24
 801e75c:	46bd      	mov	sp, r7
 801e75e:	bd80      	pop	{r7, pc}
 801e760:	080283f8 	.word	0x080283f8
 801e764:	08028708 	.word	0x08028708
 801e768:	08028434 	.word	0x08028434
 801e76c:	2000e890 	.word	0x2000e890
 801e770:	2000e894 	.word	0x2000e894

0801e774 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801e774:	b580      	push	{r7, lr}
 801e776:	b084      	sub	sp, #16
 801e778:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801e77a:	2300      	movs	r3, #0
 801e77c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801e77e:	2300      	movs	r3, #0
 801e780:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801e782:	4b12      	ldr	r3, [pc, #72]	; (801e7cc <tcp_kill_timewait+0x58>)
 801e784:	681b      	ldr	r3, [r3, #0]
 801e786:	60fb      	str	r3, [r7, #12]
 801e788:	e012      	b.n	801e7b0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801e78a:	4b11      	ldr	r3, [pc, #68]	; (801e7d0 <tcp_kill_timewait+0x5c>)
 801e78c:	681a      	ldr	r2, [r3, #0]
 801e78e:	68fb      	ldr	r3, [r7, #12]
 801e790:	6a1b      	ldr	r3, [r3, #32]
 801e792:	1ad2      	subs	r2, r2, r3
 801e794:	687b      	ldr	r3, [r7, #4]
 801e796:	429a      	cmp	r2, r3
 801e798:	d307      	bcc.n	801e7aa <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801e79a:	4b0d      	ldr	r3, [pc, #52]	; (801e7d0 <tcp_kill_timewait+0x5c>)
 801e79c:	681a      	ldr	r2, [r3, #0]
 801e79e:	68fb      	ldr	r3, [r7, #12]
 801e7a0:	6a1b      	ldr	r3, [r3, #32]
 801e7a2:	1ad3      	subs	r3, r2, r3
 801e7a4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801e7a6:	68fb      	ldr	r3, [r7, #12]
 801e7a8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801e7aa:	68fb      	ldr	r3, [r7, #12]
 801e7ac:	68db      	ldr	r3, [r3, #12]
 801e7ae:	60fb      	str	r3, [r7, #12]
 801e7b0:	68fb      	ldr	r3, [r7, #12]
 801e7b2:	2b00      	cmp	r3, #0
 801e7b4:	d1e9      	bne.n	801e78a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801e7b6:	68bb      	ldr	r3, [r7, #8]
 801e7b8:	2b00      	cmp	r3, #0
 801e7ba:	d002      	beq.n	801e7c2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
           (void *)inactive, inactivity));
    tcp_abort(inactive);
 801e7bc:	68b8      	ldr	r0, [r7, #8]
 801e7be:	f7ff f921 	bl	801da04 <tcp_abort>
  }
}
 801e7c2:	bf00      	nop
 801e7c4:	3710      	adds	r7, #16
 801e7c6:	46bd      	mov	sp, r7
 801e7c8:	bd80      	pop	{r7, pc}
 801e7ca:	bf00      	nop
 801e7cc:	2000e8a0 	.word	0x2000e8a0
 801e7d0:	2000e894 	.word	0x2000e894

0801e7d4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 801e7d4:	b580      	push	{r7, lr}
 801e7d6:	b084      	sub	sp, #16
 801e7d8:	af00      	add	r7, sp, #0
 801e7da:	4603      	mov	r3, r0
 801e7dc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801e7de:	2001      	movs	r0, #1
 801e7e0:	f7fd fe1e 	bl	801c420 <memp_malloc>
 801e7e4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801e7e6:	68fb      	ldr	r3, [r7, #12]
 801e7e8:	2b00      	cmp	r3, #0
 801e7ea:	d124      	bne.n	801e836 <tcp_alloc+0x62>
    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801e7ec:	f7ff ffc2 	bl	801e774 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801e7f0:	2001      	movs	r0, #1
 801e7f2:	f7fd fe15 	bl	801c420 <memp_malloc>
 801e7f6:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 801e7f8:	68fb      	ldr	r3, [r7, #12]
 801e7fa:	2b00      	cmp	r3, #0
 801e7fc:	d11b      	bne.n	801e836 <tcp_alloc+0x62>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801e7fe:	2009      	movs	r0, #9
 801e800:	f7ff ff6e 	bl	801e6e0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801e804:	2001      	movs	r0, #1
 801e806:	f7fd fe0b 	bl	801c420 <memp_malloc>
 801e80a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801e80c:	68fb      	ldr	r3, [r7, #12]
 801e80e:	2b00      	cmp	r3, #0
 801e810:	d111      	bne.n	801e836 <tcp_alloc+0x62>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801e812:	2008      	movs	r0, #8
 801e814:	f7ff ff64 	bl	801e6e0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801e818:	2001      	movs	r0, #1
 801e81a:	f7fd fe01 	bl	801c420 <memp_malloc>
 801e81e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 801e820:	68fb      	ldr	r3, [r7, #12]
 801e822:	2b00      	cmp	r3, #0
 801e824:	d107      	bne.n	801e836 <tcp_alloc+0x62>
          /* Try killing active connections with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801e826:	79fb      	ldrb	r3, [r7, #7]
 801e828:	4618      	mov	r0, r3
 801e82a:	f7ff ff17 	bl	801e65c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801e82e:	2001      	movs	r0, #1
 801e830:	f7fd fdf6 	bl	801c420 <memp_malloc>
 801e834:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801e836:	68fb      	ldr	r3, [r7, #12]
 801e838:	2b00      	cmp	r3, #0
 801e83a:	d03f      	beq.n	801e8bc <tcp_alloc+0xe8>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801e83c:	2298      	movs	r2, #152	; 0x98
 801e83e:	2100      	movs	r1, #0
 801e840:	68f8      	ldr	r0, [r7, #12]
 801e842:	f008 f833 	bl	80268ac <memset>
    pcb->prio = prio;
 801e846:	68fb      	ldr	r3, [r7, #12]
 801e848:	79fa      	ldrb	r2, [r7, #7]
 801e84a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801e84c:	68fb      	ldr	r3, [r7, #12]
 801e84e:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 801e852:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801e856:	68fb      	ldr	r3, [r7, #12]
 801e858:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801e85c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801e85e:	68fb      	ldr	r3, [r7, #12]
 801e860:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801e862:	68fb      	ldr	r3, [r7, #12]
 801e864:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801e866:	68fb      	ldr	r3, [r7, #12]
 801e868:	22ff      	movs	r2, #255	; 0xff
 801e86a:	729a      	strb	r2, [r3, #10]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801e86c:	68fb      	ldr	r3, [r7, #12]
 801e86e:	f44f 7206 	mov.w	r2, #536	; 0x218
 801e872:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801e874:	68fb      	ldr	r3, [r7, #12]
 801e876:	2206      	movs	r2, #6
 801e878:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801e87c:	68fb      	ldr	r3, [r7, #12]
 801e87e:	2206      	movs	r2, #6
 801e880:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801e882:	68fb      	ldr	r3, [r7, #12]
 801e884:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e888:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801e88a:	68fb      	ldr	r3, [r7, #12]
 801e88c:	2201      	movs	r2, #1
 801e88e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 801e892:	4b0d      	ldr	r3, [pc, #52]	; (801e8c8 <tcp_alloc+0xf4>)
 801e894:	681a      	ldr	r2, [r3, #0]
 801e896:	68fb      	ldr	r3, [r7, #12]
 801e898:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801e89a:	4b0c      	ldr	r3, [pc, #48]	; (801e8cc <tcp_alloc+0xf8>)
 801e89c:	781a      	ldrb	r2, [r3, #0]
 801e89e:	68fb      	ldr	r3, [r7, #12]
 801e8a0:	775a      	strb	r2, [r3, #29]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801e8a2:	68fb      	ldr	r3, [r7, #12]
 801e8a4:	f44f 62e6 	mov.w	r2, #1840	; 0x730
 801e8a8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 801e8ac:	68fb      	ldr	r3, [r7, #12]
 801e8ae:	4a08      	ldr	r2, [pc, #32]	; (801e8d0 <tcp_alloc+0xfc>)
 801e8b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801e8b4:	68fb      	ldr	r3, [r7, #12]
 801e8b6:	4a07      	ldr	r2, [pc, #28]	; (801e8d4 <tcp_alloc+0x100>)
 801e8b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 801e8bc:	68fb      	ldr	r3, [r7, #12]
}
 801e8be:	4618      	mov	r0, r3
 801e8c0:	3710      	adds	r7, #16
 801e8c2:	46bd      	mov	sp, r7
 801e8c4:	bd80      	pop	{r7, pc}
 801e8c6:	bf00      	nop
 801e8c8:	2000e894 	.word	0x2000e894
 801e8cc:	200094f2 	.word	0x200094f2
 801e8d0:	0801e617 	.word	0x0801e617
 801e8d4:	006ddd00 	.word	0x006ddd00

0801e8d8 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 801e8d8:	b580      	push	{r7, lr}
 801e8da:	b084      	sub	sp, #16
 801e8dc:	af00      	add	r7, sp, #0
 801e8de:	4603      	mov	r3, r0
 801e8e0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb * pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 801e8e2:	2040      	movs	r0, #64	; 0x40
 801e8e4:	f7ff ff76 	bl	801e7d4 <tcp_alloc>
 801e8e8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801e8ea:	68fb      	ldr	r3, [r7, #12]
}
 801e8ec:	4618      	mov	r0, r3
 801e8ee:	3710      	adds	r7, #16
 801e8f0:	46bd      	mov	sp, r7
 801e8f2:	bd80      	pop	{r7, pc}

0801e8f4 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 801e8f4:	b480      	push	{r7}
 801e8f6:	b083      	sub	sp, #12
 801e8f8:	af00      	add	r7, sp, #0
 801e8fa:	6078      	str	r0, [r7, #4]
 801e8fc:	6039      	str	r1, [r7, #0]
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801e8fe:	687b      	ldr	r3, [r7, #4]
 801e900:	2b00      	cmp	r3, #0
 801e902:	d002      	beq.n	801e90a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 801e904:	687b      	ldr	r3, [r7, #4]
 801e906:	683a      	ldr	r2, [r7, #0]
 801e908:	611a      	str	r2, [r3, #16]
  }
}
 801e90a:	bf00      	nop
 801e90c:	370c      	adds	r7, #12
 801e90e:	46bd      	mov	sp, r7
 801e910:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e914:	4770      	bx	lr
	...

0801e918 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 801e918:	b580      	push	{r7, lr}
 801e91a:	b082      	sub	sp, #8
 801e91c:	af00      	add	r7, sp, #0
 801e91e:	6078      	str	r0, [r7, #4]
 801e920:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 801e922:	687b      	ldr	r3, [r7, #4]
 801e924:	2b00      	cmp	r3, #0
 801e926:	d00e      	beq.n	801e946 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801e928:	687b      	ldr	r3, [r7, #4]
 801e92a:	7d1b      	ldrb	r3, [r3, #20]
 801e92c:	2b01      	cmp	r3, #1
 801e92e:	d106      	bne.n	801e93e <tcp_recv+0x26>
 801e930:	4b07      	ldr	r3, [pc, #28]	; (801e950 <tcp_recv+0x38>)
 801e932:	f240 62bb 	movw	r2, #1723	; 0x6bb
 801e936:	4907      	ldr	r1, [pc, #28]	; (801e954 <tcp_recv+0x3c>)
 801e938:	4807      	ldr	r0, [pc, #28]	; (801e958 <tcp_recv+0x40>)
 801e93a:	f007 fad9 	bl	8025ef0 <iprintf>
    pcb->recv = recv;
 801e93e:	687b      	ldr	r3, [r7, #4]
 801e940:	683a      	ldr	r2, [r7, #0]
 801e942:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 801e946:	bf00      	nop
 801e948:	3708      	adds	r7, #8
 801e94a:	46bd      	mov	sp, r7
 801e94c:	bd80      	pop	{r7, pc}
 801e94e:	bf00      	nop
 801e950:	080283f8 	.word	0x080283f8
 801e954:	08028718 	.word	0x08028718
 801e958:	08028434 	.word	0x08028434

0801e95c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 801e95c:	b580      	push	{r7, lr}
 801e95e:	b082      	sub	sp, #8
 801e960:	af00      	add	r7, sp, #0
 801e962:	6078      	str	r0, [r7, #4]
 801e964:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 801e966:	687b      	ldr	r3, [r7, #4]
 801e968:	2b00      	cmp	r3, #0
 801e96a:	d00d      	beq.n	801e988 <tcp_sent+0x2c>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801e96c:	687b      	ldr	r3, [r7, #4]
 801e96e:	7d1b      	ldrb	r3, [r3, #20]
 801e970:	2b01      	cmp	r3, #1
 801e972:	d106      	bne.n	801e982 <tcp_sent+0x26>
 801e974:	4b06      	ldr	r3, [pc, #24]	; (801e990 <tcp_sent+0x34>)
 801e976:	f240 62cc 	movw	r2, #1740	; 0x6cc
 801e97a:	4906      	ldr	r1, [pc, #24]	; (801e994 <tcp_sent+0x38>)
 801e97c:	4806      	ldr	r0, [pc, #24]	; (801e998 <tcp_sent+0x3c>)
 801e97e:	f007 fab7 	bl	8025ef0 <iprintf>
    pcb->sent = sent;
 801e982:	687b      	ldr	r3, [r7, #4]
 801e984:	683a      	ldr	r2, [r7, #0]
 801e986:	67da      	str	r2, [r3, #124]	; 0x7c
  }
}
 801e988:	bf00      	nop
 801e98a:	3708      	adds	r7, #8
 801e98c:	46bd      	mov	sp, r7
 801e98e:	bd80      	pop	{r7, pc}
 801e990:	080283f8 	.word	0x080283f8
 801e994:	08028740 	.word	0x08028740
 801e998:	08028434 	.word	0x08028434

0801e99c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 801e99c:	b580      	push	{r7, lr}
 801e99e:	b082      	sub	sp, #8
 801e9a0:	af00      	add	r7, sp, #0
 801e9a2:	6078      	str	r0, [r7, #4]
 801e9a4:	6039      	str	r1, [r7, #0]
  if (pcb != NULL) {
 801e9a6:	687b      	ldr	r3, [r7, #4]
 801e9a8:	2b00      	cmp	r3, #0
 801e9aa:	d00e      	beq.n	801e9ca <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 801e9ac:	687b      	ldr	r3, [r7, #4]
 801e9ae:	7d1b      	ldrb	r3, [r3, #20]
 801e9b0:	2b01      	cmp	r3, #1
 801e9b2:	d106      	bne.n	801e9c2 <tcp_err+0x26>
 801e9b4:	4b07      	ldr	r3, [pc, #28]	; (801e9d4 <tcp_err+0x38>)
 801e9b6:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 801e9ba:	4907      	ldr	r1, [pc, #28]	; (801e9d8 <tcp_err+0x3c>)
 801e9bc:	4807      	ldr	r0, [pc, #28]	; (801e9dc <tcp_err+0x40>)
 801e9be:	f007 fa97 	bl	8025ef0 <iprintf>
    pcb->errf = err;
 801e9c2:	687b      	ldr	r3, [r7, #4]
 801e9c4:	683a      	ldr	r2, [r7, #0]
 801e9c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 801e9ca:	bf00      	nop
 801e9cc:	3708      	adds	r7, #8
 801e9ce:	46bd      	mov	sp, r7
 801e9d0:	bd80      	pop	{r7, pc}
 801e9d2:	bf00      	nop
 801e9d4:	080283f8 	.word	0x080283f8
 801e9d8:	08028768 	.word	0x08028768
 801e9dc:	08028434 	.word	0x08028434

0801e9e0 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 801e9e0:	b480      	push	{r7}
 801e9e2:	b085      	sub	sp, #20
 801e9e4:	af00      	add	r7, sp, #0
 801e9e6:	6078      	str	r0, [r7, #4]
 801e9e8:	6039      	str	r1, [r7, #0]
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801e9ea:	687b      	ldr	r3, [r7, #4]
 801e9ec:	2b00      	cmp	r3, #0
 801e9ee:	d008      	beq.n	801ea02 <tcp_accept+0x22>
 801e9f0:	687b      	ldr	r3, [r7, #4]
 801e9f2:	7d1b      	ldrb	r3, [r3, #20]
 801e9f4:	2b01      	cmp	r3, #1
 801e9f6:	d104      	bne.n	801ea02 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen*)pcb;
 801e9f8:	687b      	ldr	r3, [r7, #4]
 801e9fa:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 801e9fc:	68fb      	ldr	r3, [r7, #12]
 801e9fe:	683a      	ldr	r2, [r7, #0]
 801ea00:	619a      	str	r2, [r3, #24]
  }
}
 801ea02:	bf00      	nop
 801ea04:	3714      	adds	r7, #20
 801ea06:	46bd      	mov	sp, r7
 801ea08:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ea0c:	4770      	bx	lr
	...

0801ea10 <tcp_poll>:
 * timer interval, which is called twice a second.
 *
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 801ea10:	b580      	push	{r7, lr}
 801ea12:	b084      	sub	sp, #16
 801ea14:	af00      	add	r7, sp, #0
 801ea16:	60f8      	str	r0, [r7, #12]
 801ea18:	60b9      	str	r1, [r7, #8]
 801ea1a:	4613      	mov	r3, r2
 801ea1c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801ea1e:	68fb      	ldr	r3, [r7, #12]
 801ea20:	7d1b      	ldrb	r3, [r3, #20]
 801ea22:	2b01      	cmp	r3, #1
 801ea24:	d106      	bne.n	801ea34 <tcp_poll+0x24>
 801ea26:	4b09      	ldr	r3, [pc, #36]	; (801ea4c <tcp_poll+0x3c>)
 801ea28:	f240 7203 	movw	r2, #1795	; 0x703
 801ea2c:	4908      	ldr	r1, [pc, #32]	; (801ea50 <tcp_poll+0x40>)
 801ea2e:	4809      	ldr	r0, [pc, #36]	; (801ea54 <tcp_poll+0x44>)
 801ea30:	f007 fa5e 	bl	8025ef0 <iprintf>
#if LWIP_CALLBACK_API
  pcb->poll = poll;
 801ea34:	68fb      	ldr	r3, [r7, #12]
 801ea36:	68ba      	ldr	r2, [r7, #8]
 801ea38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801ea3c:	68fb      	ldr	r3, [r7, #12]
 801ea3e:	79fa      	ldrb	r2, [r7, #7]
 801ea40:	771a      	strb	r2, [r3, #28]
}
 801ea42:	bf00      	nop
 801ea44:	3710      	adds	r7, #16
 801ea46:	46bd      	mov	sp, r7
 801ea48:	bd80      	pop	{r7, pc}
 801ea4a:	bf00      	nop
 801ea4c:	080283f8 	.word	0x080283f8
 801ea50:	08028790 	.word	0x08028790
 801ea54:	08028434 	.word	0x08028434

0801ea58 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 801ea58:	b580      	push	{r7, lr}
 801ea5a:	b082      	sub	sp, #8
 801ea5c:	af00      	add	r7, sp, #0
 801ea5e:	6078      	str	r0, [r7, #4]
  if (pcb->state != CLOSED &&
 801ea60:	687b      	ldr	r3, [r7, #4]
 801ea62:	7d1b      	ldrb	r3, [r3, #20]
 801ea64:	2b00      	cmp	r3, #0
 801ea66:	d034      	beq.n	801ead2 <tcp_pcb_purge+0x7a>
     pcb->state != TIME_WAIT &&
 801ea68:	687b      	ldr	r3, [r7, #4]
 801ea6a:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801ea6c:	2b0a      	cmp	r3, #10
 801ea6e:	d030      	beq.n	801ead2 <tcp_pcb_purge+0x7a>
     pcb->state != LISTEN) {
 801ea70:	687b      	ldr	r3, [r7, #4]
 801ea72:	7d1b      	ldrb	r3, [r3, #20]
     pcb->state != TIME_WAIT &&
 801ea74:	2b01      	cmp	r3, #1
 801ea76:	d02c      	beq.n	801ead2 <tcp_pcb_purge+0x7a>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801ea78:	687b      	ldr	r3, [r7, #4]
 801ea7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801ea7c:	2b00      	cmp	r3, #0
 801ea7e:	d007      	beq.n	801ea90 <tcp_pcb_purge+0x38>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801ea80:	687b      	ldr	r3, [r7, #4]
 801ea82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801ea84:	4618      	mov	r0, r3
 801ea86:	f7fe fa77 	bl	801cf78 <pbuf_free>
      pcb->refused_data = NULL;
 801ea8a:	687b      	ldr	r3, [r7, #4]
 801ea8c:	2200      	movs	r2, #0
 801ea8e:	675a      	str	r2, [r3, #116]	; 0x74
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
    }
    tcp_segs_free(pcb->ooseq);
 801ea90:	687b      	ldr	r3, [r7, #4]
 801ea92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801ea94:	4618      	mov	r0, r3
 801ea96:	f7ff fd76 	bl	801e586 <tcp_segs_free>
    pcb->ooseq = NULL;
 801ea9a:	687b      	ldr	r3, [r7, #4]
 801ea9c:	2200      	movs	r2, #0
 801ea9e:	671a      	str	r2, [r3, #112]	; 0x70
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 801eaa0:	687b      	ldr	r3, [r7, #4]
 801eaa2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801eaa6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 801eaa8:	687b      	ldr	r3, [r7, #4]
 801eaaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801eaac:	4618      	mov	r0, r3
 801eaae:	f7ff fd6a 	bl	801e586 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801eab2:	687b      	ldr	r3, [r7, #4]
 801eab4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801eab6:	4618      	mov	r0, r3
 801eab8:	f7ff fd65 	bl	801e586 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 801eabc:	687b      	ldr	r3, [r7, #4]
 801eabe:	2200      	movs	r2, #0
 801eac0:	669a      	str	r2, [r3, #104]	; 0x68
 801eac2:	687b      	ldr	r3, [r7, #4]
 801eac4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 801eac6:	687b      	ldr	r3, [r7, #4]
 801eac8:	66da      	str	r2, [r3, #108]	; 0x6c
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 801eaca:	687b      	ldr	r3, [r7, #4]
 801eacc:	2200      	movs	r2, #0
 801eace:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */
  }
}
 801ead2:	bf00      	nop
 801ead4:	3708      	adds	r7, #8
 801ead6:	46bd      	mov	sp, r7
 801ead8:	bd80      	pop	{r7, pc}
	...

0801eadc <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 801eadc:	b580      	push	{r7, lr}
 801eade:	b084      	sub	sp, #16
 801eae0:	af00      	add	r7, sp, #0
 801eae2:	6078      	str	r0, [r7, #4]
 801eae4:	6039      	str	r1, [r7, #0]
  TCP_RMV(pcblist, pcb);
 801eae6:	687b      	ldr	r3, [r7, #4]
 801eae8:	681a      	ldr	r2, [r3, #0]
 801eaea:	683b      	ldr	r3, [r7, #0]
 801eaec:	429a      	cmp	r2, r3
 801eaee:	d105      	bne.n	801eafc <tcp_pcb_remove+0x20>
 801eaf0:	687b      	ldr	r3, [r7, #4]
 801eaf2:	681b      	ldr	r3, [r3, #0]
 801eaf4:	68da      	ldr	r2, [r3, #12]
 801eaf6:	687b      	ldr	r3, [r7, #4]
 801eaf8:	601a      	str	r2, [r3, #0]
 801eafa:	e013      	b.n	801eb24 <tcp_pcb_remove+0x48>
 801eafc:	687b      	ldr	r3, [r7, #4]
 801eafe:	681b      	ldr	r3, [r3, #0]
 801eb00:	60fb      	str	r3, [r7, #12]
 801eb02:	e00c      	b.n	801eb1e <tcp_pcb_remove+0x42>
 801eb04:	68fb      	ldr	r3, [r7, #12]
 801eb06:	68da      	ldr	r2, [r3, #12]
 801eb08:	683b      	ldr	r3, [r7, #0]
 801eb0a:	429a      	cmp	r2, r3
 801eb0c:	d104      	bne.n	801eb18 <tcp_pcb_remove+0x3c>
 801eb0e:	683b      	ldr	r3, [r7, #0]
 801eb10:	68da      	ldr	r2, [r3, #12]
 801eb12:	68fb      	ldr	r3, [r7, #12]
 801eb14:	60da      	str	r2, [r3, #12]
 801eb16:	e005      	b.n	801eb24 <tcp_pcb_remove+0x48>
 801eb18:	68fb      	ldr	r3, [r7, #12]
 801eb1a:	68db      	ldr	r3, [r3, #12]
 801eb1c:	60fb      	str	r3, [r7, #12]
 801eb1e:	68fb      	ldr	r3, [r7, #12]
 801eb20:	2b00      	cmp	r3, #0
 801eb22:	d1ef      	bne.n	801eb04 <tcp_pcb_remove+0x28>
 801eb24:	683b      	ldr	r3, [r7, #0]
 801eb26:	2200      	movs	r2, #0
 801eb28:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801eb2a:	6838      	ldr	r0, [r7, #0]
 801eb2c:	f7ff ff94 	bl	801ea58 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if (pcb->state != TIME_WAIT &&
 801eb30:	683b      	ldr	r3, [r7, #0]
 801eb32:	7d1b      	ldrb	r3, [r3, #20]
 801eb34:	2b0a      	cmp	r3, #10
 801eb36:	d013      	beq.n	801eb60 <tcp_pcb_remove+0x84>
     pcb->state != LISTEN &&
 801eb38:	683b      	ldr	r3, [r7, #0]
 801eb3a:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != TIME_WAIT &&
 801eb3c:	2b01      	cmp	r3, #1
 801eb3e:	d00f      	beq.n	801eb60 <tcp_pcb_remove+0x84>
     pcb->flags & TF_ACK_DELAY) {
 801eb40:	683b      	ldr	r3, [r7, #0]
 801eb42:	7e9b      	ldrb	r3, [r3, #26]
 801eb44:	f003 0301 	and.w	r3, r3, #1
     pcb->state != LISTEN &&
 801eb48:	2b00      	cmp	r3, #0
 801eb4a:	d009      	beq.n	801eb60 <tcp_pcb_remove+0x84>
    pcb->flags |= TF_ACK_NOW;
 801eb4c:	683b      	ldr	r3, [r7, #0]
 801eb4e:	7e9b      	ldrb	r3, [r3, #26]
 801eb50:	f043 0302 	orr.w	r3, r3, #2
 801eb54:	b2da      	uxtb	r2, r3
 801eb56:	683b      	ldr	r3, [r7, #0]
 801eb58:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801eb5a:	6838      	ldr	r0, [r7, #0]
 801eb5c:	f003 f9c0 	bl	8021ee0 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 801eb60:	683b      	ldr	r3, [r7, #0]
 801eb62:	7d1b      	ldrb	r3, [r3, #20]
 801eb64:	2b01      	cmp	r3, #1
 801eb66:	d020      	beq.n	801ebaa <tcp_pcb_remove+0xce>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 801eb68:	683b      	ldr	r3, [r7, #0]
 801eb6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801eb6c:	2b00      	cmp	r3, #0
 801eb6e:	d006      	beq.n	801eb7e <tcp_pcb_remove+0xa2>
 801eb70:	4b13      	ldr	r3, [pc, #76]	; (801ebc0 <tcp_pcb_remove+0xe4>)
 801eb72:	f240 7253 	movw	r2, #1875	; 0x753
 801eb76:	4913      	ldr	r1, [pc, #76]	; (801ebc4 <tcp_pcb_remove+0xe8>)
 801eb78:	4813      	ldr	r0, [pc, #76]	; (801ebc8 <tcp_pcb_remove+0xec>)
 801eb7a:	f007 f9b9 	bl	8025ef0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801eb7e:	683b      	ldr	r3, [r7, #0]
 801eb80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801eb82:	2b00      	cmp	r3, #0
 801eb84:	d006      	beq.n	801eb94 <tcp_pcb_remove+0xb8>
 801eb86:	4b0e      	ldr	r3, [pc, #56]	; (801ebc0 <tcp_pcb_remove+0xe4>)
 801eb88:	f240 7254 	movw	r2, #1876	; 0x754
 801eb8c:	490f      	ldr	r1, [pc, #60]	; (801ebcc <tcp_pcb_remove+0xf0>)
 801eb8e:	480e      	ldr	r0, [pc, #56]	; (801ebc8 <tcp_pcb_remove+0xec>)
 801eb90:	f007 f9ae 	bl	8025ef0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 801eb94:	683b      	ldr	r3, [r7, #0]
 801eb96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801eb98:	2b00      	cmp	r3, #0
 801eb9a:	d006      	beq.n	801ebaa <tcp_pcb_remove+0xce>
 801eb9c:	4b08      	ldr	r3, [pc, #32]	; (801ebc0 <tcp_pcb_remove+0xe4>)
 801eb9e:	f240 7256 	movw	r2, #1878	; 0x756
 801eba2:	490b      	ldr	r1, [pc, #44]	; (801ebd0 <tcp_pcb_remove+0xf4>)
 801eba4:	4808      	ldr	r0, [pc, #32]	; (801ebc8 <tcp_pcb_remove+0xec>)
 801eba6:	f007 f9a3 	bl	8025ef0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 801ebaa:	683b      	ldr	r3, [r7, #0]
 801ebac:	2200      	movs	r2, #0
 801ebae:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801ebb0:	683b      	ldr	r3, [r7, #0]
 801ebb2:	2200      	movs	r2, #0
 801ebb4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 801ebb6:	bf00      	nop
 801ebb8:	3710      	adds	r7, #16
 801ebba:	46bd      	mov	sp, r7
 801ebbc:	bd80      	pop	{r7, pc}
 801ebbe:	bf00      	nop
 801ebc0:	080283f8 	.word	0x080283f8
 801ebc4:	080287b0 	.word	0x080287b0
 801ebc8:	08028434 	.word	0x08028434
 801ebcc:	080287c8 	.word	0x080287c8
 801ebd0:	080287e4 	.word	0x080287e4

0801ebd4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 801ebd4:	b480      	push	{r7}
 801ebd6:	b083      	sub	sp, #12
 801ebd8:	af00      	add	r7, sp, #0
 801ebda:	6078      	str	r0, [r7, #4]
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 801ebdc:	4b07      	ldr	r3, [pc, #28]	; (801ebfc <tcp_next_iss+0x28>)
 801ebde:	681a      	ldr	r2, [r3, #0]
 801ebe0:	4b07      	ldr	r3, [pc, #28]	; (801ec00 <tcp_next_iss+0x2c>)
 801ebe2:	681b      	ldr	r3, [r3, #0]
 801ebe4:	4413      	add	r3, r2
 801ebe6:	4a05      	ldr	r2, [pc, #20]	; (801ebfc <tcp_next_iss+0x28>)
 801ebe8:	6013      	str	r3, [r2, #0]
  return iss;
 801ebea:	4b04      	ldr	r3, [pc, #16]	; (801ebfc <tcp_next_iss+0x28>)
 801ebec:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 801ebee:	4618      	mov	r0, r3
 801ebf0:	370c      	adds	r7, #12
 801ebf2:	46bd      	mov	sp, r7
 801ebf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ebf8:	4770      	bx	lr
 801ebfa:	bf00      	nop
 801ebfc:	2000000c 	.word	0x2000000c
 801ec00:	2000e894 	.word	0x2000e894

0801ec04 <tcp_eff_send_mss_impl>:
tcp_eff_send_mss_impl(u16_t sendmss, const ip_addr_t *dest
#if LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING
                     , const ip_addr_t *src
#endif /* LWIP_IPV6 || LWIP_IPV4_SRC_ROUTING */
                     )
{
 801ec04:	b580      	push	{r7, lr}
 801ec06:	b084      	sub	sp, #16
 801ec08:	af00      	add	r7, sp, #0
 801ec0a:	4603      	mov	r3, r0
 801ec0c:	6039      	str	r1, [r7, #0]
 801ec0e:	80fb      	strh	r3, [r7, #6]
  u16_t mss_s;
  struct netif *outif;
  s16_t mtu;

  outif = ip_route(src, dest);
 801ec10:	6838      	ldr	r0, [r7, #0]
 801ec12:	f7fb fe03 	bl	801a81c <ip4_route>
 801ec16:	60f8      	str	r0, [r7, #12]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 801ec18:	68fb      	ldr	r3, [r7, #12]
 801ec1a:	2b00      	cmp	r3, #0
 801ec1c:	d101      	bne.n	801ec22 <tcp_eff_send_mss_impl+0x1e>
      return sendmss;
 801ec1e:	88fb      	ldrh	r3, [r7, #6]
 801ec20:	e010      	b.n	801ec44 <tcp_eff_send_mss_impl+0x40>
    }
    mtu = outif->mtu;
 801ec22:	68fb      	ldr	r3, [r7, #12]
 801ec24:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 801ec26:	817b      	strh	r3, [r7, #10]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 801ec28:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801ec2c:	2b00      	cmp	r3, #0
 801ec2e:	d008      	beq.n	801ec42 <tcp_eff_send_mss_impl+0x3e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      mss_s = mtu - IP_HLEN - TCP_HLEN;
 801ec30:	897b      	ldrh	r3, [r7, #10]
 801ec32:	3b28      	subs	r3, #40	; 0x28
 801ec34:	813b      	strh	r3, [r7, #8]
#endif /* LWIP_IPV4 */
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 801ec36:	893a      	ldrh	r2, [r7, #8]
 801ec38:	88fb      	ldrh	r3, [r7, #6]
 801ec3a:	4293      	cmp	r3, r2
 801ec3c:	bf28      	it	cs
 801ec3e:	4613      	movcs	r3, r2
 801ec40:	80fb      	strh	r3, [r7, #6]
  }
  return sendmss;
 801ec42:	88fb      	ldrh	r3, [r7, #6]
}
 801ec44:	4618      	mov	r0, r3
 801ec46:	3710      	adds	r7, #16
 801ec48:	46bd      	mov	sp, r7
 801ec4a:	bd80      	pop	{r7, pc}

0801ec4c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t* old_addr, struct tcp_pcb* pcb_list)
{
 801ec4c:	b580      	push	{r7, lr}
 801ec4e:	b084      	sub	sp, #16
 801ec50:	af00      	add	r7, sp, #0
 801ec52:	6078      	str	r0, [r7, #4]
 801ec54:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801ec56:	683b      	ldr	r3, [r7, #0]
 801ec58:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801ec5a:	e011      	b.n	801ec80 <tcp_netif_ip_addr_changed_pcblist+0x34>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801ec5c:	68fb      	ldr	r3, [r7, #12]
 801ec5e:	681a      	ldr	r2, [r3, #0]
 801ec60:	687b      	ldr	r3, [r7, #4]
 801ec62:	681b      	ldr	r3, [r3, #0]
 801ec64:	429a      	cmp	r2, r3
 801ec66:	d108      	bne.n	801ec7a <tcp_netif_ip_addr_changed_pcblist+0x2e>
      /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
      && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
      ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 801ec68:	68fb      	ldr	r3, [r7, #12]
 801ec6a:	68db      	ldr	r3, [r3, #12]
 801ec6c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801ec6e:	68f8      	ldr	r0, [r7, #12]
 801ec70:	f7fe fec8 	bl	801da04 <tcp_abort>
      pcb = next;
 801ec74:	68bb      	ldr	r3, [r7, #8]
 801ec76:	60fb      	str	r3, [r7, #12]
 801ec78:	e002      	b.n	801ec80 <tcp_netif_ip_addr_changed_pcblist+0x34>
    } else {
      pcb = pcb->next;
 801ec7a:	68fb      	ldr	r3, [r7, #12]
 801ec7c:	68db      	ldr	r3, [r3, #12]
 801ec7e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801ec80:	68fb      	ldr	r3, [r7, #12]
 801ec82:	2b00      	cmp	r3, #0
 801ec84:	d1ea      	bne.n	801ec5c <tcp_netif_ip_addr_changed_pcblist+0x10>
    }
  }
}
 801ec86:	bf00      	nop
 801ec88:	3710      	adds	r7, #16
 801ec8a:	46bd      	mov	sp, r7
 801ec8c:	bd80      	pop	{r7, pc}
	...

0801ec90 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 801ec90:	b580      	push	{r7, lr}
 801ec92:	b084      	sub	sp, #16
 801ec94:	af00      	add	r7, sp, #0
 801ec96:	6078      	str	r0, [r7, #4]
 801ec98:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb, *next;

  if (!ip_addr_isany(old_addr)) {
 801ec9a:	687b      	ldr	r3, [r7, #4]
 801ec9c:	2b00      	cmp	r3, #0
 801ec9e:	d02c      	beq.n	801ecfa <tcp_netif_ip_addr_changed+0x6a>
 801eca0:	687b      	ldr	r3, [r7, #4]
 801eca2:	681b      	ldr	r3, [r3, #0]
 801eca4:	2b00      	cmp	r3, #0
 801eca6:	d028      	beq.n	801ecfa <tcp_netif_ip_addr_changed+0x6a>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 801eca8:	4b16      	ldr	r3, [pc, #88]	; (801ed04 <tcp_netif_ip_addr_changed+0x74>)
 801ecaa:	681b      	ldr	r3, [r3, #0]
 801ecac:	4619      	mov	r1, r3
 801ecae:	6878      	ldr	r0, [r7, #4]
 801ecb0:	f7ff ffcc 	bl	801ec4c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 801ecb4:	4b14      	ldr	r3, [pc, #80]	; (801ed08 <tcp_netif_ip_addr_changed+0x78>)
 801ecb6:	681b      	ldr	r3, [r3, #0]
 801ecb8:	4619      	mov	r1, r3
 801ecba:	6878      	ldr	r0, [r7, #4]
 801ecbc:	f7ff ffc6 	bl	801ec4c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801ecc0:	683b      	ldr	r3, [r7, #0]
 801ecc2:	2b00      	cmp	r3, #0
 801ecc4:	d019      	beq.n	801ecfa <tcp_netif_ip_addr_changed+0x6a>
 801ecc6:	683b      	ldr	r3, [r7, #0]
 801ecc8:	681b      	ldr	r3, [r3, #0]
 801ecca:	2b00      	cmp	r3, #0
 801eccc:	d015      	beq.n	801ecfa <tcp_netif_ip_addr_changed+0x6a>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801ecce:	4b0f      	ldr	r3, [pc, #60]	; (801ed0c <tcp_netif_ip_addr_changed+0x7c>)
 801ecd0:	681b      	ldr	r3, [r3, #0]
 801ecd2:	60fb      	str	r3, [r7, #12]
 801ecd4:	e00e      	b.n	801ecf4 <tcp_netif_ip_addr_changed+0x64>
        next = lpcb->next;
 801ecd6:	68fb      	ldr	r3, [r7, #12]
 801ecd8:	68db      	ldr	r3, [r3, #12]
 801ecda:	60bb      	str	r3, [r7, #8]
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 801ecdc:	68fb      	ldr	r3, [r7, #12]
 801ecde:	681a      	ldr	r2, [r3, #0]
 801ece0:	687b      	ldr	r3, [r7, #4]
 801ece2:	681b      	ldr	r3, [r3, #0]
 801ece4:	429a      	cmp	r2, r3
 801ece6:	d103      	bne.n	801ecf0 <tcp_netif_ip_addr_changed+0x60>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801ece8:	683b      	ldr	r3, [r7, #0]
 801ecea:	681a      	ldr	r2, [r3, #0]
 801ecec:	68fb      	ldr	r3, [r7, #12]
 801ecee:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = next) {
 801ecf0:	68bb      	ldr	r3, [r7, #8]
 801ecf2:	60fb      	str	r3, [r7, #12]
 801ecf4:	68fb      	ldr	r3, [r7, #12]
 801ecf6:	2b00      	cmp	r3, #0
 801ecf8:	d1ed      	bne.n	801ecd6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 801ecfa:	bf00      	nop
 801ecfc:	3710      	adds	r7, #16
 801ecfe:	46bd      	mov	sp, r7
 801ed00:	bd80      	pop	{r7, pc}
 801ed02:	bf00      	nop
 801ed04:	2000e890 	.word	0x2000e890
 801ed08:	2000e89c 	.word	0x2000e89c
 801ed0c:	2000e898 	.word	0x2000e898

0801ed10 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801ed10:	b590      	push	{r4, r7, lr}
 801ed12:	b08b      	sub	sp, #44	; 0x2c
 801ed14:	af02      	add	r7, sp, #8
 801ed16:	6078      	str	r0, [r7, #4]
 801ed18:	6039      	str	r1, [r7, #0]
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 801ed1a:	687b      	ldr	r3, [r7, #4]
 801ed1c:	685b      	ldr	r3, [r3, #4]
 801ed1e:	4a82      	ldr	r2, [pc, #520]	; (801ef28 <tcp_input+0x218>)
 801ed20:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 801ed22:	687b      	ldr	r3, [r7, #4]
 801ed24:	895b      	ldrh	r3, [r3, #10]
 801ed26:	2b13      	cmp	r3, #19
 801ed28:	f240 8388 	bls.w	801f43c <tcp_input+0x72c>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801ed2c:	4b7f      	ldr	r3, [pc, #508]	; (801ef2c <tcp_input+0x21c>)
 801ed2e:	695a      	ldr	r2, [r3, #20]
 801ed30:	4b7e      	ldr	r3, [pc, #504]	; (801ef2c <tcp_input+0x21c>)
 801ed32:	681b      	ldr	r3, [r3, #0]
 801ed34:	4619      	mov	r1, r3
 801ed36:	4610      	mov	r0, r2
 801ed38:	f7fb ffe6 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 801ed3c:	4603      	mov	r3, r0
 801ed3e:	2b00      	cmp	r3, #0
 801ed40:	f040 837f 	bne.w	801f442 <tcp_input+0x732>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 801ed44:	4b79      	ldr	r3, [pc, #484]	; (801ef2c <tcp_input+0x21c>)
 801ed46:	695b      	ldr	r3, [r3, #20]
 801ed48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801ed4c:	2be0      	cmp	r3, #224	; 0xe0
 801ed4e:	f000 8378 	beq.w	801f442 <tcp_input+0x732>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN(tcphdr) * 4;
 801ed52:	4b75      	ldr	r3, [pc, #468]	; (801ef28 <tcp_input+0x218>)
 801ed54:	681b      	ldr	r3, [r3, #0]
 801ed56:	899b      	ldrh	r3, [r3, #12]
 801ed58:	b29b      	uxth	r3, r3
 801ed5a:	4618      	mov	r0, r3
 801ed5c:	f7fa fc7c 	bl	8019658 <lwip_htons>
 801ed60:	4603      	mov	r3, r0
 801ed62:	0b1b      	lsrs	r3, r3, #12
 801ed64:	b29b      	uxth	r3, r3
 801ed66:	b2db      	uxtb	r3, r3
 801ed68:	009b      	lsls	r3, r3, #2
 801ed6a:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801ed6c:	7cbb      	ldrb	r3, [r7, #18]
 801ed6e:	2b13      	cmp	r3, #19
 801ed70:	f240 8367 	bls.w	801f442 <tcp_input+0x732>
 801ed74:	7cbb      	ldrb	r3, [r7, #18]
 801ed76:	b29a      	uxth	r2, r3
 801ed78:	687b      	ldr	r3, [r7, #4]
 801ed7a:	891b      	ldrh	r3, [r3, #8]
 801ed7c:	429a      	cmp	r2, r3
 801ed7e:	f200 8360 	bhi.w	801f442 <tcp_input+0x732>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = hdrlen_bytes - TCP_HLEN;
 801ed82:	7cbb      	ldrb	r3, [r7, #18]
 801ed84:	b29b      	uxth	r3, r3
 801ed86:	3b14      	subs	r3, #20
 801ed88:	b29a      	uxth	r2, r3
 801ed8a:	4b69      	ldr	r3, [pc, #420]	; (801ef30 <tcp_input+0x220>)
 801ed8c:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 801ed8e:	4b69      	ldr	r3, [pc, #420]	; (801ef34 <tcp_input+0x224>)
 801ed90:	2200      	movs	r2, #0
 801ed92:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 801ed94:	687b      	ldr	r3, [r7, #4]
 801ed96:	895a      	ldrh	r2, [r3, #10]
 801ed98:	7cbb      	ldrb	r3, [r7, #18]
 801ed9a:	b29b      	uxth	r3, r3
 801ed9c:	429a      	cmp	r2, r3
 801ed9e:	d30d      	bcc.n	801edbc <tcp_input+0xac>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 801eda0:	4b63      	ldr	r3, [pc, #396]	; (801ef30 <tcp_input+0x220>)
 801eda2:	881a      	ldrh	r2, [r3, #0]
 801eda4:	4b64      	ldr	r3, [pc, #400]	; (801ef38 <tcp_input+0x228>)
 801eda6:	801a      	strh	r2, [r3, #0]
    pbuf_header(p, -(s16_t)hdrlen_bytes); /* cannot fail */
 801eda8:	7cbb      	ldrb	r3, [r7, #18]
 801edaa:	b29b      	uxth	r3, r3
 801edac:	425b      	negs	r3, r3
 801edae:	b29b      	uxth	r3, r3
 801edb0:	b21b      	sxth	r3, r3
 801edb2:	4619      	mov	r1, r3
 801edb4:	6878      	ldr	r0, [r7, #4]
 801edb6:	f7fe f8bb 	bl	801cf30 <pbuf_header>
 801edba:	e055      	b.n	801ee68 <tcp_input+0x158>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 801edbc:	687b      	ldr	r3, [r7, #4]
 801edbe:	681b      	ldr	r3, [r3, #0]
 801edc0:	2b00      	cmp	r3, #0
 801edc2:	d105      	bne.n	801edd0 <tcp_input+0xc0>
 801edc4:	4b5d      	ldr	r3, [pc, #372]	; (801ef3c <tcp_input+0x22c>)
 801edc6:	22b2      	movs	r2, #178	; 0xb2
 801edc8:	495d      	ldr	r1, [pc, #372]	; (801ef40 <tcp_input+0x230>)
 801edca:	485e      	ldr	r0, [pc, #376]	; (801ef44 <tcp_input+0x234>)
 801edcc:	f007 f890 	bl	8025ef0 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_header(p, -TCP_HLEN);
 801edd0:	f06f 0113 	mvn.w	r1, #19
 801edd4:	6878      	ldr	r0, [r7, #4]
 801edd6:	f7fe f8ab 	bl	801cf30 <pbuf_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801edda:	687b      	ldr	r3, [r7, #4]
 801eddc:	895a      	ldrh	r2, [r3, #10]
 801edde:	4b56      	ldr	r3, [pc, #344]	; (801ef38 <tcp_input+0x228>)
 801ede0:	801a      	strh	r2, [r3, #0]
    opt2len = tcphdr_optlen - tcphdr_opt1len;
 801ede2:	4b53      	ldr	r3, [pc, #332]	; (801ef30 <tcp_input+0x220>)
 801ede4:	881a      	ldrh	r2, [r3, #0]
 801ede6:	4b54      	ldr	r3, [pc, #336]	; (801ef38 <tcp_input+0x228>)
 801ede8:	881b      	ldrh	r3, [r3, #0]
 801edea:	1ad3      	subs	r3, r2, r3
 801edec:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_header(p, -(s16_t)tcphdr_opt1len);
 801edee:	4b52      	ldr	r3, [pc, #328]	; (801ef38 <tcp_input+0x228>)
 801edf0:	881b      	ldrh	r3, [r3, #0]
 801edf2:	425b      	negs	r3, r3
 801edf4:	b29b      	uxth	r3, r3
 801edf6:	b21b      	sxth	r3, r3
 801edf8:	4619      	mov	r1, r3
 801edfa:	6878      	ldr	r0, [r7, #4]
 801edfc:	f7fe f898 	bl	801cf30 <pbuf_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801ee00:	687b      	ldr	r3, [r7, #4]
 801ee02:	681b      	ldr	r3, [r3, #0]
 801ee04:	895b      	ldrh	r3, [r3, #10]
 801ee06:	8a3a      	ldrh	r2, [r7, #16]
 801ee08:	429a      	cmp	r2, r3
 801ee0a:	f200 8319 	bhi.w	801f440 <tcp_input+0x730>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t*)p->next->payload;
 801ee0e:	687b      	ldr	r3, [r7, #4]
 801ee10:	681b      	ldr	r3, [r3, #0]
 801ee12:	685b      	ldr	r3, [r3, #4]
 801ee14:	4a47      	ldr	r2, [pc, #284]	; (801ef34 <tcp_input+0x224>)
 801ee16:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_header(p->next, -(s16_t)opt2len);
 801ee18:	687b      	ldr	r3, [r7, #4]
 801ee1a:	681a      	ldr	r2, [r3, #0]
 801ee1c:	8a3b      	ldrh	r3, [r7, #16]
 801ee1e:	425b      	negs	r3, r3
 801ee20:	b29b      	uxth	r3, r3
 801ee22:	b21b      	sxth	r3, r3
 801ee24:	4619      	mov	r1, r3
 801ee26:	4610      	mov	r0, r2
 801ee28:	f7fe f882 	bl	801cf30 <pbuf_header>
    p->tot_len -= opt2len;
 801ee2c:	687b      	ldr	r3, [r7, #4]
 801ee2e:	891a      	ldrh	r2, [r3, #8]
 801ee30:	8a3b      	ldrh	r3, [r7, #16]
 801ee32:	1ad3      	subs	r3, r2, r3
 801ee34:	b29a      	uxth	r2, r3
 801ee36:	687b      	ldr	r3, [r7, #4]
 801ee38:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 801ee3a:	687b      	ldr	r3, [r7, #4]
 801ee3c:	895b      	ldrh	r3, [r3, #10]
 801ee3e:	2b00      	cmp	r3, #0
 801ee40:	d005      	beq.n	801ee4e <tcp_input+0x13e>
 801ee42:	4b3e      	ldr	r3, [pc, #248]	; (801ef3c <tcp_input+0x22c>)
 801ee44:	22cf      	movs	r2, #207	; 0xcf
 801ee46:	4940      	ldr	r1, [pc, #256]	; (801ef48 <tcp_input+0x238>)
 801ee48:	483e      	ldr	r0, [pc, #248]	; (801ef44 <tcp_input+0x234>)
 801ee4a:	f007 f851 	bl	8025ef0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801ee4e:	687b      	ldr	r3, [r7, #4]
 801ee50:	891a      	ldrh	r2, [r3, #8]
 801ee52:	687b      	ldr	r3, [r7, #4]
 801ee54:	681b      	ldr	r3, [r3, #0]
 801ee56:	891b      	ldrh	r3, [r3, #8]
 801ee58:	429a      	cmp	r2, r3
 801ee5a:	d005      	beq.n	801ee68 <tcp_input+0x158>
 801ee5c:	4b37      	ldr	r3, [pc, #220]	; (801ef3c <tcp_input+0x22c>)
 801ee5e:	22d0      	movs	r2, #208	; 0xd0
 801ee60:	493a      	ldr	r1, [pc, #232]	; (801ef4c <tcp_input+0x23c>)
 801ee62:	4838      	ldr	r0, [pc, #224]	; (801ef44 <tcp_input+0x234>)
 801ee64:	f007 f844 	bl	8025ef0 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 801ee68:	4b2f      	ldr	r3, [pc, #188]	; (801ef28 <tcp_input+0x218>)
 801ee6a:	681c      	ldr	r4, [r3, #0]
 801ee6c:	4b2e      	ldr	r3, [pc, #184]	; (801ef28 <tcp_input+0x218>)
 801ee6e:	681b      	ldr	r3, [r3, #0]
 801ee70:	881b      	ldrh	r3, [r3, #0]
 801ee72:	b29b      	uxth	r3, r3
 801ee74:	4618      	mov	r0, r3
 801ee76:	f7fa fbef 	bl	8019658 <lwip_htons>
 801ee7a:	4603      	mov	r3, r0
 801ee7c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801ee7e:	4b2a      	ldr	r3, [pc, #168]	; (801ef28 <tcp_input+0x218>)
 801ee80:	681c      	ldr	r4, [r3, #0]
 801ee82:	4b29      	ldr	r3, [pc, #164]	; (801ef28 <tcp_input+0x218>)
 801ee84:	681b      	ldr	r3, [r3, #0]
 801ee86:	885b      	ldrh	r3, [r3, #2]
 801ee88:	b29b      	uxth	r3, r3
 801ee8a:	4618      	mov	r0, r3
 801ee8c:	f7fa fbe4 	bl	8019658 <lwip_htons>
 801ee90:	4603      	mov	r3, r0
 801ee92:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 801ee94:	4b24      	ldr	r3, [pc, #144]	; (801ef28 <tcp_input+0x218>)
 801ee96:	681c      	ldr	r4, [r3, #0]
 801ee98:	4b23      	ldr	r3, [pc, #140]	; (801ef28 <tcp_input+0x218>)
 801ee9a:	681b      	ldr	r3, [r3, #0]
 801ee9c:	685b      	ldr	r3, [r3, #4]
 801ee9e:	4618      	mov	r0, r3
 801eea0:	f7fa fbe8 	bl	8019674 <lwip_htonl>
 801eea4:	4603      	mov	r3, r0
 801eea6:	6063      	str	r3, [r4, #4]
 801eea8:	6863      	ldr	r3, [r4, #4]
 801eeaa:	4a29      	ldr	r2, [pc, #164]	; (801ef50 <tcp_input+0x240>)
 801eeac:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801eeae:	4b1e      	ldr	r3, [pc, #120]	; (801ef28 <tcp_input+0x218>)
 801eeb0:	681c      	ldr	r4, [r3, #0]
 801eeb2:	4b1d      	ldr	r3, [pc, #116]	; (801ef28 <tcp_input+0x218>)
 801eeb4:	681b      	ldr	r3, [r3, #0]
 801eeb6:	689b      	ldr	r3, [r3, #8]
 801eeb8:	4618      	mov	r0, r3
 801eeba:	f7fa fbdb 	bl	8019674 <lwip_htonl>
 801eebe:	4603      	mov	r3, r0
 801eec0:	60a3      	str	r3, [r4, #8]
 801eec2:	68a3      	ldr	r3, [r4, #8]
 801eec4:	4a23      	ldr	r2, [pc, #140]	; (801ef54 <tcp_input+0x244>)
 801eec6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 801eec8:	4b17      	ldr	r3, [pc, #92]	; (801ef28 <tcp_input+0x218>)
 801eeca:	681c      	ldr	r4, [r3, #0]
 801eecc:	4b16      	ldr	r3, [pc, #88]	; (801ef28 <tcp_input+0x218>)
 801eece:	681b      	ldr	r3, [r3, #0]
 801eed0:	89db      	ldrh	r3, [r3, #14]
 801eed2:	b29b      	uxth	r3, r3
 801eed4:	4618      	mov	r0, r3
 801eed6:	f7fa fbbf 	bl	8019658 <lwip_htons>
 801eeda:	4603      	mov	r3, r0
 801eedc:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 801eede:	4b12      	ldr	r3, [pc, #72]	; (801ef28 <tcp_input+0x218>)
 801eee0:	681b      	ldr	r3, [r3, #0]
 801eee2:	899b      	ldrh	r3, [r3, #12]
 801eee4:	b29b      	uxth	r3, r3
 801eee6:	4618      	mov	r0, r3
 801eee8:	f7fa fbb6 	bl	8019658 <lwip_htons>
 801eeec:	4603      	mov	r3, r0
 801eeee:	b2db      	uxtb	r3, r3
 801eef0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801eef4:	b2da      	uxtb	r2, r3
 801eef6:	4b18      	ldr	r3, [pc, #96]	; (801ef58 <tcp_input+0x248>)
 801eef8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len + ((flags & (TCP_FIN | TCP_SYN)) ? 1 : 0);
 801eefa:	687b      	ldr	r3, [r7, #4]
 801eefc:	891a      	ldrh	r2, [r3, #8]
 801eefe:	4b16      	ldr	r3, [pc, #88]	; (801ef58 <tcp_input+0x248>)
 801ef00:	781b      	ldrb	r3, [r3, #0]
 801ef02:	f003 0303 	and.w	r3, r3, #3
 801ef06:	2b00      	cmp	r3, #0
 801ef08:	bf14      	ite	ne
 801ef0a:	2301      	movne	r3, #1
 801ef0c:	2300      	moveq	r3, #0
 801ef0e:	b2db      	uxtb	r3, r3
 801ef10:	b29b      	uxth	r3, r3
 801ef12:	4413      	add	r3, r2
 801ef14:	b29a      	uxth	r2, r3
 801ef16:	4b11      	ldr	r3, [pc, #68]	; (801ef5c <tcp_input+0x24c>)
 801ef18:	801a      	strh	r2, [r3, #0]

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 801ef1a:	2300      	movs	r3, #0
 801ef1c:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801ef1e:	4b10      	ldr	r3, [pc, #64]	; (801ef60 <tcp_input+0x250>)
 801ef20:	681b      	ldr	r3, [r3, #0]
 801ef22:	61fb      	str	r3, [r7, #28]
 801ef24:	e082      	b.n	801f02c <tcp_input+0x31c>
 801ef26:	bf00      	nop
 801ef28:	20009504 	.word	0x20009504
 801ef2c:	2000a268 	.word	0x2000a268
 801ef30:	20009508 	.word	0x20009508
 801ef34:	2000950c 	.word	0x2000950c
 801ef38:	2000950a 	.word	0x2000950a
 801ef3c:	080287fc 	.word	0x080287fc
 801ef40:	08028830 	.word	0x08028830
 801ef44:	08028840 	.word	0x08028840
 801ef48:	08028868 	.word	0x08028868
 801ef4c:	08028874 	.word	0x08028874
 801ef50:	20009514 	.word	0x20009514
 801ef54:	20009518 	.word	0x20009518
 801ef58:	20009520 	.word	0x20009520
 801ef5c:	2000951e 	.word	0x2000951e
 801ef60:	2000e890 	.word	0x2000e890
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801ef64:	69fb      	ldr	r3, [r7, #28]
 801ef66:	7d1b      	ldrb	r3, [r3, #20]
 801ef68:	2b00      	cmp	r3, #0
 801ef6a:	d105      	bne.n	801ef78 <tcp_input+0x268>
 801ef6c:	4b8f      	ldr	r3, [pc, #572]	; (801f1ac <tcp_input+0x49c>)
 801ef6e:	22e2      	movs	r2, #226	; 0xe2
 801ef70:	498f      	ldr	r1, [pc, #572]	; (801f1b0 <tcp_input+0x4a0>)
 801ef72:	4890      	ldr	r0, [pc, #576]	; (801f1b4 <tcp_input+0x4a4>)
 801ef74:	f006 ffbc 	bl	8025ef0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 801ef78:	69fb      	ldr	r3, [r7, #28]
 801ef7a:	7d1b      	ldrb	r3, [r3, #20]
 801ef7c:	2b0a      	cmp	r3, #10
 801ef7e:	d105      	bne.n	801ef8c <tcp_input+0x27c>
 801ef80:	4b8a      	ldr	r3, [pc, #552]	; (801f1ac <tcp_input+0x49c>)
 801ef82:	22e3      	movs	r2, #227	; 0xe3
 801ef84:	498c      	ldr	r1, [pc, #560]	; (801f1b8 <tcp_input+0x4a8>)
 801ef86:	488b      	ldr	r0, [pc, #556]	; (801f1b4 <tcp_input+0x4a4>)
 801ef88:	f006 ffb2 	bl	8025ef0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801ef8c:	69fb      	ldr	r3, [r7, #28]
 801ef8e:	7d1b      	ldrb	r3, [r3, #20]
 801ef90:	2b01      	cmp	r3, #1
 801ef92:	d105      	bne.n	801efa0 <tcp_input+0x290>
 801ef94:	4b85      	ldr	r3, [pc, #532]	; (801f1ac <tcp_input+0x49c>)
 801ef96:	22e4      	movs	r2, #228	; 0xe4
 801ef98:	4988      	ldr	r1, [pc, #544]	; (801f1bc <tcp_input+0x4ac>)
 801ef9a:	4886      	ldr	r0, [pc, #536]	; (801f1b4 <tcp_input+0x4a4>)
 801ef9c:	f006 ffa8 	bl	8025ef0 <iprintf>
    if (pcb->remote_port == tcphdr->src &&
 801efa0:	69fb      	ldr	r3, [r7, #28]
 801efa2:	8b1a      	ldrh	r2, [r3, #24]
 801efa4:	4b86      	ldr	r3, [pc, #536]	; (801f1c0 <tcp_input+0x4b0>)
 801efa6:	681b      	ldr	r3, [r3, #0]
 801efa8:	881b      	ldrh	r3, [r3, #0]
 801efaa:	b29b      	uxth	r3, r3
 801efac:	429a      	cmp	r2, r3
 801efae:	d138      	bne.n	801f022 <tcp_input+0x312>
        pcb->local_port == tcphdr->dest &&
 801efb0:	69fb      	ldr	r3, [r7, #28]
 801efb2:	8ada      	ldrh	r2, [r3, #22]
 801efb4:	4b82      	ldr	r3, [pc, #520]	; (801f1c0 <tcp_input+0x4b0>)
 801efb6:	681b      	ldr	r3, [r3, #0]
 801efb8:	885b      	ldrh	r3, [r3, #2]
 801efba:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801efbc:	429a      	cmp	r2, r3
 801efbe:	d130      	bne.n	801f022 <tcp_input+0x312>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801efc0:	69fb      	ldr	r3, [r7, #28]
 801efc2:	685a      	ldr	r2, [r3, #4]
 801efc4:	4b7f      	ldr	r3, [pc, #508]	; (801f1c4 <tcp_input+0x4b4>)
 801efc6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 801efc8:	429a      	cmp	r2, r3
 801efca:	d12a      	bne.n	801f022 <tcp_input+0x312>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801efcc:	69fb      	ldr	r3, [r7, #28]
 801efce:	681a      	ldr	r2, [r3, #0]
 801efd0:	4b7c      	ldr	r3, [pc, #496]	; (801f1c4 <tcp_input+0x4b4>)
 801efd2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801efd4:	429a      	cmp	r2, r3
 801efd6:	d124      	bne.n	801f022 <tcp_input+0x312>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 801efd8:	69fb      	ldr	r3, [r7, #28]
 801efda:	68da      	ldr	r2, [r3, #12]
 801efdc:	69fb      	ldr	r3, [r7, #28]
 801efde:	429a      	cmp	r2, r3
 801efe0:	d105      	bne.n	801efee <tcp_input+0x2de>
 801efe2:	4b72      	ldr	r3, [pc, #456]	; (801f1ac <tcp_input+0x49c>)
 801efe4:	22ec      	movs	r2, #236	; 0xec
 801efe6:	4978      	ldr	r1, [pc, #480]	; (801f1c8 <tcp_input+0x4b8>)
 801efe8:	4872      	ldr	r0, [pc, #456]	; (801f1b4 <tcp_input+0x4a4>)
 801efea:	f006 ff81 	bl	8025ef0 <iprintf>
      if (prev != NULL) {
 801efee:	69bb      	ldr	r3, [r7, #24]
 801eff0:	2b00      	cmp	r3, #0
 801eff2:	d00a      	beq.n	801f00a <tcp_input+0x2fa>
        prev->next = pcb->next;
 801eff4:	69fb      	ldr	r3, [r7, #28]
 801eff6:	68da      	ldr	r2, [r3, #12]
 801eff8:	69bb      	ldr	r3, [r7, #24]
 801effa:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801effc:	4b73      	ldr	r3, [pc, #460]	; (801f1cc <tcp_input+0x4bc>)
 801effe:	681a      	ldr	r2, [r3, #0]
 801f000:	69fb      	ldr	r3, [r7, #28]
 801f002:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801f004:	4a71      	ldr	r2, [pc, #452]	; (801f1cc <tcp_input+0x4bc>)
 801f006:	69fb      	ldr	r3, [r7, #28]
 801f008:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801f00a:	69fb      	ldr	r3, [r7, #28]
 801f00c:	68da      	ldr	r2, [r3, #12]
 801f00e:	69fb      	ldr	r3, [r7, #28]
 801f010:	429a      	cmp	r2, r3
 801f012:	d10f      	bne.n	801f034 <tcp_input+0x324>
 801f014:	4b65      	ldr	r3, [pc, #404]	; (801f1ac <tcp_input+0x49c>)
 801f016:	22f4      	movs	r2, #244	; 0xf4
 801f018:	496d      	ldr	r1, [pc, #436]	; (801f1d0 <tcp_input+0x4c0>)
 801f01a:	4866      	ldr	r0, [pc, #408]	; (801f1b4 <tcp_input+0x4a4>)
 801f01c:	f006 ff68 	bl	8025ef0 <iprintf>
      break;
 801f020:	e008      	b.n	801f034 <tcp_input+0x324>
    }
    prev = pcb;
 801f022:	69fb      	ldr	r3, [r7, #28]
 801f024:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801f026:	69fb      	ldr	r3, [r7, #28]
 801f028:	68db      	ldr	r3, [r3, #12]
 801f02a:	61fb      	str	r3, [r7, #28]
 801f02c:	69fb      	ldr	r3, [r7, #28]
 801f02e:	2b00      	cmp	r3, #0
 801f030:	d198      	bne.n	801ef64 <tcp_input+0x254>
 801f032:	e000      	b.n	801f036 <tcp_input+0x326>
      break;
 801f034:	bf00      	nop
  }

  if (pcb == NULL) {
 801f036:	69fb      	ldr	r3, [r7, #28]
 801f038:	2b00      	cmp	r3, #0
 801f03a:	d173      	bne.n	801f124 <tcp_input+0x414>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801f03c:	4b65      	ldr	r3, [pc, #404]	; (801f1d4 <tcp_input+0x4c4>)
 801f03e:	681b      	ldr	r3, [r3, #0]
 801f040:	61fb      	str	r3, [r7, #28]
 801f042:	e02f      	b.n	801f0a4 <tcp_input+0x394>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801f044:	69fb      	ldr	r3, [r7, #28]
 801f046:	7d1b      	ldrb	r3, [r3, #20]
 801f048:	2b0a      	cmp	r3, #10
 801f04a:	d005      	beq.n	801f058 <tcp_input+0x348>
 801f04c:	4b57      	ldr	r3, [pc, #348]	; (801f1ac <tcp_input+0x49c>)
 801f04e:	22fe      	movs	r2, #254	; 0xfe
 801f050:	4961      	ldr	r1, [pc, #388]	; (801f1d8 <tcp_input+0x4c8>)
 801f052:	4858      	ldr	r0, [pc, #352]	; (801f1b4 <tcp_input+0x4a4>)
 801f054:	f006 ff4c 	bl	8025ef0 <iprintf>
      if (pcb->remote_port == tcphdr->src &&
 801f058:	69fb      	ldr	r3, [r7, #28]
 801f05a:	8b1a      	ldrh	r2, [r3, #24]
 801f05c:	4b58      	ldr	r3, [pc, #352]	; (801f1c0 <tcp_input+0x4b0>)
 801f05e:	681b      	ldr	r3, [r3, #0]
 801f060:	881b      	ldrh	r3, [r3, #0]
 801f062:	b29b      	uxth	r3, r3
 801f064:	429a      	cmp	r2, r3
 801f066:	d11a      	bne.n	801f09e <tcp_input+0x38e>
          pcb->local_port == tcphdr->dest &&
 801f068:	69fb      	ldr	r3, [r7, #28]
 801f06a:	8ada      	ldrh	r2, [r3, #22]
 801f06c:	4b54      	ldr	r3, [pc, #336]	; (801f1c0 <tcp_input+0x4b0>)
 801f06e:	681b      	ldr	r3, [r3, #0]
 801f070:	885b      	ldrh	r3, [r3, #2]
 801f072:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801f074:	429a      	cmp	r2, r3
 801f076:	d112      	bne.n	801f09e <tcp_input+0x38e>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801f078:	69fb      	ldr	r3, [r7, #28]
 801f07a:	685a      	ldr	r2, [r3, #4]
 801f07c:	4b51      	ldr	r3, [pc, #324]	; (801f1c4 <tcp_input+0x4b4>)
 801f07e:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801f080:	429a      	cmp	r2, r3
 801f082:	d10c      	bne.n	801f09e <tcp_input+0x38e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801f084:	69fb      	ldr	r3, [r7, #28]
 801f086:	681a      	ldr	r2, [r3, #0]
 801f088:	4b4e      	ldr	r3, [pc, #312]	; (801f1c4 <tcp_input+0x4b4>)
 801f08a:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801f08c:	429a      	cmp	r2, r3
 801f08e:	d106      	bne.n	801f09e <tcp_input+0x38e>
        /* We don't really care enough to move this PCB to the front
           of the list since we are not very likely to receive that
           many segments for connections in TIME-WAIT. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for TIME_WAITing connection.\n"));
        tcp_timewait_input(pcb);
 801f090:	69f8      	ldr	r0, [r7, #28]
 801f092:	f000 fb11 	bl	801f6b8 <tcp_timewait_input>
        pbuf_free(p);
 801f096:	6878      	ldr	r0, [r7, #4]
 801f098:	f7fd ff6e 	bl	801cf78 <pbuf_free>
        return;
 801f09c:	e1d6      	b.n	801f44c <tcp_input+0x73c>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801f09e:	69fb      	ldr	r3, [r7, #28]
 801f0a0:	68db      	ldr	r3, [r3, #12]
 801f0a2:	61fb      	str	r3, [r7, #28]
 801f0a4:	69fb      	ldr	r3, [r7, #28]
 801f0a6:	2b00      	cmp	r3, #0
 801f0a8:	d1cc      	bne.n	801f044 <tcp_input+0x334>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801f0aa:	2300      	movs	r3, #0
 801f0ac:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801f0ae:	4b4b      	ldr	r3, [pc, #300]	; (801f1dc <tcp_input+0x4cc>)
 801f0b0:	681b      	ldr	r3, [r3, #0]
 801f0b2:	617b      	str	r3, [r7, #20]
 801f0b4:	e019      	b.n	801f0ea <tcp_input+0x3da>
      if (lpcb->local_port == tcphdr->dest) {
 801f0b6:	697b      	ldr	r3, [r7, #20]
 801f0b8:	8ada      	ldrh	r2, [r3, #22]
 801f0ba:	4b41      	ldr	r3, [pc, #260]	; (801f1c0 <tcp_input+0x4b0>)
 801f0bc:	681b      	ldr	r3, [r3, #0]
 801f0be:	885b      	ldrh	r3, [r3, #2]
 801f0c0:	b29b      	uxth	r3, r3
 801f0c2:	429a      	cmp	r2, r3
 801f0c4:	d10c      	bne.n	801f0e0 <tcp_input+0x3d0>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801f0c6:	697b      	ldr	r3, [r7, #20]
 801f0c8:	681a      	ldr	r2, [r3, #0]
 801f0ca:	4b3e      	ldr	r3, [pc, #248]	; (801f1c4 <tcp_input+0x4b4>)
 801f0cc:	695b      	ldr	r3, [r3, #20]
 801f0ce:	429a      	cmp	r2, r3
 801f0d0:	d00f      	beq.n	801f0f2 <tcp_input+0x3e2>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801f0d2:	697b      	ldr	r3, [r7, #20]
 801f0d4:	2b00      	cmp	r3, #0
 801f0d6:	d00d      	beq.n	801f0f4 <tcp_input+0x3e4>
 801f0d8:	697b      	ldr	r3, [r7, #20]
 801f0da:	681b      	ldr	r3, [r3, #0]
 801f0dc:	2b00      	cmp	r3, #0
 801f0de:	d009      	beq.n	801f0f4 <tcp_input+0x3e4>
            break;
 #endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801f0e0:	697b      	ldr	r3, [r7, #20]
 801f0e2:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801f0e4:	697b      	ldr	r3, [r7, #20]
 801f0e6:	68db      	ldr	r3, [r3, #12]
 801f0e8:	617b      	str	r3, [r7, #20]
 801f0ea:	697b      	ldr	r3, [r7, #20]
 801f0ec:	2b00      	cmp	r3, #0
 801f0ee:	d1e2      	bne.n	801f0b6 <tcp_input+0x3a6>
 801f0f0:	e000      	b.n	801f0f4 <tcp_input+0x3e4>
            break;
 801f0f2:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801f0f4:	697b      	ldr	r3, [r7, #20]
 801f0f6:	2b00      	cmp	r3, #0
 801f0f8:	d014      	beq.n	801f124 <tcp_input+0x414>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 801f0fa:	69bb      	ldr	r3, [r7, #24]
 801f0fc:	2b00      	cmp	r3, #0
 801f0fe:	d00a      	beq.n	801f116 <tcp_input+0x406>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801f100:	697b      	ldr	r3, [r7, #20]
 801f102:	68da      	ldr	r2, [r3, #12]
 801f104:	69bb      	ldr	r3, [r7, #24]
 801f106:	60da      	str	r2, [r3, #12]
              /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801f108:	4b34      	ldr	r3, [pc, #208]	; (801f1dc <tcp_input+0x4cc>)
 801f10a:	681a      	ldr	r2, [r3, #0]
 801f10c:	697b      	ldr	r3, [r7, #20]
 801f10e:	60da      	str	r2, [r3, #12]
              /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801f110:	4a32      	ldr	r2, [pc, #200]	; (801f1dc <tcp_input+0x4cc>)
 801f112:	697b      	ldr	r3, [r7, #20]
 801f114:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }

      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: packed for LISTENing connection.\n"));
      tcp_listen_input(lpcb);
 801f116:	6978      	ldr	r0, [r7, #20]
 801f118:	f000 f9ec 	bl	801f4f4 <tcp_listen_input>
      pbuf_free(p);
 801f11c:	6878      	ldr	r0, [r7, #4]
 801f11e:	f7fd ff2b 	bl	801cf78 <pbuf_free>
      return;
 801f122:	e193      	b.n	801f44c <tcp_input+0x73c>
  tcp_debug_print_flags(TCPH_FLAGS(tcphdr));
  LWIP_DEBUGF(TCP_INPUT_DEBUG, ("-+-+-+-+-+-+-+-+-+-+-+-+-+-+\n"));
#endif /* TCP_INPUT_DEBUG */


  if (pcb != NULL) {
 801f124:	69fb      	ldr	r3, [r7, #28]
 801f126:	2b00      	cmp	r3, #0
 801f128:	f000 8162 	beq.w	801f3f0 <tcp_input+0x6e0>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801f12c:	4b2c      	ldr	r3, [pc, #176]	; (801f1e0 <tcp_input+0x4d0>)
 801f12e:	2200      	movs	r2, #0
 801f130:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801f132:	687b      	ldr	r3, [r7, #4]
 801f134:	891a      	ldrh	r2, [r3, #8]
 801f136:	4b2a      	ldr	r3, [pc, #168]	; (801f1e0 <tcp_input+0x4d0>)
 801f138:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801f13a:	4a29      	ldr	r2, [pc, #164]	; (801f1e0 <tcp_input+0x4d0>)
 801f13c:	687b      	ldr	r3, [r7, #4]
 801f13e:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801f140:	4b1f      	ldr	r3, [pc, #124]	; (801f1c0 <tcp_input+0x4b0>)
 801f142:	681b      	ldr	r3, [r3, #0]
 801f144:	4a26      	ldr	r2, [pc, #152]	; (801f1e0 <tcp_input+0x4d0>)
 801f146:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801f148:	4b26      	ldr	r3, [pc, #152]	; (801f1e4 <tcp_input+0x4d4>)
 801f14a:	2200      	movs	r2, #0
 801f14c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801f14e:	4b26      	ldr	r3, [pc, #152]	; (801f1e8 <tcp_input+0x4d8>)
 801f150:	2200      	movs	r2, #0
 801f152:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801f154:	4b25      	ldr	r3, [pc, #148]	; (801f1ec <tcp_input+0x4dc>)
 801f156:	2200      	movs	r2, #0
 801f158:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 801f15a:	4b25      	ldr	r3, [pc, #148]	; (801f1f0 <tcp_input+0x4e0>)
 801f15c:	781b      	ldrb	r3, [r3, #0]
 801f15e:	f003 0308 	and.w	r3, r3, #8
 801f162:	2b00      	cmp	r3, #0
 801f164:	d006      	beq.n	801f174 <tcp_input+0x464>
      p->flags |= PBUF_FLAG_PUSH;
 801f166:	687b      	ldr	r3, [r7, #4]
 801f168:	7b5b      	ldrb	r3, [r3, #13]
 801f16a:	f043 0301 	orr.w	r3, r3, #1
 801f16e:	b2da      	uxtb	r2, r3
 801f170:	687b      	ldr	r3, [r7, #4]
 801f172:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801f174:	69fb      	ldr	r3, [r7, #28]
 801f176:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801f178:	2b00      	cmp	r3, #0
 801f17a:	d03d      	beq.n	801f1f8 <tcp_input+0x4e8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801f17c:	69f8      	ldr	r0, [r7, #28]
 801f17e:	f7ff f999 	bl	801e4b4 <tcp_process_refused_data>
 801f182:	4603      	mov	r3, r0
 801f184:	f113 0f0d 	cmn.w	r3, #13
 801f188:	d007      	beq.n	801f19a <tcp_input+0x48a>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801f18a:	69fb      	ldr	r3, [r7, #28]
 801f18c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801f18e:	2b00      	cmp	r3, #0
 801f190:	d032      	beq.n	801f1f8 <tcp_input+0x4e8>
        ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801f192:	4b18      	ldr	r3, [pc, #96]	; (801f1f4 <tcp_input+0x4e4>)
 801f194:	881b      	ldrh	r3, [r3, #0]
 801f196:	2b00      	cmp	r3, #0
 801f198:	d02e      	beq.n	801f1f8 <tcp_input+0x4e8>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801f19a:	69fb      	ldr	r3, [r7, #28]
 801f19c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801f19e:	2b00      	cmp	r3, #0
 801f1a0:	f040 8108 	bne.w	801f3b4 <tcp_input+0x6a4>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801f1a4:	69f8      	ldr	r0, [r7, #28]
 801f1a6:	f002 fe3f 	bl	8021e28 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801f1aa:	e103      	b.n	801f3b4 <tcp_input+0x6a4>
 801f1ac:	080287fc 	.word	0x080287fc
 801f1b0:	08028894 	.word	0x08028894
 801f1b4:	08028840 	.word	0x08028840
 801f1b8:	080288bc 	.word	0x080288bc
 801f1bc:	080288e8 	.word	0x080288e8
 801f1c0:	20009504 	.word	0x20009504
 801f1c4:	2000a268 	.word	0x2000a268
 801f1c8:	08028910 	.word	0x08028910
 801f1cc:	2000e890 	.word	0x2000e890
 801f1d0:	0802893c 	.word	0x0802893c
 801f1d4:	2000e8a0 	.word	0x2000e8a0
 801f1d8:	08028968 	.word	0x08028968
 801f1dc:	2000e898 	.word	0x2000e898
 801f1e0:	200094f4 	.word	0x200094f4
 801f1e4:	20009524 	.word	0x20009524
 801f1e8:	20009521 	.word	0x20009521
 801f1ec:	2000951c 	.word	0x2000951c
 801f1f0:	20009520 	.word	0x20009520
 801f1f4:	2000951e 	.word	0x2000951e
      }
    }
    tcp_input_pcb = pcb;
 801f1f8:	4a96      	ldr	r2, [pc, #600]	; (801f454 <tcp_input+0x744>)
 801f1fa:	69fb      	ldr	r3, [r7, #28]
 801f1fc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801f1fe:	69f8      	ldr	r0, [r7, #28]
 801f200:	f000 fac2 	bl	801f788 <tcp_process>
 801f204:	4603      	mov	r3, r0
 801f206:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801f208:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801f20c:	f113 0f0d 	cmn.w	r3, #13
 801f210:	f000 80db 	beq.w	801f3ca <tcp_input+0x6ba>
      if (recv_flags & TF_RESET) {
 801f214:	4b90      	ldr	r3, [pc, #576]	; (801f458 <tcp_input+0x748>)
 801f216:	781b      	ldrb	r3, [r3, #0]
 801f218:	f003 0308 	and.w	r3, r3, #8
 801f21c:	2b00      	cmp	r3, #0
 801f21e:	d016      	beq.n	801f24e <tcp_input+0x53e>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801f220:	69fb      	ldr	r3, [r7, #28]
 801f222:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801f226:	2b00      	cmp	r3, #0
 801f228:	d008      	beq.n	801f23c <tcp_input+0x52c>
 801f22a:	69fb      	ldr	r3, [r7, #28]
 801f22c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801f230:	69fa      	ldr	r2, [r7, #28]
 801f232:	6912      	ldr	r2, [r2, #16]
 801f234:	f06f 010d 	mvn.w	r1, #13
 801f238:	4610      	mov	r0, r2
 801f23a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801f23c:	69f9      	ldr	r1, [r7, #28]
 801f23e:	4887      	ldr	r0, [pc, #540]	; (801f45c <tcp_input+0x74c>)
 801f240:	f7ff fc4c 	bl	801eadc <tcp_pcb_remove>
        memp_free(MEMP_TCP_PCB, pcb);
 801f244:	69f9      	ldr	r1, [r7, #28]
 801f246:	2001      	movs	r0, #1
 801f248:	f7fd f93c 	bl	801c4c4 <memp_free>
 801f24c:	e0bd      	b.n	801f3ca <tcp_input+0x6ba>
      } else {
        err = ERR_OK;
 801f24e:	2300      	movs	r3, #0
 801f250:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 801f252:	4b83      	ldr	r3, [pc, #524]	; (801f460 <tcp_input+0x750>)
 801f254:	881b      	ldrh	r3, [r3, #0]
 801f256:	2b00      	cmp	r3, #0
 801f258:	d01b      	beq.n	801f292 <tcp_input+0x582>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801f25a:	4b81      	ldr	r3, [pc, #516]	; (801f460 <tcp_input+0x750>)
 801f25c:	881b      	ldrh	r3, [r3, #0]
 801f25e:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801f260:	69fb      	ldr	r3, [r7, #28]
 801f262:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801f264:	2b00      	cmp	r3, #0
 801f266:	d009      	beq.n	801f27c <tcp_input+0x56c>
 801f268:	69fb      	ldr	r3, [r7, #28]
 801f26a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801f26c:	69fa      	ldr	r2, [r7, #28]
 801f26e:	6910      	ldr	r0, [r2, #16]
 801f270:	89fa      	ldrh	r2, [r7, #14]
 801f272:	69f9      	ldr	r1, [r7, #28]
 801f274:	4798      	blx	r3
 801f276:	4603      	mov	r3, r0
 801f278:	74fb      	strb	r3, [r7, #19]
 801f27a:	e001      	b.n	801f280 <tcp_input+0x570>
 801f27c:	2300      	movs	r3, #0
 801f27e:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801f280:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801f284:	f113 0f0d 	cmn.w	r3, #13
 801f288:	f000 8096 	beq.w	801f3b8 <tcp_input+0x6a8>
              goto aborted;
            }
          }
          recv_acked = 0;
 801f28c:	4b74      	ldr	r3, [pc, #464]	; (801f460 <tcp_input+0x750>)
 801f28e:	2200      	movs	r2, #0
 801f290:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 801f292:	69f8      	ldr	r0, [r7, #28]
 801f294:	f000 f8fc 	bl	801f490 <tcp_input_delayed_close>
 801f298:	4603      	mov	r3, r0
 801f29a:	2b00      	cmp	r3, #0
 801f29c:	f040 808e 	bne.w	801f3bc <tcp_input+0x6ac>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 801f2a0:	4b70      	ldr	r3, [pc, #448]	; (801f464 <tcp_input+0x754>)
 801f2a2:	681b      	ldr	r3, [r3, #0]
 801f2a4:	2b00      	cmp	r3, #0
 801f2a6:	d041      	beq.n	801f32c <tcp_input+0x61c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801f2a8:	69fb      	ldr	r3, [r7, #28]
 801f2aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801f2ac:	2b00      	cmp	r3, #0
 801f2ae:	d006      	beq.n	801f2be <tcp_input+0x5ae>
 801f2b0:	4b6d      	ldr	r3, [pc, #436]	; (801f468 <tcp_input+0x758>)
 801f2b2:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 801f2b6:	496d      	ldr	r1, [pc, #436]	; (801f46c <tcp_input+0x75c>)
 801f2b8:	486d      	ldr	r0, [pc, #436]	; (801f470 <tcp_input+0x760>)
 801f2ba:	f006 fe19 	bl	8025ef0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801f2be:	69fb      	ldr	r3, [r7, #28]
 801f2c0:	7e9b      	ldrb	r3, [r3, #26]
 801f2c2:	f003 0310 	and.w	r3, r3, #16
 801f2c6:	2b00      	cmp	r3, #0
 801f2c8:	d008      	beq.n	801f2dc <tcp_input+0x5cc>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801f2ca:	4b66      	ldr	r3, [pc, #408]	; (801f464 <tcp_input+0x754>)
 801f2cc:	681b      	ldr	r3, [r3, #0]
 801f2ce:	4618      	mov	r0, r3
 801f2d0:	f7fd fe52 	bl	801cf78 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801f2d4:	69f8      	ldr	r0, [r7, #28]
 801f2d6:	f7fe fb95 	bl	801da04 <tcp_abort>
            goto aborted;
 801f2da:	e076      	b.n	801f3ca <tcp_input+0x6ba>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801f2dc:	69fb      	ldr	r3, [r7, #28]
 801f2de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801f2e2:	2b00      	cmp	r3, #0
 801f2e4:	d00c      	beq.n	801f300 <tcp_input+0x5f0>
 801f2e6:	69fb      	ldr	r3, [r7, #28]
 801f2e8:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801f2ec:	69fb      	ldr	r3, [r7, #28]
 801f2ee:	6918      	ldr	r0, [r3, #16]
 801f2f0:	4b5c      	ldr	r3, [pc, #368]	; (801f464 <tcp_input+0x754>)
 801f2f2:	681a      	ldr	r2, [r3, #0]
 801f2f4:	2300      	movs	r3, #0
 801f2f6:	69f9      	ldr	r1, [r7, #28]
 801f2f8:	47a0      	blx	r4
 801f2fa:	4603      	mov	r3, r0
 801f2fc:	74fb      	strb	r3, [r7, #19]
 801f2fe:	e008      	b.n	801f312 <tcp_input+0x602>
 801f300:	4b58      	ldr	r3, [pc, #352]	; (801f464 <tcp_input+0x754>)
 801f302:	681a      	ldr	r2, [r3, #0]
 801f304:	2300      	movs	r3, #0
 801f306:	69f9      	ldr	r1, [r7, #28]
 801f308:	2000      	movs	r0, #0
 801f30a:	f7ff f984 	bl	801e616 <tcp_recv_null>
 801f30e:	4603      	mov	r3, r0
 801f310:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 801f312:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801f316:	f113 0f0d 	cmn.w	r3, #13
 801f31a:	d051      	beq.n	801f3c0 <tcp_input+0x6b0>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801f31c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801f320:	2b00      	cmp	r3, #0
 801f322:	d003      	beq.n	801f32c <tcp_input+0x61c>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801f324:	4b4f      	ldr	r3, [pc, #316]	; (801f464 <tcp_input+0x754>)
 801f326:	681a      	ldr	r2, [r3, #0]
 801f328:	69fb      	ldr	r3, [r7, #28]
 801f32a:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801f32c:	4b4a      	ldr	r3, [pc, #296]	; (801f458 <tcp_input+0x748>)
 801f32e:	781b      	ldrb	r3, [r3, #0]
 801f330:	f003 0320 	and.w	r3, r3, #32
 801f334:	2b00      	cmp	r3, #0
 801f336:	d030      	beq.n	801f39a <tcp_input+0x68a>
          if (pcb->refused_data != NULL) {
 801f338:	69fb      	ldr	r3, [r7, #28]
 801f33a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801f33c:	2b00      	cmp	r3, #0
 801f33e:	d009      	beq.n	801f354 <tcp_input+0x644>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801f340:	69fb      	ldr	r3, [r7, #28]
 801f342:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801f344:	69fa      	ldr	r2, [r7, #28]
 801f346:	6f52      	ldr	r2, [r2, #116]	; 0x74
 801f348:	7b52      	ldrb	r2, [r2, #13]
 801f34a:	f042 0220 	orr.w	r2, r2, #32
 801f34e:	b2d2      	uxtb	r2, r2
 801f350:	735a      	strb	r2, [r3, #13]
 801f352:	e022      	b.n	801f39a <tcp_input+0x68a>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801f354:	69fb      	ldr	r3, [r7, #28]
 801f356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801f358:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801f35c:	d005      	beq.n	801f36a <tcp_input+0x65a>
              pcb->rcv_wnd++;
 801f35e:	69fb      	ldr	r3, [r7, #28]
 801f360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801f362:	3301      	adds	r3, #1
 801f364:	b29a      	uxth	r2, r3
 801f366:	69fb      	ldr	r3, [r7, #28]
 801f368:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801f36a:	69fb      	ldr	r3, [r7, #28]
 801f36c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801f370:	2b00      	cmp	r3, #0
 801f372:	d00b      	beq.n	801f38c <tcp_input+0x67c>
 801f374:	69fb      	ldr	r3, [r7, #28]
 801f376:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 801f37a:	69fb      	ldr	r3, [r7, #28]
 801f37c:	6918      	ldr	r0, [r3, #16]
 801f37e:	2300      	movs	r3, #0
 801f380:	2200      	movs	r2, #0
 801f382:	69f9      	ldr	r1, [r7, #28]
 801f384:	47a0      	blx	r4
 801f386:	4603      	mov	r3, r0
 801f388:	74fb      	strb	r3, [r7, #19]
 801f38a:	e001      	b.n	801f390 <tcp_input+0x680>
 801f38c:	2300      	movs	r3, #0
 801f38e:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 801f390:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801f394:	f113 0f0d 	cmn.w	r3, #13
 801f398:	d014      	beq.n	801f3c4 <tcp_input+0x6b4>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801f39a:	4b2e      	ldr	r3, [pc, #184]	; (801f454 <tcp_input+0x744>)
 801f39c:	2200      	movs	r2, #0
 801f39e:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 801f3a0:	69f8      	ldr	r0, [r7, #28]
 801f3a2:	f000 f875 	bl	801f490 <tcp_input_delayed_close>
 801f3a6:	4603      	mov	r3, r0
 801f3a8:	2b00      	cmp	r3, #0
 801f3aa:	d10d      	bne.n	801f3c8 <tcp_input+0x6b8>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801f3ac:	69f8      	ldr	r0, [r7, #28]
 801f3ae:	f002 fd97 	bl	8021ee0 <tcp_output>
 801f3b2:	e00a      	b.n	801f3ca <tcp_input+0x6ba>
        goto aborted;
 801f3b4:	bf00      	nop
 801f3b6:	e008      	b.n	801f3ca <tcp_input+0x6ba>
              goto aborted;
 801f3b8:	bf00      	nop
 801f3ba:	e006      	b.n	801f3ca <tcp_input+0x6ba>
          goto aborted;
 801f3bc:	bf00      	nop
 801f3be:	e004      	b.n	801f3ca <tcp_input+0x6ba>
            goto aborted;
 801f3c0:	bf00      	nop
 801f3c2:	e002      	b.n	801f3ca <tcp_input+0x6ba>
              goto aborted;
 801f3c4:	bf00      	nop
 801f3c6:	e000      	b.n	801f3ca <tcp_input+0x6ba>
          goto aborted;
 801f3c8:	bf00      	nop
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
    tcp_input_pcb = NULL;
 801f3ca:	4b22      	ldr	r3, [pc, #136]	; (801f454 <tcp_input+0x744>)
 801f3cc:	2200      	movs	r2, #0
 801f3ce:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801f3d0:	4b24      	ldr	r3, [pc, #144]	; (801f464 <tcp_input+0x754>)
 801f3d2:	2200      	movs	r2, #0
 801f3d4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL)
 801f3d6:	4b27      	ldr	r3, [pc, #156]	; (801f474 <tcp_input+0x764>)
 801f3d8:	685b      	ldr	r3, [r3, #4]
 801f3da:	2b00      	cmp	r3, #0
 801f3dc:	d035      	beq.n	801f44a <tcp_input+0x73a>
    {
      pbuf_free(inseg.p);
 801f3de:	4b25      	ldr	r3, [pc, #148]	; (801f474 <tcp_input+0x764>)
 801f3e0:	685b      	ldr	r3, [r3, #4]
 801f3e2:	4618      	mov	r0, r3
 801f3e4:	f7fd fdc8 	bl	801cf78 <pbuf_free>
      inseg.p = NULL;
 801f3e8:	4b22      	ldr	r3, [pc, #136]	; (801f474 <tcp_input+0x764>)
 801f3ea:	2200      	movs	r2, #0
 801f3ec:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801f3ee:	e02c      	b.n	801f44a <tcp_input+0x73a>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801f3f0:	4b21      	ldr	r3, [pc, #132]	; (801f478 <tcp_input+0x768>)
 801f3f2:	681b      	ldr	r3, [r3, #0]
 801f3f4:	899b      	ldrh	r3, [r3, #12]
 801f3f6:	b29b      	uxth	r3, r3
 801f3f8:	4618      	mov	r0, r3
 801f3fa:	f7fa f92d 	bl	8019658 <lwip_htons>
 801f3fe:	4603      	mov	r3, r0
 801f400:	f003 0304 	and.w	r3, r3, #4
 801f404:	2b00      	cmp	r3, #0
 801f406:	d115      	bne.n	801f434 <tcp_input+0x724>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f408:	4b1c      	ldr	r3, [pc, #112]	; (801f47c <tcp_input+0x76c>)
 801f40a:	6818      	ldr	r0, [r3, #0]
 801f40c:	4b1c      	ldr	r3, [pc, #112]	; (801f480 <tcp_input+0x770>)
 801f40e:	881b      	ldrh	r3, [r3, #0]
 801f410:	461a      	mov	r2, r3
 801f412:	4b1c      	ldr	r3, [pc, #112]	; (801f484 <tcp_input+0x774>)
 801f414:	681b      	ldr	r3, [r3, #0]
 801f416:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f418:	4b17      	ldr	r3, [pc, #92]	; (801f478 <tcp_input+0x768>)
 801f41a:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f41c:	885b      	ldrh	r3, [r3, #2]
 801f41e:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f420:	4a15      	ldr	r2, [pc, #84]	; (801f478 <tcp_input+0x768>)
 801f422:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f424:	8812      	ldrh	r2, [r2, #0]
 801f426:	b292      	uxth	r2, r2
 801f428:	9201      	str	r2, [sp, #4]
 801f42a:	9300      	str	r3, [sp, #0]
 801f42c:	4b16      	ldr	r3, [pc, #88]	; (801f488 <tcp_input+0x778>)
 801f42e:	4a17      	ldr	r2, [pc, #92]	; (801f48c <tcp_input+0x77c>)
 801f430:	f002 ffde 	bl	80223f0 <tcp_rst>
    pbuf_free(p);
 801f434:	6878      	ldr	r0, [r7, #4]
 801f436:	f7fd fd9f 	bl	801cf78 <pbuf_free>
  return;
 801f43a:	e006      	b.n	801f44a <tcp_input+0x73a>
    goto dropped;
 801f43c:	bf00      	nop
 801f43e:	e000      	b.n	801f442 <tcp_input+0x732>
      goto dropped;
 801f440:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801f442:	6878      	ldr	r0, [r7, #4]
 801f444:	f7fd fd98 	bl	801cf78 <pbuf_free>
 801f448:	e000      	b.n	801f44c <tcp_input+0x73c>
  return;
 801f44a:	bf00      	nop
}
 801f44c:	3724      	adds	r7, #36	; 0x24
 801f44e:	46bd      	mov	sp, r7
 801f450:	bd90      	pop	{r4, r7, pc}
 801f452:	bf00      	nop
 801f454:	2000e8a4 	.word	0x2000e8a4
 801f458:	20009521 	.word	0x20009521
 801f45c:	2000e890 	.word	0x2000e890
 801f460:	2000951c 	.word	0x2000951c
 801f464:	20009524 	.word	0x20009524
 801f468:	080287fc 	.word	0x080287fc
 801f46c:	08028998 	.word	0x08028998
 801f470:	08028840 	.word	0x08028840
 801f474:	200094f4 	.word	0x200094f4
 801f478:	20009504 	.word	0x20009504
 801f47c:	20009518 	.word	0x20009518
 801f480:	2000951e 	.word	0x2000951e
 801f484:	20009514 	.word	0x20009514
 801f488:	2000a278 	.word	0x2000a278
 801f48c:	2000a27c 	.word	0x2000a27c

0801f490 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 801f490:	b580      	push	{r7, lr}
 801f492:	b082      	sub	sp, #8
 801f494:	af00      	add	r7, sp, #0
 801f496:	6078      	str	r0, [r7, #4]
  if (recv_flags & TF_CLOSED) {
 801f498:	4b14      	ldr	r3, [pc, #80]	; (801f4ec <tcp_input_delayed_close+0x5c>)
 801f49a:	781b      	ldrb	r3, [r3, #0]
 801f49c:	f003 0310 	and.w	r3, r3, #16
 801f4a0:	2b00      	cmp	r3, #0
 801f4a2:	d01d      	beq.n	801f4e0 <tcp_input_delayed_close+0x50>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801f4a4:	687b      	ldr	r3, [r7, #4]
 801f4a6:	7e9b      	ldrb	r3, [r3, #26]
 801f4a8:	f003 0310 	and.w	r3, r3, #16
 801f4ac:	2b00      	cmp	r3, #0
 801f4ae:	d10d      	bne.n	801f4cc <tcp_input_delayed_close+0x3c>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801f4b0:	687b      	ldr	r3, [r7, #4]
 801f4b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801f4b6:	2b00      	cmp	r3, #0
 801f4b8:	d008      	beq.n	801f4cc <tcp_input_delayed_close+0x3c>
 801f4ba:	687b      	ldr	r3, [r7, #4]
 801f4bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801f4c0:	687a      	ldr	r2, [r7, #4]
 801f4c2:	6912      	ldr	r2, [r2, #16]
 801f4c4:	f06f 010e 	mvn.w	r1, #14
 801f4c8:	4610      	mov	r0, r2
 801f4ca:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801f4cc:	6879      	ldr	r1, [r7, #4]
 801f4ce:	4808      	ldr	r0, [pc, #32]	; (801f4f0 <tcp_input_delayed_close+0x60>)
 801f4d0:	f7ff fb04 	bl	801eadc <tcp_pcb_remove>
    memp_free(MEMP_TCP_PCB, pcb);
 801f4d4:	6879      	ldr	r1, [r7, #4]
 801f4d6:	2001      	movs	r0, #1
 801f4d8:	f7fc fff4 	bl	801c4c4 <memp_free>
    return 1;
 801f4dc:	2301      	movs	r3, #1
 801f4de:	e000      	b.n	801f4e2 <tcp_input_delayed_close+0x52>
  }
  return 0;
 801f4e0:	2300      	movs	r3, #0
}
 801f4e2:	4618      	mov	r0, r3
 801f4e4:	3708      	adds	r7, #8
 801f4e6:	46bd      	mov	sp, r7
 801f4e8:	bd80      	pop	{r7, pc}
 801f4ea:	bf00      	nop
 801f4ec:	20009521 	.word	0x20009521
 801f4f0:	2000e890 	.word	0x2000e890

0801f4f4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 801f4f4:	b580      	push	{r7, lr}
 801f4f6:	b088      	sub	sp, #32
 801f4f8:	af02      	add	r7, sp, #8
 801f4fa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 801f4fc:	4b64      	ldr	r3, [pc, #400]	; (801f690 <tcp_listen_input+0x19c>)
 801f4fe:	781b      	ldrb	r3, [r3, #0]
 801f500:	f003 0304 	and.w	r3, r3, #4
 801f504:	2b00      	cmp	r3, #0
 801f506:	f040 80bc 	bne.w	801f682 <tcp_listen_input+0x18e>
    return;
  }

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801f50a:	4b61      	ldr	r3, [pc, #388]	; (801f690 <tcp_listen_input+0x19c>)
 801f50c:	781b      	ldrb	r3, [r3, #0]
 801f50e:	f003 0310 	and.w	r3, r3, #16
 801f512:	2b00      	cmp	r3, #0
 801f514:	d016      	beq.n	801f544 <tcp_listen_input+0x50>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f516:	4b5f      	ldr	r3, [pc, #380]	; (801f694 <tcp_listen_input+0x1a0>)
 801f518:	6818      	ldr	r0, [r3, #0]
 801f51a:	4b5f      	ldr	r3, [pc, #380]	; (801f698 <tcp_listen_input+0x1a4>)
 801f51c:	881b      	ldrh	r3, [r3, #0]
 801f51e:	461a      	mov	r2, r3
 801f520:	4b5e      	ldr	r3, [pc, #376]	; (801f69c <tcp_listen_input+0x1a8>)
 801f522:	681b      	ldr	r3, [r3, #0]
 801f524:	18d1      	adds	r1, r2, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f526:	4b5e      	ldr	r3, [pc, #376]	; (801f6a0 <tcp_listen_input+0x1ac>)
 801f528:	681b      	ldr	r3, [r3, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f52a:	885b      	ldrh	r3, [r3, #2]
 801f52c:	b29b      	uxth	r3, r3
      ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f52e:	4a5c      	ldr	r2, [pc, #368]	; (801f6a0 <tcp_listen_input+0x1ac>)
 801f530:	6812      	ldr	r2, [r2, #0]
    tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f532:	8812      	ldrh	r2, [r2, #0]
 801f534:	b292      	uxth	r2, r2
 801f536:	9201      	str	r2, [sp, #4]
 801f538:	9300      	str	r3, [sp, #0]
 801f53a:	4b5a      	ldr	r3, [pc, #360]	; (801f6a4 <tcp_listen_input+0x1b0>)
 801f53c:	4a5a      	ldr	r2, [pc, #360]	; (801f6a8 <tcp_listen_input+0x1b4>)
 801f53e:	f002 ff57 	bl	80223f0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801f542:	e0a0      	b.n	801f686 <tcp_listen_input+0x192>
  } else if (flags & TCP_SYN) {
 801f544:	4b52      	ldr	r3, [pc, #328]	; (801f690 <tcp_listen_input+0x19c>)
 801f546:	781b      	ldrb	r3, [r3, #0]
 801f548:	f003 0302 	and.w	r3, r3, #2
 801f54c:	2b00      	cmp	r3, #0
 801f54e:	f000 809a 	beq.w	801f686 <tcp_listen_input+0x192>
    npcb = tcp_alloc(pcb->prio);
 801f552:	687b      	ldr	r3, [r7, #4]
 801f554:	7d5b      	ldrb	r3, [r3, #21]
 801f556:	4618      	mov	r0, r3
 801f558:	f7ff f93c 	bl	801e7d4 <tcp_alloc>
 801f55c:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801f55e:	697b      	ldr	r3, [r7, #20]
 801f560:	2b00      	cmp	r3, #0
 801f562:	d111      	bne.n	801f588 <tcp_listen_input+0x94>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801f564:	687b      	ldr	r3, [r7, #4]
 801f566:	699b      	ldr	r3, [r3, #24]
 801f568:	2b00      	cmp	r3, #0
 801f56a:	d00a      	beq.n	801f582 <tcp_listen_input+0x8e>
 801f56c:	687b      	ldr	r3, [r7, #4]
 801f56e:	699b      	ldr	r3, [r3, #24]
 801f570:	687a      	ldr	r2, [r7, #4]
 801f572:	6910      	ldr	r0, [r2, #16]
 801f574:	f04f 32ff 	mov.w	r2, #4294967295
 801f578:	2100      	movs	r1, #0
 801f57a:	4798      	blx	r3
 801f57c:	4603      	mov	r3, r0
 801f57e:	74fb      	strb	r3, [r7, #19]
      return;
 801f580:	e082      	b.n	801f688 <tcp_listen_input+0x194>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801f582:	23f0      	movs	r3, #240	; 0xf0
 801f584:	74fb      	strb	r3, [r7, #19]
      return;
 801f586:	e07f      	b.n	801f688 <tcp_listen_input+0x194>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801f588:	4b48      	ldr	r3, [pc, #288]	; (801f6ac <tcp_listen_input+0x1b8>)
 801f58a:	695a      	ldr	r2, [r3, #20]
 801f58c:	697b      	ldr	r3, [r7, #20]
 801f58e:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801f590:	4b46      	ldr	r3, [pc, #280]	; (801f6ac <tcp_listen_input+0x1b8>)
 801f592:	691a      	ldr	r2, [r3, #16]
 801f594:	697b      	ldr	r3, [r7, #20]
 801f596:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801f598:	687b      	ldr	r3, [r7, #4]
 801f59a:	8ada      	ldrh	r2, [r3, #22]
 801f59c:	697b      	ldr	r3, [r7, #20]
 801f59e:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801f5a0:	4b3f      	ldr	r3, [pc, #252]	; (801f6a0 <tcp_listen_input+0x1ac>)
 801f5a2:	681b      	ldr	r3, [r3, #0]
 801f5a4:	881b      	ldrh	r3, [r3, #0]
 801f5a6:	b29a      	uxth	r2, r3
 801f5a8:	697b      	ldr	r3, [r7, #20]
 801f5aa:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801f5ac:	697b      	ldr	r3, [r7, #20]
 801f5ae:	2203      	movs	r2, #3
 801f5b0:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801f5b2:	4b3a      	ldr	r3, [pc, #232]	; (801f69c <tcp_listen_input+0x1a8>)
 801f5b4:	681b      	ldr	r3, [r3, #0]
 801f5b6:	1c5a      	adds	r2, r3, #1
 801f5b8:	697b      	ldr	r3, [r7, #20]
 801f5ba:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801f5bc:	697b      	ldr	r3, [r7, #20]
 801f5be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801f5c0:	697b      	ldr	r3, [r7, #20]
 801f5c2:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 801f5c4:	6978      	ldr	r0, [r7, #20]
 801f5c6:	f7ff fb05 	bl	801ebd4 <tcp_next_iss>
 801f5ca:	60f8      	str	r0, [r7, #12]
    npcb->snd_wl2 = iss;
 801f5cc:	697b      	ldr	r3, [r7, #20]
 801f5ce:	68fa      	ldr	r2, [r7, #12]
 801f5d0:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->snd_nxt = iss;
 801f5d2:	697b      	ldr	r3, [r7, #20]
 801f5d4:	68fa      	ldr	r2, [r7, #12]
 801f5d6:	64da      	str	r2, [r3, #76]	; 0x4c
    npcb->lastack = iss;
 801f5d8:	697b      	ldr	r3, [r7, #20]
 801f5da:	68fa      	ldr	r2, [r7, #12]
 801f5dc:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801f5de:	697b      	ldr	r3, [r7, #20]
 801f5e0:	68fa      	ldr	r2, [r7, #12]
 801f5e2:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801f5e4:	4b2d      	ldr	r3, [pc, #180]	; (801f69c <tcp_listen_input+0x1a8>)
 801f5e6:	681b      	ldr	r3, [r3, #0]
 801f5e8:	1e5a      	subs	r2, r3, #1
 801f5ea:	697b      	ldr	r3, [r7, #20]
 801f5ec:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->callback_arg = pcb->callback_arg;
 801f5ee:	687b      	ldr	r3, [r7, #4]
 801f5f0:	691a      	ldr	r2, [r3, #16]
 801f5f2:	697b      	ldr	r3, [r7, #20]
 801f5f4:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 801f5f6:	697b      	ldr	r3, [r7, #20]
 801f5f8:	687a      	ldr	r2, [r7, #4]
 801f5fa:	679a      	str	r2, [r3, #120]	; 0x78
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801f5fc:	687b      	ldr	r3, [r7, #4]
 801f5fe:	7a1b      	ldrb	r3, [r3, #8]
 801f600:	f003 030c 	and.w	r3, r3, #12
 801f604:	b2da      	uxtb	r2, r3
 801f606:	697b      	ldr	r3, [r7, #20]
 801f608:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801f60a:	4b29      	ldr	r3, [pc, #164]	; (801f6b0 <tcp_listen_input+0x1bc>)
 801f60c:	681a      	ldr	r2, [r3, #0]
 801f60e:	697b      	ldr	r3, [r7, #20]
 801f610:	60da      	str	r2, [r3, #12]
 801f612:	4a27      	ldr	r2, [pc, #156]	; (801f6b0 <tcp_listen_input+0x1bc>)
 801f614:	697b      	ldr	r3, [r7, #20]
 801f616:	6013      	str	r3, [r2, #0]
 801f618:	f003 f938 	bl	802288c <tcp_timer_needed>
 801f61c:	4b25      	ldr	r3, [pc, #148]	; (801f6b4 <tcp_listen_input+0x1c0>)
 801f61e:	2201      	movs	r2, #1
 801f620:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 801f622:	6978      	ldr	r0, [r7, #20]
 801f624:	f001 fd16 	bl	8021054 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801f628:	4b1d      	ldr	r3, [pc, #116]	; (801f6a0 <tcp_listen_input+0x1ac>)
 801f62a:	681b      	ldr	r3, [r3, #0]
 801f62c:	89db      	ldrh	r3, [r3, #14]
 801f62e:	b29a      	uxth	r2, r3
 801f630:	697b      	ldr	r3, [r7, #20]
 801f632:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    npcb->snd_wnd_max = npcb->snd_wnd;
 801f636:	697b      	ldr	r3, [r7, #20]
 801f638:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801f63c:	697b      	ldr	r3, [r7, #20]
 801f63e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 801f642:	697b      	ldr	r3, [r7, #20]
 801f644:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801f646:	697b      	ldr	r3, [r7, #20]
 801f648:	3304      	adds	r3, #4
 801f64a:	4619      	mov	r1, r3
 801f64c:	4610      	mov	r0, r2
 801f64e:	f7ff fad9 	bl	801ec04 <tcp_eff_send_mss_impl>
 801f652:	4603      	mov	r3, r0
 801f654:	461a      	mov	r2, r3
 801f656:	697b      	ldr	r3, [r7, #20]
 801f658:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801f65a:	2112      	movs	r1, #18
 801f65c:	6978      	ldr	r0, [r7, #20]
 801f65e:	f002 fae5 	bl	8021c2c <tcp_enqueue_flags>
 801f662:	4603      	mov	r3, r0
 801f664:	72fb      	strb	r3, [r7, #11]
    if (rc != ERR_OK) {
 801f666:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801f66a:	2b00      	cmp	r3, #0
 801f66c:	d004      	beq.n	801f678 <tcp_listen_input+0x184>
      tcp_abandon(npcb, 0);
 801f66e:	2100      	movs	r1, #0
 801f670:	6978      	ldr	r0, [r7, #20]
 801f672:	f7fe f915 	bl	801d8a0 <tcp_abandon>
      return;
 801f676:	e007      	b.n	801f688 <tcp_listen_input+0x194>
    tcp_output(npcb);
 801f678:	6978      	ldr	r0, [r7, #20]
 801f67a:	f002 fc31 	bl	8021ee0 <tcp_output>
  return;
 801f67e:	bf00      	nop
 801f680:	e001      	b.n	801f686 <tcp_listen_input+0x192>
    return;
 801f682:	bf00      	nop
 801f684:	e000      	b.n	801f688 <tcp_listen_input+0x194>
  return;
 801f686:	bf00      	nop
}
 801f688:	3718      	adds	r7, #24
 801f68a:	46bd      	mov	sp, r7
 801f68c:	bd80      	pop	{r7, pc}
 801f68e:	bf00      	nop
 801f690:	20009520 	.word	0x20009520
 801f694:	20009518 	.word	0x20009518
 801f698:	2000951e 	.word	0x2000951e
 801f69c:	20009514 	.word	0x20009514
 801f6a0:	20009504 	.word	0x20009504
 801f6a4:	2000a278 	.word	0x2000a278
 801f6a8:	2000a27c 	.word	0x2000a27c
 801f6ac:	2000a268 	.word	0x2000a268
 801f6b0:	2000e890 	.word	0x2000e890
 801f6b4:	2000e88c 	.word	0x2000e88c

0801f6b8 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801f6b8:	b580      	push	{r7, lr}
 801f6ba:	b084      	sub	sp, #16
 801f6bc:	af02      	add	r7, sp, #8
 801f6be:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801f6c0:	4b29      	ldr	r3, [pc, #164]	; (801f768 <tcp_timewait_input+0xb0>)
 801f6c2:	781b      	ldrb	r3, [r3, #0]
 801f6c4:	f003 0304 	and.w	r3, r3, #4
 801f6c8:	2b00      	cmp	r3, #0
 801f6ca:	d147      	bne.n	801f75c <tcp_timewait_input+0xa4>
    return;
  }
  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801f6cc:	4b26      	ldr	r3, [pc, #152]	; (801f768 <tcp_timewait_input+0xb0>)
 801f6ce:	781b      	ldrb	r3, [r3, #0]
 801f6d0:	f003 0302 	and.w	r3, r3, #2
 801f6d4:	2b00      	cmp	r3, #0
 801f6d6:	d027      	beq.n	801f728 <tcp_timewait_input+0x70>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 801f6d8:	4b24      	ldr	r3, [pc, #144]	; (801f76c <tcp_timewait_input+0xb4>)
 801f6da:	681a      	ldr	r2, [r3, #0]
 801f6dc:	687b      	ldr	r3, [r7, #4]
 801f6de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f6e0:	1ad3      	subs	r3, r2, r3
 801f6e2:	2b00      	cmp	r3, #0
 801f6e4:	db2a      	blt.n	801f73c <tcp_timewait_input+0x84>
 801f6e6:	4b21      	ldr	r3, [pc, #132]	; (801f76c <tcp_timewait_input+0xb4>)
 801f6e8:	681a      	ldr	r2, [r3, #0]
 801f6ea:	687b      	ldr	r3, [r7, #4]
 801f6ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f6ee:	6879      	ldr	r1, [r7, #4]
 801f6f0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801f6f2:	440b      	add	r3, r1
 801f6f4:	1ad3      	subs	r3, r2, r3
 801f6f6:	2b00      	cmp	r3, #0
 801f6f8:	dc20      	bgt.n	801f73c <tcp_timewait_input+0x84>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f6fa:	4b1d      	ldr	r3, [pc, #116]	; (801f770 <tcp_timewait_input+0xb8>)
 801f6fc:	6818      	ldr	r0, [r3, #0]
 801f6fe:	4b1d      	ldr	r3, [pc, #116]	; (801f774 <tcp_timewait_input+0xbc>)
 801f700:	881b      	ldrh	r3, [r3, #0]
 801f702:	461a      	mov	r2, r3
 801f704:	4b19      	ldr	r3, [pc, #100]	; (801f76c <tcp_timewait_input+0xb4>)
 801f706:	681b      	ldr	r3, [r3, #0]
 801f708:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f70a:	4b1b      	ldr	r3, [pc, #108]	; (801f778 <tcp_timewait_input+0xc0>)
 801f70c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f70e:	885b      	ldrh	r3, [r3, #2]
 801f710:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801f712:	4a19      	ldr	r2, [pc, #100]	; (801f778 <tcp_timewait_input+0xc0>)
 801f714:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801f716:	8812      	ldrh	r2, [r2, #0]
 801f718:	b292      	uxth	r2, r2
 801f71a:	9201      	str	r2, [sp, #4]
 801f71c:	9300      	str	r3, [sp, #0]
 801f71e:	4b17      	ldr	r3, [pc, #92]	; (801f77c <tcp_timewait_input+0xc4>)
 801f720:	4a17      	ldr	r2, [pc, #92]	; (801f780 <tcp_timewait_input+0xc8>)
 801f722:	f002 fe65 	bl	80223f0 <tcp_rst>
      return;
 801f726:	e01c      	b.n	801f762 <tcp_timewait_input+0xaa>
    }
  } else if (flags & TCP_FIN) {
 801f728:	4b0f      	ldr	r3, [pc, #60]	; (801f768 <tcp_timewait_input+0xb0>)
 801f72a:	781b      	ldrb	r3, [r3, #0]
 801f72c:	f003 0301 	and.w	r3, r3, #1
 801f730:	2b00      	cmp	r3, #0
 801f732:	d003      	beq.n	801f73c <tcp_timewait_input+0x84>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801f734:	4b13      	ldr	r3, [pc, #76]	; (801f784 <tcp_timewait_input+0xcc>)
 801f736:	681a      	ldr	r2, [r3, #0]
 801f738:	687b      	ldr	r3, [r7, #4]
 801f73a:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801f73c:	4b0d      	ldr	r3, [pc, #52]	; (801f774 <tcp_timewait_input+0xbc>)
 801f73e:	881b      	ldrh	r3, [r3, #0]
 801f740:	2b00      	cmp	r3, #0
 801f742:	d00d      	beq.n	801f760 <tcp_timewait_input+0xa8>
    /* Acknowledge data, FIN or out-of-window SYN */
    pcb->flags |= TF_ACK_NOW;
 801f744:	687b      	ldr	r3, [r7, #4]
 801f746:	7e9b      	ldrb	r3, [r3, #26]
 801f748:	f043 0302 	orr.w	r3, r3, #2
 801f74c:	b2da      	uxtb	r2, r3
 801f74e:	687b      	ldr	r3, [r7, #4]
 801f750:	769a      	strb	r2, [r3, #26]
    tcp_output(pcb);
 801f752:	6878      	ldr	r0, [r7, #4]
 801f754:	f002 fbc4 	bl	8021ee0 <tcp_output>
  }
  return;
 801f758:	bf00      	nop
 801f75a:	e001      	b.n	801f760 <tcp_timewait_input+0xa8>
    return;
 801f75c:	bf00      	nop
 801f75e:	e000      	b.n	801f762 <tcp_timewait_input+0xaa>
  return;
 801f760:	bf00      	nop
}
 801f762:	3708      	adds	r7, #8
 801f764:	46bd      	mov	sp, r7
 801f766:	bd80      	pop	{r7, pc}
 801f768:	20009520 	.word	0x20009520
 801f76c:	20009514 	.word	0x20009514
 801f770:	20009518 	.word	0x20009518
 801f774:	2000951e 	.word	0x2000951e
 801f778:	20009504 	.word	0x20009504
 801f77c:	2000a278 	.word	0x2000a278
 801f780:	2000a27c 	.word	0x2000a27c
 801f784:	2000e894 	.word	0x2000e894

0801f788 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 801f788:	b580      	push	{r7, lr}
 801f78a:	b08a      	sub	sp, #40	; 0x28
 801f78c:	af02      	add	r7, sp, #8
 801f78e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 801f790:	2300      	movs	r3, #0
 801f792:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801f794:	2300      	movs	r3, #0
 801f796:	76bb      	strb	r3, [r7, #26]

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801f798:	4ba4      	ldr	r3, [pc, #656]	; (801fa2c <tcp_process+0x2a4>)
 801f79a:	781b      	ldrb	r3, [r3, #0]
 801f79c:	f003 0304 	and.w	r3, r3, #4
 801f7a0:	2b00      	cmp	r3, #0
 801f7a2:	d04e      	beq.n	801f842 <tcp_process+0xba>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 801f7a4:	687b      	ldr	r3, [r7, #4]
 801f7a6:	7d1b      	ldrb	r3, [r3, #20]
 801f7a8:	2b02      	cmp	r3, #2
 801f7aa:	d108      	bne.n	801f7be <tcp_process+0x36>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 801f7ac:	687b      	ldr	r3, [r7, #4]
 801f7ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801f7b0:	4b9f      	ldr	r3, [pc, #636]	; (801fa30 <tcp_process+0x2a8>)
 801f7b2:	681b      	ldr	r3, [r3, #0]
 801f7b4:	429a      	cmp	r2, r3
 801f7b6:	d123      	bne.n	801f800 <tcp_process+0x78>
        acceptable = 1;
 801f7b8:	2301      	movs	r3, #1
 801f7ba:	76fb      	strb	r3, [r7, #27]
 801f7bc:	e020      	b.n	801f800 <tcp_process+0x78>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 801f7be:	687b      	ldr	r3, [r7, #4]
 801f7c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801f7c2:	4b9c      	ldr	r3, [pc, #624]	; (801fa34 <tcp_process+0x2ac>)
 801f7c4:	681b      	ldr	r3, [r3, #0]
 801f7c6:	429a      	cmp	r2, r3
 801f7c8:	d102      	bne.n	801f7d0 <tcp_process+0x48>
        acceptable = 1;
 801f7ca:	2301      	movs	r3, #1
 801f7cc:	76fb      	strb	r3, [r7, #27]
 801f7ce:	e017      	b.n	801f800 <tcp_process+0x78>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801f7d0:	4b98      	ldr	r3, [pc, #608]	; (801fa34 <tcp_process+0x2ac>)
 801f7d2:	681a      	ldr	r2, [r3, #0]
 801f7d4:	687b      	ldr	r3, [r7, #4]
 801f7d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f7d8:	1ad3      	subs	r3, r2, r3
 801f7da:	2b00      	cmp	r3, #0
 801f7dc:	db10      	blt.n	801f800 <tcp_process+0x78>
 801f7de:	4b95      	ldr	r3, [pc, #596]	; (801fa34 <tcp_process+0x2ac>)
 801f7e0:	681a      	ldr	r2, [r3, #0]
 801f7e2:	687b      	ldr	r3, [r7, #4]
 801f7e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801f7e6:	6879      	ldr	r1, [r7, #4]
 801f7e8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801f7ea:	440b      	add	r3, r1
 801f7ec:	1ad3      	subs	r3, r2, r3
 801f7ee:	2b00      	cmp	r3, #0
 801f7f0:	dc06      	bgt.n	801f800 <tcp_process+0x78>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we only send an ACK
           and wait for a re-send with matching sequence number.
           This violates RFC 793, but is required to protection against
           CVE-2004-0230 (RST spoofing attack). */
        tcp_ack_now(pcb);
 801f7f2:	687b      	ldr	r3, [r7, #4]
 801f7f4:	7e9b      	ldrb	r3, [r3, #26]
 801f7f6:	f043 0302 	orr.w	r3, r3, #2
 801f7fa:	b2da      	uxtb	r2, r3
 801f7fc:	687b      	ldr	r3, [r7, #4]
 801f7fe:	769a      	strb	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801f800:	7efb      	ldrb	r3, [r7, #27]
 801f802:	2b00      	cmp	r3, #0
 801f804:	d01b      	beq.n	801f83e <tcp_process+0xb6>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801f806:	687b      	ldr	r3, [r7, #4]
 801f808:	7d1b      	ldrb	r3, [r3, #20]
 801f80a:	2b00      	cmp	r3, #0
 801f80c:	d106      	bne.n	801f81c <tcp_process+0x94>
 801f80e:	4b8a      	ldr	r3, [pc, #552]	; (801fa38 <tcp_process+0x2b0>)
 801f810:	f240 22e7 	movw	r2, #743	; 0x2e7
 801f814:	4989      	ldr	r1, [pc, #548]	; (801fa3c <tcp_process+0x2b4>)
 801f816:	488a      	ldr	r0, [pc, #552]	; (801fa40 <tcp_process+0x2b8>)
 801f818:	f006 fb6a 	bl	8025ef0 <iprintf>
      recv_flags |= TF_RESET;
 801f81c:	4b89      	ldr	r3, [pc, #548]	; (801fa44 <tcp_process+0x2bc>)
 801f81e:	781b      	ldrb	r3, [r3, #0]
 801f820:	f043 0308 	orr.w	r3, r3, #8
 801f824:	b2da      	uxtb	r2, r3
 801f826:	4b87      	ldr	r3, [pc, #540]	; (801fa44 <tcp_process+0x2bc>)
 801f828:	701a      	strb	r2, [r3, #0]
      pcb->flags &= ~TF_ACK_DELAY;
 801f82a:	687b      	ldr	r3, [r7, #4]
 801f82c:	7e9b      	ldrb	r3, [r3, #26]
 801f82e:	f023 0301 	bic.w	r3, r3, #1
 801f832:	b2da      	uxtb	r2, r3
 801f834:	687b      	ldr	r3, [r7, #4]
 801f836:	769a      	strb	r2, [r3, #26]
      return ERR_RST;
 801f838:	f06f 030d 	mvn.w	r3, #13
 801f83c:	e34d      	b.n	801feda <tcp_process+0x752>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
       seqno, pcb->rcv_nxt));
      return ERR_OK;
 801f83e:	2300      	movs	r3, #0
 801f840:	e34b      	b.n	801feda <tcp_process+0x752>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801f842:	4b7a      	ldr	r3, [pc, #488]	; (801fa2c <tcp_process+0x2a4>)
 801f844:	781b      	ldrb	r3, [r3, #0]
 801f846:	f003 0302 	and.w	r3, r3, #2
 801f84a:	2b00      	cmp	r3, #0
 801f84c:	d010      	beq.n	801f870 <tcp_process+0xe8>
 801f84e:	687b      	ldr	r3, [r7, #4]
 801f850:	7d1b      	ldrb	r3, [r3, #20]
 801f852:	2b02      	cmp	r3, #2
 801f854:	d00c      	beq.n	801f870 <tcp_process+0xe8>
 801f856:	687b      	ldr	r3, [r7, #4]
 801f858:	7d1b      	ldrb	r3, [r3, #20]
 801f85a:	2b03      	cmp	r3, #3
 801f85c:	d008      	beq.n	801f870 <tcp_process+0xe8>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801f85e:	687b      	ldr	r3, [r7, #4]
 801f860:	7e9b      	ldrb	r3, [r3, #26]
 801f862:	f043 0302 	orr.w	r3, r3, #2
 801f866:	b2da      	uxtb	r2, r3
 801f868:	687b      	ldr	r3, [r7, #4]
 801f86a:	769a      	strb	r2, [r3, #26]
    return ERR_OK;
 801f86c:	2300      	movs	r3, #0
 801f86e:	e334      	b.n	801feda <tcp_process+0x752>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801f870:	687b      	ldr	r3, [r7, #4]
 801f872:	7e9b      	ldrb	r3, [r3, #26]
 801f874:	f003 0310 	and.w	r3, r3, #16
 801f878:	2b00      	cmp	r3, #0
 801f87a:	d103      	bne.n	801f884 <tcp_process+0xfc>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 801f87c:	4b72      	ldr	r3, [pc, #456]	; (801fa48 <tcp_process+0x2c0>)
 801f87e:	681a      	ldr	r2, [r3, #0]
 801f880:	687b      	ldr	r3, [r7, #4]
 801f882:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 801f884:	687b      	ldr	r3, [r7, #4]
 801f886:	2200      	movs	r2, #0
 801f888:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

  tcp_parseopt(pcb);
 801f88c:	6878      	ldr	r0, [r7, #4]
 801f88e:	f001 fbe1 	bl	8021054 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801f892:	687b      	ldr	r3, [r7, #4]
 801f894:	7d1b      	ldrb	r3, [r3, #20]
 801f896:	3b02      	subs	r3, #2
 801f898:	2b07      	cmp	r3, #7
 801f89a:	f200 830e 	bhi.w	801feba <tcp_process+0x732>
 801f89e:	a201      	add	r2, pc, #4	; (adr r2, 801f8a4 <tcp_process+0x11c>)
 801f8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f8a4:	0801f8c5 	.word	0x0801f8c5
 801f8a8:	0801fabd 	.word	0x0801fabd
 801f8ac:	0801fc15 	.word	0x0801fc15
 801f8b0:	0801fc3f 	.word	0x0801fc3f
 801f8b4:	0801fd69 	.word	0x0801fd69
 801f8b8:	0801fc15 	.word	0x0801fc15
 801f8bc:	0801fdf5 	.word	0x0801fdf5
 801f8c0:	0801fe85 	.word	0x0801fe85
  case SYN_SENT:
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
     pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    /* received SYN ACK with expected sequence number? */
    if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801f8c4:	4b59      	ldr	r3, [pc, #356]	; (801fa2c <tcp_process+0x2a4>)
 801f8c6:	781b      	ldrb	r3, [r3, #0]
 801f8c8:	f003 0310 	and.w	r3, r3, #16
 801f8cc:	2b00      	cmp	r3, #0
 801f8ce:	f000 80cb 	beq.w	801fa68 <tcp_process+0x2e0>
 801f8d2:	4b56      	ldr	r3, [pc, #344]	; (801fa2c <tcp_process+0x2a4>)
 801f8d4:	781b      	ldrb	r3, [r3, #0]
 801f8d6:	f003 0302 	and.w	r3, r3, #2
 801f8da:	2b00      	cmp	r3, #0
 801f8dc:	f000 80c4 	beq.w	801fa68 <tcp_process+0x2e0>
        && (ackno == pcb->lastack + 1)) {
 801f8e0:	687b      	ldr	r3, [r7, #4]
 801f8e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801f8e4:	1c5a      	adds	r2, r3, #1
 801f8e6:	4b52      	ldr	r3, [pc, #328]	; (801fa30 <tcp_process+0x2a8>)
 801f8e8:	681b      	ldr	r3, [r3, #0]
 801f8ea:	429a      	cmp	r2, r3
 801f8ec:	f040 80bc 	bne.w	801fa68 <tcp_process+0x2e0>
      pcb->rcv_nxt = seqno + 1;
 801f8f0:	4b50      	ldr	r3, [pc, #320]	; (801fa34 <tcp_process+0x2ac>)
 801f8f2:	681b      	ldr	r3, [r3, #0]
 801f8f4:	1c5a      	adds	r2, r3, #1
 801f8f6:	687b      	ldr	r3, [r7, #4]
 801f8f8:	625a      	str	r2, [r3, #36]	; 0x24
      pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801f8fa:	687b      	ldr	r3, [r7, #4]
 801f8fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801f8fe:	687b      	ldr	r3, [r7, #4]
 801f900:	62da      	str	r2, [r3, #44]	; 0x2c
      pcb->lastack = ackno;
 801f902:	4b4b      	ldr	r3, [pc, #300]	; (801fa30 <tcp_process+0x2a8>)
 801f904:	681a      	ldr	r2, [r3, #0]
 801f906:	687b      	ldr	r3, [r7, #4]
 801f908:	645a      	str	r2, [r3, #68]	; 0x44
      pcb->snd_wnd = tcphdr->wnd;
 801f90a:	4b50      	ldr	r3, [pc, #320]	; (801fa4c <tcp_process+0x2c4>)
 801f90c:	681b      	ldr	r3, [r3, #0]
 801f90e:	89db      	ldrh	r3, [r3, #14]
 801f910:	b29a      	uxth	r2, r3
 801f912:	687b      	ldr	r3, [r7, #4]
 801f914:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      pcb->snd_wnd_max = pcb->snd_wnd;
 801f918:	687b      	ldr	r3, [r7, #4]
 801f91a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801f91e:	687b      	ldr	r3, [r7, #4]
 801f920:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801f924:	4b43      	ldr	r3, [pc, #268]	; (801fa34 <tcp_process+0x2ac>)
 801f926:	681b      	ldr	r3, [r3, #0]
 801f928:	1e5a      	subs	r2, r3, #1
 801f92a:	687b      	ldr	r3, [r7, #4]
 801f92c:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->state = ESTABLISHED;
 801f92e:	687b      	ldr	r3, [r7, #4]
 801f930:	2204      	movs	r2, #4
 801f932:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
      pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801f934:	687b      	ldr	r3, [r7, #4]
 801f936:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 801f938:	687b      	ldr	r3, [r7, #4]
 801f93a:	3304      	adds	r3, #4
 801f93c:	4619      	mov	r1, r3
 801f93e:	4610      	mov	r0, r2
 801f940:	f7ff f960 	bl	801ec04 <tcp_eff_send_mss_impl>
 801f944:	4603      	mov	r3, r0
 801f946:	461a      	mov	r2, r3
 801f948:	687b      	ldr	r3, [r7, #4]
 801f94a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

      pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801f94c:	687b      	ldr	r3, [r7, #4]
 801f94e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f950:	005b      	lsls	r3, r3, #1
 801f952:	f241 121c 	movw	r2, #4380	; 0x111c
 801f956:	429a      	cmp	r2, r3
 801f958:	bf38      	it	cc
 801f95a:	461a      	movcc	r2, r3
 801f95c:	687b      	ldr	r3, [r7, #4]
 801f95e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801f960:	009b      	lsls	r3, r3, #2
 801f962:	4293      	cmp	r3, r2
 801f964:	bf28      	it	cs
 801f966:	4613      	movcs	r3, r2
 801f968:	b29a      	uxth	r2, r3
 801f96a:	687b      	ldr	r3, [r7, #4]
 801f96c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                   " ssthresh %"TCPWNDSIZE_F"\n",
                                   pcb->cwnd, pcb->ssthresh));
      LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801f970:	687b      	ldr	r3, [r7, #4]
 801f972:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801f976:	2b00      	cmp	r3, #0
 801f978:	d106      	bne.n	801f988 <tcp_process+0x200>
 801f97a:	4b2f      	ldr	r3, [pc, #188]	; (801fa38 <tcp_process+0x2b0>)
 801f97c:	f240 321a 	movw	r2, #794	; 0x31a
 801f980:	4933      	ldr	r1, [pc, #204]	; (801fa50 <tcp_process+0x2c8>)
 801f982:	482f      	ldr	r0, [pc, #188]	; (801fa40 <tcp_process+0x2b8>)
 801f984:	f006 fab4 	bl	8025ef0 <iprintf>
      --pcb->snd_queuelen;
 801f988:	687b      	ldr	r3, [r7, #4]
 801f98a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801f98e:	3b01      	subs	r3, #1
 801f990:	b29a      	uxth	r2, r3
 801f992:	687b      	ldr	r3, [r7, #4]
 801f994:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
      rseg = pcb->unacked;
 801f998:	687b      	ldr	r3, [r7, #4]
 801f99a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f99c:	61fb      	str	r3, [r7, #28]
      if (rseg == NULL) {
 801f99e:	69fb      	ldr	r3, [r7, #28]
 801f9a0:	2b00      	cmp	r3, #0
 801f9a2:	d111      	bne.n	801f9c8 <tcp_process+0x240>
        /* might happen if tcp_output fails in tcp_rexmit_rto()
           in which case the segment is on the unsent list */
        rseg = pcb->unsent;
 801f9a4:	687b      	ldr	r3, [r7, #4]
 801f9a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801f9a8:	61fb      	str	r3, [r7, #28]
        LWIP_ASSERT("no segment to free", rseg != NULL);
 801f9aa:	69fb      	ldr	r3, [r7, #28]
 801f9ac:	2b00      	cmp	r3, #0
 801f9ae:	d106      	bne.n	801f9be <tcp_process+0x236>
 801f9b0:	4b21      	ldr	r3, [pc, #132]	; (801fa38 <tcp_process+0x2b0>)
 801f9b2:	f240 3222 	movw	r2, #802	; 0x322
 801f9b6:	4927      	ldr	r1, [pc, #156]	; (801fa54 <tcp_process+0x2cc>)
 801f9b8:	4821      	ldr	r0, [pc, #132]	; (801fa40 <tcp_process+0x2b8>)
 801f9ba:	f006 fa99 	bl	8025ef0 <iprintf>
        pcb->unsent = rseg->next;
 801f9be:	69fb      	ldr	r3, [r7, #28]
 801f9c0:	681a      	ldr	r2, [r3, #0]
 801f9c2:	687b      	ldr	r3, [r7, #4]
 801f9c4:	669a      	str	r2, [r3, #104]	; 0x68
 801f9c6:	e003      	b.n	801f9d0 <tcp_process+0x248>
      } else {
        pcb->unacked = rseg->next;
 801f9c8:	69fb      	ldr	r3, [r7, #28]
 801f9ca:	681a      	ldr	r2, [r3, #0]
 801f9cc:	687b      	ldr	r3, [r7, #4]
 801f9ce:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      tcp_seg_free(rseg);
 801f9d0:	69f8      	ldr	r0, [r7, #28]
 801f9d2:	f7fe fdec 	bl	801e5ae <tcp_seg_free>

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801f9d6:	687b      	ldr	r3, [r7, #4]
 801f9d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801f9da:	2b00      	cmp	r3, #0
 801f9dc:	d104      	bne.n	801f9e8 <tcp_process+0x260>
        pcb->rtime = -1;
 801f9de:	687b      	ldr	r3, [r7, #4]
 801f9e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801f9e4:	861a      	strh	r2, [r3, #48]	; 0x30
 801f9e6:	e006      	b.n	801f9f6 <tcp_process+0x26e>
      } else {
        pcb->rtime = 0;
 801f9e8:	687b      	ldr	r3, [r7, #4]
 801f9ea:	2200      	movs	r2, #0
 801f9ec:	861a      	strh	r2, [r3, #48]	; 0x30
        pcb->nrtx = 0;
 801f9ee:	687b      	ldr	r3, [r7, #4]
 801f9f0:	2200      	movs	r2, #0
 801f9f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      }

      /* Call the user specified function to call when successfully
       * connected. */
      TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801f9f6:	687b      	ldr	r3, [r7, #4]
 801f9f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801f9fc:	2b00      	cmp	r3, #0
 801f9fe:	d00a      	beq.n	801fa16 <tcp_process+0x28e>
 801fa00:	687b      	ldr	r3, [r7, #4]
 801fa02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801fa06:	687a      	ldr	r2, [r7, #4]
 801fa08:	6910      	ldr	r0, [r2, #16]
 801fa0a:	2200      	movs	r2, #0
 801fa0c:	6879      	ldr	r1, [r7, #4]
 801fa0e:	4798      	blx	r3
 801fa10:	4603      	mov	r3, r0
 801fa12:	76bb      	strb	r3, [r7, #26]
 801fa14:	e001      	b.n	801fa1a <tcp_process+0x292>
 801fa16:	2300      	movs	r3, #0
 801fa18:	76bb      	strb	r3, [r7, #26]
      if (err == ERR_ABRT) {
 801fa1a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801fa1e:	f113 0f0d 	cmn.w	r3, #13
 801fa22:	d119      	bne.n	801fa58 <tcp_process+0x2d0>
        return ERR_ABRT;
 801fa24:	f06f 030c 	mvn.w	r3, #12
 801fa28:	e257      	b.n	801feda <tcp_process+0x752>
 801fa2a:	bf00      	nop
 801fa2c:	20009520 	.word	0x20009520
 801fa30:	20009518 	.word	0x20009518
 801fa34:	20009514 	.word	0x20009514
 801fa38:	080287fc 	.word	0x080287fc
 801fa3c:	080289b4 	.word	0x080289b4
 801fa40:	08028840 	.word	0x08028840
 801fa44:	20009521 	.word	0x20009521
 801fa48:	2000e894 	.word	0x2000e894
 801fa4c:	20009504 	.word	0x20009504
 801fa50:	080289d4 	.word	0x080289d4
 801fa54:	080289ec 	.word	0x080289ec
      }
      tcp_ack_now(pcb);
 801fa58:	687b      	ldr	r3, [r7, #4]
 801fa5a:	7e9b      	ldrb	r3, [r3, #26]
 801fa5c:	f043 0302 	orr.w	r3, r3, #2
 801fa60:	b2da      	uxtb	r2, r3
 801fa62:	687b      	ldr	r3, [r7, #4]
 801fa64:	769a      	strb	r2, [r3, #26]
      if (pcb->nrtx < TCP_SYNMAXRTX) {
        pcb->rtime = 0;
        tcp_rexmit_rto(pcb);
      }
    }
    break;
 801fa66:	e22a      	b.n	801febe <tcp_process+0x736>
    else if (flags & TCP_ACK) {
 801fa68:	4b9f      	ldr	r3, [pc, #636]	; (801fce8 <tcp_process+0x560>)
 801fa6a:	781b      	ldrb	r3, [r3, #0]
 801fa6c:	f003 0310 	and.w	r3, r3, #16
 801fa70:	2b00      	cmp	r3, #0
 801fa72:	f000 8224 	beq.w	801febe <tcp_process+0x736>
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801fa76:	4b9d      	ldr	r3, [pc, #628]	; (801fcec <tcp_process+0x564>)
 801fa78:	6818      	ldr	r0, [r3, #0]
 801fa7a:	4b9d      	ldr	r3, [pc, #628]	; (801fcf0 <tcp_process+0x568>)
 801fa7c:	881b      	ldrh	r3, [r3, #0]
 801fa7e:	461a      	mov	r2, r3
 801fa80:	4b9c      	ldr	r3, [pc, #624]	; (801fcf4 <tcp_process+0x56c>)
 801fa82:	681b      	ldr	r3, [r3, #0]
 801fa84:	18d1      	adds	r1, r2, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801fa86:	4b9c      	ldr	r3, [pc, #624]	; (801fcf8 <tcp_process+0x570>)
 801fa88:	681b      	ldr	r3, [r3, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801fa8a:	885b      	ldrh	r3, [r3, #2]
 801fa8c:	b29b      	uxth	r3, r3
        ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801fa8e:	4a9a      	ldr	r2, [pc, #616]	; (801fcf8 <tcp_process+0x570>)
 801fa90:	6812      	ldr	r2, [r2, #0]
      tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801fa92:	8812      	ldrh	r2, [r2, #0]
 801fa94:	b292      	uxth	r2, r2
 801fa96:	9201      	str	r2, [sp, #4]
 801fa98:	9300      	str	r3, [sp, #0]
 801fa9a:	4b98      	ldr	r3, [pc, #608]	; (801fcfc <tcp_process+0x574>)
 801fa9c:	4a98      	ldr	r2, [pc, #608]	; (801fd00 <tcp_process+0x578>)
 801fa9e:	f002 fca7 	bl	80223f0 <tcp_rst>
      if (pcb->nrtx < TCP_SYNMAXRTX) {
 801faa2:	687b      	ldr	r3, [r7, #4]
 801faa4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801faa8:	2b05      	cmp	r3, #5
 801faaa:	f200 8208 	bhi.w	801febe <tcp_process+0x736>
        pcb->rtime = 0;
 801faae:	687b      	ldr	r3, [r7, #4]
 801fab0:	2200      	movs	r2, #0
 801fab2:	861a      	strh	r2, [r3, #48]	; 0x30
        tcp_rexmit_rto(pcb);
 801fab4:	6878      	ldr	r0, [r7, #4]
 801fab6:	f002 fd0f 	bl	80224d8 <tcp_rexmit_rto>
    break;
 801faba:	e200      	b.n	801febe <tcp_process+0x736>
  case SYN_RCVD:
    if (flags & TCP_ACK) {
 801fabc:	4b8a      	ldr	r3, [pc, #552]	; (801fce8 <tcp_process+0x560>)
 801fabe:	781b      	ldrb	r3, [r3, #0]
 801fac0:	f003 0310 	and.w	r3, r3, #16
 801fac4:	2b00      	cmp	r3, #0
 801fac6:	f000 8091 	beq.w	801fbec <tcp_process+0x464>
      /* expected ACK number? */
      if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 801faca:	4b88      	ldr	r3, [pc, #544]	; (801fcec <tcp_process+0x564>)
 801facc:	681a      	ldr	r2, [r3, #0]
 801face:	687b      	ldr	r3, [r7, #4]
 801fad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801fad2:	1ad3      	subs	r3, r2, r3
 801fad4:	3b01      	subs	r3, #1
 801fad6:	2b00      	cmp	r3, #0
 801fad8:	db71      	blt.n	801fbbe <tcp_process+0x436>
 801fada:	4b84      	ldr	r3, [pc, #528]	; (801fcec <tcp_process+0x564>)
 801fadc:	681a      	ldr	r2, [r3, #0]
 801fade:	687b      	ldr	r3, [r7, #4]
 801fae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801fae2:	1ad3      	subs	r3, r2, r3
 801fae4:	2b00      	cmp	r3, #0
 801fae6:	dc6a      	bgt.n	801fbbe <tcp_process+0x436>
        pcb->state = ESTABLISHED;
 801fae8:	687b      	ldr	r3, [r7, #4]
 801faea:	2204      	movs	r2, #4
 801faec:	751a      	strb	r2, [r3, #20]
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
#if LWIP_CALLBACK_API
        LWIP_ASSERT("pcb->listener->accept != NULL",
 801faee:	687b      	ldr	r3, [r7, #4]
 801faf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801faf2:	2b00      	cmp	r3, #0
 801faf4:	d00b      	beq.n	801fb0e <tcp_process+0x386>
 801faf6:	687b      	ldr	r3, [r7, #4]
 801faf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801fafa:	699b      	ldr	r3, [r3, #24]
 801fafc:	2b00      	cmp	r3, #0
 801fafe:	d106      	bne.n	801fb0e <tcp_process+0x386>
 801fb00:	4b80      	ldr	r3, [pc, #512]	; (801fd04 <tcp_process+0x57c>)
 801fb02:	f240 3251 	movw	r2, #849	; 0x351
 801fb06:	4980      	ldr	r1, [pc, #512]	; (801fd08 <tcp_process+0x580>)
 801fb08:	4880      	ldr	r0, [pc, #512]	; (801fd0c <tcp_process+0x584>)
 801fb0a:	f006 f9f1 	bl	8025ef0 <iprintf>
          (pcb->listener == NULL) || (pcb->listener->accept != NULL));
#endif
        if (pcb->listener == NULL) {
 801fb0e:	687b      	ldr	r3, [r7, #4]
 801fb10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801fb12:	2b00      	cmp	r3, #0
 801fb14:	d102      	bne.n	801fb1c <tcp_process+0x394>
          /* listen pcb might be closed by now */
          err = ERR_VAL;
 801fb16:	23fa      	movs	r3, #250	; 0xfa
 801fb18:	76bb      	strb	r3, [r7, #26]
 801fb1a:	e011      	b.n	801fb40 <tcp_process+0x3b8>
        } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
        {
          tcp_backlog_accepted(pcb);
          /* Call the accept function. */
          TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 801fb1c:	687b      	ldr	r3, [r7, #4]
 801fb1e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801fb20:	699b      	ldr	r3, [r3, #24]
 801fb22:	2b00      	cmp	r3, #0
 801fb24:	d00a      	beq.n	801fb3c <tcp_process+0x3b4>
 801fb26:	687b      	ldr	r3, [r7, #4]
 801fb28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801fb2a:	699b      	ldr	r3, [r3, #24]
 801fb2c:	687a      	ldr	r2, [r7, #4]
 801fb2e:	6910      	ldr	r0, [r2, #16]
 801fb30:	2200      	movs	r2, #0
 801fb32:	6879      	ldr	r1, [r7, #4]
 801fb34:	4798      	blx	r3
 801fb36:	4603      	mov	r3, r0
 801fb38:	76bb      	strb	r3, [r7, #26]
 801fb3a:	e001      	b.n	801fb40 <tcp_process+0x3b8>
 801fb3c:	23f0      	movs	r3, #240	; 0xf0
 801fb3e:	76bb      	strb	r3, [r7, #26]
        }
        if (err != ERR_OK) {
 801fb40:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801fb44:	2b00      	cmp	r3, #0
 801fb46:	d00a      	beq.n	801fb5e <tcp_process+0x3d6>
          /* If the accept function returns with an error, we abort
           * the connection. */
          /* Already aborted? */
          if (err != ERR_ABRT) {
 801fb48:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801fb4c:	f113 0f0d 	cmn.w	r3, #13
 801fb50:	d002      	beq.n	801fb58 <tcp_process+0x3d0>
            tcp_abort(pcb);
 801fb52:	6878      	ldr	r0, [r7, #4]
 801fb54:	f7fd ff56 	bl	801da04 <tcp_abort>
          }
          return ERR_ABRT;
 801fb58:	f06f 030c 	mvn.w	r3, #12
 801fb5c:	e1bd      	b.n	801feda <tcp_process+0x752>
        }
        /* If there was any data contained within this ACK,
         * we'd better pass it on to the application as well. */
        tcp_receive(pcb);
 801fb5e:	6878      	ldr	r0, [r7, #4]
 801fb60:	f000 fa42 	bl	801ffe8 <tcp_receive>

        /* Prevent ACK for SYN to generate a sent event */
        if (recv_acked != 0) {
 801fb64:	4b6a      	ldr	r3, [pc, #424]	; (801fd10 <tcp_process+0x588>)
 801fb66:	881b      	ldrh	r3, [r3, #0]
 801fb68:	2b00      	cmp	r3, #0
 801fb6a:	d005      	beq.n	801fb78 <tcp_process+0x3f0>
          recv_acked--;
 801fb6c:	4b68      	ldr	r3, [pc, #416]	; (801fd10 <tcp_process+0x588>)
 801fb6e:	881b      	ldrh	r3, [r3, #0]
 801fb70:	3b01      	subs	r3, #1
 801fb72:	b29a      	uxth	r2, r3
 801fb74:	4b66      	ldr	r3, [pc, #408]	; (801fd10 <tcp_process+0x588>)
 801fb76:	801a      	strh	r2, [r3, #0]
        }

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801fb78:	687b      	ldr	r3, [r7, #4]
 801fb7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801fb7c:	005b      	lsls	r3, r3, #1
 801fb7e:	f241 121c 	movw	r2, #4380	; 0x111c
 801fb82:	429a      	cmp	r2, r3
 801fb84:	bf38      	it	cc
 801fb86:	461a      	movcc	r2, r3
 801fb88:	687b      	ldr	r3, [r7, #4]
 801fb8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801fb8c:	009b      	lsls	r3, r3, #2
 801fb8e:	4293      	cmp	r3, r2
 801fb90:	bf28      	it	cs
 801fb92:	4613      	movcs	r3, r2
 801fb94:	b29a      	uxth	r2, r3
 801fb96:	687b      	ldr	r3, [r7, #4]
 801fb98:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));

        if (recv_flags & TF_GOT_FIN) {
 801fb9c:	4b5d      	ldr	r3, [pc, #372]	; (801fd14 <tcp_process+0x58c>)
 801fb9e:	781b      	ldrb	r3, [r3, #0]
 801fba0:	f003 0320 	and.w	r3, r3, #32
 801fba4:	2b00      	cmp	r3, #0
 801fba6:	d034      	beq.n	801fc12 <tcp_process+0x48a>
          tcp_ack_now(pcb);
 801fba8:	687b      	ldr	r3, [r7, #4]
 801fbaa:	7e9b      	ldrb	r3, [r3, #26]
 801fbac:	f043 0302 	orr.w	r3, r3, #2
 801fbb0:	b2da      	uxtb	r2, r3
 801fbb2:	687b      	ldr	r3, [r7, #4]
 801fbb4:	769a      	strb	r2, [r3, #26]
          pcb->state = CLOSE_WAIT;
 801fbb6:	687b      	ldr	r3, [r7, #4]
 801fbb8:	2207      	movs	r2, #7
 801fbba:	751a      	strb	r2, [r3, #20]
        if (recv_flags & TF_GOT_FIN) {
 801fbbc:	e029      	b.n	801fc12 <tcp_process+0x48a>
        }
      } else {
        /* incorrect ACK number, send RST */
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801fbbe:	4b4b      	ldr	r3, [pc, #300]	; (801fcec <tcp_process+0x564>)
 801fbc0:	6818      	ldr	r0, [r3, #0]
 801fbc2:	4b4b      	ldr	r3, [pc, #300]	; (801fcf0 <tcp_process+0x568>)
 801fbc4:	881b      	ldrh	r3, [r3, #0]
 801fbc6:	461a      	mov	r2, r3
 801fbc8:	4b4a      	ldr	r3, [pc, #296]	; (801fcf4 <tcp_process+0x56c>)
 801fbca:	681b      	ldr	r3, [r3, #0]
 801fbcc:	18d1      	adds	r1, r2, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801fbce:	4b4a      	ldr	r3, [pc, #296]	; (801fcf8 <tcp_process+0x570>)
 801fbd0:	681b      	ldr	r3, [r3, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801fbd2:	885b      	ldrh	r3, [r3, #2]
 801fbd4:	b29b      	uxth	r3, r3
          ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801fbd6:	4a48      	ldr	r2, [pc, #288]	; (801fcf8 <tcp_process+0x570>)
 801fbd8:	6812      	ldr	r2, [r2, #0]
        tcp_rst(ackno, seqno + tcplen, ip_current_dest_addr(),
 801fbda:	8812      	ldrh	r2, [r2, #0]
 801fbdc:	b292      	uxth	r2, r2
 801fbde:	9201      	str	r2, [sp, #4]
 801fbe0:	9300      	str	r3, [sp, #0]
 801fbe2:	4b46      	ldr	r3, [pc, #280]	; (801fcfc <tcp_process+0x574>)
 801fbe4:	4a46      	ldr	r2, [pc, #280]	; (801fd00 <tcp_process+0x578>)
 801fbe6:	f002 fc03 	bl	80223f0 <tcp_rst>
      }
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
      /* Looks like another copy of the SYN - retransmit our SYN-ACK */
      tcp_rexmit(pcb);
    }
    break;
 801fbea:	e16a      	b.n	801fec2 <tcp_process+0x73a>
    } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801fbec:	4b3e      	ldr	r3, [pc, #248]	; (801fce8 <tcp_process+0x560>)
 801fbee:	781b      	ldrb	r3, [r3, #0]
 801fbf0:	f003 0302 	and.w	r3, r3, #2
 801fbf4:	2b00      	cmp	r3, #0
 801fbf6:	f000 8164 	beq.w	801fec2 <tcp_process+0x73a>
 801fbfa:	687b      	ldr	r3, [r7, #4]
 801fbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fbfe:	1e5a      	subs	r2, r3, #1
 801fc00:	4b3c      	ldr	r3, [pc, #240]	; (801fcf4 <tcp_process+0x56c>)
 801fc02:	681b      	ldr	r3, [r3, #0]
 801fc04:	429a      	cmp	r2, r3
 801fc06:	f040 815c 	bne.w	801fec2 <tcp_process+0x73a>
      tcp_rexmit(pcb);
 801fc0a:	6878      	ldr	r0, [r7, #4]
 801fc0c:	f002 fc9a 	bl	8022544 <tcp_rexmit>
    break;
 801fc10:	e157      	b.n	801fec2 <tcp_process+0x73a>
 801fc12:	e156      	b.n	801fec2 <tcp_process+0x73a>
  case CLOSE_WAIT:
    /* FALLTHROUGH */
  case ESTABLISHED:
    tcp_receive(pcb);
 801fc14:	6878      	ldr	r0, [r7, #4]
 801fc16:	f000 f9e7 	bl	801ffe8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) { /* passive close */
 801fc1a:	4b3e      	ldr	r3, [pc, #248]	; (801fd14 <tcp_process+0x58c>)
 801fc1c:	781b      	ldrb	r3, [r3, #0]
 801fc1e:	f003 0320 	and.w	r3, r3, #32
 801fc22:	2b00      	cmp	r3, #0
 801fc24:	f000 814f 	beq.w	801fec6 <tcp_process+0x73e>
      tcp_ack_now(pcb);
 801fc28:	687b      	ldr	r3, [r7, #4]
 801fc2a:	7e9b      	ldrb	r3, [r3, #26]
 801fc2c:	f043 0302 	orr.w	r3, r3, #2
 801fc30:	b2da      	uxtb	r2, r3
 801fc32:	687b      	ldr	r3, [r7, #4]
 801fc34:	769a      	strb	r2, [r3, #26]
      pcb->state = CLOSE_WAIT;
 801fc36:	687b      	ldr	r3, [r7, #4]
 801fc38:	2207      	movs	r2, #7
 801fc3a:	751a      	strb	r2, [r3, #20]
    }
    break;
 801fc3c:	e143      	b.n	801fec6 <tcp_process+0x73e>
  case FIN_WAIT_1:
    tcp_receive(pcb);
 801fc3e:	6878      	ldr	r0, [r7, #4]
 801fc40:	f000 f9d2 	bl	801ffe8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 801fc44:	4b33      	ldr	r3, [pc, #204]	; (801fd14 <tcp_process+0x58c>)
 801fc46:	781b      	ldrb	r3, [r3, #0]
 801fc48:	f003 0320 	and.w	r3, r3, #32
 801fc4c:	2b00      	cmp	r3, #0
 801fc4e:	d074      	beq.n	801fd3a <tcp_process+0x5b2>
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801fc50:	4b25      	ldr	r3, [pc, #148]	; (801fce8 <tcp_process+0x560>)
 801fc52:	781b      	ldrb	r3, [r3, #0]
 801fc54:	f003 0310 	and.w	r3, r3, #16
 801fc58:	2b00      	cmp	r3, #0
 801fc5a:	d063      	beq.n	801fd24 <tcp_process+0x59c>
 801fc5c:	687b      	ldr	r3, [r7, #4]
 801fc5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801fc60:	4b22      	ldr	r3, [pc, #136]	; (801fcec <tcp_process+0x564>)
 801fc62:	681b      	ldr	r3, [r3, #0]
 801fc64:	429a      	cmp	r2, r3
 801fc66:	d15d      	bne.n	801fd24 <tcp_process+0x59c>
          pcb->unsent == NULL) {
 801fc68:	687b      	ldr	r3, [r7, #4]
 801fc6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
      if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801fc6c:	2b00      	cmp	r3, #0
 801fc6e:	d159      	bne.n	801fd24 <tcp_process+0x59c>
        LWIP_DEBUGF(TCP_DEBUG,
          ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 801fc70:	687b      	ldr	r3, [r7, #4]
 801fc72:	7e9b      	ldrb	r3, [r3, #26]
 801fc74:	f043 0302 	orr.w	r3, r3, #2
 801fc78:	b2da      	uxtb	r2, r3
 801fc7a:	687b      	ldr	r3, [r7, #4]
 801fc7c:	769a      	strb	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 801fc7e:	6878      	ldr	r0, [r7, #4]
 801fc80:	f7fe feea 	bl	801ea58 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801fc84:	4b24      	ldr	r3, [pc, #144]	; (801fd18 <tcp_process+0x590>)
 801fc86:	681a      	ldr	r2, [r3, #0]
 801fc88:	687b      	ldr	r3, [r7, #4]
 801fc8a:	429a      	cmp	r2, r3
 801fc8c:	d105      	bne.n	801fc9a <tcp_process+0x512>
 801fc8e:	4b22      	ldr	r3, [pc, #136]	; (801fd18 <tcp_process+0x590>)
 801fc90:	681b      	ldr	r3, [r3, #0]
 801fc92:	68db      	ldr	r3, [r3, #12]
 801fc94:	4a20      	ldr	r2, [pc, #128]	; (801fd18 <tcp_process+0x590>)
 801fc96:	6013      	str	r3, [r2, #0]
 801fc98:	e013      	b.n	801fcc2 <tcp_process+0x53a>
 801fc9a:	4b1f      	ldr	r3, [pc, #124]	; (801fd18 <tcp_process+0x590>)
 801fc9c:	681b      	ldr	r3, [r3, #0]
 801fc9e:	617b      	str	r3, [r7, #20]
 801fca0:	e00c      	b.n	801fcbc <tcp_process+0x534>
 801fca2:	697b      	ldr	r3, [r7, #20]
 801fca4:	68da      	ldr	r2, [r3, #12]
 801fca6:	687b      	ldr	r3, [r7, #4]
 801fca8:	429a      	cmp	r2, r3
 801fcaa:	d104      	bne.n	801fcb6 <tcp_process+0x52e>
 801fcac:	687b      	ldr	r3, [r7, #4]
 801fcae:	68da      	ldr	r2, [r3, #12]
 801fcb0:	697b      	ldr	r3, [r7, #20]
 801fcb2:	60da      	str	r2, [r3, #12]
 801fcb4:	e005      	b.n	801fcc2 <tcp_process+0x53a>
 801fcb6:	697b      	ldr	r3, [r7, #20]
 801fcb8:	68db      	ldr	r3, [r3, #12]
 801fcba:	617b      	str	r3, [r7, #20]
 801fcbc:	697b      	ldr	r3, [r7, #20]
 801fcbe:	2b00      	cmp	r3, #0
 801fcc0:	d1ef      	bne.n	801fca2 <tcp_process+0x51a>
 801fcc2:	687b      	ldr	r3, [r7, #4]
 801fcc4:	2200      	movs	r2, #0
 801fcc6:	60da      	str	r2, [r3, #12]
 801fcc8:	4b14      	ldr	r3, [pc, #80]	; (801fd1c <tcp_process+0x594>)
 801fcca:	2201      	movs	r2, #1
 801fccc:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 801fcce:	687b      	ldr	r3, [r7, #4]
 801fcd0:	220a      	movs	r2, #10
 801fcd2:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801fcd4:	4b12      	ldr	r3, [pc, #72]	; (801fd20 <tcp_process+0x598>)
 801fcd6:	681a      	ldr	r2, [r3, #0]
 801fcd8:	687b      	ldr	r3, [r7, #4]
 801fcda:	60da      	str	r2, [r3, #12]
 801fcdc:	4a10      	ldr	r2, [pc, #64]	; (801fd20 <tcp_process+0x598>)
 801fcde:	687b      	ldr	r3, [r7, #4]
 801fce0:	6013      	str	r3, [r2, #0]
 801fce2:	f002 fdd3 	bl	802288c <tcp_timer_needed>
      }
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
               pcb->unsent == NULL) {
      pcb->state = FIN_WAIT_2;
    }
    break;
 801fce6:	e0f0      	b.n	801feca <tcp_process+0x742>
 801fce8:	20009520 	.word	0x20009520
 801fcec:	20009518 	.word	0x20009518
 801fcf0:	2000951e 	.word	0x2000951e
 801fcf4:	20009514 	.word	0x20009514
 801fcf8:	20009504 	.word	0x20009504
 801fcfc:	2000a278 	.word	0x2000a278
 801fd00:	2000a27c 	.word	0x2000a27c
 801fd04:	080287fc 	.word	0x080287fc
 801fd08:	08028a00 	.word	0x08028a00
 801fd0c:	08028840 	.word	0x08028840
 801fd10:	2000951c 	.word	0x2000951c
 801fd14:	20009521 	.word	0x20009521
 801fd18:	2000e890 	.word	0x2000e890
 801fd1c:	2000e88c 	.word	0x2000e88c
 801fd20:	2000e8a0 	.word	0x2000e8a0
        tcp_ack_now(pcb);
 801fd24:	687b      	ldr	r3, [r7, #4]
 801fd26:	7e9b      	ldrb	r3, [r3, #26]
 801fd28:	f043 0302 	orr.w	r3, r3, #2
 801fd2c:	b2da      	uxtb	r2, r3
 801fd2e:	687b      	ldr	r3, [r7, #4]
 801fd30:	769a      	strb	r2, [r3, #26]
        pcb->state = CLOSING;
 801fd32:	687b      	ldr	r3, [r7, #4]
 801fd34:	2208      	movs	r2, #8
 801fd36:	751a      	strb	r2, [r3, #20]
    break;
 801fd38:	e0c7      	b.n	801feca <tcp_process+0x742>
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801fd3a:	4b6a      	ldr	r3, [pc, #424]	; (801fee4 <tcp_process+0x75c>)
 801fd3c:	781b      	ldrb	r3, [r3, #0]
 801fd3e:	f003 0310 	and.w	r3, r3, #16
 801fd42:	2b00      	cmp	r3, #0
 801fd44:	f000 80c1 	beq.w	801feca <tcp_process+0x742>
 801fd48:	687b      	ldr	r3, [r7, #4]
 801fd4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801fd4c:	4b66      	ldr	r3, [pc, #408]	; (801fee8 <tcp_process+0x760>)
 801fd4e:	681b      	ldr	r3, [r3, #0]
 801fd50:	429a      	cmp	r2, r3
 801fd52:	f040 80ba 	bne.w	801feca <tcp_process+0x742>
               pcb->unsent == NULL) {
 801fd56:	687b      	ldr	r3, [r7, #4]
 801fd58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801fd5a:	2b00      	cmp	r3, #0
 801fd5c:	f040 80b5 	bne.w	801feca <tcp_process+0x742>
      pcb->state = FIN_WAIT_2;
 801fd60:	687b      	ldr	r3, [r7, #4]
 801fd62:	2206      	movs	r2, #6
 801fd64:	751a      	strb	r2, [r3, #20]
    break;
 801fd66:	e0b0      	b.n	801feca <tcp_process+0x742>
  case FIN_WAIT_2:
    tcp_receive(pcb);
 801fd68:	6878      	ldr	r0, [r7, #4]
 801fd6a:	f000 f93d 	bl	801ffe8 <tcp_receive>
    if (recv_flags & TF_GOT_FIN) {
 801fd6e:	4b5f      	ldr	r3, [pc, #380]	; (801feec <tcp_process+0x764>)
 801fd70:	781b      	ldrb	r3, [r3, #0]
 801fd72:	f003 0320 	and.w	r3, r3, #32
 801fd76:	2b00      	cmp	r3, #0
 801fd78:	f000 80a9 	beq.w	801fece <tcp_process+0x746>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_ack_now(pcb);
 801fd7c:	687b      	ldr	r3, [r7, #4]
 801fd7e:	7e9b      	ldrb	r3, [r3, #26]
 801fd80:	f043 0302 	orr.w	r3, r3, #2
 801fd84:	b2da      	uxtb	r2, r3
 801fd86:	687b      	ldr	r3, [r7, #4]
 801fd88:	769a      	strb	r2, [r3, #26]
      tcp_pcb_purge(pcb);
 801fd8a:	6878      	ldr	r0, [r7, #4]
 801fd8c:	f7fe fe64 	bl	801ea58 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801fd90:	4b57      	ldr	r3, [pc, #348]	; (801fef0 <tcp_process+0x768>)
 801fd92:	681a      	ldr	r2, [r3, #0]
 801fd94:	687b      	ldr	r3, [r7, #4]
 801fd96:	429a      	cmp	r2, r3
 801fd98:	d105      	bne.n	801fda6 <tcp_process+0x61e>
 801fd9a:	4b55      	ldr	r3, [pc, #340]	; (801fef0 <tcp_process+0x768>)
 801fd9c:	681b      	ldr	r3, [r3, #0]
 801fd9e:	68db      	ldr	r3, [r3, #12]
 801fda0:	4a53      	ldr	r2, [pc, #332]	; (801fef0 <tcp_process+0x768>)
 801fda2:	6013      	str	r3, [r2, #0]
 801fda4:	e013      	b.n	801fdce <tcp_process+0x646>
 801fda6:	4b52      	ldr	r3, [pc, #328]	; (801fef0 <tcp_process+0x768>)
 801fda8:	681b      	ldr	r3, [r3, #0]
 801fdaa:	613b      	str	r3, [r7, #16]
 801fdac:	e00c      	b.n	801fdc8 <tcp_process+0x640>
 801fdae:	693b      	ldr	r3, [r7, #16]
 801fdb0:	68da      	ldr	r2, [r3, #12]
 801fdb2:	687b      	ldr	r3, [r7, #4]
 801fdb4:	429a      	cmp	r2, r3
 801fdb6:	d104      	bne.n	801fdc2 <tcp_process+0x63a>
 801fdb8:	687b      	ldr	r3, [r7, #4]
 801fdba:	68da      	ldr	r2, [r3, #12]
 801fdbc:	693b      	ldr	r3, [r7, #16]
 801fdbe:	60da      	str	r2, [r3, #12]
 801fdc0:	e005      	b.n	801fdce <tcp_process+0x646>
 801fdc2:	693b      	ldr	r3, [r7, #16]
 801fdc4:	68db      	ldr	r3, [r3, #12]
 801fdc6:	613b      	str	r3, [r7, #16]
 801fdc8:	693b      	ldr	r3, [r7, #16]
 801fdca:	2b00      	cmp	r3, #0
 801fdcc:	d1ef      	bne.n	801fdae <tcp_process+0x626>
 801fdce:	687b      	ldr	r3, [r7, #4]
 801fdd0:	2200      	movs	r2, #0
 801fdd2:	60da      	str	r2, [r3, #12]
 801fdd4:	4b47      	ldr	r3, [pc, #284]	; (801fef4 <tcp_process+0x76c>)
 801fdd6:	2201      	movs	r2, #1
 801fdd8:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801fdda:	687b      	ldr	r3, [r7, #4]
 801fddc:	220a      	movs	r2, #10
 801fdde:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 801fde0:	4b45      	ldr	r3, [pc, #276]	; (801fef8 <tcp_process+0x770>)
 801fde2:	681a      	ldr	r2, [r3, #0]
 801fde4:	687b      	ldr	r3, [r7, #4]
 801fde6:	60da      	str	r2, [r3, #12]
 801fde8:	4a43      	ldr	r2, [pc, #268]	; (801fef8 <tcp_process+0x770>)
 801fdea:	687b      	ldr	r3, [r7, #4]
 801fdec:	6013      	str	r3, [r2, #0]
 801fdee:	f002 fd4d 	bl	802288c <tcp_timer_needed>
    }
    break;
 801fdf2:	e06c      	b.n	801fece <tcp_process+0x746>
  case CLOSING:
    tcp_receive(pcb);
 801fdf4:	6878      	ldr	r0, [r7, #4]
 801fdf6:	f000 f8f7 	bl	801ffe8 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801fdfa:	4b3a      	ldr	r3, [pc, #232]	; (801fee4 <tcp_process+0x75c>)
 801fdfc:	781b      	ldrb	r3, [r3, #0]
 801fdfe:	f003 0310 	and.w	r3, r3, #16
 801fe02:	2b00      	cmp	r3, #0
 801fe04:	d065      	beq.n	801fed2 <tcp_process+0x74a>
 801fe06:	687b      	ldr	r3, [r7, #4]
 801fe08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801fe0a:	4b37      	ldr	r3, [pc, #220]	; (801fee8 <tcp_process+0x760>)
 801fe0c:	681b      	ldr	r3, [r3, #0]
 801fe0e:	429a      	cmp	r2, r3
 801fe10:	d15f      	bne.n	801fed2 <tcp_process+0x74a>
 801fe12:	687b      	ldr	r3, [r7, #4]
 801fe14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fe16:	2b00      	cmp	r3, #0
 801fe18:	d15b      	bne.n	801fed2 <tcp_process+0x74a>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      tcp_pcb_purge(pcb);
 801fe1a:	6878      	ldr	r0, [r7, #4]
 801fe1c:	f7fe fe1c 	bl	801ea58 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801fe20:	4b33      	ldr	r3, [pc, #204]	; (801fef0 <tcp_process+0x768>)
 801fe22:	681a      	ldr	r2, [r3, #0]
 801fe24:	687b      	ldr	r3, [r7, #4]
 801fe26:	429a      	cmp	r2, r3
 801fe28:	d105      	bne.n	801fe36 <tcp_process+0x6ae>
 801fe2a:	4b31      	ldr	r3, [pc, #196]	; (801fef0 <tcp_process+0x768>)
 801fe2c:	681b      	ldr	r3, [r3, #0]
 801fe2e:	68db      	ldr	r3, [r3, #12]
 801fe30:	4a2f      	ldr	r2, [pc, #188]	; (801fef0 <tcp_process+0x768>)
 801fe32:	6013      	str	r3, [r2, #0]
 801fe34:	e013      	b.n	801fe5e <tcp_process+0x6d6>
 801fe36:	4b2e      	ldr	r3, [pc, #184]	; (801fef0 <tcp_process+0x768>)
 801fe38:	681b      	ldr	r3, [r3, #0]
 801fe3a:	60fb      	str	r3, [r7, #12]
 801fe3c:	e00c      	b.n	801fe58 <tcp_process+0x6d0>
 801fe3e:	68fb      	ldr	r3, [r7, #12]
 801fe40:	68da      	ldr	r2, [r3, #12]
 801fe42:	687b      	ldr	r3, [r7, #4]
 801fe44:	429a      	cmp	r2, r3
 801fe46:	d104      	bne.n	801fe52 <tcp_process+0x6ca>
 801fe48:	687b      	ldr	r3, [r7, #4]
 801fe4a:	68da      	ldr	r2, [r3, #12]
 801fe4c:	68fb      	ldr	r3, [r7, #12]
 801fe4e:	60da      	str	r2, [r3, #12]
 801fe50:	e005      	b.n	801fe5e <tcp_process+0x6d6>
 801fe52:	68fb      	ldr	r3, [r7, #12]
 801fe54:	68db      	ldr	r3, [r3, #12]
 801fe56:	60fb      	str	r3, [r7, #12]
 801fe58:	68fb      	ldr	r3, [r7, #12]
 801fe5a:	2b00      	cmp	r3, #0
 801fe5c:	d1ef      	bne.n	801fe3e <tcp_process+0x6b6>
 801fe5e:	687b      	ldr	r3, [r7, #4]
 801fe60:	2200      	movs	r2, #0
 801fe62:	60da      	str	r2, [r3, #12]
 801fe64:	4b23      	ldr	r3, [pc, #140]	; (801fef4 <tcp_process+0x76c>)
 801fe66:	2201      	movs	r2, #1
 801fe68:	701a      	strb	r2, [r3, #0]
      pcb->state = TIME_WAIT;
 801fe6a:	687b      	ldr	r3, [r7, #4]
 801fe6c:	220a      	movs	r2, #10
 801fe6e:	751a      	strb	r2, [r3, #20]
      TCP_REG(&tcp_tw_pcbs, pcb);
 801fe70:	4b21      	ldr	r3, [pc, #132]	; (801fef8 <tcp_process+0x770>)
 801fe72:	681a      	ldr	r2, [r3, #0]
 801fe74:	687b      	ldr	r3, [r7, #4]
 801fe76:	60da      	str	r2, [r3, #12]
 801fe78:	4a1f      	ldr	r2, [pc, #124]	; (801fef8 <tcp_process+0x770>)
 801fe7a:	687b      	ldr	r3, [r7, #4]
 801fe7c:	6013      	str	r3, [r2, #0]
 801fe7e:	f002 fd05 	bl	802288c <tcp_timer_needed>
    }
    break;
 801fe82:	e026      	b.n	801fed2 <tcp_process+0x74a>
  case LAST_ACK:
    tcp_receive(pcb);
 801fe84:	6878      	ldr	r0, [r7, #4]
 801fe86:	f000 f8af 	bl	801ffe8 <tcp_receive>
    if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 801fe8a:	4b16      	ldr	r3, [pc, #88]	; (801fee4 <tcp_process+0x75c>)
 801fe8c:	781b      	ldrb	r3, [r3, #0]
 801fe8e:	f003 0310 	and.w	r3, r3, #16
 801fe92:	2b00      	cmp	r3, #0
 801fe94:	d01f      	beq.n	801fed6 <tcp_process+0x74e>
 801fe96:	687b      	ldr	r3, [r7, #4]
 801fe98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801fe9a:	4b13      	ldr	r3, [pc, #76]	; (801fee8 <tcp_process+0x760>)
 801fe9c:	681b      	ldr	r3, [r3, #0]
 801fe9e:	429a      	cmp	r2, r3
 801fea0:	d119      	bne.n	801fed6 <tcp_process+0x74e>
 801fea2:	687b      	ldr	r3, [r7, #4]
 801fea4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801fea6:	2b00      	cmp	r3, #0
 801fea8:	d115      	bne.n	801fed6 <tcp_process+0x74e>
      LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
      /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
      recv_flags |= TF_CLOSED;
 801feaa:	4b10      	ldr	r3, [pc, #64]	; (801feec <tcp_process+0x764>)
 801feac:	781b      	ldrb	r3, [r3, #0]
 801feae:	f043 0310 	orr.w	r3, r3, #16
 801feb2:	b2da      	uxtb	r2, r3
 801feb4:	4b0d      	ldr	r3, [pc, #52]	; (801feec <tcp_process+0x764>)
 801feb6:	701a      	strb	r2, [r3, #0]
    }
    break;
 801feb8:	e00d      	b.n	801fed6 <tcp_process+0x74e>
  default:
    break;
 801feba:	bf00      	nop
 801febc:	e00c      	b.n	801fed8 <tcp_process+0x750>
    break;
 801febe:	bf00      	nop
 801fec0:	e00a      	b.n	801fed8 <tcp_process+0x750>
    break;
 801fec2:	bf00      	nop
 801fec4:	e008      	b.n	801fed8 <tcp_process+0x750>
    break;
 801fec6:	bf00      	nop
 801fec8:	e006      	b.n	801fed8 <tcp_process+0x750>
    break;
 801feca:	bf00      	nop
 801fecc:	e004      	b.n	801fed8 <tcp_process+0x750>
    break;
 801fece:	bf00      	nop
 801fed0:	e002      	b.n	801fed8 <tcp_process+0x750>
    break;
 801fed2:	bf00      	nop
 801fed4:	e000      	b.n	801fed8 <tcp_process+0x750>
    break;
 801fed6:	bf00      	nop
  }
  return ERR_OK;
 801fed8:	2300      	movs	r3, #0
}
 801feda:	4618      	mov	r0, r3
 801fedc:	3720      	adds	r7, #32
 801fede:	46bd      	mov	sp, r7
 801fee0:	bd80      	pop	{r7, pc}
 801fee2:	bf00      	nop
 801fee4:	20009520 	.word	0x20009520
 801fee8:	20009518 	.word	0x20009518
 801feec:	20009521 	.word	0x20009521
 801fef0:	2000e890 	.word	0x2000e890
 801fef4:	2000e88c 	.word	0x2000e88c
 801fef8:	2000e8a0 	.word	0x2000e8a0

0801fefc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 801fefc:	b5b0      	push	{r4, r5, r7, lr}
 801fefe:	b084      	sub	sp, #16
 801ff00:	af00      	add	r7, sp, #0
 801ff02:	6078      	str	r0, [r7, #4]
 801ff04:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801ff06:	687b      	ldr	r3, [r7, #4]
 801ff08:	68db      	ldr	r3, [r3, #12]
 801ff0a:	899b      	ldrh	r3, [r3, #12]
 801ff0c:	b29b      	uxth	r3, r3
 801ff0e:	4618      	mov	r0, r3
 801ff10:	f7f9 fba2 	bl	8019658 <lwip_htons>
 801ff14:	4603      	mov	r3, r0
 801ff16:	f003 0301 	and.w	r3, r3, #1
 801ff1a:	2b00      	cmp	r3, #0
 801ff1c:	d026      	beq.n	801ff6c <tcp_oos_insert_segment+0x70>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 801ff1e:	6838      	ldr	r0, [r7, #0]
 801ff20:	f7fe fb31 	bl	801e586 <tcp_segs_free>
    next = NULL;
 801ff24:	2300      	movs	r3, #0
 801ff26:	603b      	str	r3, [r7, #0]
 801ff28:	e054      	b.n	801ffd4 <tcp_oos_insert_segment+0xd8>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                      (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801ff2a:	683b      	ldr	r3, [r7, #0]
 801ff2c:	68db      	ldr	r3, [r3, #12]
 801ff2e:	899b      	ldrh	r3, [r3, #12]
 801ff30:	b29b      	uxth	r3, r3
 801ff32:	4618      	mov	r0, r3
 801ff34:	f7f9 fb90 	bl	8019658 <lwip_htons>
 801ff38:	4603      	mov	r3, r0
 801ff3a:	f003 0301 	and.w	r3, r3, #1
 801ff3e:	2b00      	cmp	r3, #0
 801ff40:	d00c      	beq.n	801ff5c <tcp_oos_insert_segment+0x60>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 801ff42:	687b      	ldr	r3, [r7, #4]
 801ff44:	68dc      	ldr	r4, [r3, #12]
 801ff46:	687b      	ldr	r3, [r7, #4]
 801ff48:	68db      	ldr	r3, [r3, #12]
 801ff4a:	899b      	ldrh	r3, [r3, #12]
 801ff4c:	b29d      	uxth	r5, r3
 801ff4e:	2001      	movs	r0, #1
 801ff50:	f7f9 fb82 	bl	8019658 <lwip_htons>
 801ff54:	4603      	mov	r3, r0
 801ff56:	432b      	orrs	r3, r5
 801ff58:	b29b      	uxth	r3, r3
 801ff5a:	81a3      	strh	r3, [r4, #12]
      }
      old_seg = next;
 801ff5c:	683b      	ldr	r3, [r7, #0]
 801ff5e:	60fb      	str	r3, [r7, #12]
      next = next->next;
 801ff60:	683b      	ldr	r3, [r7, #0]
 801ff62:	681b      	ldr	r3, [r3, #0]
 801ff64:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801ff66:	68f8      	ldr	r0, [r7, #12]
 801ff68:	f7fe fb21 	bl	801e5ae <tcp_seg_free>
    while (next &&
 801ff6c:	683b      	ldr	r3, [r7, #0]
 801ff6e:	2b00      	cmp	r3, #0
 801ff70:	d00e      	beq.n	801ff90 <tcp_oos_insert_segment+0x94>
           TCP_SEQ_GEQ((seqno + cseg->len),
 801ff72:	687b      	ldr	r3, [r7, #4]
 801ff74:	891b      	ldrh	r3, [r3, #8]
 801ff76:	461a      	mov	r2, r3
 801ff78:	4b1a      	ldr	r3, [pc, #104]	; (801ffe4 <tcp_oos_insert_segment+0xe8>)
 801ff7a:	681b      	ldr	r3, [r3, #0]
 801ff7c:	441a      	add	r2, r3
 801ff7e:	683b      	ldr	r3, [r7, #0]
 801ff80:	68db      	ldr	r3, [r3, #12]
 801ff82:	685b      	ldr	r3, [r3, #4]
 801ff84:	6839      	ldr	r1, [r7, #0]
 801ff86:	8909      	ldrh	r1, [r1, #8]
 801ff88:	440b      	add	r3, r1
 801ff8a:	1ad3      	subs	r3, r2, r3
    while (next &&
 801ff8c:	2b00      	cmp	r3, #0
 801ff8e:	dacc      	bge.n	801ff2a <tcp_oos_insert_segment+0x2e>
    }
    if (next &&
 801ff90:	683b      	ldr	r3, [r7, #0]
 801ff92:	2b00      	cmp	r3, #0
 801ff94:	d01e      	beq.n	801ffd4 <tcp_oos_insert_segment+0xd8>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801ff96:	687b      	ldr	r3, [r7, #4]
 801ff98:	891b      	ldrh	r3, [r3, #8]
 801ff9a:	461a      	mov	r2, r3
 801ff9c:	4b11      	ldr	r3, [pc, #68]	; (801ffe4 <tcp_oos_insert_segment+0xe8>)
 801ff9e:	681b      	ldr	r3, [r3, #0]
 801ffa0:	441a      	add	r2, r3
 801ffa2:	683b      	ldr	r3, [r7, #0]
 801ffa4:	68db      	ldr	r3, [r3, #12]
 801ffa6:	685b      	ldr	r3, [r3, #4]
 801ffa8:	1ad3      	subs	r3, r2, r3
    if (next &&
 801ffaa:	2b00      	cmp	r3, #0
 801ffac:	dd12      	ble.n	801ffd4 <tcp_oos_insert_segment+0xd8>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801ffae:	683b      	ldr	r3, [r7, #0]
 801ffb0:	68db      	ldr	r3, [r3, #12]
 801ffb2:	685b      	ldr	r3, [r3, #4]
 801ffb4:	b29a      	uxth	r2, r3
 801ffb6:	4b0b      	ldr	r3, [pc, #44]	; (801ffe4 <tcp_oos_insert_segment+0xe8>)
 801ffb8:	681b      	ldr	r3, [r3, #0]
 801ffba:	b29b      	uxth	r3, r3
 801ffbc:	1ad3      	subs	r3, r2, r3
 801ffbe:	b29a      	uxth	r2, r3
 801ffc0:	687b      	ldr	r3, [r7, #4]
 801ffc2:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801ffc4:	687b      	ldr	r3, [r7, #4]
 801ffc6:	685a      	ldr	r2, [r3, #4]
 801ffc8:	687b      	ldr	r3, [r7, #4]
 801ffca:	891b      	ldrh	r3, [r3, #8]
 801ffcc:	4619      	mov	r1, r3
 801ffce:	4610      	mov	r0, r2
 801ffd0:	f7fc fe5e 	bl	801cc90 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801ffd4:	687b      	ldr	r3, [r7, #4]
 801ffd6:	683a      	ldr	r2, [r7, #0]
 801ffd8:	601a      	str	r2, [r3, #0]
}
 801ffda:	bf00      	nop
 801ffdc:	3710      	adds	r7, #16
 801ffde:	46bd      	mov	sp, r7
 801ffe0:	bdb0      	pop	{r4, r5, r7, pc}
 801ffe2:	bf00      	nop
 801ffe4:	20009514 	.word	0x20009514

0801ffe8 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 801ffe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ffea:	b08d      	sub	sp, #52	; 0x34
 801ffec:	af00      	add	r7, sp, #0
 801ffee:	6078      	str	r0, [r7, #4]
#endif /* TCP_QUEUE_OOSEQ */
  s32_t off;
  s16_t m;
  u32_t right_wnd_edge;
  u16_t new_tot_len;
  int found_dupack = 0;
 801fff0:	2300      	movs	r3, #0
 801fff2:	61fb      	str	r3, [r7, #28]
#if TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS
  u32_t ooseq_blen;
  u16_t ooseq_qlen;
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */

  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 801fff4:	687b      	ldr	r3, [r7, #4]
 801fff6:	7d1b      	ldrb	r3, [r3, #20]
 801fff8:	2b03      	cmp	r3, #3
 801fffa:	d806      	bhi.n	802000a <tcp_receive+0x22>
 801fffc:	4b9a      	ldr	r3, [pc, #616]	; (8020268 <tcp_receive+0x280>)
 801fffe:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8020002:	499a      	ldr	r1, [pc, #616]	; (802026c <tcp_receive+0x284>)
 8020004:	489a      	ldr	r0, [pc, #616]	; (8020270 <tcp_receive+0x288>)
 8020006:	f005 ff73 	bl	8025ef0 <iprintf>

  if (flags & TCP_ACK) {
 802000a:	4b9a      	ldr	r3, [pc, #616]	; (8020274 <tcp_receive+0x28c>)
 802000c:	781b      	ldrb	r3, [r3, #0]
 802000e:	f003 0310 	and.w	r3, r3, #16
 8020012:	2b00      	cmp	r3, #0
 8020014:	f000 82c5 	beq.w	80205a2 <tcp_receive+0x5ba>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8020018:	687b      	ldr	r3, [r7, #4]
 802001a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 802001e:	461a      	mov	r2, r3
 8020020:	687b      	ldr	r3, [r7, #4]
 8020022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020024:	4413      	add	r3, r2
 8020026:	617b      	str	r3, [r7, #20]

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8020028:	687b      	ldr	r3, [r7, #4]
 802002a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 802002c:	4b92      	ldr	r3, [pc, #584]	; (8020278 <tcp_receive+0x290>)
 802002e:	681b      	ldr	r3, [r3, #0]
 8020030:	1ad3      	subs	r3, r2, r3
 8020032:	2b00      	cmp	r3, #0
 8020034:	db1b      	blt.n	802006e <tcp_receive+0x86>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8020036:	687b      	ldr	r3, [r7, #4]
 8020038:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 802003a:	4b8f      	ldr	r3, [pc, #572]	; (8020278 <tcp_receive+0x290>)
 802003c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 802003e:	429a      	cmp	r2, r3
 8020040:	d106      	bne.n	8020050 <tcp_receive+0x68>
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8020042:	687b      	ldr	r3, [r7, #4]
 8020044:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8020046:	4b8d      	ldr	r3, [pc, #564]	; (802027c <tcp_receive+0x294>)
 8020048:	681b      	ldr	r3, [r3, #0]
 802004a:	1ad3      	subs	r3, r2, r3
 802004c:	2b00      	cmp	r3, #0
 802004e:	db0e      	blt.n	802006e <tcp_receive+0x86>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8020050:	687b      	ldr	r3, [r7, #4]
 8020052:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8020054:	4b89      	ldr	r3, [pc, #548]	; (802027c <tcp_receive+0x294>)
 8020056:	681b      	ldr	r3, [r3, #0]
       (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8020058:	429a      	cmp	r2, r3
 802005a:	d141      	bne.n	80200e0 <tcp_receive+0xf8>
       (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 802005c:	4b88      	ldr	r3, [pc, #544]	; (8020280 <tcp_receive+0x298>)
 802005e:	681b      	ldr	r3, [r3, #0]
 8020060:	89db      	ldrh	r3, [r3, #14]
 8020062:	b29a      	uxth	r2, r3
 8020064:	687b      	ldr	r3, [r7, #4]
 8020066:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 802006a:	429a      	cmp	r2, r3
 802006c:	d938      	bls.n	80200e0 <tcp_receive+0xf8>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 802006e:	4b84      	ldr	r3, [pc, #528]	; (8020280 <tcp_receive+0x298>)
 8020070:	681b      	ldr	r3, [r3, #0]
 8020072:	89db      	ldrh	r3, [r3, #14]
 8020074:	b29a      	uxth	r2, r3
 8020076:	687b      	ldr	r3, [r7, #4]
 8020078:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 802007c:	687b      	ldr	r3, [r7, #4]
 802007e:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8020082:	687b      	ldr	r3, [r7, #4]
 8020084:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8020088:	429a      	cmp	r2, r3
 802008a:	d205      	bcs.n	8020098 <tcp_receive+0xb0>
        pcb->snd_wnd_max = pcb->snd_wnd;
 802008c:	687b      	ldr	r3, [r7, #4]
 802008e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8020092:	687b      	ldr	r3, [r7, #4]
 8020094:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      }
      pcb->snd_wl1 = seqno;
 8020098:	4b77      	ldr	r3, [pc, #476]	; (8020278 <tcp_receive+0x290>)
 802009a:	681a      	ldr	r2, [r3, #0]
 802009c:	687b      	ldr	r3, [r7, #4]
 802009e:	651a      	str	r2, [r3, #80]	; 0x50
      pcb->snd_wl2 = ackno;
 80200a0:	4b76      	ldr	r3, [pc, #472]	; (802027c <tcp_receive+0x294>)
 80200a2:	681a      	ldr	r2, [r3, #0]
 80200a4:	687b      	ldr	r3, [r7, #4]
 80200a6:	655a      	str	r2, [r3, #84]	; 0x54
      if (pcb->snd_wnd == 0) {
 80200a8:	687b      	ldr	r3, [r7, #4]
 80200aa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80200ae:	2b00      	cmp	r3, #0
 80200b0:	d10d      	bne.n	80200ce <tcp_receive+0xe6>
        if (pcb->persist_backoff == 0) {
 80200b2:	687b      	ldr	r3, [r7, #4]
 80200b4:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80200b8:	2b00      	cmp	r3, #0
 80200ba:	d111      	bne.n	80200e0 <tcp_receive+0xf8>
          /* start persist timer */
          pcb->persist_cnt = 0;
 80200bc:	687b      	ldr	r3, [r7, #4]
 80200be:	2200      	movs	r2, #0
 80200c0:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
          pcb->persist_backoff = 1;
 80200c4:	687b      	ldr	r3, [r7, #4]
 80200c6:	2201      	movs	r2, #1
 80200c8:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
 80200cc:	e008      	b.n	80200e0 <tcp_receive+0xf8>
        }
      } else if (pcb->persist_backoff > 0) {
 80200ce:	687b      	ldr	r3, [r7, #4]
 80200d0:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 80200d4:	2b00      	cmp	r3, #0
 80200d6:	d003      	beq.n	80200e0 <tcp_receive+0xf8>
        /* stop persist timer */
          pcb->persist_backoff = 0;
 80200d8:	687b      	ldr	r3, [r7, #4]
 80200da:	2200      	movs	r2, #0
 80200dc:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80200e0:	4b66      	ldr	r3, [pc, #408]	; (802027c <tcp_receive+0x294>)
 80200e2:	681a      	ldr	r2, [r3, #0]
 80200e4:	687b      	ldr	r3, [r7, #4]
 80200e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80200e8:	1ad3      	subs	r3, r2, r3
 80200ea:	2b00      	cmp	r3, #0
 80200ec:	dc58      	bgt.n	80201a0 <tcp_receive+0x1b8>
      /* Clause 2 */
      if (tcplen == 0) {
 80200ee:	4b65      	ldr	r3, [pc, #404]	; (8020284 <tcp_receive+0x29c>)
 80200f0:	881b      	ldrh	r3, [r3, #0]
 80200f2:	2b00      	cmp	r3, #0
 80200f4:	d14b      	bne.n	802018e <tcp_receive+0x1a6>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80200f6:	687b      	ldr	r3, [r7, #4]
 80200f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80200fa:	687a      	ldr	r2, [r7, #4]
 80200fc:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 8020100:	441a      	add	r2, r3
 8020102:	697b      	ldr	r3, [r7, #20]
 8020104:	429a      	cmp	r2, r3
 8020106:	d142      	bne.n	802018e <tcp_receive+0x1a6>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8020108:	687b      	ldr	r3, [r7, #4]
 802010a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 802010e:	2b00      	cmp	r3, #0
 8020110:	db3d      	blt.n	802018e <tcp_receive+0x1a6>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8020112:	687b      	ldr	r3, [r7, #4]
 8020114:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8020116:	4b59      	ldr	r3, [pc, #356]	; (802027c <tcp_receive+0x294>)
 8020118:	681b      	ldr	r3, [r3, #0]
 802011a:	429a      	cmp	r2, r3
 802011c:	d137      	bne.n	802018e <tcp_receive+0x1a6>
              found_dupack = 1;
 802011e:	2301      	movs	r3, #1
 8020120:	61fb      	str	r3, [r7, #28]
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8020122:	687b      	ldr	r3, [r7, #4]
 8020124:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8020128:	3301      	adds	r3, #1
 802012a:	b2da      	uxtb	r2, r3
 802012c:	687b      	ldr	r3, [r7, #4]
 802012e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8020132:	429a      	cmp	r2, r3
 8020134:	d907      	bls.n	8020146 <tcp_receive+0x15e>
                ++pcb->dupacks;
 8020136:	687b      	ldr	r3, [r7, #4]
 8020138:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 802013c:	3301      	adds	r3, #1
 802013e:	b2da      	uxtb	r2, r3
 8020140:	687b      	ldr	r3, [r7, #4]
 8020142:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8020146:	687b      	ldr	r3, [r7, #4]
 8020148:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 802014c:	2b03      	cmp	r3, #3
 802014e:	d916      	bls.n	802017e <tcp_receive+0x196>
                /* Inflate the congestion window, but not if it means that
                   the value overflows. */
                if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 8020150:	687b      	ldr	r3, [r7, #4]
 8020152:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8020156:	687b      	ldr	r3, [r7, #4]
 8020158:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802015a:	4413      	add	r3, r2
 802015c:	b29a      	uxth	r2, r3
 802015e:	687b      	ldr	r3, [r7, #4]
 8020160:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8020164:	429a      	cmp	r2, r3
 8020166:	d912      	bls.n	802018e <tcp_receive+0x1a6>
                  pcb->cwnd += pcb->mss;
 8020168:	687b      	ldr	r3, [r7, #4]
 802016a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 802016e:	687b      	ldr	r3, [r7, #4]
 8020170:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8020172:	4413      	add	r3, r2
 8020174:	b29a      	uxth	r2, r3
 8020176:	687b      	ldr	r3, [r7, #4]
 8020178:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 802017c:	e007      	b.n	802018e <tcp_receive+0x1a6>
                }
              } else if (pcb->dupacks == 3) {
 802017e:	687b      	ldr	r3, [r7, #4]
 8020180:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8020184:	2b03      	cmp	r3, #3
 8020186:	d102      	bne.n	802018e <tcp_receive+0x1a6>
                /* Do fast retransmit */
                tcp_rexmit_fast(pcb);
 8020188:	6878      	ldr	r0, [r7, #4]
 802018a:	f002 fa2b 	bl	80225e4 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 802018e:	69fb      	ldr	r3, [r7, #28]
 8020190:	2b00      	cmp	r3, #0
 8020192:	f040 8169 	bne.w	8020468 <tcp_receive+0x480>
        pcb->dupacks = 0;
 8020196:	687b      	ldr	r3, [r7, #4]
 8020198:	2200      	movs	r2, #0
 802019a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 802019e:	e163      	b.n	8020468 <tcp_receive+0x480>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack+1, pcb->snd_nxt)) {
 80201a0:	4b36      	ldr	r3, [pc, #216]	; (802027c <tcp_receive+0x294>)
 80201a2:	681a      	ldr	r2, [r3, #0]
 80201a4:	687b      	ldr	r3, [r7, #4]
 80201a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80201a8:	1ad3      	subs	r3, r2, r3
 80201aa:	3b01      	subs	r3, #1
 80201ac:	2b00      	cmp	r3, #0
 80201ae:	f2c0 8107 	blt.w	80203c0 <tcp_receive+0x3d8>
 80201b2:	4b32      	ldr	r3, [pc, #200]	; (802027c <tcp_receive+0x294>)
 80201b4:	681a      	ldr	r2, [r3, #0]
 80201b6:	687b      	ldr	r3, [r7, #4]
 80201b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80201ba:	1ad3      	subs	r3, r2, r3
 80201bc:	2b00      	cmp	r3, #0
 80201be:	f300 80ff 	bgt.w	80203c0 <tcp_receive+0x3d8>
      /* We come here when the ACK acknowledges new data. */

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80201c2:	687b      	ldr	r3, [r7, #4]
 80201c4:	7e9b      	ldrb	r3, [r3, #26]
 80201c6:	f003 0304 	and.w	r3, r3, #4
 80201ca:	2b00      	cmp	r3, #0
 80201cc:	d00c      	beq.n	80201e8 <tcp_receive+0x200>
        pcb->flags &= ~TF_INFR;
 80201ce:	687b      	ldr	r3, [r7, #4]
 80201d0:	7e9b      	ldrb	r3, [r3, #26]
 80201d2:	f023 0304 	bic.w	r3, r3, #4
 80201d6:	b2da      	uxtb	r2, r3
 80201d8:	687b      	ldr	r3, [r7, #4]
 80201da:	769a      	strb	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80201dc:	687b      	ldr	r3, [r7, #4]
 80201de:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80201e2:	687b      	ldr	r3, [r7, #4]
 80201e4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80201e8:	687b      	ldr	r3, [r7, #4]
 80201ea:	2200      	movs	r2, #0
 80201ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 80201f0:	687b      	ldr	r3, [r7, #4]
 80201f2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80201f6:	10db      	asrs	r3, r3, #3
 80201f8:	b21b      	sxth	r3, r3
 80201fa:	b29a      	uxth	r2, r3
 80201fc:	687b      	ldr	r3, [r7, #4]
 80201fe:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8020202:	b29b      	uxth	r3, r3
 8020204:	4413      	add	r3, r2
 8020206:	b29b      	uxth	r3, r3
 8020208:	b21a      	sxth	r2, r3
 802020a:	687b      	ldr	r3, [r7, #4]
 802020c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8020210:	687b      	ldr	r3, [r7, #4]
 8020212:	2200      	movs	r2, #0
 8020214:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8020218:	4b18      	ldr	r3, [pc, #96]	; (802027c <tcp_receive+0x294>)
 802021a:	681a      	ldr	r2, [r3, #0]
 802021c:	687b      	ldr	r3, [r7, #4]
 802021e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8020220:	687b      	ldr	r3, [r7, #4]
 8020222:	7d1b      	ldrb	r3, [r3, #20]
 8020224:	2b03      	cmp	r3, #3
 8020226:	f240 8094 	bls.w	8020352 <tcp_receive+0x36a>
        if (pcb->cwnd < pcb->ssthresh) {
 802022a:	687b      	ldr	r3, [r7, #4]
 802022c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8020230:	687b      	ldr	r3, [r7, #4]
 8020232:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8020236:	429a      	cmp	r2, r3
 8020238:	d226      	bcs.n	8020288 <tcp_receive+0x2a0>
          if ((tcpwnd_size_t)(pcb->cwnd + pcb->mss) > pcb->cwnd) {
 802023a:	687b      	ldr	r3, [r7, #4]
 802023c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8020240:	687b      	ldr	r3, [r7, #4]
 8020242:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8020244:	4413      	add	r3, r2
 8020246:	b29a      	uxth	r2, r3
 8020248:	687b      	ldr	r3, [r7, #4]
 802024a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 802024e:	429a      	cmp	r2, r3
 8020250:	d97f      	bls.n	8020352 <tcp_receive+0x36a>
            pcb->cwnd += pcb->mss;
 8020252:	687b      	ldr	r3, [r7, #4]
 8020254:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8020258:	687b      	ldr	r3, [r7, #4]
 802025a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 802025c:	4413      	add	r3, r2
 802025e:	b29a      	uxth	r2, r3
 8020260:	687b      	ldr	r3, [r7, #4]
 8020262:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8020266:	e074      	b.n	8020352 <tcp_receive+0x36a>
 8020268:	080287fc 	.word	0x080287fc
 802026c:	08028a20 	.word	0x08028a20
 8020270:	08028840 	.word	0x08028840
 8020274:	20009520 	.word	0x20009520
 8020278:	20009514 	.word	0x20009514
 802027c:	20009518 	.word	0x20009518
 8020280:	20009504 	.word	0x20009504
 8020284:	2000951e 	.word	0x2000951e
          }
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          tcpwnd_size_t new_cwnd = (pcb->cwnd + pcb->mss * pcb->mss / pcb->cwnd);
 8020288:	687b      	ldr	r3, [r7, #4]
 802028a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 802028e:	687b      	ldr	r3, [r7, #4]
 8020290:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8020292:	4619      	mov	r1, r3
 8020294:	687b      	ldr	r3, [r7, #4]
 8020296:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8020298:	fb03 f301 	mul.w	r3, r3, r1
 802029c:	6879      	ldr	r1, [r7, #4]
 802029e:	f8b1 1048 	ldrh.w	r1, [r1, #72]	; 0x48
 80202a2:	fb93 f3f1 	sdiv	r3, r3, r1
 80202a6:	b29b      	uxth	r3, r3
 80202a8:	4413      	add	r3, r2
 80202aa:	827b      	strh	r3, [r7, #18]
          if (new_cwnd > pcb->cwnd) {
 80202ac:	687b      	ldr	r3, [r7, #4]
 80202ae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80202b2:	8a7a      	ldrh	r2, [r7, #18]
 80202b4:	429a      	cmp	r2, r3
 80202b6:	d94c      	bls.n	8020352 <tcp_receive+0x36a>
            pcb->cwnd = new_cwnd;
 80202b8:	687b      	ldr	r3, [r7, #4]
 80202ba:	8a7a      	ldrh	r2, [r7, #18]
 80202bc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked): 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      while (pcb->unacked != NULL &&
 80202c0:	e047      	b.n	8020352 <tcp_receive+0x36a>
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unacked\n",
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno),
                                      lwip_ntohl(pcb->unacked->tcphdr->seqno) +
                                      TCP_TCPLEN(pcb->unacked)));

        next = pcb->unacked;
 80202c2:	687b      	ldr	r3, [r7, #4]
 80202c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80202c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        pcb->unacked = pcb->unacked->next;
 80202c8:	687b      	ldr	r3, [r7, #4]
 80202ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80202cc:	681a      	ldr	r2, [r3, #0]
 80202ce:	687b      	ldr	r3, [r7, #4]
 80202d0:	66da      	str	r2, [r3, #108]	; 0x6c

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
        LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 80202d2:	687b      	ldr	r3, [r7, #4]
 80202d4:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 80202d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80202da:	685b      	ldr	r3, [r3, #4]
 80202dc:	4618      	mov	r0, r3
 80202de:	f7fc fee5 	bl	801d0ac <pbuf_clen>
 80202e2:	4603      	mov	r3, r0
 80202e4:	429c      	cmp	r4, r3
 80202e6:	d206      	bcs.n	80202f6 <tcp_receive+0x30e>
 80202e8:	4b70      	ldr	r3, [pc, #448]	; (80204ac <tcp_receive+0x4c4>)
 80202ea:	f240 429e 	movw	r2, #1182	; 0x49e
 80202ee:	4970      	ldr	r1, [pc, #448]	; (80204b0 <tcp_receive+0x4c8>)
 80202f0:	4870      	ldr	r0, [pc, #448]	; (80204b4 <tcp_receive+0x4cc>)
 80202f2:	f005 fdfd 	bl	8025ef0 <iprintf>

        pcb->snd_queuelen -= pbuf_clen(next->p);
 80202f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80202f8:	685b      	ldr	r3, [r3, #4]
 80202fa:	4618      	mov	r0, r3
 80202fc:	f7fc fed6 	bl	801d0ac <pbuf_clen>
 8020300:	4603      	mov	r3, r0
 8020302:	461a      	mov	r2, r3
 8020304:	687b      	ldr	r3, [r7, #4]
 8020306:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 802030a:	1a9b      	subs	r3, r3, r2
 802030c:	b29a      	uxth	r2, r3
 802030e:	687b      	ldr	r3, [r7, #4]
 8020310:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        recv_acked += next->len;
 8020314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020316:	891a      	ldrh	r2, [r3, #8]
 8020318:	4b67      	ldr	r3, [pc, #412]	; (80204b8 <tcp_receive+0x4d0>)
 802031a:	881b      	ldrh	r3, [r3, #0]
 802031c:	4413      	add	r3, r2
 802031e:	b29a      	uxth	r2, r3
 8020320:	4b65      	ldr	r3, [pc, #404]	; (80204b8 <tcp_receive+0x4d0>)
 8020322:	801a      	strh	r2, [r3, #0]
        tcp_seg_free(next);
 8020324:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8020326:	f7fe f942 	bl	801e5ae <tcp_seg_free>

        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unacked)\n", (tcpwnd_size_t)pcb->snd_queuelen));
        if (pcb->snd_queuelen != 0) {
 802032a:	687b      	ldr	r3, [r7, #4]
 802032c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020330:	2b00      	cmp	r3, #0
 8020332:	d00e      	beq.n	8020352 <tcp_receive+0x36a>
          LWIP_ASSERT("tcp_receive: valid queue length", pcb->unacked != NULL ||
 8020334:	687b      	ldr	r3, [r7, #4]
 8020336:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8020338:	2b00      	cmp	r3, #0
 802033a:	d10a      	bne.n	8020352 <tcp_receive+0x36a>
 802033c:	687b      	ldr	r3, [r7, #4]
 802033e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020340:	2b00      	cmp	r3, #0
 8020342:	d106      	bne.n	8020352 <tcp_receive+0x36a>
 8020344:	4b59      	ldr	r3, [pc, #356]	; (80204ac <tcp_receive+0x4c4>)
 8020346:	f240 42a7 	movw	r2, #1191	; 0x4a7
 802034a:	495c      	ldr	r1, [pc, #368]	; (80204bc <tcp_receive+0x4d4>)
 802034c:	4859      	ldr	r0, [pc, #356]	; (80204b4 <tcp_receive+0x4cc>)
 802034e:	f005 fdcf 	bl	8025ef0 <iprintf>
      while (pcb->unacked != NULL &&
 8020352:	687b      	ldr	r3, [r7, #4]
 8020354:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8020356:	2b00      	cmp	r3, #0
 8020358:	d022      	beq.n	80203a0 <tcp_receive+0x3b8>
             TCP_SEQ_LEQ(lwip_ntohl(pcb->unacked->tcphdr->seqno) +
 802035a:	687b      	ldr	r3, [r7, #4]
 802035c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802035e:	68db      	ldr	r3, [r3, #12]
 8020360:	685b      	ldr	r3, [r3, #4]
 8020362:	4618      	mov	r0, r3
 8020364:	f7f9 f986 	bl	8019674 <lwip_htonl>
 8020368:	4604      	mov	r4, r0
 802036a:	687b      	ldr	r3, [r7, #4]
 802036c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802036e:	891b      	ldrh	r3, [r3, #8]
 8020370:	461d      	mov	r5, r3
 8020372:	687b      	ldr	r3, [r7, #4]
 8020374:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8020376:	68db      	ldr	r3, [r3, #12]
 8020378:	899b      	ldrh	r3, [r3, #12]
 802037a:	b29b      	uxth	r3, r3
 802037c:	4618      	mov	r0, r3
 802037e:	f7f9 f96b 	bl	8019658 <lwip_htons>
 8020382:	4603      	mov	r3, r0
 8020384:	f003 0303 	and.w	r3, r3, #3
 8020388:	2b00      	cmp	r3, #0
 802038a:	d001      	beq.n	8020390 <tcp_receive+0x3a8>
 802038c:	2301      	movs	r3, #1
 802038e:	e000      	b.n	8020392 <tcp_receive+0x3aa>
 8020390:	2300      	movs	r3, #0
 8020392:	442b      	add	r3, r5
 8020394:	18e2      	adds	r2, r4, r3
 8020396:	4b4a      	ldr	r3, [pc, #296]	; (80204c0 <tcp_receive+0x4d8>)
 8020398:	681b      	ldr	r3, [r3, #0]
 802039a:	1ad3      	subs	r3, r2, r3
      while (pcb->unacked != NULL &&
 802039c:	2b00      	cmp	r3, #0
 802039e:	dd90      	ble.n	80202c2 <tcp_receive+0x2da>
        }
      }

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80203a0:	687b      	ldr	r3, [r7, #4]
 80203a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80203a4:	2b00      	cmp	r3, #0
 80203a6:	d104      	bne.n	80203b2 <tcp_receive+0x3ca>
        pcb->rtime = -1;
 80203a8:	687b      	ldr	r3, [r7, #4]
 80203aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80203ae:	861a      	strh	r2, [r3, #48]	; 0x30
 80203b0:	e002      	b.n	80203b8 <tcp_receive+0x3d0>
      } else {
        pcb->rtime = 0;
 80203b2:	687b      	ldr	r3, [r7, #4]
 80203b4:	2200      	movs	r2, #0
 80203b6:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80203b8:	687b      	ldr	r3, [r7, #4]
 80203ba:	2200      	movs	r2, #0
 80203bc:	76da      	strb	r2, [r3, #27]
 80203be:	e002      	b.n	80203c6 <tcp_receive+0x3de>
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80203c0:	6878      	ldr	r0, [r7, #4]
 80203c2:	f001 fd31 	bl	8021e28 <tcp_send_empty_ack>
       on the list are acknowledged by the ACK. This may seem
       strange since an "unsent" segment shouldn't be acked. The
       rationale is that lwIP puts all outstanding segments on the
       ->unsent list after a retransmission, so these segments may
       in fact have been sent once. */
    while (pcb->unsent != NULL &&
 80203c6:	e04f      	b.n	8020468 <tcp_receive+0x480>
                           TCP_TCPLEN(pcb->unsent), pcb->snd_nxt)) {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->unsent\n",
                                    lwip_ntohl(pcb->unsent->tcphdr->seqno), lwip_ntohl(pcb->unsent->tcphdr->seqno) +
                                    TCP_TCPLEN(pcb->unsent)));

      next = pcb->unsent;
 80203c8:	687b      	ldr	r3, [r7, #4]
 80203ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80203cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pcb->unsent = pcb->unsent->next;
 80203ce:	687b      	ldr	r3, [r7, #4]
 80203d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80203d2:	681a      	ldr	r2, [r3, #0]
 80203d4:	687b      	ldr	r3, [r7, #4]
 80203d6:	669a      	str	r2, [r3, #104]	; 0x68
#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80203d8:	687b      	ldr	r3, [r7, #4]
 80203da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80203dc:	2b00      	cmp	r3, #0
 80203de:	d103      	bne.n	80203e8 <tcp_receive+0x400>
        pcb->unsent_oversize = 0;
 80203e0:	687b      	ldr	r3, [r7, #4]
 80203e2:	2200      	movs	r2, #0
 80203e4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      }
#endif /* TCP_OVERSIZE */
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ", (tcpwnd_size_t)pcb->snd_queuelen));
      LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= pbuf_clen(next->p)));
 80203e8:	687b      	ldr	r3, [r7, #4]
 80203ea:	f8b3 4062 	ldrh.w	r4, [r3, #98]	; 0x62
 80203ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80203f0:	685b      	ldr	r3, [r3, #4]
 80203f2:	4618      	mov	r0, r3
 80203f4:	f7fc fe5a 	bl	801d0ac <pbuf_clen>
 80203f8:	4603      	mov	r3, r0
 80203fa:	429c      	cmp	r4, r3
 80203fc:	d206      	bcs.n	802040c <tcp_receive+0x424>
 80203fe:	4b2b      	ldr	r3, [pc, #172]	; (80204ac <tcp_receive+0x4c4>)
 8020400:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8020404:	492a      	ldr	r1, [pc, #168]	; (80204b0 <tcp_receive+0x4c8>)
 8020406:	482b      	ldr	r0, [pc, #172]	; (80204b4 <tcp_receive+0x4cc>)
 8020408:	f005 fd72 	bl	8025ef0 <iprintf>
      /* Prevent ACK for FIN to generate a sent event */
      pcb->snd_queuelen -= pbuf_clen(next->p);
 802040c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802040e:	685b      	ldr	r3, [r3, #4]
 8020410:	4618      	mov	r0, r3
 8020412:	f7fc fe4b 	bl	801d0ac <pbuf_clen>
 8020416:	4603      	mov	r3, r0
 8020418:	461a      	mov	r2, r3
 802041a:	687b      	ldr	r3, [r7, #4]
 802041c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020420:	1a9b      	subs	r3, r3, r2
 8020422:	b29a      	uxth	r2, r3
 8020424:	687b      	ldr	r3, [r7, #4]
 8020426:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      recv_acked += next->len;
 802042a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802042c:	891a      	ldrh	r2, [r3, #8]
 802042e:	4b22      	ldr	r3, [pc, #136]	; (80204b8 <tcp_receive+0x4d0>)
 8020430:	881b      	ldrh	r3, [r3, #0]
 8020432:	4413      	add	r3, r2
 8020434:	b29a      	uxth	r2, r3
 8020436:	4b20      	ldr	r3, [pc, #128]	; (80204b8 <tcp_receive+0x4d0>)
 8020438:	801a      	strh	r2, [r3, #0]
      tcp_seg_free(next);
 802043a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 802043c:	f7fe f8b7 	bl	801e5ae <tcp_seg_free>
      LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing unsent)\n", (tcpwnd_size_t)pcb->snd_queuelen));
      if (pcb->snd_queuelen != 0) {
 8020440:	687b      	ldr	r3, [r7, #4]
 8020442:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8020446:	2b00      	cmp	r3, #0
 8020448:	d00e      	beq.n	8020468 <tcp_receive+0x480>
        LWIP_ASSERT("tcp_receive: valid queue length",
 802044a:	687b      	ldr	r3, [r7, #4]
 802044c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802044e:	2b00      	cmp	r3, #0
 8020450:	d10a      	bne.n	8020468 <tcp_receive+0x480>
 8020452:	687b      	ldr	r3, [r7, #4]
 8020454:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020456:	2b00      	cmp	r3, #0
 8020458:	d106      	bne.n	8020468 <tcp_receive+0x480>
 802045a:	4b14      	ldr	r3, [pc, #80]	; (80204ac <tcp_receive+0x4c4>)
 802045c:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8020460:	4916      	ldr	r1, [pc, #88]	; (80204bc <tcp_receive+0x4d4>)
 8020462:	4814      	ldr	r0, [pc, #80]	; (80204b4 <tcp_receive+0x4cc>)
 8020464:	f005 fd44 	bl	8025ef0 <iprintf>
    while (pcb->unsent != NULL &&
 8020468:	687b      	ldr	r3, [r7, #4]
 802046a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 802046c:	2b00      	cmp	r3, #0
 802046e:	d037      	beq.n	80204e0 <tcp_receive+0x4f8>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 8020470:	4b13      	ldr	r3, [pc, #76]	; (80204c0 <tcp_receive+0x4d8>)
 8020472:	681c      	ldr	r4, [r3, #0]
 8020474:	687b      	ldr	r3, [r7, #4]
 8020476:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020478:	68db      	ldr	r3, [r3, #12]
 802047a:	685b      	ldr	r3, [r3, #4]
 802047c:	4618      	mov	r0, r3
 802047e:	f7f9 f8f9 	bl	8019674 <lwip_htonl>
 8020482:	4605      	mov	r5, r0
 8020484:	687b      	ldr	r3, [r7, #4]
 8020486:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020488:	891b      	ldrh	r3, [r3, #8]
 802048a:	461e      	mov	r6, r3
 802048c:	687b      	ldr	r3, [r7, #4]
 802048e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8020490:	68db      	ldr	r3, [r3, #12]
 8020492:	899b      	ldrh	r3, [r3, #12]
 8020494:	b29b      	uxth	r3, r3
 8020496:	4618      	mov	r0, r3
 8020498:	f7f9 f8de 	bl	8019658 <lwip_htons>
 802049c:	4603      	mov	r3, r0
 802049e:	f003 0303 	and.w	r3, r3, #3
 80204a2:	2b00      	cmp	r3, #0
 80204a4:	d00e      	beq.n	80204c4 <tcp_receive+0x4dc>
 80204a6:	2301      	movs	r3, #1
 80204a8:	e00d      	b.n	80204c6 <tcp_receive+0x4de>
 80204aa:	bf00      	nop
 80204ac:	080287fc 	.word	0x080287fc
 80204b0:	08028a3c 	.word	0x08028a3c
 80204b4:	08028840 	.word	0x08028840
 80204b8:	2000951c 	.word	0x2000951c
 80204bc:	08028a64 	.word	0x08028a64
 80204c0:	20009518 	.word	0x20009518
 80204c4:	2300      	movs	r3, #0
 80204c6:	4433      	add	r3, r6
 80204c8:	442b      	add	r3, r5
 80204ca:	1ae3      	subs	r3, r4, r3
    while (pcb->unsent != NULL &&
 80204cc:	2b00      	cmp	r3, #0
 80204ce:	db07      	blt.n	80204e0 <tcp_receive+0x4f8>
           TCP_SEQ_BETWEEN(ackno, lwip_ntohl(pcb->unsent->tcphdr->seqno) +
 80204d0:	4b8d      	ldr	r3, [pc, #564]	; (8020708 <tcp_receive+0x720>)
 80204d2:	681a      	ldr	r2, [r3, #0]
 80204d4:	687b      	ldr	r3, [r7, #4]
 80204d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80204d8:	1ad3      	subs	r3, r2, r3
 80204da:	2b00      	cmp	r3, #0
 80204dc:	f77f af74 	ble.w	80203c8 <tcp_receive+0x3e0>
          pcb->unacked != NULL || pcb->unsent != NULL);
      }
    }
    pcb->snd_buf += recv_acked;
 80204e0:	687b      	ldr	r3, [r7, #4]
 80204e2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80204e6:	4b89      	ldr	r3, [pc, #548]	; (802070c <tcp_receive+0x724>)
 80204e8:	881b      	ldrh	r3, [r3, #0]
 80204ea:	4413      	add	r3, r2
 80204ec:	b29a      	uxth	r2, r3
 80204ee:	687b      	ldr	r3, [r7, #4]
 80204f0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80204f4:	687b      	ldr	r3, [r7, #4]
 80204f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80204f8:	2b00      	cmp	r3, #0
 80204fa:	d052      	beq.n	80205a2 <tcp_receive+0x5ba>
 80204fc:	687b      	ldr	r3, [r7, #4]
 80204fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8020500:	4b81      	ldr	r3, [pc, #516]	; (8020708 <tcp_receive+0x720>)
 8020502:	681b      	ldr	r3, [r3, #0]
 8020504:	1ad3      	subs	r3, r2, r3
 8020506:	2b00      	cmp	r3, #0
 8020508:	da4b      	bge.n	80205a2 <tcp_receive+0x5ba>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 802050a:	4b81      	ldr	r3, [pc, #516]	; (8020710 <tcp_receive+0x728>)
 802050c:	681b      	ldr	r3, [r3, #0]
 802050e:	b29a      	uxth	r2, r3
 8020510:	687b      	ldr	r3, [r7, #4]
 8020512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8020514:	b29b      	uxth	r3, r3
 8020516:	1ad3      	subs	r3, r2, r3
 8020518:	b29b      	uxth	r3, r3
 802051a:	847b      	strh	r3, [r7, #34]	; 0x22

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = m - (pcb->sa >> 3);
 802051c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 802051e:	687b      	ldr	r3, [r7, #4]
 8020520:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8020524:	10db      	asrs	r3, r3, #3
 8020526:	b21b      	sxth	r3, r3
 8020528:	b29b      	uxth	r3, r3
 802052a:	1ad3      	subs	r3, r2, r3
 802052c:	b29b      	uxth	r3, r3
 802052e:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sa += m;
 8020530:	687b      	ldr	r3, [r7, #4]
 8020532:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8020536:	b29a      	uxth	r2, r3
 8020538:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802053a:	4413      	add	r3, r2
 802053c:	b29b      	uxth	r3, r3
 802053e:	b21a      	sxth	r2, r3
 8020540:	687b      	ldr	r3, [r7, #4]
 8020542:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8020544:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8020548:	2b00      	cmp	r3, #0
 802054a:	da03      	bge.n	8020554 <tcp_receive+0x56c>
        m = -m;
 802054c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802054e:	425b      	negs	r3, r3
 8020550:	b29b      	uxth	r3, r3
 8020552:	847b      	strh	r3, [r7, #34]	; 0x22
      }
      m = m - (pcb->sv >> 2);
 8020554:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8020556:	687b      	ldr	r3, [r7, #4]
 8020558:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 802055c:	109b      	asrs	r3, r3, #2
 802055e:	b21b      	sxth	r3, r3
 8020560:	b29b      	uxth	r3, r3
 8020562:	1ad3      	subs	r3, r2, r3
 8020564:	b29b      	uxth	r3, r3
 8020566:	847b      	strh	r3, [r7, #34]	; 0x22
      pcb->sv += m;
 8020568:	687b      	ldr	r3, [r7, #4]
 802056a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 802056e:	b29a      	uxth	r2, r3
 8020570:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8020572:	4413      	add	r3, r2
 8020574:	b29b      	uxth	r3, r3
 8020576:	b21a      	sxth	r2, r3
 8020578:	687b      	ldr	r3, [r7, #4]
 802057a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (pcb->sa >> 3) + pcb->sv;
 802057c:	687b      	ldr	r3, [r7, #4]
 802057e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8020582:	10db      	asrs	r3, r3, #3
 8020584:	b21b      	sxth	r3, r3
 8020586:	b29a      	uxth	r2, r3
 8020588:	687b      	ldr	r3, [r7, #4]
 802058a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 802058e:	b29b      	uxth	r3, r3
 8020590:	4413      	add	r3, r2
 8020592:	b29b      	uxth	r3, r3
 8020594:	b21a      	sxth	r2, r3
 8020596:	687b      	ldr	r3, [r7, #4]
 8020598:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 802059c:	687b      	ldr	r3, [r7, #4]
 802059e:	2200      	movs	r2, #0
 80205a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80205a2:	4b5c      	ldr	r3, [pc, #368]	; (8020714 <tcp_receive+0x72c>)
 80205a4:	881b      	ldrh	r3, [r3, #0]
 80205a6:	2b00      	cmp	r3, #0
 80205a8:	f000 84ee 	beq.w	8020f88 <tcp_receive+0xfa0>
 80205ac:	687b      	ldr	r3, [r7, #4]
 80205ae:	7d1b      	ldrb	r3, [r3, #20]
 80205b0:	2b06      	cmp	r3, #6
 80205b2:	f200 84e9 	bhi.w	8020f88 <tcp_receive+0xfa0>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80205b6:	687b      	ldr	r3, [r7, #4]
 80205b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80205ba:	4b57      	ldr	r3, [pc, #348]	; (8020718 <tcp_receive+0x730>)
 80205bc:	681b      	ldr	r3, [r3, #0]
 80205be:	1ad3      	subs	r3, r2, r3
 80205c0:	3b01      	subs	r3, #1
 80205c2:	2b00      	cmp	r3, #0
 80205c4:	f2c0 80b8 	blt.w	8020738 <tcp_receive+0x750>
 80205c8:	687b      	ldr	r3, [r7, #4]
 80205ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80205cc:	4b51      	ldr	r3, [pc, #324]	; (8020714 <tcp_receive+0x72c>)
 80205ce:	881b      	ldrh	r3, [r3, #0]
 80205d0:	4619      	mov	r1, r3
 80205d2:	4b51      	ldr	r3, [pc, #324]	; (8020718 <tcp_receive+0x730>)
 80205d4:	681b      	ldr	r3, [r3, #0]
 80205d6:	440b      	add	r3, r1
 80205d8:	1ad3      	subs	r3, r2, r3
 80205da:	3301      	adds	r3, #1
 80205dc:	2b00      	cmp	r3, #0
 80205de:	f300 80ab 	bgt.w	8020738 <tcp_receive+0x750>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80205e2:	4b4e      	ldr	r3, [pc, #312]	; (802071c <tcp_receive+0x734>)
 80205e4:	685b      	ldr	r3, [r3, #4]
 80205e6:	61bb      	str	r3, [r7, #24]
      off = pcb->rcv_nxt - seqno;
 80205e8:	687b      	ldr	r3, [r7, #4]
 80205ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80205ec:	4b4a      	ldr	r3, [pc, #296]	; (8020718 <tcp_receive+0x730>)
 80205ee:	681b      	ldr	r3, [r3, #0]
 80205f0:	1ad3      	subs	r3, r2, r3
 80205f2:	627b      	str	r3, [r7, #36]	; 0x24
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80205f4:	4b49      	ldr	r3, [pc, #292]	; (802071c <tcp_receive+0x734>)
 80205f6:	685b      	ldr	r3, [r3, #4]
 80205f8:	2b00      	cmp	r3, #0
 80205fa:	d106      	bne.n	802060a <tcp_receive+0x622>
 80205fc:	4b48      	ldr	r3, [pc, #288]	; (8020720 <tcp_receive+0x738>)
 80205fe:	f240 523c 	movw	r2, #1340	; 0x53c
 8020602:	4948      	ldr	r1, [pc, #288]	; (8020724 <tcp_receive+0x73c>)
 8020604:	4848      	ldr	r0, [pc, #288]	; (8020728 <tcp_receive+0x740>)
 8020606:	f005 fc73 	bl	8025ef0 <iprintf>
      LWIP_ASSERT("insane offset!", (off < 0x7fff));
 802060a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802060c:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8020610:	4293      	cmp	r3, r2
 8020612:	dd06      	ble.n	8020622 <tcp_receive+0x63a>
 8020614:	4b42      	ldr	r3, [pc, #264]	; (8020720 <tcp_receive+0x738>)
 8020616:	f240 523d 	movw	r2, #1341	; 0x53d
 802061a:	4944      	ldr	r1, [pc, #272]	; (802072c <tcp_receive+0x744>)
 802061c:	4842      	ldr	r0, [pc, #264]	; (8020728 <tcp_receive+0x740>)
 802061e:	f005 fc67 	bl	8025ef0 <iprintf>
      if (inseg.p->len < off) {
 8020622:	4b3e      	ldr	r3, [pc, #248]	; (802071c <tcp_receive+0x734>)
 8020624:	685b      	ldr	r3, [r3, #4]
 8020626:	895b      	ldrh	r3, [r3, #10]
 8020628:	461a      	mov	r2, r3
 802062a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802062c:	429a      	cmp	r2, r3
 802062e:	da3e      	bge.n	80206ae <tcp_receive+0x6c6>
        LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8020630:	4b3a      	ldr	r3, [pc, #232]	; (802071c <tcp_receive+0x734>)
 8020632:	685b      	ldr	r3, [r3, #4]
 8020634:	891b      	ldrh	r3, [r3, #8]
 8020636:	461a      	mov	r2, r3
 8020638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802063a:	429a      	cmp	r2, r3
 802063c:	da06      	bge.n	802064c <tcp_receive+0x664>
 802063e:	4b38      	ldr	r3, [pc, #224]	; (8020720 <tcp_receive+0x738>)
 8020640:	f240 523f 	movw	r2, #1343	; 0x53f
 8020644:	493a      	ldr	r1, [pc, #232]	; (8020730 <tcp_receive+0x748>)
 8020646:	4838      	ldr	r0, [pc, #224]	; (8020728 <tcp_receive+0x740>)
 8020648:	f005 fc52 	bl	8025ef0 <iprintf>
        new_tot_len = (u16_t)(inseg.p->tot_len - off);
 802064c:	4b33      	ldr	r3, [pc, #204]	; (802071c <tcp_receive+0x734>)
 802064e:	685b      	ldr	r3, [r3, #4]
 8020650:	891a      	ldrh	r2, [r3, #8]
 8020652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020654:	b29b      	uxth	r3, r3
 8020656:	1ad3      	subs	r3, r2, r3
 8020658:	823b      	strh	r3, [r7, #16]
        while (p->len < off) {
 802065a:	e00e      	b.n	802067a <tcp_receive+0x692>
          off -= p->len;
 802065c:	69bb      	ldr	r3, [r7, #24]
 802065e:	895b      	ldrh	r3, [r3, #10]
 8020660:	461a      	mov	r2, r3
 8020662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020664:	1a9b      	subs	r3, r3, r2
 8020666:	627b      	str	r3, [r7, #36]	; 0x24
          /* KJM following line changed (with addition of new_tot_len var)
             to fix bug #9076
             inseg.p->tot_len -= p->len; */
          p->tot_len = new_tot_len;
 8020668:	69bb      	ldr	r3, [r7, #24]
 802066a:	8a3a      	ldrh	r2, [r7, #16]
 802066c:	811a      	strh	r2, [r3, #8]
          p->len = 0;
 802066e:	69bb      	ldr	r3, [r7, #24]
 8020670:	2200      	movs	r2, #0
 8020672:	815a      	strh	r2, [r3, #10]
          p = p->next;
 8020674:	69bb      	ldr	r3, [r7, #24]
 8020676:	681b      	ldr	r3, [r3, #0]
 8020678:	61bb      	str	r3, [r7, #24]
        while (p->len < off) {
 802067a:	69bb      	ldr	r3, [r7, #24]
 802067c:	895b      	ldrh	r3, [r3, #10]
 802067e:	461a      	mov	r2, r3
 8020680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020682:	429a      	cmp	r2, r3
 8020684:	dbea      	blt.n	802065c <tcp_receive+0x674>
        }
        if (pbuf_header(p, (s16_t)-off)) {
 8020686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8020688:	b29b      	uxth	r3, r3
 802068a:	425b      	negs	r3, r3
 802068c:	b29b      	uxth	r3, r3
 802068e:	b21b      	sxth	r3, r3
 8020690:	4619      	mov	r1, r3
 8020692:	69b8      	ldr	r0, [r7, #24]
 8020694:	f7fc fc4c 	bl	801cf30 <pbuf_header>
 8020698:	4603      	mov	r3, r0
 802069a:	2b00      	cmp	r3, #0
 802069c:	d01c      	beq.n	80206d8 <tcp_receive+0x6f0>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 802069e:	4b20      	ldr	r3, [pc, #128]	; (8020720 <tcp_receive+0x738>)
 80206a0:	f240 524c 	movw	r2, #1356	; 0x54c
 80206a4:	4923      	ldr	r1, [pc, #140]	; (8020734 <tcp_receive+0x74c>)
 80206a6:	4820      	ldr	r0, [pc, #128]	; (8020728 <tcp_receive+0x740>)
 80206a8:	f005 fc22 	bl	8025ef0 <iprintf>
 80206ac:	e014      	b.n	80206d8 <tcp_receive+0x6f0>
        }
      } else {
        if (pbuf_header(inseg.p, (s16_t)-off)) {
 80206ae:	4b1b      	ldr	r3, [pc, #108]	; (802071c <tcp_receive+0x734>)
 80206b0:	685b      	ldr	r3, [r3, #4]
 80206b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80206b4:	b292      	uxth	r2, r2
 80206b6:	4252      	negs	r2, r2
 80206b8:	b292      	uxth	r2, r2
 80206ba:	b212      	sxth	r2, r2
 80206bc:	4611      	mov	r1, r2
 80206be:	4618      	mov	r0, r3
 80206c0:	f7fc fc36 	bl	801cf30 <pbuf_header>
 80206c4:	4603      	mov	r3, r0
 80206c6:	2b00      	cmp	r3, #0
 80206c8:	d006      	beq.n	80206d8 <tcp_receive+0x6f0>
          /* Do we need to cope with this failing?  Assert for now */
          LWIP_ASSERT("pbuf_header failed", 0);
 80206ca:	4b15      	ldr	r3, [pc, #84]	; (8020720 <tcp_receive+0x738>)
 80206cc:	f240 5251 	movw	r2, #1361	; 0x551
 80206d0:	4918      	ldr	r1, [pc, #96]	; (8020734 <tcp_receive+0x74c>)
 80206d2:	4815      	ldr	r0, [pc, #84]	; (8020728 <tcp_receive+0x740>)
 80206d4:	f005 fc0c 	bl	8025ef0 <iprintf>
        }
      }
      inseg.len -= (u16_t)(pcb->rcv_nxt - seqno);
 80206d8:	4b10      	ldr	r3, [pc, #64]	; (802071c <tcp_receive+0x734>)
 80206da:	891a      	ldrh	r2, [r3, #8]
 80206dc:	4b0e      	ldr	r3, [pc, #56]	; (8020718 <tcp_receive+0x730>)
 80206de:	681b      	ldr	r3, [r3, #0]
 80206e0:	b299      	uxth	r1, r3
 80206e2:	687b      	ldr	r3, [r7, #4]
 80206e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80206e6:	b29b      	uxth	r3, r3
 80206e8:	1acb      	subs	r3, r1, r3
 80206ea:	b29b      	uxth	r3, r3
 80206ec:	4413      	add	r3, r2
 80206ee:	b29a      	uxth	r2, r3
 80206f0:	4b0a      	ldr	r3, [pc, #40]	; (802071c <tcp_receive+0x734>)
 80206f2:	811a      	strh	r2, [r3, #8]
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80206f4:	4b09      	ldr	r3, [pc, #36]	; (802071c <tcp_receive+0x734>)
 80206f6:	68db      	ldr	r3, [r3, #12]
 80206f8:	687a      	ldr	r2, [r7, #4]
 80206fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80206fc:	4906      	ldr	r1, [pc, #24]	; (8020718 <tcp_receive+0x730>)
 80206fe:	600a      	str	r2, [r1, #0]
 8020700:	4a05      	ldr	r2, [pc, #20]	; (8020718 <tcp_receive+0x730>)
 8020702:	6812      	ldr	r2, [r2, #0]
 8020704:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8020706:	e025      	b.n	8020754 <tcp_receive+0x76c>
 8020708:	20009518 	.word	0x20009518
 802070c:	2000951c 	.word	0x2000951c
 8020710:	2000e894 	.word	0x2000e894
 8020714:	2000951e 	.word	0x2000951e
 8020718:	20009514 	.word	0x20009514
 802071c:	200094f4 	.word	0x200094f4
 8020720:	080287fc 	.word	0x080287fc
 8020724:	08028a84 	.word	0x08028a84
 8020728:	08028840 	.word	0x08028840
 802072c:	08028a94 	.word	0x08028a94
 8020730:	08028aa4 	.word	0x08028aa4
 8020734:	08028ab4 	.word	0x08028ab4
    }
    else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8020738:	4b86      	ldr	r3, [pc, #536]	; (8020954 <tcp_receive+0x96c>)
 802073a:	681a      	ldr	r2, [r3, #0]
 802073c:	687b      	ldr	r3, [r7, #4]
 802073e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020740:	1ad3      	subs	r3, r2, r3
 8020742:	2b00      	cmp	r3, #0
 8020744:	da06      	bge.n	8020754 <tcp_receive+0x76c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8020746:	687b      	ldr	r3, [r7, #4]
 8020748:	7e9b      	ldrb	r3, [r3, #26]
 802074a:	f043 0302 	orr.w	r3, r3, #2
 802074e:	b2da      	uxtb	r2, r3
 8020750:	687b      	ldr	r3, [r7, #4]
 8020752:	769a      	strb	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8020754:	4b7f      	ldr	r3, [pc, #508]	; (8020954 <tcp_receive+0x96c>)
 8020756:	681a      	ldr	r2, [r3, #0]
 8020758:	687b      	ldr	r3, [r7, #4]
 802075a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802075c:	1ad3      	subs	r3, r2, r3
 802075e:	2b00      	cmp	r3, #0
 8020760:	f2c0 840d 	blt.w	8020f7e <tcp_receive+0xf96>
 8020764:	4b7b      	ldr	r3, [pc, #492]	; (8020954 <tcp_receive+0x96c>)
 8020766:	681a      	ldr	r2, [r3, #0]
 8020768:	687b      	ldr	r3, [r7, #4]
 802076a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802076c:	6879      	ldr	r1, [r7, #4]
 802076e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8020770:	440b      	add	r3, r1
 8020772:	1ad3      	subs	r3, r2, r3
 8020774:	3301      	adds	r3, #1
 8020776:	2b00      	cmp	r3, #0
 8020778:	f300 8401 	bgt.w	8020f7e <tcp_receive+0xf96>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 802077c:	687b      	ldr	r3, [r7, #4]
 802077e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8020780:	4b74      	ldr	r3, [pc, #464]	; (8020954 <tcp_receive+0x96c>)
 8020782:	681b      	ldr	r3, [r3, #0]
 8020784:	429a      	cmp	r2, r3
 8020786:	f040 8285 	bne.w	8020c94 <tcp_receive+0xcac>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 802078a:	4b73      	ldr	r3, [pc, #460]	; (8020958 <tcp_receive+0x970>)
 802078c:	891c      	ldrh	r4, [r3, #8]
 802078e:	4b72      	ldr	r3, [pc, #456]	; (8020958 <tcp_receive+0x970>)
 8020790:	68db      	ldr	r3, [r3, #12]
 8020792:	899b      	ldrh	r3, [r3, #12]
 8020794:	b29b      	uxth	r3, r3
 8020796:	4618      	mov	r0, r3
 8020798:	f7f8 ff5e 	bl	8019658 <lwip_htons>
 802079c:	4603      	mov	r3, r0
 802079e:	f003 0303 	and.w	r3, r3, #3
 80207a2:	2b00      	cmp	r3, #0
 80207a4:	d001      	beq.n	80207aa <tcp_receive+0x7c2>
 80207a6:	2301      	movs	r3, #1
 80207a8:	e000      	b.n	80207ac <tcp_receive+0x7c4>
 80207aa:	2300      	movs	r3, #0
 80207ac:	4423      	add	r3, r4
 80207ae:	b29a      	uxth	r2, r3
 80207b0:	4b6a      	ldr	r3, [pc, #424]	; (802095c <tcp_receive+0x974>)
 80207b2:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80207b4:	687b      	ldr	r3, [r7, #4]
 80207b6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80207b8:	4b68      	ldr	r3, [pc, #416]	; (802095c <tcp_receive+0x974>)
 80207ba:	881b      	ldrh	r3, [r3, #0]
 80207bc:	429a      	cmp	r2, r3
 80207be:	d26d      	bcs.n	802089c <tcp_receive+0x8b4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80207c0:	4b65      	ldr	r3, [pc, #404]	; (8020958 <tcp_receive+0x970>)
 80207c2:	68db      	ldr	r3, [r3, #12]
 80207c4:	899b      	ldrh	r3, [r3, #12]
 80207c6:	b29b      	uxth	r3, r3
 80207c8:	4618      	mov	r0, r3
 80207ca:	f7f8 ff45 	bl	8019658 <lwip_htons>
 80207ce:	4603      	mov	r3, r0
 80207d0:	f003 0301 	and.w	r3, r3, #1
 80207d4:	2b00      	cmp	r3, #0
 80207d6:	d01a      	beq.n	802080e <tcp_receive+0x826>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80207d8:	4b5f      	ldr	r3, [pc, #380]	; (8020958 <tcp_receive+0x970>)
 80207da:	68dc      	ldr	r4, [r3, #12]
 80207dc:	4b5e      	ldr	r3, [pc, #376]	; (8020958 <tcp_receive+0x970>)
 80207de:	68db      	ldr	r3, [r3, #12]
 80207e0:	899b      	ldrh	r3, [r3, #12]
 80207e2:	b29b      	uxth	r3, r3
 80207e4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80207e8:	b29d      	uxth	r5, r3
 80207ea:	4b5b      	ldr	r3, [pc, #364]	; (8020958 <tcp_receive+0x970>)
 80207ec:	68db      	ldr	r3, [r3, #12]
 80207ee:	899b      	ldrh	r3, [r3, #12]
 80207f0:	b29b      	uxth	r3, r3
 80207f2:	4618      	mov	r0, r3
 80207f4:	f7f8 ff30 	bl	8019658 <lwip_htons>
 80207f8:	4603      	mov	r3, r0
 80207fa:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80207fe:	b29b      	uxth	r3, r3
 8020800:	4618      	mov	r0, r3
 8020802:	f7f8 ff29 	bl	8019658 <lwip_htons>
 8020806:	4603      	mov	r3, r0
 8020808:	432b      	orrs	r3, r5
 802080a:	b29b      	uxth	r3, r3
 802080c:	81a3      	strh	r3, [r4, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 802080e:	687b      	ldr	r3, [r7, #4]
 8020810:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020812:	4b51      	ldr	r3, [pc, #324]	; (8020958 <tcp_receive+0x970>)
 8020814:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8020816:	4b50      	ldr	r3, [pc, #320]	; (8020958 <tcp_receive+0x970>)
 8020818:	68db      	ldr	r3, [r3, #12]
 802081a:	899b      	ldrh	r3, [r3, #12]
 802081c:	b29b      	uxth	r3, r3
 802081e:	4618      	mov	r0, r3
 8020820:	f7f8 ff1a 	bl	8019658 <lwip_htons>
 8020824:	4603      	mov	r3, r0
 8020826:	f003 0302 	and.w	r3, r3, #2
 802082a:	2b00      	cmp	r3, #0
 802082c:	d005      	beq.n	802083a <tcp_receive+0x852>
            inseg.len -= 1;
 802082e:	4b4a      	ldr	r3, [pc, #296]	; (8020958 <tcp_receive+0x970>)
 8020830:	891b      	ldrh	r3, [r3, #8]
 8020832:	3b01      	subs	r3, #1
 8020834:	b29a      	uxth	r2, r3
 8020836:	4b48      	ldr	r3, [pc, #288]	; (8020958 <tcp_receive+0x970>)
 8020838:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 802083a:	4b47      	ldr	r3, [pc, #284]	; (8020958 <tcp_receive+0x970>)
 802083c:	685a      	ldr	r2, [r3, #4]
 802083e:	4b46      	ldr	r3, [pc, #280]	; (8020958 <tcp_receive+0x970>)
 8020840:	891b      	ldrh	r3, [r3, #8]
 8020842:	4619      	mov	r1, r3
 8020844:	4610      	mov	r0, r2
 8020846:	f7fc fa23 	bl	801cc90 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 802084a:	4b43      	ldr	r3, [pc, #268]	; (8020958 <tcp_receive+0x970>)
 802084c:	891c      	ldrh	r4, [r3, #8]
 802084e:	4b42      	ldr	r3, [pc, #264]	; (8020958 <tcp_receive+0x970>)
 8020850:	68db      	ldr	r3, [r3, #12]
 8020852:	899b      	ldrh	r3, [r3, #12]
 8020854:	b29b      	uxth	r3, r3
 8020856:	4618      	mov	r0, r3
 8020858:	f7f8 fefe 	bl	8019658 <lwip_htons>
 802085c:	4603      	mov	r3, r0
 802085e:	f003 0303 	and.w	r3, r3, #3
 8020862:	2b00      	cmp	r3, #0
 8020864:	d001      	beq.n	802086a <tcp_receive+0x882>
 8020866:	2301      	movs	r3, #1
 8020868:	e000      	b.n	802086c <tcp_receive+0x884>
 802086a:	2300      	movs	r3, #0
 802086c:	4423      	add	r3, r4
 802086e:	b29a      	uxth	r2, r3
 8020870:	4b3a      	ldr	r3, [pc, #232]	; (802095c <tcp_receive+0x974>)
 8020872:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8020874:	4b39      	ldr	r3, [pc, #228]	; (802095c <tcp_receive+0x974>)
 8020876:	881b      	ldrh	r3, [r3, #0]
 8020878:	461a      	mov	r2, r3
 802087a:	4b36      	ldr	r3, [pc, #216]	; (8020954 <tcp_receive+0x96c>)
 802087c:	681b      	ldr	r3, [r3, #0]
 802087e:	441a      	add	r2, r3
 8020880:	687b      	ldr	r3, [r7, #4]
 8020882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020884:	6879      	ldr	r1, [r7, #4]
 8020886:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8020888:	440b      	add	r3, r1
 802088a:	429a      	cmp	r2, r3
 802088c:	d006      	beq.n	802089c <tcp_receive+0x8b4>
 802088e:	4b34      	ldr	r3, [pc, #208]	; (8020960 <tcp_receive+0x978>)
 8020890:	f240 527f 	movw	r2, #1407	; 0x57f
 8020894:	4933      	ldr	r1, [pc, #204]	; (8020964 <tcp_receive+0x97c>)
 8020896:	4834      	ldr	r0, [pc, #208]	; (8020968 <tcp_receive+0x980>)
 8020898:	f005 fb2a 	bl	8025ef0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 802089c:	687b      	ldr	r3, [r7, #4]
 802089e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80208a0:	2b00      	cmp	r3, #0
 80208a2:	f000 80e0 	beq.w	8020a66 <tcp_receive+0xa7e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80208a6:	4b2c      	ldr	r3, [pc, #176]	; (8020958 <tcp_receive+0x970>)
 80208a8:	68db      	ldr	r3, [r3, #12]
 80208aa:	899b      	ldrh	r3, [r3, #12]
 80208ac:	b29b      	uxth	r3, r3
 80208ae:	4618      	mov	r0, r3
 80208b0:	f7f8 fed2 	bl	8019658 <lwip_htons>
 80208b4:	4603      	mov	r3, r0
 80208b6:	f003 0301 	and.w	r3, r3, #1
 80208ba:	2b00      	cmp	r3, #0
 80208bc:	d010      	beq.n	80208e0 <tcp_receive+0x8f8>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80208be:	e00a      	b.n	80208d6 <tcp_receive+0x8ee>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80208c0:	687b      	ldr	r3, [r7, #4]
 80208c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80208c4:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80208c6:	687b      	ldr	r3, [r7, #4]
 80208c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80208ca:	681a      	ldr	r2, [r3, #0]
 80208cc:	687b      	ldr	r3, [r7, #4]
 80208ce:	671a      	str	r2, [r3, #112]	; 0x70
              tcp_seg_free(old_ooseq);
 80208d0:	68f8      	ldr	r0, [r7, #12]
 80208d2:	f7fd fe6c 	bl	801e5ae <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80208d6:	687b      	ldr	r3, [r7, #4]
 80208d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80208da:	2b00      	cmp	r3, #0
 80208dc:	d1f0      	bne.n	80208c0 <tcp_receive+0x8d8>
 80208de:	e0c2      	b.n	8020a66 <tcp_receive+0xa7e>
            }
          } else {
            next = pcb->ooseq;
 80208e0:	687b      	ldr	r3, [r7, #4]
 80208e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80208e4:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80208e6:	e04e      	b.n	8020986 <tcp_receive+0x99e>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80208e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80208ea:	68db      	ldr	r3, [r3, #12]
 80208ec:	899b      	ldrh	r3, [r3, #12]
 80208ee:	b29b      	uxth	r3, r3
 80208f0:	4618      	mov	r0, r3
 80208f2:	f7f8 feb1 	bl	8019658 <lwip_htons>
 80208f6:	4603      	mov	r3, r0
 80208f8:	f003 0301 	and.w	r3, r3, #1
 80208fc:	2b00      	cmp	r3, #0
 80208fe:	d03a      	beq.n	8020976 <tcp_receive+0x98e>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8020900:	4b15      	ldr	r3, [pc, #84]	; (8020958 <tcp_receive+0x970>)
 8020902:	68db      	ldr	r3, [r3, #12]
 8020904:	899b      	ldrh	r3, [r3, #12]
 8020906:	b29b      	uxth	r3, r3
 8020908:	4618      	mov	r0, r3
 802090a:	f7f8 fea5 	bl	8019658 <lwip_htons>
 802090e:	4603      	mov	r3, r0
 8020910:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8020914:	2b00      	cmp	r3, #0
 8020916:	d12e      	bne.n	8020976 <tcp_receive+0x98e>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8020918:	4b0f      	ldr	r3, [pc, #60]	; (8020958 <tcp_receive+0x970>)
 802091a:	68dc      	ldr	r4, [r3, #12]
 802091c:	4b0e      	ldr	r3, [pc, #56]	; (8020958 <tcp_receive+0x970>)
 802091e:	68db      	ldr	r3, [r3, #12]
 8020920:	899b      	ldrh	r3, [r3, #12]
 8020922:	b29d      	uxth	r5, r3
 8020924:	2001      	movs	r0, #1
 8020926:	f7f8 fe97 	bl	8019658 <lwip_htons>
 802092a:	4603      	mov	r3, r0
 802092c:	432b      	orrs	r3, r5
 802092e:	b29b      	uxth	r3, r3
 8020930:	81a3      	strh	r3, [r4, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8020932:	4b09      	ldr	r3, [pc, #36]	; (8020958 <tcp_receive+0x970>)
 8020934:	891c      	ldrh	r4, [r3, #8]
 8020936:	4b08      	ldr	r3, [pc, #32]	; (8020958 <tcp_receive+0x970>)
 8020938:	68db      	ldr	r3, [r3, #12]
 802093a:	899b      	ldrh	r3, [r3, #12]
 802093c:	b29b      	uxth	r3, r3
 802093e:	4618      	mov	r0, r3
 8020940:	f7f8 fe8a 	bl	8019658 <lwip_htons>
 8020944:	4603      	mov	r3, r0
 8020946:	f003 0303 	and.w	r3, r3, #3
 802094a:	2b00      	cmp	r3, #0
 802094c:	d00e      	beq.n	802096c <tcp_receive+0x984>
 802094e:	2301      	movs	r3, #1
 8020950:	e00d      	b.n	802096e <tcp_receive+0x986>
 8020952:	bf00      	nop
 8020954:	20009514 	.word	0x20009514
 8020958:	200094f4 	.word	0x200094f4
 802095c:	2000951e 	.word	0x2000951e
 8020960:	080287fc 	.word	0x080287fc
 8020964:	08028ac8 	.word	0x08028ac8
 8020968:	08028840 	.word	0x08028840
 802096c:	2300      	movs	r3, #0
 802096e:	4423      	add	r3, r4
 8020970:	b29a      	uxth	r2, r3
 8020972:	4b95      	ldr	r3, [pc, #596]	; (8020bc8 <tcp_receive+0xbe0>)
 8020974:	801a      	strh	r2, [r3, #0]
              }
              prev = next;
 8020976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020978:	62bb      	str	r3, [r7, #40]	; 0x28
              next = next->next;
 802097a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802097c:	681b      	ldr	r3, [r3, #0]
 802097e:	62fb      	str	r3, [r7, #44]	; 0x2c
              tcp_seg_free(prev);
 8020980:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8020982:	f7fd fe14 	bl	801e5ae <tcp_seg_free>
            while (next &&
 8020986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020988:	2b00      	cmp	r3, #0
 802098a:	d00e      	beq.n	80209aa <tcp_receive+0x9c2>
                   TCP_SEQ_GEQ(seqno + tcplen,
 802098c:	4b8e      	ldr	r3, [pc, #568]	; (8020bc8 <tcp_receive+0xbe0>)
 802098e:	881b      	ldrh	r3, [r3, #0]
 8020990:	461a      	mov	r2, r3
 8020992:	4b8e      	ldr	r3, [pc, #568]	; (8020bcc <tcp_receive+0xbe4>)
 8020994:	681b      	ldr	r3, [r3, #0]
 8020996:	441a      	add	r2, r3
 8020998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802099a:	68db      	ldr	r3, [r3, #12]
 802099c:	685b      	ldr	r3, [r3, #4]
 802099e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80209a0:	8909      	ldrh	r1, [r1, #8]
 80209a2:	440b      	add	r3, r1
 80209a4:	1ad3      	subs	r3, r2, r3
            while (next &&
 80209a6:	2b00      	cmp	r3, #0
 80209a8:	da9e      	bge.n	80208e8 <tcp_receive+0x900>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80209aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80209ac:	2b00      	cmp	r3, #0
 80209ae:	d057      	beq.n	8020a60 <tcp_receive+0xa78>
                TCP_SEQ_GT(seqno + tcplen,
 80209b0:	4b85      	ldr	r3, [pc, #532]	; (8020bc8 <tcp_receive+0xbe0>)
 80209b2:	881b      	ldrh	r3, [r3, #0]
 80209b4:	461a      	mov	r2, r3
 80209b6:	4b85      	ldr	r3, [pc, #532]	; (8020bcc <tcp_receive+0xbe4>)
 80209b8:	681b      	ldr	r3, [r3, #0]
 80209ba:	441a      	add	r2, r3
 80209bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80209be:	68db      	ldr	r3, [r3, #12]
 80209c0:	685b      	ldr	r3, [r3, #4]
 80209c2:	1ad3      	subs	r3, r2, r3
            if (next &&
 80209c4:	2b00      	cmp	r3, #0
 80209c6:	dd4b      	ble.n	8020a60 <tcp_receive+0xa78>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80209c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80209ca:	68db      	ldr	r3, [r3, #12]
 80209cc:	685b      	ldr	r3, [r3, #4]
 80209ce:	b29a      	uxth	r2, r3
 80209d0:	4b7e      	ldr	r3, [pc, #504]	; (8020bcc <tcp_receive+0xbe4>)
 80209d2:	681b      	ldr	r3, [r3, #0]
 80209d4:	b29b      	uxth	r3, r3
 80209d6:	1ad3      	subs	r3, r2, r3
 80209d8:	b29a      	uxth	r2, r3
 80209da:	4b7d      	ldr	r3, [pc, #500]	; (8020bd0 <tcp_receive+0xbe8>)
 80209dc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80209de:	4b7c      	ldr	r3, [pc, #496]	; (8020bd0 <tcp_receive+0xbe8>)
 80209e0:	68db      	ldr	r3, [r3, #12]
 80209e2:	899b      	ldrh	r3, [r3, #12]
 80209e4:	b29b      	uxth	r3, r3
 80209e6:	4618      	mov	r0, r3
 80209e8:	f7f8 fe36 	bl	8019658 <lwip_htons>
 80209ec:	4603      	mov	r3, r0
 80209ee:	f003 0302 	and.w	r3, r3, #2
 80209f2:	2b00      	cmp	r3, #0
 80209f4:	d005      	beq.n	8020a02 <tcp_receive+0xa1a>
                inseg.len -= 1;
 80209f6:	4b76      	ldr	r3, [pc, #472]	; (8020bd0 <tcp_receive+0xbe8>)
 80209f8:	891b      	ldrh	r3, [r3, #8]
 80209fa:	3b01      	subs	r3, #1
 80209fc:	b29a      	uxth	r2, r3
 80209fe:	4b74      	ldr	r3, [pc, #464]	; (8020bd0 <tcp_receive+0xbe8>)
 8020a00:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8020a02:	4b73      	ldr	r3, [pc, #460]	; (8020bd0 <tcp_receive+0xbe8>)
 8020a04:	685a      	ldr	r2, [r3, #4]
 8020a06:	4b72      	ldr	r3, [pc, #456]	; (8020bd0 <tcp_receive+0xbe8>)
 8020a08:	891b      	ldrh	r3, [r3, #8]
 8020a0a:	4619      	mov	r1, r3
 8020a0c:	4610      	mov	r0, r2
 8020a0e:	f7fc f93f 	bl	801cc90 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8020a12:	4b6f      	ldr	r3, [pc, #444]	; (8020bd0 <tcp_receive+0xbe8>)
 8020a14:	891c      	ldrh	r4, [r3, #8]
 8020a16:	4b6e      	ldr	r3, [pc, #440]	; (8020bd0 <tcp_receive+0xbe8>)
 8020a18:	68db      	ldr	r3, [r3, #12]
 8020a1a:	899b      	ldrh	r3, [r3, #12]
 8020a1c:	b29b      	uxth	r3, r3
 8020a1e:	4618      	mov	r0, r3
 8020a20:	f7f8 fe1a 	bl	8019658 <lwip_htons>
 8020a24:	4603      	mov	r3, r0
 8020a26:	f003 0303 	and.w	r3, r3, #3
 8020a2a:	2b00      	cmp	r3, #0
 8020a2c:	d001      	beq.n	8020a32 <tcp_receive+0xa4a>
 8020a2e:	2301      	movs	r3, #1
 8020a30:	e000      	b.n	8020a34 <tcp_receive+0xa4c>
 8020a32:	2300      	movs	r3, #0
 8020a34:	4423      	add	r3, r4
 8020a36:	b29a      	uxth	r2, r3
 8020a38:	4b63      	ldr	r3, [pc, #396]	; (8020bc8 <tcp_receive+0xbe0>)
 8020a3a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8020a3c:	4b62      	ldr	r3, [pc, #392]	; (8020bc8 <tcp_receive+0xbe0>)
 8020a3e:	881b      	ldrh	r3, [r3, #0]
 8020a40:	461a      	mov	r2, r3
 8020a42:	4b62      	ldr	r3, [pc, #392]	; (8020bcc <tcp_receive+0xbe4>)
 8020a44:	681b      	ldr	r3, [r3, #0]
 8020a46:	441a      	add	r2, r3
 8020a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020a4a:	68db      	ldr	r3, [r3, #12]
 8020a4c:	685b      	ldr	r3, [r3, #4]
 8020a4e:	429a      	cmp	r2, r3
 8020a50:	d006      	beq.n	8020a60 <tcp_receive+0xa78>
 8020a52:	4b60      	ldr	r3, [pc, #384]	; (8020bd4 <tcp_receive+0xbec>)
 8020a54:	f240 52af 	movw	r2, #1455	; 0x5af
 8020a58:	495f      	ldr	r1, [pc, #380]	; (8020bd8 <tcp_receive+0xbf0>)
 8020a5a:	4860      	ldr	r0, [pc, #384]	; (8020bdc <tcp_receive+0xbf4>)
 8020a5c:	f005 fa48 	bl	8025ef0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8020a60:	687b      	ldr	r3, [r7, #4]
 8020a62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020a64:	671a      	str	r2, [r3, #112]	; 0x70
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8020a66:	4b58      	ldr	r3, [pc, #352]	; (8020bc8 <tcp_receive+0xbe0>)
 8020a68:	881b      	ldrh	r3, [r3, #0]
 8020a6a:	461a      	mov	r2, r3
 8020a6c:	4b57      	ldr	r3, [pc, #348]	; (8020bcc <tcp_receive+0xbe4>)
 8020a6e:	681b      	ldr	r3, [r3, #0]
 8020a70:	441a      	add	r2, r3
 8020a72:	687b      	ldr	r3, [r7, #4]
 8020a74:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8020a76:	687b      	ldr	r3, [r7, #4]
 8020a78:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020a7a:	4b53      	ldr	r3, [pc, #332]	; (8020bc8 <tcp_receive+0xbe0>)
 8020a7c:	881b      	ldrh	r3, [r3, #0]
 8020a7e:	429a      	cmp	r2, r3
 8020a80:	d206      	bcs.n	8020a90 <tcp_receive+0xaa8>
 8020a82:	4b54      	ldr	r3, [pc, #336]	; (8020bd4 <tcp_receive+0xbec>)
 8020a84:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8020a88:	4955      	ldr	r1, [pc, #340]	; (8020be0 <tcp_receive+0xbf8>)
 8020a8a:	4854      	ldr	r0, [pc, #336]	; (8020bdc <tcp_receive+0xbf4>)
 8020a8c:	f005 fa30 	bl	8025ef0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8020a90:	687b      	ldr	r3, [r7, #4]
 8020a92:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020a94:	4b4c      	ldr	r3, [pc, #304]	; (8020bc8 <tcp_receive+0xbe0>)
 8020a96:	881b      	ldrh	r3, [r3, #0]
 8020a98:	1ad3      	subs	r3, r2, r3
 8020a9a:	b29a      	uxth	r2, r3
 8020a9c:	687b      	ldr	r3, [r7, #4]
 8020a9e:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8020aa0:	6878      	ldr	r0, [r7, #4]
 8020aa2:	f7fd f8f5 	bl	801dc90 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8020aa6:	4b4a      	ldr	r3, [pc, #296]	; (8020bd0 <tcp_receive+0xbe8>)
 8020aa8:	685b      	ldr	r3, [r3, #4]
 8020aaa:	891b      	ldrh	r3, [r3, #8]
 8020aac:	2b00      	cmp	r3, #0
 8020aae:	d006      	beq.n	8020abe <tcp_receive+0xad6>
          recv_data = inseg.p;
 8020ab0:	4b47      	ldr	r3, [pc, #284]	; (8020bd0 <tcp_receive+0xbe8>)
 8020ab2:	685b      	ldr	r3, [r3, #4]
 8020ab4:	4a4b      	ldr	r2, [pc, #300]	; (8020be4 <tcp_receive+0xbfc>)
 8020ab6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8020ab8:	4b45      	ldr	r3, [pc, #276]	; (8020bd0 <tcp_receive+0xbe8>)
 8020aba:	2200      	movs	r2, #0
 8020abc:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8020abe:	4b44      	ldr	r3, [pc, #272]	; (8020bd0 <tcp_receive+0xbe8>)
 8020ac0:	68db      	ldr	r3, [r3, #12]
 8020ac2:	899b      	ldrh	r3, [r3, #12]
 8020ac4:	b29b      	uxth	r3, r3
 8020ac6:	4618      	mov	r0, r3
 8020ac8:	f7f8 fdc6 	bl	8019658 <lwip_htons>
 8020acc:	4603      	mov	r3, r0
 8020ace:	f003 0301 	and.w	r3, r3, #1
 8020ad2:	2b00      	cmp	r3, #0
 8020ad4:	f000 80b4 	beq.w	8020c40 <tcp_receive+0xc58>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8020ad8:	4b43      	ldr	r3, [pc, #268]	; (8020be8 <tcp_receive+0xc00>)
 8020ada:	781b      	ldrb	r3, [r3, #0]
 8020adc:	f043 0320 	orr.w	r3, r3, #32
 8020ae0:	b2da      	uxtb	r2, r3
 8020ae2:	4b41      	ldr	r3, [pc, #260]	; (8020be8 <tcp_receive+0xc00>)
 8020ae4:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8020ae6:	e0ab      	b.n	8020c40 <tcp_receive+0xc58>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          cseg = pcb->ooseq;
 8020ae8:	687b      	ldr	r3, [r7, #4]
 8020aea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020aec:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8020aee:	687b      	ldr	r3, [r7, #4]
 8020af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020af2:	68db      	ldr	r3, [r3, #12]
 8020af4:	685b      	ldr	r3, [r3, #4]
 8020af6:	4a35      	ldr	r2, [pc, #212]	; (8020bcc <tcp_receive+0xbe4>)
 8020af8:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8020afa:	68bb      	ldr	r3, [r7, #8]
 8020afc:	891b      	ldrh	r3, [r3, #8]
 8020afe:	461c      	mov	r4, r3
 8020b00:	68bb      	ldr	r3, [r7, #8]
 8020b02:	68db      	ldr	r3, [r3, #12]
 8020b04:	899b      	ldrh	r3, [r3, #12]
 8020b06:	b29b      	uxth	r3, r3
 8020b08:	4618      	mov	r0, r3
 8020b0a:	f7f8 fda5 	bl	8019658 <lwip_htons>
 8020b0e:	4603      	mov	r3, r0
 8020b10:	f003 0303 	and.w	r3, r3, #3
 8020b14:	2b00      	cmp	r3, #0
 8020b16:	d001      	beq.n	8020b1c <tcp_receive+0xb34>
 8020b18:	2301      	movs	r3, #1
 8020b1a:	e000      	b.n	8020b1e <tcp_receive+0xb36>
 8020b1c:	2300      	movs	r3, #0
 8020b1e:	4423      	add	r3, r4
 8020b20:	687a      	ldr	r2, [r7, #4]
 8020b22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8020b24:	441a      	add	r2, r3
 8020b26:	687b      	ldr	r3, [r7, #4]
 8020b28:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8020b2a:	687b      	ldr	r3, [r7, #4]
 8020b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8020b2e:	461c      	mov	r4, r3
 8020b30:	68bb      	ldr	r3, [r7, #8]
 8020b32:	891b      	ldrh	r3, [r3, #8]
 8020b34:	461d      	mov	r5, r3
 8020b36:	68bb      	ldr	r3, [r7, #8]
 8020b38:	68db      	ldr	r3, [r3, #12]
 8020b3a:	899b      	ldrh	r3, [r3, #12]
 8020b3c:	b29b      	uxth	r3, r3
 8020b3e:	4618      	mov	r0, r3
 8020b40:	f7f8 fd8a 	bl	8019658 <lwip_htons>
 8020b44:	4603      	mov	r3, r0
 8020b46:	f003 0303 	and.w	r3, r3, #3
 8020b4a:	2b00      	cmp	r3, #0
 8020b4c:	d001      	beq.n	8020b52 <tcp_receive+0xb6a>
 8020b4e:	2301      	movs	r3, #1
 8020b50:	e000      	b.n	8020b54 <tcp_receive+0xb6c>
 8020b52:	2300      	movs	r3, #0
 8020b54:	442b      	add	r3, r5
 8020b56:	429c      	cmp	r4, r3
 8020b58:	d206      	bcs.n	8020b68 <tcp_receive+0xb80>
 8020b5a:	4b1e      	ldr	r3, [pc, #120]	; (8020bd4 <tcp_receive+0xbec>)
 8020b5c:	f240 52de 	movw	r2, #1502	; 0x5de
 8020b60:	4922      	ldr	r1, [pc, #136]	; (8020bec <tcp_receive+0xc04>)
 8020b62:	481e      	ldr	r0, [pc, #120]	; (8020bdc <tcp_receive+0xbf4>)
 8020b64:	f005 f9c4 	bl	8025ef0 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8020b68:	68bb      	ldr	r3, [r7, #8]
 8020b6a:	891b      	ldrh	r3, [r3, #8]
 8020b6c:	461c      	mov	r4, r3
 8020b6e:	68bb      	ldr	r3, [r7, #8]
 8020b70:	68db      	ldr	r3, [r3, #12]
 8020b72:	899b      	ldrh	r3, [r3, #12]
 8020b74:	b29b      	uxth	r3, r3
 8020b76:	4618      	mov	r0, r3
 8020b78:	f7f8 fd6e 	bl	8019658 <lwip_htons>
 8020b7c:	4603      	mov	r3, r0
 8020b7e:	f003 0303 	and.w	r3, r3, #3
 8020b82:	2b00      	cmp	r3, #0
 8020b84:	d001      	beq.n	8020b8a <tcp_receive+0xba2>
 8020b86:	2301      	movs	r3, #1
 8020b88:	e000      	b.n	8020b8c <tcp_receive+0xba4>
 8020b8a:	2300      	movs	r3, #0
 8020b8c:	18e1      	adds	r1, r4, r3
 8020b8e:	687b      	ldr	r3, [r7, #4]
 8020b90:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8020b92:	b28b      	uxth	r3, r1
 8020b94:	1ad3      	subs	r3, r2, r3
 8020b96:	b29a      	uxth	r2, r3
 8020b98:	687b      	ldr	r3, [r7, #4]
 8020b9a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8020b9c:	6878      	ldr	r0, [r7, #4]
 8020b9e:	f7fd f877 	bl	801dc90 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8020ba2:	68bb      	ldr	r3, [r7, #8]
 8020ba4:	685b      	ldr	r3, [r3, #4]
 8020ba6:	891b      	ldrh	r3, [r3, #8]
 8020ba8:	2b00      	cmp	r3, #0
 8020baa:	d028      	beq.n	8020bfe <tcp_receive+0xc16>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8020bac:	4b0d      	ldr	r3, [pc, #52]	; (8020be4 <tcp_receive+0xbfc>)
 8020bae:	681b      	ldr	r3, [r3, #0]
 8020bb0:	2b00      	cmp	r3, #0
 8020bb2:	d01d      	beq.n	8020bf0 <tcp_receive+0xc08>
              pbuf_cat(recv_data, cseg->p);
 8020bb4:	4b0b      	ldr	r3, [pc, #44]	; (8020be4 <tcp_receive+0xbfc>)
 8020bb6:	681a      	ldr	r2, [r3, #0]
 8020bb8:	68bb      	ldr	r3, [r7, #8]
 8020bba:	685b      	ldr	r3, [r3, #4]
 8020bbc:	4619      	mov	r1, r3
 8020bbe:	4610      	mov	r0, r2
 8020bc0:	f7fc fab4 	bl	801d12c <pbuf_cat>
 8020bc4:	e018      	b.n	8020bf8 <tcp_receive+0xc10>
 8020bc6:	bf00      	nop
 8020bc8:	2000951e 	.word	0x2000951e
 8020bcc:	20009514 	.word	0x20009514
 8020bd0:	200094f4 	.word	0x200094f4
 8020bd4:	080287fc 	.word	0x080287fc
 8020bd8:	08028b00 	.word	0x08028b00
 8020bdc:	08028840 	.word	0x08028840
 8020be0:	08028b3c 	.word	0x08028b3c
 8020be4:	20009524 	.word	0x20009524
 8020be8:	20009521 	.word	0x20009521
 8020bec:	08028b5c 	.word	0x08028b5c
            } else {
              recv_data = cseg->p;
 8020bf0:	68bb      	ldr	r3, [r7, #8]
 8020bf2:	685b      	ldr	r3, [r3, #4]
 8020bf4:	4a71      	ldr	r2, [pc, #452]	; (8020dbc <tcp_receive+0xdd4>)
 8020bf6:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8020bf8:	68bb      	ldr	r3, [r7, #8]
 8020bfa:	2200      	movs	r2, #0
 8020bfc:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8020bfe:	68bb      	ldr	r3, [r7, #8]
 8020c00:	68db      	ldr	r3, [r3, #12]
 8020c02:	899b      	ldrh	r3, [r3, #12]
 8020c04:	b29b      	uxth	r3, r3
 8020c06:	4618      	mov	r0, r3
 8020c08:	f7f8 fd26 	bl	8019658 <lwip_htons>
 8020c0c:	4603      	mov	r3, r0
 8020c0e:	f003 0301 	and.w	r3, r3, #1
 8020c12:	2b00      	cmp	r3, #0
 8020c14:	d00d      	beq.n	8020c32 <tcp_receive+0xc4a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8020c16:	4b6a      	ldr	r3, [pc, #424]	; (8020dc0 <tcp_receive+0xdd8>)
 8020c18:	781b      	ldrb	r3, [r3, #0]
 8020c1a:	f043 0320 	orr.w	r3, r3, #32
 8020c1e:	b2da      	uxtb	r2, r3
 8020c20:	4b67      	ldr	r3, [pc, #412]	; (8020dc0 <tcp_receive+0xdd8>)
 8020c22:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8020c24:	687b      	ldr	r3, [r7, #4]
 8020c26:	7d1b      	ldrb	r3, [r3, #20]
 8020c28:	2b04      	cmp	r3, #4
 8020c2a:	d102      	bne.n	8020c32 <tcp_receive+0xc4a>
              pcb->state = CLOSE_WAIT;
 8020c2c:	687b      	ldr	r3, [r7, #4]
 8020c2e:	2207      	movs	r2, #7
 8020c30:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8020c32:	68bb      	ldr	r3, [r7, #8]
 8020c34:	681a      	ldr	r2, [r3, #0]
 8020c36:	687b      	ldr	r3, [r7, #4]
 8020c38:	671a      	str	r2, [r3, #112]	; 0x70
          tcp_seg_free(cseg);
 8020c3a:	68b8      	ldr	r0, [r7, #8]
 8020c3c:	f7fd fcb7 	bl	801e5ae <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8020c40:	687b      	ldr	r3, [r7, #4]
 8020c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020c44:	2b00      	cmp	r3, #0
 8020c46:	d008      	beq.n	8020c5a <tcp_receive+0xc72>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8020c48:	687b      	ldr	r3, [r7, #4]
 8020c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020c4c:	68db      	ldr	r3, [r3, #12]
 8020c4e:	685a      	ldr	r2, [r3, #4]
 8020c50:	687b      	ldr	r3, [r7, #4]
 8020c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8020c54:	429a      	cmp	r2, r3
 8020c56:	f43f af47 	beq.w	8020ae8 <tcp_receive+0xb00>
        }
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8020c5a:	687b      	ldr	r3, [r7, #4]
 8020c5c:	7e9b      	ldrb	r3, [r3, #26]
 8020c5e:	f003 0301 	and.w	r3, r3, #1
 8020c62:	2b00      	cmp	r3, #0
 8020c64:	d00e      	beq.n	8020c84 <tcp_receive+0xc9c>
 8020c66:	687b      	ldr	r3, [r7, #4]
 8020c68:	7e9b      	ldrb	r3, [r3, #26]
 8020c6a:	f023 0301 	bic.w	r3, r3, #1
 8020c6e:	b2da      	uxtb	r2, r3
 8020c70:	687b      	ldr	r3, [r7, #4]
 8020c72:	769a      	strb	r2, [r3, #26]
 8020c74:	687b      	ldr	r3, [r7, #4]
 8020c76:	7e9b      	ldrb	r3, [r3, #26]
 8020c78:	f043 0302 	orr.w	r3, r3, #2
 8020c7c:	b2da      	uxtb	r2, r3
 8020c7e:	687b      	ldr	r3, [r7, #4]
 8020c80:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8020c82:	e180      	b.n	8020f86 <tcp_receive+0xf9e>
        tcp_ack(pcb);
 8020c84:	687b      	ldr	r3, [r7, #4]
 8020c86:	7e9b      	ldrb	r3, [r3, #26]
 8020c88:	f043 0301 	orr.w	r3, r3, #1
 8020c8c:	b2da      	uxtb	r2, r3
 8020c8e:	687b      	ldr	r3, [r7, #4]
 8020c90:	769a      	strb	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8020c92:	e178      	b.n	8020f86 <tcp_receive+0xf9e>
        }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      } else {
        /* We get here if the incoming segment is out-of-sequence. */
        tcp_send_empty_ack(pcb);
 8020c94:	6878      	ldr	r0, [r7, #4]
 8020c96:	f001 f8c7 	bl	8021e28 <tcp_send_empty_ack>
#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8020c9a:	687b      	ldr	r3, [r7, #4]
 8020c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020c9e:	2b00      	cmp	r3, #0
 8020ca0:	d106      	bne.n	8020cb0 <tcp_receive+0xcc8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8020ca2:	4848      	ldr	r0, [pc, #288]	; (8020dc4 <tcp_receive+0xddc>)
 8020ca4:	f7fd fc9b 	bl	801e5de <tcp_seg_copy>
 8020ca8:	4602      	mov	r2, r0
 8020caa:	687b      	ldr	r3, [r7, #4]
 8020cac:	671a      	str	r2, [r3, #112]	; 0x70
      if (pcb->rcv_nxt == seqno) {
 8020cae:	e16a      	b.n	8020f86 <tcp_receive+0xf9e>

             If the incoming segment has the same sequence number as a
             segment on the ->ooseq queue, we discard the segment that
             contains less data. */

          prev = NULL;
 8020cb0:	2300      	movs	r3, #0
 8020cb2:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8020cb4:	687b      	ldr	r3, [r7, #4]
 8020cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8020cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020cba:	e14f      	b.n	8020f5c <tcp_receive+0xf74>
            if (seqno == next->tcphdr->seqno) {
 8020cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020cbe:	68db      	ldr	r3, [r3, #12]
 8020cc0:	685a      	ldr	r2, [r3, #4]
 8020cc2:	4b41      	ldr	r3, [pc, #260]	; (8020dc8 <tcp_receive+0xde0>)
 8020cc4:	681b      	ldr	r3, [r3, #0]
 8020cc6:	429a      	cmp	r2, r3
 8020cc8:	d11d      	bne.n	8020d06 <tcp_receive+0xd1e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8020cca:	4b3e      	ldr	r3, [pc, #248]	; (8020dc4 <tcp_receive+0xddc>)
 8020ccc:	891a      	ldrh	r2, [r3, #8]
 8020cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020cd0:	891b      	ldrh	r3, [r3, #8]
 8020cd2:	429a      	cmp	r2, r3
 8020cd4:	f240 8147 	bls.w	8020f66 <tcp_receive+0xf7e>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                cseg = tcp_seg_copy(&inseg);
 8020cd8:	483a      	ldr	r0, [pc, #232]	; (8020dc4 <tcp_receive+0xddc>)
 8020cda:	f7fd fc80 	bl	801e5de <tcp_seg_copy>
 8020cde:	60b8      	str	r0, [r7, #8]
                if (cseg != NULL) {
 8020ce0:	68bb      	ldr	r3, [r7, #8]
 8020ce2:	2b00      	cmp	r3, #0
 8020ce4:	f000 8141 	beq.w	8020f6a <tcp_receive+0xf82>
                  if (prev != NULL) {
 8020ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020cea:	2b00      	cmp	r3, #0
 8020cec:	d003      	beq.n	8020cf6 <tcp_receive+0xd0e>
                    prev->next = cseg;
 8020cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020cf0:	68ba      	ldr	r2, [r7, #8]
 8020cf2:	601a      	str	r2, [r3, #0]
 8020cf4:	e002      	b.n	8020cfc <tcp_receive+0xd14>
                  } else {
                    pcb->ooseq = cseg;
 8020cf6:	687b      	ldr	r3, [r7, #4]
 8020cf8:	68ba      	ldr	r2, [r7, #8]
 8020cfa:	671a      	str	r2, [r3, #112]	; 0x70
                  }
                  tcp_oos_insert_segment(cseg, next);
 8020cfc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8020cfe:	68b8      	ldr	r0, [r7, #8]
 8020d00:	f7ff f8fc 	bl	801fefc <tcp_oos_insert_segment>
                }
                break;
 8020d04:	e131      	b.n	8020f6a <tcp_receive+0xf82>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8020d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d08:	2b00      	cmp	r3, #0
 8020d0a:	d117      	bne.n	8020d3c <tcp_receive+0xd54>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8020d0c:	4b2e      	ldr	r3, [pc, #184]	; (8020dc8 <tcp_receive+0xde0>)
 8020d0e:	681a      	ldr	r2, [r3, #0]
 8020d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d12:	68db      	ldr	r3, [r3, #12]
 8020d14:	685b      	ldr	r3, [r3, #4]
 8020d16:	1ad3      	subs	r3, r2, r3
 8020d18:	2b00      	cmp	r3, #0
 8020d1a:	da57      	bge.n	8020dcc <tcp_receive+0xde4>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  cseg = tcp_seg_copy(&inseg);
 8020d1c:	4829      	ldr	r0, [pc, #164]	; (8020dc4 <tcp_receive+0xddc>)
 8020d1e:	f7fd fc5e 	bl	801e5de <tcp_seg_copy>
 8020d22:	60b8      	str	r0, [r7, #8]
                  if (cseg != NULL) {
 8020d24:	68bb      	ldr	r3, [r7, #8]
 8020d26:	2b00      	cmp	r3, #0
 8020d28:	f000 8121 	beq.w	8020f6e <tcp_receive+0xf86>
                    pcb->ooseq = cseg;
 8020d2c:	687b      	ldr	r3, [r7, #4]
 8020d2e:	68ba      	ldr	r2, [r7, #8]
 8020d30:	671a      	str	r2, [r3, #112]	; 0x70
                    tcp_oos_insert_segment(cseg, next);
 8020d32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8020d34:	68b8      	ldr	r0, [r7, #8]
 8020d36:	f7ff f8e1 	bl	801fefc <tcp_oos_insert_segment>
                  }
                  break;
 8020d3a:	e118      	b.n	8020f6e <tcp_receive+0xf86>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno+1, next->tcphdr->seqno-1)) {
 8020d3c:	4b22      	ldr	r3, [pc, #136]	; (8020dc8 <tcp_receive+0xde0>)
 8020d3e:	681a      	ldr	r2, [r3, #0]
 8020d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d42:	68db      	ldr	r3, [r3, #12]
 8020d44:	685b      	ldr	r3, [r3, #4]
 8020d46:	1ad3      	subs	r3, r2, r3
 8020d48:	3b01      	subs	r3, #1
 8020d4a:	2b00      	cmp	r3, #0
 8020d4c:	db3e      	blt.n	8020dcc <tcp_receive+0xde4>
 8020d4e:	4b1e      	ldr	r3, [pc, #120]	; (8020dc8 <tcp_receive+0xde0>)
 8020d50:	681a      	ldr	r2, [r3, #0]
 8020d52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020d54:	68db      	ldr	r3, [r3, #12]
 8020d56:	685b      	ldr	r3, [r3, #4]
 8020d58:	1ad3      	subs	r3, r2, r3
 8020d5a:	3301      	adds	r3, #1
 8020d5c:	2b00      	cmp	r3, #0
 8020d5e:	dc35      	bgt.n	8020dcc <tcp_receive+0xde4>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  cseg = tcp_seg_copy(&inseg);
 8020d60:	4818      	ldr	r0, [pc, #96]	; (8020dc4 <tcp_receive+0xddc>)
 8020d62:	f7fd fc3c 	bl	801e5de <tcp_seg_copy>
 8020d66:	60b8      	str	r0, [r7, #8]
                  if (cseg != NULL) {
 8020d68:	68bb      	ldr	r3, [r7, #8]
 8020d6a:	2b00      	cmp	r3, #0
 8020d6c:	f000 8101 	beq.w	8020f72 <tcp_receive+0xf8a>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8020d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d72:	68db      	ldr	r3, [r3, #12]
 8020d74:	685b      	ldr	r3, [r3, #4]
 8020d76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8020d78:	8912      	ldrh	r2, [r2, #8]
 8020d7a:	441a      	add	r2, r3
 8020d7c:	4b12      	ldr	r3, [pc, #72]	; (8020dc8 <tcp_receive+0xde0>)
 8020d7e:	681b      	ldr	r3, [r3, #0]
 8020d80:	1ad3      	subs	r3, r2, r3
 8020d82:	2b00      	cmp	r3, #0
 8020d84:	dd12      	ble.n	8020dac <tcp_receive+0xdc4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8020d86:	4b10      	ldr	r3, [pc, #64]	; (8020dc8 <tcp_receive+0xde0>)
 8020d88:	681b      	ldr	r3, [r3, #0]
 8020d8a:	b29a      	uxth	r2, r3
 8020d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d8e:	68db      	ldr	r3, [r3, #12]
 8020d90:	685b      	ldr	r3, [r3, #4]
 8020d92:	b29b      	uxth	r3, r3
 8020d94:	1ad3      	subs	r3, r2, r3
 8020d96:	b29a      	uxth	r2, r3
 8020d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d9a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8020d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d9e:	685a      	ldr	r2, [r3, #4]
 8020da0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020da2:	891b      	ldrh	r3, [r3, #8]
 8020da4:	4619      	mov	r1, r3
 8020da6:	4610      	mov	r0, r2
 8020da8:	f7fb ff72 	bl	801cc90 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8020dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020dae:	68ba      	ldr	r2, [r7, #8]
 8020db0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8020db2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8020db4:	68b8      	ldr	r0, [r7, #8]
 8020db6:	f7ff f8a1 	bl	801fefc <tcp_oos_insert_segment>
                  }
                  break;
 8020dba:	e0da      	b.n	8020f72 <tcp_receive+0xf8a>
 8020dbc:	20009524 	.word	0x20009524
 8020dc0:	20009521 	.word	0x20009521
 8020dc4:	200094f4 	.word	0x200094f4
 8020dc8:	20009514 	.word	0x20009514
                }
              }
              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8020dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020dce:	681b      	ldr	r3, [r3, #0]
 8020dd0:	2b00      	cmp	r3, #0
 8020dd2:	f040 80be 	bne.w	8020f52 <tcp_receive+0xf6a>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8020dd6:	4b7b      	ldr	r3, [pc, #492]	; (8020fc4 <tcp_receive+0xfdc>)
 8020dd8:	681a      	ldr	r2, [r3, #0]
 8020dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020ddc:	68db      	ldr	r3, [r3, #12]
 8020dde:	685b      	ldr	r3, [r3, #4]
 8020de0:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8020de2:	2b00      	cmp	r3, #0
 8020de4:	f340 80b5 	ble.w	8020f52 <tcp_receive+0xf6a>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8020de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020dea:	68db      	ldr	r3, [r3, #12]
 8020dec:	899b      	ldrh	r3, [r3, #12]
 8020dee:	b29b      	uxth	r3, r3
 8020df0:	4618      	mov	r0, r3
 8020df2:	f7f8 fc31 	bl	8019658 <lwip_htons>
 8020df6:	4603      	mov	r3, r0
 8020df8:	f003 0301 	and.w	r3, r3, #1
 8020dfc:	2b00      	cmp	r3, #0
 8020dfe:	f040 80ba 	bne.w	8020f76 <tcp_receive+0xf8e>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8020e02:	4871      	ldr	r0, [pc, #452]	; (8020fc8 <tcp_receive+0xfe0>)
 8020e04:	f7fd fbeb 	bl	801e5de <tcp_seg_copy>
 8020e08:	4602      	mov	r2, r0
 8020e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e0c:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8020e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e10:	681b      	ldr	r3, [r3, #0]
 8020e12:	2b00      	cmp	r3, #0
 8020e14:	f000 80b1 	beq.w	8020f7a <tcp_receive+0xf92>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8020e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e1a:	68db      	ldr	r3, [r3, #12]
 8020e1c:	685b      	ldr	r3, [r3, #4]
 8020e1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8020e20:	8912      	ldrh	r2, [r2, #8]
 8020e22:	441a      	add	r2, r3
 8020e24:	4b67      	ldr	r3, [pc, #412]	; (8020fc4 <tcp_receive+0xfdc>)
 8020e26:	681b      	ldr	r3, [r3, #0]
 8020e28:	1ad3      	subs	r3, r2, r3
 8020e2a:	2b00      	cmp	r3, #0
 8020e2c:	dd12      	ble.n	8020e54 <tcp_receive+0xe6c>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8020e2e:	4b65      	ldr	r3, [pc, #404]	; (8020fc4 <tcp_receive+0xfdc>)
 8020e30:	681b      	ldr	r3, [r3, #0]
 8020e32:	b29a      	uxth	r2, r3
 8020e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e36:	68db      	ldr	r3, [r3, #12]
 8020e38:	685b      	ldr	r3, [r3, #4]
 8020e3a:	b29b      	uxth	r3, r3
 8020e3c:	1ad3      	subs	r3, r2, r3
 8020e3e:	b29a      	uxth	r2, r3
 8020e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e42:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8020e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e46:	685a      	ldr	r2, [r3, #4]
 8020e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e4a:	891b      	ldrh	r3, [r3, #8]
 8020e4c:	4619      	mov	r1, r3
 8020e4e:	4610      	mov	r0, r2
 8020e50:	f7fb ff1e 	bl	801cc90 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8020e54:	4b5d      	ldr	r3, [pc, #372]	; (8020fcc <tcp_receive+0xfe4>)
 8020e56:	881b      	ldrh	r3, [r3, #0]
 8020e58:	461a      	mov	r2, r3
 8020e5a:	4b5a      	ldr	r3, [pc, #360]	; (8020fc4 <tcp_receive+0xfdc>)
 8020e5c:	681b      	ldr	r3, [r3, #0]
 8020e5e:	441a      	add	r2, r3
 8020e60:	687b      	ldr	r3, [r7, #4]
 8020e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020e64:	6879      	ldr	r1, [r7, #4]
 8020e66:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8020e68:	440b      	add	r3, r1
 8020e6a:	1ad3      	subs	r3, r2, r3
 8020e6c:	2b00      	cmp	r3, #0
 8020e6e:	f340 8084 	ble.w	8020f7a <tcp_receive+0xf92>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8020e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e74:	681b      	ldr	r3, [r3, #0]
 8020e76:	68db      	ldr	r3, [r3, #12]
 8020e78:	899b      	ldrh	r3, [r3, #12]
 8020e7a:	b29b      	uxth	r3, r3
 8020e7c:	4618      	mov	r0, r3
 8020e7e:	f7f8 fbeb 	bl	8019658 <lwip_htons>
 8020e82:	4603      	mov	r3, r0
 8020e84:	f003 0301 	and.w	r3, r3, #1
 8020e88:	2b00      	cmp	r3, #0
 8020e8a:	d01d      	beq.n	8020ec8 <tcp_receive+0xee0>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8020e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e8e:	681b      	ldr	r3, [r3, #0]
 8020e90:	68dc      	ldr	r4, [r3, #12]
 8020e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020e94:	681b      	ldr	r3, [r3, #0]
 8020e96:	68db      	ldr	r3, [r3, #12]
 8020e98:	899b      	ldrh	r3, [r3, #12]
 8020e9a:	b29b      	uxth	r3, r3
 8020e9c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8020ea0:	b29d      	uxth	r5, r3
 8020ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020ea4:	681b      	ldr	r3, [r3, #0]
 8020ea6:	68db      	ldr	r3, [r3, #12]
 8020ea8:	899b      	ldrh	r3, [r3, #12]
 8020eaa:	b29b      	uxth	r3, r3
 8020eac:	4618      	mov	r0, r3
 8020eae:	f7f8 fbd3 	bl	8019658 <lwip_htons>
 8020eb2:	4603      	mov	r3, r0
 8020eb4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8020eb8:	b29b      	uxth	r3, r3
 8020eba:	4618      	mov	r0, r3
 8020ebc:	f7f8 fbcc 	bl	8019658 <lwip_htons>
 8020ec0:	4603      	mov	r3, r0
 8020ec2:	432b      	orrs	r3, r5
 8020ec4:	b29b      	uxth	r3, r3
 8020ec6:	81a3      	strh	r3, [r4, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8020ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020eca:	681b      	ldr	r3, [r3, #0]
 8020ecc:	687a      	ldr	r2, [r7, #4]
 8020ece:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8020ed0:	b291      	uxth	r1, r2
 8020ed2:	687a      	ldr	r2, [r7, #4]
 8020ed4:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8020ed6:	440a      	add	r2, r1
 8020ed8:	b291      	uxth	r1, r2
 8020eda:	4a3a      	ldr	r2, [pc, #232]	; (8020fc4 <tcp_receive+0xfdc>)
 8020edc:	6812      	ldr	r2, [r2, #0]
 8020ede:	b292      	uxth	r2, r2
 8020ee0:	1a8a      	subs	r2, r1, r2
 8020ee2:	b292      	uxth	r2, r2
 8020ee4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8020ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020ee8:	681b      	ldr	r3, [r3, #0]
 8020eea:	685a      	ldr	r2, [r3, #4]
 8020eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020eee:	681b      	ldr	r3, [r3, #0]
 8020ef0:	891b      	ldrh	r3, [r3, #8]
 8020ef2:	4619      	mov	r1, r3
 8020ef4:	4610      	mov	r0, r2
 8020ef6:	f7fb fecb 	bl	801cc90 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8020efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020efc:	681b      	ldr	r3, [r3, #0]
 8020efe:	891c      	ldrh	r4, [r3, #8]
 8020f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020f02:	681b      	ldr	r3, [r3, #0]
 8020f04:	68db      	ldr	r3, [r3, #12]
 8020f06:	899b      	ldrh	r3, [r3, #12]
 8020f08:	b29b      	uxth	r3, r3
 8020f0a:	4618      	mov	r0, r3
 8020f0c:	f7f8 fba4 	bl	8019658 <lwip_htons>
 8020f10:	4603      	mov	r3, r0
 8020f12:	f003 0303 	and.w	r3, r3, #3
 8020f16:	2b00      	cmp	r3, #0
 8020f18:	d001      	beq.n	8020f1e <tcp_receive+0xf36>
 8020f1a:	2301      	movs	r3, #1
 8020f1c:	e000      	b.n	8020f20 <tcp_receive+0xf38>
 8020f1e:	2300      	movs	r3, #0
 8020f20:	4423      	add	r3, r4
 8020f22:	b29a      	uxth	r2, r3
 8020f24:	4b29      	ldr	r3, [pc, #164]	; (8020fcc <tcp_receive+0xfe4>)
 8020f26:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8020f28:	4b28      	ldr	r3, [pc, #160]	; (8020fcc <tcp_receive+0xfe4>)
 8020f2a:	881b      	ldrh	r3, [r3, #0]
 8020f2c:	461a      	mov	r2, r3
 8020f2e:	4b25      	ldr	r3, [pc, #148]	; (8020fc4 <tcp_receive+0xfdc>)
 8020f30:	681b      	ldr	r3, [r3, #0]
 8020f32:	441a      	add	r2, r3
 8020f34:	687b      	ldr	r3, [r7, #4]
 8020f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020f38:	6879      	ldr	r1, [r7, #4]
 8020f3a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8020f3c:	440b      	add	r3, r1
 8020f3e:	429a      	cmp	r2, r3
 8020f40:	d01b      	beq.n	8020f7a <tcp_receive+0xf92>
 8020f42:	4b23      	ldr	r3, [pc, #140]	; (8020fd0 <tcp_receive+0xfe8>)
 8020f44:	f240 627b 	movw	r2, #1659	; 0x67b
 8020f48:	4922      	ldr	r1, [pc, #136]	; (8020fd4 <tcp_receive+0xfec>)
 8020f4a:	4823      	ldr	r0, [pc, #140]	; (8020fd8 <tcp_receive+0xff0>)
 8020f4c:	f004 ffd0 	bl	8025ef0 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8020f50:	e013      	b.n	8020f7a <tcp_receive+0xf92>
              }
            }
            prev = next;
 8020f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020f54:	62bb      	str	r3, [r7, #40]	; 0x28
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8020f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020f58:	681b      	ldr	r3, [r3, #0]
 8020f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8020f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8020f5e:	2b00      	cmp	r3, #0
 8020f60:	f47f aeac 	bne.w	8020cbc <tcp_receive+0xcd4>
      if (pcb->rcv_nxt == seqno) {
 8020f64:	e00f      	b.n	8020f86 <tcp_receive+0xf9e>
                break;
 8020f66:	bf00      	nop
 8020f68:	e00d      	b.n	8020f86 <tcp_receive+0xf9e>
                break;
 8020f6a:	bf00      	nop
 8020f6c:	e00b      	b.n	8020f86 <tcp_receive+0xf9e>
                  break;
 8020f6e:	bf00      	nop
 8020f70:	e009      	b.n	8020f86 <tcp_receive+0xf9e>
                  break;
 8020f72:	bf00      	nop
 8020f74:	e007      	b.n	8020f86 <tcp_receive+0xf9e>
                  break;
 8020f76:	bf00      	nop
 8020f78:	e005      	b.n	8020f86 <tcp_receive+0xf9e>
                break;
 8020f7a:	bf00      	nop
      if (pcb->rcv_nxt == seqno) {
 8020f7c:	e003      	b.n	8020f86 <tcp_receive+0xf9e>
#endif /* TCP_OOSEQ_MAX_BYTES || TCP_OOSEQ_MAX_PBUFS */
#endif /* TCP_QUEUE_OOSEQ */
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8020f7e:	6878      	ldr	r0, [r7, #4]
 8020f80:	f000 ff52 	bl	8021e28 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8020f84:	e01a      	b.n	8020fbc <tcp_receive+0xfd4>
 8020f86:	e019      	b.n	8020fbc <tcp_receive+0xfd4>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8020f88:	4b0e      	ldr	r3, [pc, #56]	; (8020fc4 <tcp_receive+0xfdc>)
 8020f8a:	681a      	ldr	r2, [r3, #0]
 8020f8c:	687b      	ldr	r3, [r7, #4]
 8020f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020f90:	1ad3      	subs	r3, r2, r3
 8020f92:	2b00      	cmp	r3, #0
 8020f94:	db0a      	blt.n	8020fac <tcp_receive+0xfc4>
 8020f96:	4b0b      	ldr	r3, [pc, #44]	; (8020fc4 <tcp_receive+0xfdc>)
 8020f98:	681a      	ldr	r2, [r3, #0]
 8020f9a:	687b      	ldr	r3, [r7, #4]
 8020f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020f9e:	6879      	ldr	r1, [r7, #4]
 8020fa0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8020fa2:	440b      	add	r3, r1
 8020fa4:	1ad3      	subs	r3, r2, r3
 8020fa6:	3301      	adds	r3, #1
 8020fa8:	2b00      	cmp	r3, #0
 8020faa:	dd07      	ble.n	8020fbc <tcp_receive+0xfd4>
      tcp_ack_now(pcb);
 8020fac:	687b      	ldr	r3, [r7, #4]
 8020fae:	7e9b      	ldrb	r3, [r3, #26]
 8020fb0:	f043 0302 	orr.w	r3, r3, #2
 8020fb4:	b2da      	uxtb	r2, r3
 8020fb6:	687b      	ldr	r3, [r7, #4]
 8020fb8:	769a      	strb	r2, [r3, #26]
    }
  }
}
 8020fba:	e7ff      	b.n	8020fbc <tcp_receive+0xfd4>
 8020fbc:	bf00      	nop
 8020fbe:	3734      	adds	r7, #52	; 0x34
 8020fc0:	46bd      	mov	sp, r7
 8020fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020fc4:	20009514 	.word	0x20009514
 8020fc8:	200094f4 	.word	0x200094f4
 8020fcc:	2000951e 	.word	0x2000951e
 8020fd0:	080287fc 	.word	0x080287fc
 8020fd4:	08028ac8 	.word	0x08028ac8
 8020fd8:	08028840 	.word	0x08028840

08020fdc <tcp_getoptbyte>:

static u8_t
tcp_getoptbyte(void)
{
 8020fdc:	b480      	push	{r7}
 8020fde:	b083      	sub	sp, #12
 8020fe0:	af00      	add	r7, sp, #0
  if ((tcphdr_opt2 == NULL) || (tcp_optidx < tcphdr_opt1len)) {
 8020fe2:	4b18      	ldr	r3, [pc, #96]	; (8021044 <tcp_getoptbyte+0x68>)
 8020fe4:	681b      	ldr	r3, [r3, #0]
 8020fe6:	2b00      	cmp	r3, #0
 8020fe8:	d005      	beq.n	8020ff6 <tcp_getoptbyte+0x1a>
 8020fea:	4b17      	ldr	r3, [pc, #92]	; (8021048 <tcp_getoptbyte+0x6c>)
 8020fec:	881a      	ldrh	r2, [r3, #0]
 8020fee:	4b17      	ldr	r3, [pc, #92]	; (802104c <tcp_getoptbyte+0x70>)
 8020ff0:	881b      	ldrh	r3, [r3, #0]
 8020ff2:	429a      	cmp	r2, r3
 8020ff4:	d20e      	bcs.n	8021014 <tcp_getoptbyte+0x38>
    u8_t* opts = (u8_t *)tcphdr + TCP_HLEN;
 8020ff6:	4b16      	ldr	r3, [pc, #88]	; (8021050 <tcp_getoptbyte+0x74>)
 8020ff8:	681b      	ldr	r3, [r3, #0]
 8020ffa:	3314      	adds	r3, #20
 8020ffc:	603b      	str	r3, [r7, #0]
    return opts[tcp_optidx++];
 8020ffe:	4b12      	ldr	r3, [pc, #72]	; (8021048 <tcp_getoptbyte+0x6c>)
 8021000:	881b      	ldrh	r3, [r3, #0]
 8021002:	1c5a      	adds	r2, r3, #1
 8021004:	b291      	uxth	r1, r2
 8021006:	4a10      	ldr	r2, [pc, #64]	; (8021048 <tcp_getoptbyte+0x6c>)
 8021008:	8011      	strh	r1, [r2, #0]
 802100a:	461a      	mov	r2, r3
 802100c:	683b      	ldr	r3, [r7, #0]
 802100e:	4413      	add	r3, r2
 8021010:	781b      	ldrb	r3, [r3, #0]
 8021012:	e010      	b.n	8021036 <tcp_getoptbyte+0x5a>
  } else {
    u8_t idx = (u8_t)(tcp_optidx++ - tcphdr_opt1len);
 8021014:	4b0c      	ldr	r3, [pc, #48]	; (8021048 <tcp_getoptbyte+0x6c>)
 8021016:	881b      	ldrh	r3, [r3, #0]
 8021018:	1c5a      	adds	r2, r3, #1
 802101a:	b291      	uxth	r1, r2
 802101c:	4a0a      	ldr	r2, [pc, #40]	; (8021048 <tcp_getoptbyte+0x6c>)
 802101e:	8011      	strh	r1, [r2, #0]
 8021020:	b2da      	uxtb	r2, r3
 8021022:	4b0a      	ldr	r3, [pc, #40]	; (802104c <tcp_getoptbyte+0x70>)
 8021024:	881b      	ldrh	r3, [r3, #0]
 8021026:	b2db      	uxtb	r3, r3
 8021028:	1ad3      	subs	r3, r2, r3
 802102a:	71fb      	strb	r3, [r7, #7]
    return tcphdr_opt2[idx];
 802102c:	4b05      	ldr	r3, [pc, #20]	; (8021044 <tcp_getoptbyte+0x68>)
 802102e:	681a      	ldr	r2, [r3, #0]
 8021030:	79fb      	ldrb	r3, [r7, #7]
 8021032:	4413      	add	r3, r2
 8021034:	781b      	ldrb	r3, [r3, #0]
  }
}
 8021036:	4618      	mov	r0, r3
 8021038:	370c      	adds	r7, #12
 802103a:	46bd      	mov	sp, r7
 802103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021040:	4770      	bx	lr
 8021042:	bf00      	nop
 8021044:	2000950c 	.word	0x2000950c
 8021048:	20009510 	.word	0x20009510
 802104c:	2000950a 	.word	0x2000950a
 8021050:	20009504 	.word	0x20009504

08021054 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8021054:	b580      	push	{r7, lr}
 8021056:	b084      	sub	sp, #16
 8021058:	af00      	add	r7, sp, #0
 802105a:	6078      	str	r0, [r7, #4]
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 802105c:	4b2d      	ldr	r3, [pc, #180]	; (8021114 <tcp_parseopt+0xc0>)
 802105e:	881b      	ldrh	r3, [r3, #0]
 8021060:	2b00      	cmp	r3, #0
 8021062:	d053      	beq.n	802110c <tcp_parseopt+0xb8>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8021064:	4b2c      	ldr	r3, [pc, #176]	; (8021118 <tcp_parseopt+0xc4>)
 8021066:	2200      	movs	r2, #0
 8021068:	801a      	strh	r2, [r3, #0]
 802106a:	e043      	b.n	80210f4 <tcp_parseopt+0xa0>
      u8_t opt = tcp_getoptbyte();
 802106c:	f7ff ffb6 	bl	8020fdc <tcp_getoptbyte>
 8021070:	4603      	mov	r3, r0
 8021072:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8021074:	7bfb      	ldrb	r3, [r7, #15]
 8021076:	2b01      	cmp	r3, #1
 8021078:	d03c      	beq.n	80210f4 <tcp_parseopt+0xa0>
 802107a:	2b02      	cmp	r3, #2
 802107c:	d002      	beq.n	8021084 <tcp_parseopt+0x30>
 802107e:	2b00      	cmp	r3, #0
 8021080:	d03f      	beq.n	8021102 <tcp_parseopt+0xae>
 8021082:	e026      	b.n	80210d2 <tcp_parseopt+0x7e>
        /* NOP option. */
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
        break;
      case LWIP_TCP_OPT_MSS:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
        if (tcp_getoptbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8021084:	f7ff ffaa 	bl	8020fdc <tcp_getoptbyte>
 8021088:	4603      	mov	r3, r0
 802108a:	2b04      	cmp	r3, #4
 802108c:	d13b      	bne.n	8021106 <tcp_parseopt+0xb2>
 802108e:	4b22      	ldr	r3, [pc, #136]	; (8021118 <tcp_parseopt+0xc4>)
 8021090:	881b      	ldrh	r3, [r3, #0]
 8021092:	3302      	adds	r3, #2
 8021094:	4a1f      	ldr	r2, [pc, #124]	; (8021114 <tcp_parseopt+0xc0>)
 8021096:	8812      	ldrh	r2, [r2, #0]
 8021098:	4293      	cmp	r3, r2
 802109a:	dc34      	bgt.n	8021106 <tcp_parseopt+0xb2>
          /* Bad length */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
          return;
        }
        /* An MSS option with the right option length. */
        mss = (tcp_getoptbyte() << 8);
 802109c:	f7ff ff9e 	bl	8020fdc <tcp_getoptbyte>
 80210a0:	4603      	mov	r3, r0
 80210a2:	b29b      	uxth	r3, r3
 80210a4:	021b      	lsls	r3, r3, #8
 80210a6:	81bb      	strh	r3, [r7, #12]
        mss |= tcp_getoptbyte();
 80210a8:	f7ff ff98 	bl	8020fdc <tcp_getoptbyte>
 80210ac:	4603      	mov	r3, r0
 80210ae:	b29a      	uxth	r2, r3
 80210b0:	89bb      	ldrh	r3, [r7, #12]
 80210b2:	4313      	orrs	r3, r2
 80210b4:	81bb      	strh	r3, [r7, #12]
        /* Limit the mss to the configured TCP_MSS and prevent division by zero */
        pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80210b6:	89bb      	ldrh	r3, [r7, #12]
 80210b8:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 80210bc:	d804      	bhi.n	80210c8 <tcp_parseopt+0x74>
 80210be:	89bb      	ldrh	r3, [r7, #12]
 80210c0:	2b00      	cmp	r3, #0
 80210c2:	d001      	beq.n	80210c8 <tcp_parseopt+0x74>
 80210c4:	89ba      	ldrh	r2, [r7, #12]
 80210c6:	e001      	b.n	80210cc <tcp_parseopt+0x78>
 80210c8:	f44f 7234 	mov.w	r2, #720	; 0x2d0
 80210cc:	687b      	ldr	r3, [r7, #4]
 80210ce:	865a      	strh	r2, [r3, #50]	; 0x32
        break;
 80210d0:	e010      	b.n	80210f4 <tcp_parseopt+0xa0>
        tcp_optidx += LWIP_TCP_OPT_LEN_TS - 6;
        break;
#endif
      default:
        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
        data = tcp_getoptbyte();
 80210d2:	f7ff ff83 	bl	8020fdc <tcp_getoptbyte>
 80210d6:	4603      	mov	r3, r0
 80210d8:	72fb      	strb	r3, [r7, #11]
        if (data < 2) {
 80210da:	7afb      	ldrb	r3, [r7, #11]
 80210dc:	2b01      	cmp	r3, #1
 80210de:	d914      	bls.n	802110a <tcp_parseopt+0xb6>
             and we don't process them further. */
          return;
        }
        /* All other options have a length field, so that we easily
           can skip past them. */
        tcp_optidx += data - 2;
 80210e0:	7afb      	ldrb	r3, [r7, #11]
 80210e2:	b29a      	uxth	r2, r3
 80210e4:	4b0c      	ldr	r3, [pc, #48]	; (8021118 <tcp_parseopt+0xc4>)
 80210e6:	881b      	ldrh	r3, [r3, #0]
 80210e8:	4413      	add	r3, r2
 80210ea:	b29b      	uxth	r3, r3
 80210ec:	3b02      	subs	r3, #2
 80210ee:	b29a      	uxth	r2, r3
 80210f0:	4b09      	ldr	r3, [pc, #36]	; (8021118 <tcp_parseopt+0xc4>)
 80210f2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80210f4:	4b08      	ldr	r3, [pc, #32]	; (8021118 <tcp_parseopt+0xc4>)
 80210f6:	881a      	ldrh	r2, [r3, #0]
 80210f8:	4b06      	ldr	r3, [pc, #24]	; (8021114 <tcp_parseopt+0xc0>)
 80210fa:	881b      	ldrh	r3, [r3, #0]
 80210fc:	429a      	cmp	r2, r3
 80210fe:	d3b5      	bcc.n	802106c <tcp_parseopt+0x18>
 8021100:	e004      	b.n	802110c <tcp_parseopt+0xb8>
        return;
 8021102:	bf00      	nop
 8021104:	e002      	b.n	802110c <tcp_parseopt+0xb8>
          return;
 8021106:	bf00      	nop
 8021108:	e000      	b.n	802110c <tcp_parseopt+0xb8>
          return;
 802110a:	bf00      	nop
      }
    }
  }
}
 802110c:	3710      	adds	r7, #16
 802110e:	46bd      	mov	sp, r7
 8021110:	bd80      	pop	{r7, pc}
 8021112:	bf00      	nop
 8021114:	20009508 	.word	0x20009508
 8021118:	20009510 	.word	0x20009510

0802111c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 802111c:	b480      	push	{r7}
 802111e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8021120:	4b05      	ldr	r3, [pc, #20]	; (8021138 <tcp_trigger_input_pcb_close+0x1c>)
 8021122:	781b      	ldrb	r3, [r3, #0]
 8021124:	f043 0310 	orr.w	r3, r3, #16
 8021128:	b2da      	uxtb	r2, r3
 802112a:	4b03      	ldr	r3, [pc, #12]	; (8021138 <tcp_trigger_input_pcb_close+0x1c>)
 802112c:	701a      	strb	r2, [r3, #0]
}
 802112e:	bf00      	nop
 8021130:	46bd      	mov	sp, r7
 8021132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021136:	4770      	bx	lr
 8021138:	20009521 	.word	0x20009521

0802113c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                      u32_t seqno_be /* already in network byte order */)
{
 802113c:	b580      	push	{r7, lr}
 802113e:	b086      	sub	sp, #24
 8021140:	af00      	add	r7, sp, #0
 8021142:	60f8      	str	r0, [r7, #12]
 8021144:	607b      	str	r3, [r7, #4]
 8021146:	460b      	mov	r3, r1
 8021148:	817b      	strh	r3, [r7, #10]
 802114a:	4613      	mov	r3, r2
 802114c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 802114e:	897a      	ldrh	r2, [r7, #10]
 8021150:	893b      	ldrh	r3, [r7, #8]
 8021152:	4413      	add	r3, r2
 8021154:	b29b      	uxth	r3, r3
 8021156:	3314      	adds	r3, #20
 8021158:	b29b      	uxth	r3, r3
 802115a:	2200      	movs	r2, #0
 802115c:	4619      	mov	r1, r3
 802115e:	2001      	movs	r0, #1
 8021160:	f7fb fb98 	bl	801c894 <pbuf_alloc>
 8021164:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8021166:	697b      	ldr	r3, [r7, #20]
 8021168:	2b00      	cmp	r3, #0
 802116a:	d057      	beq.n	802121c <tcp_output_alloc_header+0xe0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 802116c:	697b      	ldr	r3, [r7, #20]
 802116e:	895b      	ldrh	r3, [r3, #10]
 8021170:	461a      	mov	r2, r3
 8021172:	897b      	ldrh	r3, [r7, #10]
 8021174:	3314      	adds	r3, #20
 8021176:	429a      	cmp	r2, r3
 8021178:	da05      	bge.n	8021186 <tcp_output_alloc_header+0x4a>
 802117a:	4b2b      	ldr	r3, [pc, #172]	; (8021228 <tcp_output_alloc_header+0xec>)
 802117c:	2273      	movs	r2, #115	; 0x73
 802117e:	492b      	ldr	r1, [pc, #172]	; (802122c <tcp_output_alloc_header+0xf0>)
 8021180:	482b      	ldr	r0, [pc, #172]	; (8021230 <tcp_output_alloc_header+0xf4>)
 8021182:	f004 feb5 	bl	8025ef0 <iprintf>
                 (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8021186:	697b      	ldr	r3, [r7, #20]
 8021188:	685b      	ldr	r3, [r3, #4]
 802118a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(pcb->local_port);
 802118c:	68fb      	ldr	r3, [r7, #12]
 802118e:	8adb      	ldrh	r3, [r3, #22]
 8021190:	4618      	mov	r0, r3
 8021192:	f7f8 fa61 	bl	8019658 <lwip_htons>
 8021196:	4603      	mov	r3, r0
 8021198:	461a      	mov	r2, r3
 802119a:	693b      	ldr	r3, [r7, #16]
 802119c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(pcb->remote_port);
 802119e:	68fb      	ldr	r3, [r7, #12]
 80211a0:	8b1b      	ldrh	r3, [r3, #24]
 80211a2:	4618      	mov	r0, r3
 80211a4:	f7f8 fa58 	bl	8019658 <lwip_htons>
 80211a8:	4603      	mov	r3, r0
 80211aa:	461a      	mov	r2, r3
 80211ac:	693b      	ldr	r3, [r7, #16]
 80211ae:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80211b0:	693b      	ldr	r3, [r7, #16]
 80211b2:	687a      	ldr	r2, [r7, #4]
 80211b4:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80211b6:	68fb      	ldr	r3, [r7, #12]
 80211b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80211ba:	4618      	mov	r0, r3
 80211bc:	f7f8 fa5a 	bl	8019674 <lwip_htonl>
 80211c0:	4602      	mov	r2, r0
 80211c2:	693b      	ldr	r3, [r7, #16]
 80211c4:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), TCP_ACK);
 80211c6:	897b      	ldrh	r3, [r7, #10]
 80211c8:	089b      	lsrs	r3, r3, #2
 80211ca:	b29b      	uxth	r3, r3
 80211cc:	3305      	adds	r3, #5
 80211ce:	b29b      	uxth	r3, r3
 80211d0:	031b      	lsls	r3, r3, #12
 80211d2:	b29b      	uxth	r3, r3
 80211d4:	f043 0310 	orr.w	r3, r3, #16
 80211d8:	b29b      	uxth	r3, r3
 80211da:	4618      	mov	r0, r3
 80211dc:	f7f8 fa3c 	bl	8019658 <lwip_htons>
 80211e0:	4603      	mov	r3, r0
 80211e2:	461a      	mov	r2, r3
 80211e4:	693b      	ldr	r3, [r7, #16]
 80211e6:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80211e8:	68fb      	ldr	r3, [r7, #12]
 80211ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80211ec:	4618      	mov	r0, r3
 80211ee:	f7f8 fa33 	bl	8019658 <lwip_htons>
 80211f2:	4603      	mov	r3, r0
 80211f4:	461a      	mov	r2, r3
 80211f6:	693b      	ldr	r3, [r7, #16]
 80211f8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80211fa:	693b      	ldr	r3, [r7, #16]
 80211fc:	2200      	movs	r2, #0
 80211fe:	741a      	strb	r2, [r3, #16]
 8021200:	2200      	movs	r2, #0
 8021202:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8021204:	693b      	ldr	r3, [r7, #16]
 8021206:	2200      	movs	r2, #0
 8021208:	749a      	strb	r2, [r3, #18]
 802120a:	2200      	movs	r2, #0
 802120c:	74da      	strb	r2, [r3, #19]

    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 802120e:	68fb      	ldr	r3, [r7, #12]
 8021210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021212:	68fa      	ldr	r2, [r7, #12]
 8021214:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8021216:	441a      	add	r2, r3
 8021218:	68fb      	ldr	r3, [r7, #12]
 802121a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 802121c:	697b      	ldr	r3, [r7, #20]
}
 802121e:	4618      	mov	r0, r3
 8021220:	3718      	adds	r7, #24
 8021222:	46bd      	mov	sp, r7
 8021224:	bd80      	pop	{r7, pc}
 8021226:	bf00      	nop
 8021228:	08028b84 	.word	0x08028b84
 802122c:	08028bb8 	.word	0x08028bb8
 8021230:	08028be8 	.word	0x08028be8

08021234 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8021234:	b5b0      	push	{r4, r5, r7, lr}
 8021236:	b084      	sub	sp, #16
 8021238:	af00      	add	r7, sp, #0
 802123a:	6078      	str	r0, [r7, #4]
  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 802123c:	687b      	ldr	r3, [r7, #4]
 802123e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021240:	2b00      	cmp	r3, #0
 8021242:	d02c      	beq.n	802129e <tcp_send_fin+0x6a>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8021244:	687b      	ldr	r3, [r7, #4]
 8021246:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021248:	60fb      	str	r3, [r7, #12]
 802124a:	e002      	b.n	8021252 <tcp_send_fin+0x1e>
         last_unsent = last_unsent->next);
 802124c:	68fb      	ldr	r3, [r7, #12]
 802124e:	681b      	ldr	r3, [r3, #0]
 8021250:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8021252:	68fb      	ldr	r3, [r7, #12]
 8021254:	681b      	ldr	r3, [r3, #0]
 8021256:	2b00      	cmp	r3, #0
 8021258:	d1f8      	bne.n	802124c <tcp_send_fin+0x18>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 802125a:	68fb      	ldr	r3, [r7, #12]
 802125c:	68db      	ldr	r3, [r3, #12]
 802125e:	899b      	ldrh	r3, [r3, #12]
 8021260:	b29b      	uxth	r3, r3
 8021262:	4618      	mov	r0, r3
 8021264:	f7f8 f9f8 	bl	8019658 <lwip_htons>
 8021268:	4603      	mov	r3, r0
 802126a:	f003 0307 	and.w	r3, r3, #7
 802126e:	2b00      	cmp	r3, #0
 8021270:	d115      	bne.n	802129e <tcp_send_fin+0x6a>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8021272:	68fb      	ldr	r3, [r7, #12]
 8021274:	68dc      	ldr	r4, [r3, #12]
 8021276:	68fb      	ldr	r3, [r7, #12]
 8021278:	68db      	ldr	r3, [r3, #12]
 802127a:	899b      	ldrh	r3, [r3, #12]
 802127c:	b29d      	uxth	r5, r3
 802127e:	2001      	movs	r0, #1
 8021280:	f7f8 f9ea 	bl	8019658 <lwip_htons>
 8021284:	4603      	mov	r3, r0
 8021286:	432b      	orrs	r3, r5
 8021288:	b29b      	uxth	r3, r3
 802128a:	81a3      	strh	r3, [r4, #12]
      pcb->flags |= TF_FIN;
 802128c:	687b      	ldr	r3, [r7, #4]
 802128e:	7e9b      	ldrb	r3, [r3, #26]
 8021290:	f043 0320 	orr.w	r3, r3, #32
 8021294:	b2da      	uxtb	r2, r3
 8021296:	687b      	ldr	r3, [r7, #4]
 8021298:	769a      	strb	r2, [r3, #26]
      return ERR_OK;
 802129a:	2300      	movs	r3, #0
 802129c:	e004      	b.n	80212a8 <tcp_send_fin+0x74>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 802129e:	2101      	movs	r1, #1
 80212a0:	6878      	ldr	r0, [r7, #4]
 80212a2:	f000 fcc3 	bl	8021c2c <tcp_enqueue_flags>
 80212a6:	4603      	mov	r3, r0
}
 80212a8:	4618      	mov	r0, r3
 80212aa:	3710      	adds	r7, #16
 80212ac:	46bd      	mov	sp, r7
 80212ae:	bdb0      	pop	{r4, r5, r7, pc}

080212b0 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(struct tcp_pcb *pcb, struct pbuf *p, u8_t flags, u32_t seqno, u8_t optflags)
{
 80212b0:	b590      	push	{r4, r7, lr}
 80212b2:	b087      	sub	sp, #28
 80212b4:	af00      	add	r7, sp, #0
 80212b6:	60f8      	str	r0, [r7, #12]
 80212b8:	60b9      	str	r1, [r7, #8]
 80212ba:	603b      	str	r3, [r7, #0]
 80212bc:	4613      	mov	r3, r2
 80212be:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80212c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80212c4:	f003 0301 	and.w	r3, r3, #1
 80212c8:	2b00      	cmp	r3, #0
 80212ca:	d001      	beq.n	80212d0 <tcp_create_segment+0x20>
 80212cc:	2304      	movs	r3, #4
 80212ce:	e000      	b.n	80212d2 <tcp_create_segment+0x22>
 80212d0:	2300      	movs	r3, #0
 80212d2:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80212d4:	2003      	movs	r0, #3
 80212d6:	f7fb f8a3 	bl	801c420 <memp_malloc>
 80212da:	6138      	str	r0, [r7, #16]
 80212dc:	693b      	ldr	r3, [r7, #16]
 80212de:	2b00      	cmp	r3, #0
 80212e0:	d104      	bne.n	80212ec <tcp_create_segment+0x3c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80212e2:	68b8      	ldr	r0, [r7, #8]
 80212e4:	f7fb fe48 	bl	801cf78 <pbuf_free>
    return NULL;
 80212e8:	2300      	movs	r3, #0
 80212ea:	e061      	b.n	80213b0 <tcp_create_segment+0x100>
  }
  seg->flags = optflags;
 80212ec:	693b      	ldr	r3, [r7, #16]
 80212ee:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80212f2:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80212f4:	693b      	ldr	r3, [r7, #16]
 80212f6:	2200      	movs	r2, #0
 80212f8:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80212fa:	693b      	ldr	r3, [r7, #16]
 80212fc:	68ba      	ldr	r2, [r7, #8]
 80212fe:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8021300:	68bb      	ldr	r3, [r7, #8]
 8021302:	891a      	ldrh	r2, [r3, #8]
 8021304:	7dfb      	ldrb	r3, [r7, #23]
 8021306:	b29b      	uxth	r3, r3
 8021308:	429a      	cmp	r2, r3
 802130a:	d205      	bcs.n	8021318 <tcp_create_segment+0x68>
 802130c:	4b2a      	ldr	r3, [pc, #168]	; (80213b8 <tcp_create_segment+0x108>)
 802130e:	22ba      	movs	r2, #186	; 0xba
 8021310:	492a      	ldr	r1, [pc, #168]	; (80213bc <tcp_create_segment+0x10c>)
 8021312:	482b      	ldr	r0, [pc, #172]	; (80213c0 <tcp_create_segment+0x110>)
 8021314:	f004 fdec 	bl	8025ef0 <iprintf>
  seg->len = p->tot_len - optlen;
 8021318:	68bb      	ldr	r3, [r7, #8]
 802131a:	891a      	ldrh	r2, [r3, #8]
 802131c:	7dfb      	ldrb	r3, [r7, #23]
 802131e:	b29b      	uxth	r3, r3
 8021320:	1ad3      	subs	r3, r2, r3
 8021322:	b29a      	uxth	r2, r3
 8021324:	693b      	ldr	r3, [r7, #16]
 8021326:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_header(p, TCP_HLEN)) {
 8021328:	2114      	movs	r1, #20
 802132a:	68b8      	ldr	r0, [r7, #8]
 802132c:	f7fb fe00 	bl	801cf30 <pbuf_header>
 8021330:	4603      	mov	r3, r0
 8021332:	2b00      	cmp	r3, #0
 8021334:	d004      	beq.n	8021340 <tcp_create_segment+0x90>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8021336:	6938      	ldr	r0, [r7, #16]
 8021338:	f7fd f939 	bl	801e5ae <tcp_seg_free>
    return NULL;
 802133c:	2300      	movs	r3, #0
 802133e:	e037      	b.n	80213b0 <tcp_create_segment+0x100>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8021340:	693b      	ldr	r3, [r7, #16]
 8021342:	685b      	ldr	r3, [r3, #4]
 8021344:	685a      	ldr	r2, [r3, #4]
 8021346:	693b      	ldr	r3, [r7, #16]
 8021348:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 802134a:	693b      	ldr	r3, [r7, #16]
 802134c:	68dc      	ldr	r4, [r3, #12]
 802134e:	68fb      	ldr	r3, [r7, #12]
 8021350:	8adb      	ldrh	r3, [r3, #22]
 8021352:	4618      	mov	r0, r3
 8021354:	f7f8 f980 	bl	8019658 <lwip_htons>
 8021358:	4603      	mov	r3, r0
 802135a:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 802135c:	693b      	ldr	r3, [r7, #16]
 802135e:	68dc      	ldr	r4, [r3, #12]
 8021360:	68fb      	ldr	r3, [r7, #12]
 8021362:	8b1b      	ldrh	r3, [r3, #24]
 8021364:	4618      	mov	r0, r3
 8021366:	f7f8 f977 	bl	8019658 <lwip_htons>
 802136a:	4603      	mov	r3, r0
 802136c:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 802136e:	693b      	ldr	r3, [r7, #16]
 8021370:	68dc      	ldr	r4, [r3, #12]
 8021372:	6838      	ldr	r0, [r7, #0]
 8021374:	f7f8 f97e 	bl	8019674 <lwip_htonl>
 8021378:	4603      	mov	r3, r0
 802137a:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), flags);
 802137c:	693b      	ldr	r3, [r7, #16]
 802137e:	68dc      	ldr	r4, [r3, #12]
 8021380:	7dfb      	ldrb	r3, [r7, #23]
 8021382:	089b      	lsrs	r3, r3, #2
 8021384:	b2db      	uxtb	r3, r3
 8021386:	b29b      	uxth	r3, r3
 8021388:	3305      	adds	r3, #5
 802138a:	b29b      	uxth	r3, r3
 802138c:	031b      	lsls	r3, r3, #12
 802138e:	b29a      	uxth	r2, r3
 8021390:	79fb      	ldrb	r3, [r7, #7]
 8021392:	b29b      	uxth	r3, r3
 8021394:	4313      	orrs	r3, r2
 8021396:	b29b      	uxth	r3, r3
 8021398:	4618      	mov	r0, r3
 802139a:	f7f8 f95d 	bl	8019658 <lwip_htons>
 802139e:	4603      	mov	r3, r0
 80213a0:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80213a2:	693b      	ldr	r3, [r7, #16]
 80213a4:	68db      	ldr	r3, [r3, #12]
 80213a6:	2200      	movs	r2, #0
 80213a8:	749a      	strb	r2, [r3, #18]
 80213aa:	2200      	movs	r2, #0
 80213ac:	74da      	strb	r2, [r3, #19]
  return seg;
 80213ae:	693b      	ldr	r3, [r7, #16]
}
 80213b0:	4618      	mov	r0, r3
 80213b2:	371c      	adds	r7, #28
 80213b4:	46bd      	mov	sp, r7
 80213b6:	bd90      	pop	{r4, r7, pc}
 80213b8:	08028b84 	.word	0x08028b84
 80213bc:	08028c10 	.word	0x08028c10
 80213c0:	08028be8 	.word	0x08028be8

080213c4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80213c4:	b580      	push	{r7, lr}
 80213c6:	b086      	sub	sp, #24
 80213c8:	af00      	add	r7, sp, #0
 80213ca:	607b      	str	r3, [r7, #4]
 80213cc:	4603      	mov	r3, r0
 80213ce:	73fb      	strb	r3, [r7, #15]
 80213d0:	460b      	mov	r3, r1
 80213d2:	81bb      	strh	r3, [r7, #12]
 80213d4:	4613      	mov	r3, r2
 80213d6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80213d8:	89bb      	ldrh	r3, [r7, #12]
 80213da:	82fb      	strh	r3, [r7, #22]
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80213dc:	89ba      	ldrh	r2, [r7, #12]
 80213de:	897b      	ldrh	r3, [r7, #10]
 80213e0:	429a      	cmp	r2, r3
 80213e2:	d221      	bcs.n	8021428 <tcp_pbuf_prealloc+0x64>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80213e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80213e8:	f003 0302 	and.w	r3, r3, #2
 80213ec:	2b00      	cmp	r3, #0
 80213ee:	d111      	bne.n	8021414 <tcp_pbuf_prealloc+0x50>
        (!(pcb->flags & TF_NODELAY) &&
 80213f0:	6a3b      	ldr	r3, [r7, #32]
 80213f2:	7e9b      	ldrb	r3, [r3, #26]
 80213f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80213f8:	2b00      	cmp	r3, #0
 80213fa:	d115      	bne.n	8021428 <tcp_pbuf_prealloc+0x64>
        (!(pcb->flags & TF_NODELAY) &&
 80213fc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8021400:	2b00      	cmp	r3, #0
 8021402:	d007      	beq.n	8021414 <tcp_pbuf_prealloc+0x50>
         (!first_seg ||
          pcb->unsent != NULL ||
 8021404:	6a3b      	ldr	r3, [r7, #32]
 8021406:	6e9b      	ldr	r3, [r3, #104]	; 0x68
         (!first_seg ||
 8021408:	2b00      	cmp	r3, #0
 802140a:	d103      	bne.n	8021414 <tcp_pbuf_prealloc+0x50>
          pcb->unacked != NULL))) {
 802140c:	6a3b      	ldr	r3, [r7, #32]
 802140e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
          pcb->unsent != NULL ||
 8021410:	2b00      	cmp	r3, #0
 8021412:	d009      	beq.n	8021428 <tcp_pbuf_prealloc+0x64>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8021414:	89bb      	ldrh	r3, [r7, #12]
 8021416:	f203 23d3 	addw	r3, r3, #723	; 0x2d3
 802141a:	f023 0203 	bic.w	r2, r3, #3
 802141e:	897b      	ldrh	r3, [r7, #10]
 8021420:	4293      	cmp	r3, r2
 8021422:	bf28      	it	cs
 8021424:	4613      	movcs	r3, r2
 8021426:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8021428:	8af9      	ldrh	r1, [r7, #22]
 802142a:	7bfb      	ldrb	r3, [r7, #15]
 802142c:	2200      	movs	r2, #0
 802142e:	4618      	mov	r0, r3
 8021430:	f7fb fa30 	bl	801c894 <pbuf_alloc>
 8021434:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8021436:	693b      	ldr	r3, [r7, #16]
 8021438:	2b00      	cmp	r3, #0
 802143a:	d101      	bne.n	8021440 <tcp_pbuf_prealloc+0x7c>
    return NULL;
 802143c:	2300      	movs	r3, #0
 802143e:	e019      	b.n	8021474 <tcp_pbuf_prealloc+0xb0>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8021440:	693b      	ldr	r3, [r7, #16]
 8021442:	681b      	ldr	r3, [r3, #0]
 8021444:	2b00      	cmp	r3, #0
 8021446:	d006      	beq.n	8021456 <tcp_pbuf_prealloc+0x92>
 8021448:	4b0c      	ldr	r3, [pc, #48]	; (802147c <tcp_pbuf_prealloc+0xb8>)
 802144a:	f44f 7288 	mov.w	r2, #272	; 0x110
 802144e:	490c      	ldr	r1, [pc, #48]	; (8021480 <tcp_pbuf_prealloc+0xbc>)
 8021450:	480c      	ldr	r0, [pc, #48]	; (8021484 <tcp_pbuf_prealloc+0xc0>)
 8021452:	f004 fd4d 	bl	8025ef0 <iprintf>
  *oversize = p->len - length;
 8021456:	693b      	ldr	r3, [r7, #16]
 8021458:	895a      	ldrh	r2, [r3, #10]
 802145a:	89bb      	ldrh	r3, [r7, #12]
 802145c:	1ad3      	subs	r3, r2, r3
 802145e:	b29a      	uxth	r2, r3
 8021460:	687b      	ldr	r3, [r7, #4]
 8021462:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8021464:	693b      	ldr	r3, [r7, #16]
 8021466:	89ba      	ldrh	r2, [r7, #12]
 8021468:	811a      	strh	r2, [r3, #8]
 802146a:	693b      	ldr	r3, [r7, #16]
 802146c:	891a      	ldrh	r2, [r3, #8]
 802146e:	693b      	ldr	r3, [r7, #16]
 8021470:	815a      	strh	r2, [r3, #10]
  return p;
 8021472:	693b      	ldr	r3, [r7, #16]
}
 8021474:	4618      	mov	r0, r3
 8021476:	3718      	adds	r7, #24
 8021478:	46bd      	mov	sp, r7
 802147a:	bd80      	pop	{r7, pc}
 802147c:	08028b84 	.word	0x08028b84
 8021480:	08028c28 	.word	0x08028c28
 8021484:	08028be8 	.word	0x08028be8

08021488 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8021488:	b580      	push	{r7, lr}
 802148a:	b082      	sub	sp, #8
 802148c:	af00      	add	r7, sp, #0
 802148e:	6078      	str	r0, [r7, #4]
 8021490:	460b      	mov	r3, r1
 8021492:	807b      	strh	r3, [r7, #2]
  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8021494:	687b      	ldr	r3, [r7, #4]
 8021496:	7d1b      	ldrb	r3, [r3, #20]
 8021498:	2b04      	cmp	r3, #4
 802149a:	d00e      	beq.n	80214ba <tcp_write_checks+0x32>
      (pcb->state != CLOSE_WAIT) &&
 802149c:	687b      	ldr	r3, [r7, #4]
 802149e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80214a0:	2b07      	cmp	r3, #7
 80214a2:	d00a      	beq.n	80214ba <tcp_write_checks+0x32>
      (pcb->state != SYN_SENT) &&
 80214a4:	687b      	ldr	r3, [r7, #4]
 80214a6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80214a8:	2b02      	cmp	r3, #2
 80214aa:	d006      	beq.n	80214ba <tcp_write_checks+0x32>
      (pcb->state != SYN_RCVD)) {
 80214ac:	687b      	ldr	r3, [r7, #4]
 80214ae:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80214b0:	2b03      	cmp	r3, #3
 80214b2:	d002      	beq.n	80214ba <tcp_write_checks+0x32>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80214b4:	f06f 030a 	mvn.w	r3, #10
 80214b8:	e04f      	b.n	802155a <tcp_write_checks+0xd2>
  } else if (len == 0) {
 80214ba:	887b      	ldrh	r3, [r7, #2]
 80214bc:	2b00      	cmp	r3, #0
 80214be:	d101      	bne.n	80214c4 <tcp_write_checks+0x3c>
    return ERR_OK;
 80214c0:	2300      	movs	r3, #0
 80214c2:	e04a      	b.n	802155a <tcp_write_checks+0xd2>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80214c4:	687b      	ldr	r3, [r7, #4]
 80214c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80214ca:	887a      	ldrh	r2, [r7, #2]
 80214cc:	429a      	cmp	r2, r3
 80214ce:	d909      	bls.n	80214e4 <tcp_write_checks+0x5c>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
      len, pcb->snd_buf));
    pcb->flags |= TF_NAGLEMEMERR;
 80214d0:	687b      	ldr	r3, [r7, #4]
 80214d2:	7e9b      	ldrb	r3, [r3, #26]
 80214d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80214d8:	b2da      	uxtb	r2, r3
 80214da:	687b      	ldr	r3, [r7, #4]
 80214dc:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 80214de:	f04f 33ff 	mov.w	r3, #4294967295
 80214e2:	e03a      	b.n	802155a <tcp_write_checks+0xd2>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if ((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 80214e4:	687b      	ldr	r3, [r7, #4]
 80214e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80214ea:	2b0a      	cmp	r3, #10
 80214ec:	d806      	bhi.n	80214fc <tcp_write_checks+0x74>
 80214ee:	687b      	ldr	r3, [r7, #4]
 80214f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80214f4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80214f8:	4293      	cmp	r3, r2
 80214fa:	d909      	bls.n	8021510 <tcp_write_checks+0x88>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
      pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 80214fc:	687b      	ldr	r3, [r7, #4]
 80214fe:	7e9b      	ldrb	r3, [r3, #26]
 8021500:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021504:	b2da      	uxtb	r2, r3
 8021506:	687b      	ldr	r3, [r7, #4]
 8021508:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 802150a:	f04f 33ff 	mov.w	r3, #4294967295
 802150e:	e024      	b.n	802155a <tcp_write_checks+0xd2>
  }
  if (pcb->snd_queuelen != 0) {
 8021510:	687b      	ldr	r3, [r7, #4]
 8021512:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021516:	2b00      	cmp	r3, #0
 8021518:	d00f      	beq.n	802153a <tcp_write_checks+0xb2>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 802151a:	687b      	ldr	r3, [r7, #4]
 802151c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802151e:	2b00      	cmp	r3, #0
 8021520:	d11a      	bne.n	8021558 <tcp_write_checks+0xd0>
 8021522:	687b      	ldr	r3, [r7, #4]
 8021524:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021526:	2b00      	cmp	r3, #0
 8021528:	d116      	bne.n	8021558 <tcp_write_checks+0xd0>
 802152a:	4b0e      	ldr	r3, [pc, #56]	; (8021564 <tcp_write_checks+0xdc>)
 802152c:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8021530:	490d      	ldr	r1, [pc, #52]	; (8021568 <tcp_write_checks+0xe0>)
 8021532:	480e      	ldr	r0, [pc, #56]	; (802156c <tcp_write_checks+0xe4>)
 8021534:	f004 fcdc 	bl	8025ef0 <iprintf>
 8021538:	e00e      	b.n	8021558 <tcp_write_checks+0xd0>
      pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 802153a:	687b      	ldr	r3, [r7, #4]
 802153c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802153e:	2b00      	cmp	r3, #0
 8021540:	d103      	bne.n	802154a <tcp_write_checks+0xc2>
 8021542:	687b      	ldr	r3, [r7, #4]
 8021544:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021546:	2b00      	cmp	r3, #0
 8021548:	d006      	beq.n	8021558 <tcp_write_checks+0xd0>
 802154a:	4b06      	ldr	r3, [pc, #24]	; (8021564 <tcp_write_checks+0xdc>)
 802154c:	f240 1259 	movw	r2, #345	; 0x159
 8021550:	4907      	ldr	r1, [pc, #28]	; (8021570 <tcp_write_checks+0xe8>)
 8021552:	4806      	ldr	r0, [pc, #24]	; (802156c <tcp_write_checks+0xe4>)
 8021554:	f004 fccc 	bl	8025ef0 <iprintf>
      pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8021558:	2300      	movs	r3, #0
}
 802155a:	4618      	mov	r0, r3
 802155c:	3708      	adds	r7, #8
 802155e:	46bd      	mov	sp, r7
 8021560:	bd80      	pop	{r7, pc}
 8021562:	bf00      	nop
 8021564:	08028b84 	.word	0x08028b84
 8021568:	08028c3c 	.word	0x08028c3c
 802156c:	08028be8 	.word	0x08028be8
 8021570:	08028c78 	.word	0x08028c78

08021574 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8021574:	b5b0      	push	{r4, r5, r7, lr}
 8021576:	b09a      	sub	sp, #104	; 0x68
 8021578:	af04      	add	r7, sp, #16
 802157a:	60f8      	str	r0, [r7, #12]
 802157c:	60b9      	str	r1, [r7, #8]
 802157e:	4611      	mov	r1, r2
 8021580:	461a      	mov	r2, r3
 8021582:	460b      	mov	r3, r1
 8021584:	80fb      	strh	r3, [r7, #6]
 8021586:	4613      	mov	r3, r2
 8021588:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 802158a:	2300      	movs	r3, #0
 802158c:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 802158e:	2300      	movs	r3, #0
 8021590:	653b      	str	r3, [r7, #80]	; 0x50
 8021592:	2300      	movs	r3, #0
 8021594:	64fb      	str	r3, [r7, #76]	; 0x4c
 8021596:	2300      	movs	r3, #0
 8021598:	64bb      	str	r3, [r7, #72]	; 0x48
 802159a:	2300      	movs	r3, #0
 802159c:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 802159e:	2300      	movs	r3, #0
 80215a0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen = 0;
 80215a4:	2300      	movs	r3, #0
 80215a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  u8_t optflags = 0;
 80215aa:	2300      	movs	r3, #0
 80215ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80215b0:	2300      	movs	r3, #0
 80215b2:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80215b4:	2300      	movs	r3, #0
 80215b6:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80215b8:	2300      	movs	r3, #0
 80215ba:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u8_t concat_chksum_swapped = 0;
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  /* don't allocate segments bigger than half the maximum window we ever received */
  u16_t mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max/2));
 80215bc:	68fb      	ldr	r3, [r7, #12]
 80215be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80215c2:	085b      	lsrs	r3, r3, #1
 80215c4:	b29a      	uxth	r2, r3
 80215c6:	68fb      	ldr	r3, [r7, #12]
 80215c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80215ca:	4293      	cmp	r3, r2
 80215cc:	bf28      	it	cs
 80215ce:	4613      	movcs	r3, r2
 80215d0:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80215d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80215d4:	2b00      	cmp	r3, #0
 80215d6:	d102      	bne.n	80215de <tcp_write+0x6a>
 80215d8:	68fb      	ldr	r3, [r7, #12]
 80215da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80215dc:	e000      	b.n	80215e0 <tcp_write+0x6c>
 80215de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80215e0:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
    (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80215e2:	68bb      	ldr	r3, [r7, #8]
 80215e4:	2b00      	cmp	r3, #0
 80215e6:	d109      	bne.n	80215fc <tcp_write+0x88>
 80215e8:	4b94      	ldr	r3, [pc, #592]	; (802183c <tcp_write+0x2c8>)
 80215ea:	f44f 72c9 	mov.w	r2, #402	; 0x192
 80215ee:	4994      	ldr	r1, [pc, #592]	; (8021840 <tcp_write+0x2cc>)
 80215f0:	4894      	ldr	r0, [pc, #592]	; (8021844 <tcp_write+0x2d0>)
 80215f2:	f004 fc7d 	bl	8025ef0 <iprintf>
 80215f6:	f06f 030f 	mvn.w	r3, #15
 80215fa:	e30d      	b.n	8021c18 <tcp_write+0x6a4>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80215fc:	88fb      	ldrh	r3, [r7, #6]
 80215fe:	4619      	mov	r1, r3
 8021600:	68f8      	ldr	r0, [r7, #12]
 8021602:	f7ff ff41 	bl	8021488 <tcp_write_checks>
 8021606:	4603      	mov	r3, r0
 8021608:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 802160c:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8021610:	2b00      	cmp	r3, #0
 8021612:	d002      	beq.n	802161a <tcp_write+0xa6>
    return err;
 8021614:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8021618:	e2fe      	b.n	8021c18 <tcp_write+0x6a4>
  }
  queuelen = pcb->snd_queuelen;
 802161a:	68fb      	ldr	r3, [r7, #12]
 802161c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021620:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8021624:	68fb      	ldr	r3, [r7, #12]
 8021626:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021628:	2b00      	cmp	r3, #0
 802162a:	f000 80f8 	beq.w	802181e <tcp_write+0x2aa>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 802162e:	68fb      	ldr	r3, [r7, #12]
 8021630:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021632:	653b      	str	r3, [r7, #80]	; 0x50
 8021634:	e002      	b.n	802163c <tcp_write+0xc8>
         last_unsent = last_unsent->next);
 8021636:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021638:	681b      	ldr	r3, [r3, #0]
 802163a:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 802163c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802163e:	681b      	ldr	r3, [r3, #0]
 8021640:	2b00      	cmp	r3, #0
 8021642:	d1f8      	bne.n	8021636 <tcp_write+0xc2>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH(last_unsent->flags);
 8021644:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021646:	7a9b      	ldrb	r3, [r3, #10]
 8021648:	f003 0301 	and.w	r3, r3, #1
 802164c:	2b00      	cmp	r3, #0
 802164e:	d001      	beq.n	8021654 <tcp_write+0xe0>
 8021650:	2304      	movs	r3, #4
 8021652:	e000      	b.n	8021656 <tcp_write+0xe2>
 8021654:	2300      	movs	r3, #0
 8021656:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8021658:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 802165a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 802165c:	891b      	ldrh	r3, [r3, #8]
 802165e:	4619      	mov	r1, r3
 8021660:	8c3b      	ldrh	r3, [r7, #32]
 8021662:	440b      	add	r3, r1
 8021664:	429a      	cmp	r2, r3
 8021666:	da06      	bge.n	8021676 <tcp_write+0x102>
 8021668:	4b74      	ldr	r3, [pc, #464]	; (802183c <tcp_write+0x2c8>)
 802166a:	f240 12c7 	movw	r2, #455	; 0x1c7
 802166e:	4976      	ldr	r1, [pc, #472]	; (8021848 <tcp_write+0x2d4>)
 8021670:	4874      	ldr	r0, [pc, #464]	; (8021844 <tcp_write+0x2d0>)
 8021672:	f004 fc3d 	bl	8025ef0 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8021676:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021678:	891a      	ldrh	r2, [r3, #8]
 802167a:	8c3b      	ldrh	r3, [r7, #32]
 802167c:	4413      	add	r3, r2
 802167e:	b29b      	uxth	r3, r3
 8021680:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8021682:	1ad3      	subs	r3, r2, r3
 8021684:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8021686:	68fb      	ldr	r3, [r7, #12]
 8021688:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 802168c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 802168e:	8a7b      	ldrh	r3, [r7, #18]
 8021690:	2b00      	cmp	r3, #0
 8021692:	d027      	beq.n	80216e4 <tcp_write+0x170>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8021694:	8a7b      	ldrh	r3, [r7, #18]
 8021696:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8021698:	429a      	cmp	r2, r3
 802169a:	d206      	bcs.n	80216aa <tcp_write+0x136>
 802169c:	4b67      	ldr	r3, [pc, #412]	; (802183c <tcp_write+0x2c8>)
 802169e:	f240 12d9 	movw	r2, #473	; 0x1d9
 80216a2:	496a      	ldr	r1, [pc, #424]	; (802184c <tcp_write+0x2d8>)
 80216a4:	4867      	ldr	r0, [pc, #412]	; (8021844 <tcp_write+0x2d0>)
 80216a6:	f004 fc23 	bl	8025ef0 <iprintf>
      seg = last_unsent;
 80216aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80216ac:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80216ae:	8a7b      	ldrh	r3, [r7, #18]
 80216b0:	88fa      	ldrh	r2, [r7, #6]
 80216b2:	429a      	cmp	r2, r3
 80216b4:	d901      	bls.n	80216ba <tcp_write+0x146>
 80216b6:	8a7b      	ldrh	r3, [r7, #18]
 80216b8:	e000      	b.n	80216bc <tcp_write+0x148>
 80216ba:	88fb      	ldrh	r3, [r7, #6]
 80216bc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80216be:	4293      	cmp	r3, r2
 80216c0:	bfa8      	it	ge
 80216c2:	4613      	movge	r3, r2
 80216c4:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80216c6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80216ca:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80216cc:	4413      	add	r3, r2
 80216ce:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80216d2:	8a7a      	ldrh	r2, [r7, #18]
 80216d4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80216d6:	1ad3      	subs	r3, r2, r3
 80216d8:	b29b      	uxth	r3, r3
 80216da:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80216dc:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80216de:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80216e0:	1ad3      	subs	r3, r2, r3
 80216e2:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80216e4:	8a7b      	ldrh	r3, [r7, #18]
 80216e6:	2b00      	cmp	r3, #0
 80216e8:	d00b      	beq.n	8021702 <tcp_write+0x18e>
 80216ea:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80216ee:	88fb      	ldrh	r3, [r7, #6]
 80216f0:	429a      	cmp	r2, r3
 80216f2:	d006      	beq.n	8021702 <tcp_write+0x18e>
 80216f4:	4b51      	ldr	r3, [pc, #324]	; (802183c <tcp_write+0x2c8>)
 80216f6:	f240 12e1 	movw	r2, #481	; 0x1e1
 80216fa:	4955      	ldr	r1, [pc, #340]	; (8021850 <tcp_write+0x2dc>)
 80216fc:	4851      	ldr	r0, [pc, #324]	; (8021844 <tcp_write+0x2d0>)
 80216fe:	f004 fbf7 	bl	8025ef0 <iprintf>
     *
     * We don't extend segments containing SYN/FIN flags or options
     * (len==0). The new pbuf is kept in concat_p and pbuf_cat'ed at
     * the end.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8021702:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8021706:	88fb      	ldrh	r3, [r7, #6]
 8021708:	429a      	cmp	r2, r3
 802170a:	f080 8169 	bcs.w	80219e0 <tcp_write+0x46c>
 802170e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8021710:	2b00      	cmp	r3, #0
 8021712:	f000 8165 	beq.w	80219e0 <tcp_write+0x46c>
 8021716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021718:	891b      	ldrh	r3, [r3, #8]
 802171a:	2b00      	cmp	r3, #0
 802171c:	f000 8160 	beq.w	80219e0 <tcp_write+0x46c>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8021720:	88fa      	ldrh	r2, [r7, #6]
 8021722:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8021726:	1ad2      	subs	r2, r2, r3
 8021728:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 802172a:	4293      	cmp	r3, r2
 802172c:	bfa8      	it	ge
 802172e:	4613      	movge	r3, r2
 8021730:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8021732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021734:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8021736:	797b      	ldrb	r3, [r7, #5]
 8021738:	f003 0301 	and.w	r3, r3, #1
 802173c:	2b00      	cmp	r3, #0
 802173e:	d027      	beq.n	8021790 <tcp_write+0x21c>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8021740:	f107 0012 	add.w	r0, r7, #18
 8021744:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8021746:	8bf9      	ldrh	r1, [r7, #30]
 8021748:	2301      	movs	r3, #1
 802174a:	9302      	str	r3, [sp, #8]
 802174c:	797b      	ldrb	r3, [r7, #5]
 802174e:	9301      	str	r3, [sp, #4]
 8021750:	68fb      	ldr	r3, [r7, #12]
 8021752:	9300      	str	r3, [sp, #0]
 8021754:	4603      	mov	r3, r0
 8021756:	2004      	movs	r0, #4
 8021758:	f7ff fe34 	bl	80213c4 <tcp_pbuf_prealloc>
 802175c:	6578      	str	r0, [r7, #84]	; 0x54
 802175e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021760:	2b00      	cmp	r3, #0
 8021762:	f000 8227 	beq.w	8021bb4 <tcp_write+0x640>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t*)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8021766:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021768:	6858      	ldr	r0, [r3, #4]
 802176a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 802176e:	68ba      	ldr	r2, [r7, #8]
 8021770:	4413      	add	r3, r2
 8021772:	8bfa      	ldrh	r2, [r7, #30]
 8021774:	4619      	mov	r1, r3
 8021776:	f005 f88e 	bl	8026896 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 802177a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 802177c:	f7fb fc96 	bl	801d0ac <pbuf_clen>
 8021780:	4603      	mov	r3, r0
 8021782:	461a      	mov	r2, r3
 8021784:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8021788:	4413      	add	r3, r2
 802178a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 802178e:	e03f      	b.n	8021810 <tcp_write+0x29c>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8021790:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021792:	685b      	ldr	r3, [r3, #4]
 8021794:	637b      	str	r3, [r7, #52]	; 0x34
 8021796:	e002      	b.n	802179e <tcp_write+0x22a>
 8021798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802179a:	681b      	ldr	r3, [r3, #0]
 802179c:	637b      	str	r3, [r7, #52]	; 0x34
 802179e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80217a0:	681b      	ldr	r3, [r3, #0]
 80217a2:	2b00      	cmp	r3, #0
 80217a4:	d1f8      	bne.n	8021798 <tcp_write+0x224>
        if (p->type == PBUF_ROM && (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80217a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80217a8:	7b1b      	ldrb	r3, [r3, #12]
 80217aa:	2b01      	cmp	r3, #1
 80217ac:	d115      	bne.n	80217da <tcp_write+0x266>
 80217ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80217b0:	685b      	ldr	r3, [r3, #4]
 80217b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80217b4:	8952      	ldrh	r2, [r2, #10]
 80217b6:	441a      	add	r2, r3
 80217b8:	68bb      	ldr	r3, [r7, #8]
 80217ba:	429a      	cmp	r2, r3
 80217bc:	d10d      	bne.n	80217da <tcp_write+0x266>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80217be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80217c2:	2b00      	cmp	r3, #0
 80217c4:	d006      	beq.n	80217d4 <tcp_write+0x260>
 80217c6:	4b1d      	ldr	r3, [pc, #116]	; (802183c <tcp_write+0x2c8>)
 80217c8:	f44f 7203 	mov.w	r2, #524	; 0x20c
 80217cc:	4921      	ldr	r1, [pc, #132]	; (8021854 <tcp_write+0x2e0>)
 80217ce:	481d      	ldr	r0, [pc, #116]	; (8021844 <tcp_write+0x2d0>)
 80217d0:	f004 fb8e 	bl	8025ef0 <iprintf>
          extendlen = seglen;
 80217d4:	8bfb      	ldrh	r3, [r7, #30]
 80217d6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80217d8:	e01a      	b.n	8021810 <tcp_write+0x29c>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80217da:	8bfb      	ldrh	r3, [r7, #30]
 80217dc:	2201      	movs	r2, #1
 80217de:	4619      	mov	r1, r3
 80217e0:	2004      	movs	r0, #4
 80217e2:	f7fb f857 	bl	801c894 <pbuf_alloc>
 80217e6:	6578      	str	r0, [r7, #84]	; 0x54
 80217e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80217ea:	2b00      	cmp	r3, #0
 80217ec:	f000 81e4 	beq.w	8021bb8 <tcp_write+0x644>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom*)concat_p)->payload = (const u8_t*)arg + pos;
 80217f0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80217f4:	68ba      	ldr	r2, [r7, #8]
 80217f6:	441a      	add	r2, r3
 80217f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80217fa:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80217fc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80217fe:	f7fb fc55 	bl	801d0ac <pbuf_clen>
 8021802:	4603      	mov	r3, r0
 8021804:	461a      	mov	r2, r3
 8021806:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 802180a:	4413      	add	r3, r2
 802180c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
          &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8021810:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8021814:	8bfb      	ldrh	r3, [r7, #30]
 8021816:	4413      	add	r3, r2
 8021818:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 802181c:	e0e0      	b.n	80219e0 <tcp_write+0x46c>
    }
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 802181e:	68fb      	ldr	r3, [r7, #12]
 8021820:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8021824:	2b00      	cmp	r3, #0
 8021826:	f000 80db 	beq.w	80219e0 <tcp_write+0x46c>
 802182a:	4b04      	ldr	r3, [pc, #16]	; (802183c <tcp_write+0x2c8>)
 802182c:	f240 2225 	movw	r2, #549	; 0x225
 8021830:	4909      	ldr	r1, [pc, #36]	; (8021858 <tcp_write+0x2e4>)
 8021832:	4804      	ldr	r0, [pc, #16]	; (8021844 <tcp_write+0x2d0>)
 8021834:	f004 fb5c 	bl	8025ef0 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8021838:	e0d2      	b.n	80219e0 <tcp_write+0x46c>
 802183a:	bf00      	nop
 802183c:	08028b84 	.word	0x08028b84
 8021840:	08028cac 	.word	0x08028cac
 8021844:	08028be8 	.word	0x08028be8
 8021848:	08028ce0 	.word	0x08028ce0
 802184c:	08028cf8 	.word	0x08028cf8
 8021850:	08028d18 	.word	0x08028d18
 8021854:	08028d38 	.word	0x08028d38
 8021858:	08028d64 	.word	0x08028d64
    struct pbuf *p;
    u16_t left = len - pos;
 802185c:	88fa      	ldrh	r2, [r7, #6]
 802185e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8021862:	1ad3      	subs	r3, r2, r3
 8021864:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8021866:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802186a:	b29b      	uxth	r3, r3
 802186c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 802186e:	1ad3      	subs	r3, r2, r3
 8021870:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8021872:	8b7a      	ldrh	r2, [r7, #26]
 8021874:	8bbb      	ldrh	r3, [r7, #28]
 8021876:	4293      	cmp	r3, r2
 8021878:	bf28      	it	cs
 802187a:	4613      	movcs	r3, r2
 802187c:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 802187e:	797b      	ldrb	r3, [r7, #5]
 8021880:	f003 0301 	and.w	r3, r3, #1
 8021884:	2b00      	cmp	r3, #0
 8021886:	d036      	beq.n	80218f6 <tcp_write+0x382>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8021888:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802188c:	b29a      	uxth	r2, r3
 802188e:	8b3b      	ldrh	r3, [r7, #24]
 8021890:	4413      	add	r3, r2
 8021892:	b299      	uxth	r1, r3
 8021894:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8021896:	2b00      	cmp	r3, #0
 8021898:	bf0c      	ite	eq
 802189a:	2301      	moveq	r3, #1
 802189c:	2300      	movne	r3, #0
 802189e:	b2db      	uxtb	r3, r3
 80218a0:	f107 0012 	add.w	r0, r7, #18
 80218a4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80218a6:	9302      	str	r3, [sp, #8]
 80218a8:	797b      	ldrb	r3, [r7, #5]
 80218aa:	9301      	str	r3, [sp, #4]
 80218ac:	68fb      	ldr	r3, [r7, #12]
 80218ae:	9300      	str	r3, [sp, #0]
 80218b0:	4603      	mov	r3, r0
 80218b2:	2000      	movs	r0, #0
 80218b4:	f7ff fd86 	bl	80213c4 <tcp_pbuf_prealloc>
 80218b8:	6338      	str	r0, [r7, #48]	; 0x30
 80218ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80218bc:	2b00      	cmp	r3, #0
 80218be:	f000 817d 	beq.w	8021bbc <tcp_write+0x648>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80218c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80218c4:	895b      	ldrh	r3, [r3, #10]
 80218c6:	8b3a      	ldrh	r2, [r7, #24]
 80218c8:	429a      	cmp	r2, r3
 80218ca:	d906      	bls.n	80218da <tcp_write+0x366>
 80218cc:	4b8f      	ldr	r3, [pc, #572]	; (8021b0c <tcp_write+0x598>)
 80218ce:	f240 2241 	movw	r2, #577	; 0x241
 80218d2:	498f      	ldr	r1, [pc, #572]	; (8021b10 <tcp_write+0x59c>)
 80218d4:	488f      	ldr	r0, [pc, #572]	; (8021b14 <tcp_write+0x5a0>)
 80218d6:	f004 fb0b 	bl	8025ef0 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t*)arg + pos, seglen, &chksum, &chksum_swapped);
 80218da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80218dc:	685a      	ldr	r2, [r3, #4]
 80218de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80218e2:	18d0      	adds	r0, r2, r3
 80218e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80218e8:	68ba      	ldr	r2, [r7, #8]
 80218ea:	4413      	add	r3, r2
 80218ec:	8b3a      	ldrh	r2, [r7, #24]
 80218ee:	4619      	mov	r1, r3
 80218f0:	f004 ffd1 	bl	8026896 <memcpy>
 80218f4:	e02e      	b.n	8021954 <tcp_write+0x3e0>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80218f6:	8a7b      	ldrh	r3, [r7, #18]
 80218f8:	2b00      	cmp	r3, #0
 80218fa:	d006      	beq.n	802190a <tcp_write+0x396>
 80218fc:	4b83      	ldr	r3, [pc, #524]	; (8021b0c <tcp_write+0x598>)
 80218fe:	f240 224b 	movw	r2, #587	; 0x24b
 8021902:	4985      	ldr	r1, [pc, #532]	; (8021b18 <tcp_write+0x5a4>)
 8021904:	4883      	ldr	r0, [pc, #524]	; (8021b14 <tcp_write+0x5a0>)
 8021906:	f004 faf3 	bl	8025ef0 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 802190a:	8b3b      	ldrh	r3, [r7, #24]
 802190c:	2201      	movs	r2, #1
 802190e:	4619      	mov	r1, r3
 8021910:	2000      	movs	r0, #0
 8021912:	f7fa ffbf 	bl	801c894 <pbuf_alloc>
 8021916:	6178      	str	r0, [r7, #20]
 8021918:	697b      	ldr	r3, [r7, #20]
 802191a:	2b00      	cmp	r3, #0
 802191c:	f000 8150 	beq.w	8021bc0 <tcp_write+0x64c>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom*)p2)->payload = (const u8_t*)arg + pos;
 8021920:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8021924:	68ba      	ldr	r2, [r7, #8]
 8021926:	441a      	add	r2, r3
 8021928:	697b      	ldr	r3, [r7, #20]
 802192a:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 802192c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8021930:	b29b      	uxth	r3, r3
 8021932:	2200      	movs	r2, #0
 8021934:	4619      	mov	r1, r3
 8021936:	2000      	movs	r0, #0
 8021938:	f7fa ffac 	bl	801c894 <pbuf_alloc>
 802193c:	6338      	str	r0, [r7, #48]	; 0x30
 802193e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021940:	2b00      	cmp	r3, #0
 8021942:	d103      	bne.n	802194c <tcp_write+0x3d8>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8021944:	6978      	ldr	r0, [r7, #20]
 8021946:	f7fb fb17 	bl	801cf78 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 802194a:	e13c      	b.n	8021bc6 <tcp_write+0x652>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 802194c:	6979      	ldr	r1, [r7, #20]
 802194e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8021950:	f7fb fbec 	bl	801d12c <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8021954:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8021956:	f7fb fba9 	bl	801d0ac <pbuf_clen>
 802195a:	4603      	mov	r3, r0
 802195c:	461a      	mov	r2, r3
 802195e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8021962:	4413      	add	r3, r2
 8021964:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if ((queuelen > TCP_SND_QUEUELEN) || (queuelen > TCP_SNDQUEUELEN_OVERFLOW)) {
 8021968:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 802196c:	2b0b      	cmp	r3, #11
 802196e:	d805      	bhi.n	802197c <tcp_write+0x408>
 8021970:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8021974:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8021978:	4293      	cmp	r3, r2
 802197a:	d903      	bls.n	8021984 <tcp_write+0x410>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
        queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 802197c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 802197e:	f7fb fafb 	bl	801cf78 <pbuf_free>
      goto memerr;
 8021982:	e120      	b.n	8021bc6 <tcp_write+0x652>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8021984:	68fb      	ldr	r3, [r7, #12]
 8021986:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8021988:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 802198c:	441a      	add	r2, r3
 802198e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021992:	9300      	str	r3, [sp, #0]
 8021994:	4613      	mov	r3, r2
 8021996:	2200      	movs	r2, #0
 8021998:	6b39      	ldr	r1, [r7, #48]	; 0x30
 802199a:	68f8      	ldr	r0, [r7, #12]
 802199c:	f7ff fc88 	bl	80212b0 <tcp_create_segment>
 80219a0:	64f8      	str	r0, [r7, #76]	; 0x4c
 80219a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80219a4:	2b00      	cmp	r3, #0
 80219a6:	f000 810d 	beq.w	8021bc4 <tcp_write+0x650>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80219aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80219ac:	2b00      	cmp	r3, #0
 80219ae:	d102      	bne.n	80219b6 <tcp_write+0x442>
      queue = seg;
 80219b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80219b2:	647b      	str	r3, [r7, #68]	; 0x44
 80219b4:	e00c      	b.n	80219d0 <tcp_write+0x45c>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80219b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80219b8:	2b00      	cmp	r3, #0
 80219ba:	d106      	bne.n	80219ca <tcp_write+0x456>
 80219bc:	4b53      	ldr	r3, [pc, #332]	; (8021b0c <tcp_write+0x598>)
 80219be:	f240 2285 	movw	r2, #645	; 0x285
 80219c2:	4956      	ldr	r1, [pc, #344]	; (8021b1c <tcp_write+0x5a8>)
 80219c4:	4853      	ldr	r0, [pc, #332]	; (8021b14 <tcp_write+0x5a0>)
 80219c6:	f004 fa93 	bl	8025ef0 <iprintf>
      prev_seg->next = seg;
 80219ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80219cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80219ce:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80219d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80219d2:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
      lwip_ntohl(seg->tcphdr->seqno),
      lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80219d4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80219d8:	8b3b      	ldrh	r3, [r7, #24]
 80219da:	4413      	add	r3, r2
 80219dc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80219e0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80219e4:	88fb      	ldrh	r3, [r7, #6]
 80219e6:	429a      	cmp	r2, r3
 80219e8:	f4ff af38 	bcc.w	802185c <tcp_write+0x2e8>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80219ec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80219ee:	2b00      	cmp	r3, #0
 80219f0:	d02c      	beq.n	8021a4c <tcp_write+0x4d8>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80219f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80219f4:	685b      	ldr	r3, [r3, #4]
 80219f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80219f8:	e01e      	b.n	8021a38 <tcp_write+0x4c4>
      p->tot_len += oversize_used;
 80219fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80219fc:	891a      	ldrh	r2, [r3, #8]
 80219fe:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8021a00:	4413      	add	r3, r2
 8021a02:	b29a      	uxth	r2, r3
 8021a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a06:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8021a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a0a:	681b      	ldr	r3, [r3, #0]
 8021a0c:	2b00      	cmp	r3, #0
 8021a0e:	d110      	bne.n	8021a32 <tcp_write+0x4be>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8021a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a12:	685b      	ldr	r3, [r3, #4]
 8021a14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021a16:	8952      	ldrh	r2, [r2, #10]
 8021a18:	4413      	add	r3, r2
 8021a1a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8021a1c:	68b9      	ldr	r1, [r7, #8]
 8021a1e:	4618      	mov	r0, r3
 8021a20:	f004 ff39 	bl	8026896 <memcpy>
        p->len += oversize_used;
 8021a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a26:	895a      	ldrh	r2, [r3, #10]
 8021a28:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8021a2a:	4413      	add	r3, r2
 8021a2c:	b29a      	uxth	r2, r3
 8021a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a30:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8021a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a34:	681b      	ldr	r3, [r3, #0]
 8021a36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a3a:	2b00      	cmp	r3, #0
 8021a3c:	d1dd      	bne.n	80219fa <tcp_write+0x486>
      }
    }
    last_unsent->len += oversize_used;
 8021a3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a40:	891a      	ldrh	r2, [r3, #8]
 8021a42:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8021a44:	4413      	add	r3, r2
 8021a46:	b29a      	uxth	r2, r3
 8021a48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a4a:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8021a4c:	8a7a      	ldrh	r2, [r7, #18]
 8021a4e:	68fb      	ldr	r3, [r7, #12]
 8021a50:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8021a54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021a56:	2b00      	cmp	r3, #0
 8021a58:	d018      	beq.n	8021a8c <tcp_write+0x518>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8021a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a5c:	2b00      	cmp	r3, #0
 8021a5e:	d106      	bne.n	8021a6e <tcp_write+0x4fa>
 8021a60:	4b2a      	ldr	r3, [pc, #168]	; (8021b0c <tcp_write+0x598>)
 8021a62:	f240 22bb 	movw	r2, #699	; 0x2bb
 8021a66:	492e      	ldr	r1, [pc, #184]	; (8021b20 <tcp_write+0x5ac>)
 8021a68:	482a      	ldr	r0, [pc, #168]	; (8021b14 <tcp_write+0x5a0>)
 8021a6a:	f004 fa41 	bl	8025ef0 <iprintf>
      (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8021a6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a70:	685b      	ldr	r3, [r3, #4]
 8021a72:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8021a74:	4618      	mov	r0, r3
 8021a76:	f7fb fb59 	bl	801d12c <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8021a7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a7c:	891a      	ldrh	r2, [r3, #8]
 8021a7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021a80:	891b      	ldrh	r3, [r3, #8]
 8021a82:	4413      	add	r3, r2
 8021a84:	b29a      	uxth	r2, r3
 8021a86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a88:	811a      	strh	r2, [r3, #8]
 8021a8a:	e037      	b.n	8021afc <tcp_write+0x588>
  } else if (extendlen > 0) {
 8021a8c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8021a8e:	2b00      	cmp	r3, #0
 8021a90:	d034      	beq.n	8021afc <tcp_write+0x588>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8021a92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a94:	2b00      	cmp	r3, #0
 8021a96:	d003      	beq.n	8021aa0 <tcp_write+0x52c>
 8021a98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021a9a:	685b      	ldr	r3, [r3, #4]
 8021a9c:	2b00      	cmp	r3, #0
 8021a9e:	d106      	bne.n	8021aae <tcp_write+0x53a>
 8021aa0:	4b1a      	ldr	r3, [pc, #104]	; (8021b0c <tcp_write+0x598>)
 8021aa2:	f240 22c1 	movw	r2, #705	; 0x2c1
 8021aa6:	491f      	ldr	r1, [pc, #124]	; (8021b24 <tcp_write+0x5b0>)
 8021aa8:	481a      	ldr	r0, [pc, #104]	; (8021b14 <tcp_write+0x5a0>)
 8021aaa:	f004 fa21 	bl	8025ef0 <iprintf>
      last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8021aae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021ab0:	685b      	ldr	r3, [r3, #4]
 8021ab2:	62bb      	str	r3, [r7, #40]	; 0x28
 8021ab4:	e009      	b.n	8021aca <tcp_write+0x556>
      p->tot_len += extendlen;
 8021ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021ab8:	891a      	ldrh	r2, [r3, #8]
 8021aba:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8021abc:	4413      	add	r3, r2
 8021abe:	b29a      	uxth	r2, r3
 8021ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021ac2:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8021ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021ac6:	681b      	ldr	r3, [r3, #0]
 8021ac8:	62bb      	str	r3, [r7, #40]	; 0x28
 8021aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021acc:	681b      	ldr	r3, [r3, #0]
 8021ace:	2b00      	cmp	r3, #0
 8021ad0:	d1f1      	bne.n	8021ab6 <tcp_write+0x542>
    }
    p->tot_len += extendlen;
 8021ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021ad4:	891a      	ldrh	r2, [r3, #8]
 8021ad6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8021ad8:	4413      	add	r3, r2
 8021ada:	b29a      	uxth	r2, r3
 8021adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021ade:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8021ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021ae2:	895a      	ldrh	r2, [r3, #10]
 8021ae4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8021ae6:	4413      	add	r3, r2
 8021ae8:	b29a      	uxth	r2, r3
 8021aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021aec:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8021aee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021af0:	891a      	ldrh	r2, [r3, #8]
 8021af2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8021af4:	4413      	add	r3, r2
 8021af6:	b29a      	uxth	r2, r3
 8021af8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021afa:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8021afc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021afe:	2b00      	cmp	r3, #0
 8021b00:	d112      	bne.n	8021b28 <tcp_write+0x5b4>
    pcb->unsent = queue;
 8021b02:	68fb      	ldr	r3, [r7, #12]
 8021b04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8021b06:	669a      	str	r2, [r3, #104]	; 0x68
 8021b08:	e011      	b.n	8021b2e <tcp_write+0x5ba>
 8021b0a:	bf00      	nop
 8021b0c:	08028b84 	.word	0x08028b84
 8021b10:	08028d94 	.word	0x08028d94
 8021b14:	08028be8 	.word	0x08028be8
 8021b18:	08028dd4 	.word	0x08028dd4
 8021b1c:	08028de4 	.word	0x08028de4
 8021b20:	08028df8 	.word	0x08028df8
 8021b24:	08028e30 	.word	0x08028e30
  } else {
    last_unsent->next = queue;
 8021b28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8021b2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8021b2c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8021b2e:	68fb      	ldr	r3, [r7, #12]
 8021b30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8021b32:	88fb      	ldrh	r3, [r7, #6]
 8021b34:	441a      	add	r2, r3
 8021b36:	68fb      	ldr	r3, [r7, #12]
 8021b38:	659a      	str	r2, [r3, #88]	; 0x58
  pcb->snd_buf -= len;
 8021b3a:	68fb      	ldr	r3, [r7, #12]
 8021b3c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8021b40:	88fb      	ldrh	r3, [r7, #6]
 8021b42:	1ad3      	subs	r3, r2, r3
 8021b44:	b29a      	uxth	r2, r3
 8021b46:	68fb      	ldr	r3, [r7, #12]
 8021b48:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pcb->snd_queuelen = queuelen;
 8021b4c:	68fb      	ldr	r3, [r7, #12]
 8021b4e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8021b52:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
    pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8021b56:	68fb      	ldr	r3, [r7, #12]
 8021b58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021b5c:	2b00      	cmp	r3, #0
 8021b5e:	d00e      	beq.n	8021b7e <tcp_write+0x60a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8021b60:	68fb      	ldr	r3, [r7, #12]
 8021b62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021b64:	2b00      	cmp	r3, #0
 8021b66:	d10a      	bne.n	8021b7e <tcp_write+0x60a>
 8021b68:	68fb      	ldr	r3, [r7, #12]
 8021b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021b6c:	2b00      	cmp	r3, #0
 8021b6e:	d106      	bne.n	8021b7e <tcp_write+0x60a>
 8021b70:	4b2b      	ldr	r3, [pc, #172]	; (8021c20 <tcp_write+0x6ac>)
 8021b72:	f240 22ed 	movw	r2, #749	; 0x2ed
 8021b76:	492b      	ldr	r1, [pc, #172]	; (8021c24 <tcp_write+0x6b0>)
 8021b78:	482b      	ldr	r0, [pc, #172]	; (8021c28 <tcp_write+0x6b4>)
 8021b7a:	f004 f9b9 	bl	8025ef0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE)==0)) {
 8021b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021b80:	2b00      	cmp	r3, #0
 8021b82:	d015      	beq.n	8021bb0 <tcp_write+0x63c>
 8021b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021b86:	68db      	ldr	r3, [r3, #12]
 8021b88:	2b00      	cmp	r3, #0
 8021b8a:	d011      	beq.n	8021bb0 <tcp_write+0x63c>
 8021b8c:	797b      	ldrb	r3, [r7, #5]
 8021b8e:	f003 0302 	and.w	r3, r3, #2
 8021b92:	2b00      	cmp	r3, #0
 8021b94:	d10c      	bne.n	8021bb0 <tcp_write+0x63c>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8021b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021b98:	68dc      	ldr	r4, [r3, #12]
 8021b9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8021b9c:	68db      	ldr	r3, [r3, #12]
 8021b9e:	899b      	ldrh	r3, [r3, #12]
 8021ba0:	b29d      	uxth	r5, r3
 8021ba2:	2008      	movs	r0, #8
 8021ba4:	f7f7 fd58 	bl	8019658 <lwip_htons>
 8021ba8:	4603      	mov	r3, r0
 8021baa:	432b      	orrs	r3, r5
 8021bac:	b29b      	uxth	r3, r3
 8021bae:	81a3      	strh	r3, [r4, #12]
  }

  return ERR_OK;
 8021bb0:	2300      	movs	r3, #0
 8021bb2:	e031      	b.n	8021c18 <tcp_write+0x6a4>
          goto memerr;
 8021bb4:	bf00      	nop
 8021bb6:	e006      	b.n	8021bc6 <tcp_write+0x652>
            goto memerr;
 8021bb8:	bf00      	nop
 8021bba:	e004      	b.n	8021bc6 <tcp_write+0x652>
        goto memerr;
 8021bbc:	bf00      	nop
 8021bbe:	e002      	b.n	8021bc6 <tcp_write+0x652>
        goto memerr;
 8021bc0:	bf00      	nop
 8021bc2:	e000      	b.n	8021bc6 <tcp_write+0x652>
      goto memerr;
 8021bc4:	bf00      	nop
memerr:
  pcb->flags |= TF_NAGLEMEMERR;
 8021bc6:	68fb      	ldr	r3, [r7, #12]
 8021bc8:	7e9b      	ldrb	r3, [r3, #26]
 8021bca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021bce:	b2da      	uxtb	r2, r3
 8021bd0:	68fb      	ldr	r3, [r7, #12]
 8021bd2:	769a      	strb	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8021bd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021bd6:	2b00      	cmp	r3, #0
 8021bd8:	d002      	beq.n	8021be0 <tcp_write+0x66c>
    pbuf_free(concat_p);
 8021bda:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8021bdc:	f7fb f9cc 	bl	801cf78 <pbuf_free>
  }
  if (queue != NULL) {
 8021be0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8021be2:	2b00      	cmp	r3, #0
 8021be4:	d002      	beq.n	8021bec <tcp_write+0x678>
    tcp_segs_free(queue);
 8021be6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8021be8:	f7fc fccd 	bl	801e586 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8021bec:	68fb      	ldr	r3, [r7, #12]
 8021bee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021bf2:	2b00      	cmp	r3, #0
 8021bf4:	d00e      	beq.n	8021c14 <tcp_write+0x6a0>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8021bf6:	68fb      	ldr	r3, [r7, #12]
 8021bf8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021bfa:	2b00      	cmp	r3, #0
 8021bfc:	d10a      	bne.n	8021c14 <tcp_write+0x6a0>
 8021bfe:	68fb      	ldr	r3, [r7, #12]
 8021c00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021c02:	2b00      	cmp	r3, #0
 8021c04:	d106      	bne.n	8021c14 <tcp_write+0x6a0>
 8021c06:	4b06      	ldr	r3, [pc, #24]	; (8021c20 <tcp_write+0x6ac>)
 8021c08:	f240 3202 	movw	r2, #770	; 0x302
 8021c0c:	4905      	ldr	r1, [pc, #20]	; (8021c24 <tcp_write+0x6b0>)
 8021c0e:	4806      	ldr	r0, [pc, #24]	; (8021c28 <tcp_write+0x6b4>)
 8021c10:	f004 f96e 	bl	8025ef0 <iprintf>
      pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8021c14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8021c18:	4618      	mov	r0, r3
 8021c1a:	3758      	adds	r7, #88	; 0x58
 8021c1c:	46bd      	mov	sp, r7
 8021c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8021c20:	08028b84 	.word	0x08028b84
 8021c24:	08028e68 	.word	0x08028e68
 8021c28:	08028be8 	.word	0x08028be8

08021c2c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8021c2c:	b580      	push	{r7, lr}
 8021c2e:	b08a      	sub	sp, #40	; 0x28
 8021c30:	af02      	add	r7, sp, #8
 8021c32:	6078      	str	r0, [r7, #4]
 8021c34:	460b      	mov	r3, r1
 8021c36:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8021c38:	2300      	movs	r3, #0
 8021c3a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8021c3c:	2300      	movs	r3, #0
 8021c3e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8021c40:	78fb      	ldrb	r3, [r7, #3]
 8021c42:	f003 0303 	and.w	r3, r3, #3
 8021c46:	2b00      	cmp	r3, #0
 8021c48:	d106      	bne.n	8021c58 <tcp_enqueue_flags+0x2c>
 8021c4a:	4b70      	ldr	r3, [pc, #448]	; (8021e0c <tcp_enqueue_flags+0x1e0>)
 8021c4c:	f240 321b 	movw	r2, #795	; 0x31b
 8021c50:	496f      	ldr	r1, [pc, #444]	; (8021e10 <tcp_enqueue_flags+0x1e4>)
 8021c52:	4870      	ldr	r0, [pc, #448]	; (8021e14 <tcp_enqueue_flags+0x1e8>)
 8021c54:	f004 f94c 	bl	8025ef0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);

  /* check for configured max queuelen and possible overflow (FIN flag should always come through!) */
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8021c58:	687b      	ldr	r3, [r7, #4]
 8021c5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021c5e:	2b0a      	cmp	r3, #10
 8021c60:	d806      	bhi.n	8021c70 <tcp_enqueue_flags+0x44>
 8021c62:	687b      	ldr	r3, [r7, #4]
 8021c64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021c68:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8021c6c:	4293      	cmp	r3, r2
 8021c6e:	d90e      	bls.n	8021c8e <tcp_enqueue_flags+0x62>
      ((flags & TCP_FIN) == 0)) {
 8021c70:	78fb      	ldrb	r3, [r7, #3]
 8021c72:	f003 0301 	and.w	r3, r3, #1
  if (((pcb->snd_queuelen >= TCP_SND_QUEUELEN) || (pcb->snd_queuelen > TCP_SNDQUEUELEN_OVERFLOW)) &&
 8021c76:	2b00      	cmp	r3, #0
 8021c78:	d109      	bne.n	8021c8e <tcp_enqueue_flags+0x62>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_enqueue_flags: too long queue %"U16_F" (max %"U16_F")\n",
                                       pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    pcb->flags |= TF_NAGLEMEMERR;
 8021c7a:	687b      	ldr	r3, [r7, #4]
 8021c7c:	7e9b      	ldrb	r3, [r3, #26]
 8021c7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021c82:	b2da      	uxtb	r2, r3
 8021c84:	687b      	ldr	r3, [r7, #4]
 8021c86:	769a      	strb	r2, [r3, #26]
    return ERR_MEM;
 8021c88:	f04f 33ff 	mov.w	r3, #4294967295
 8021c8c:	e0ba      	b.n	8021e04 <tcp_enqueue_flags+0x1d8>
  }

  if (flags & TCP_SYN) {
 8021c8e:	78fb      	ldrb	r3, [r7, #3]
 8021c90:	f003 0302 	and.w	r3, r3, #2
 8021c94:	2b00      	cmp	r3, #0
 8021c96:	d001      	beq.n	8021c9c <tcp_enqueue_flags+0x70>
    optflags = TF_SEG_OPTS_MSS;
 8021c98:	2301      	movs	r3, #1
 8021c9a:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host. */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8021c9c:	7ffb      	ldrb	r3, [r7, #31]
 8021c9e:	f003 0301 	and.w	r3, r3, #1
 8021ca2:	2b00      	cmp	r3, #0
 8021ca4:	d001      	beq.n	8021caa <tcp_enqueue_flags+0x7e>
 8021ca6:	2304      	movs	r3, #4
 8021ca8:	e000      	b.n	8021cac <tcp_enqueue_flags+0x80>
 8021caa:	2300      	movs	r3, #0
 8021cac:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8021cae:	7dfb      	ldrb	r3, [r7, #23]
 8021cb0:	b29b      	uxth	r3, r3
 8021cb2:	2200      	movs	r2, #0
 8021cb4:	4619      	mov	r1, r3
 8021cb6:	2000      	movs	r0, #0
 8021cb8:	f7fa fdec 	bl	801c894 <pbuf_alloc>
 8021cbc:	6138      	str	r0, [r7, #16]
 8021cbe:	693b      	ldr	r3, [r7, #16]
 8021cc0:	2b00      	cmp	r3, #0
 8021cc2:	d109      	bne.n	8021cd8 <tcp_enqueue_flags+0xac>
    pcb->flags |= TF_NAGLEMEMERR;
 8021cc4:	687b      	ldr	r3, [r7, #4]
 8021cc6:	7e9b      	ldrb	r3, [r3, #26]
 8021cc8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021ccc:	b2da      	uxtb	r2, r3
 8021cce:	687b      	ldr	r3, [r7, #4]
 8021cd0:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8021cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8021cd6:	e095      	b.n	8021e04 <tcp_enqueue_flags+0x1d8>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8021cd8:	693b      	ldr	r3, [r7, #16]
 8021cda:	895a      	ldrh	r2, [r3, #10]
 8021cdc:	7dfb      	ldrb	r3, [r7, #23]
 8021cde:	b29b      	uxth	r3, r3
 8021ce0:	429a      	cmp	r2, r3
 8021ce2:	d206      	bcs.n	8021cf2 <tcp_enqueue_flags+0xc6>
 8021ce4:	4b49      	ldr	r3, [pc, #292]	; (8021e0c <tcp_enqueue_flags+0x1e0>)
 8021ce6:	f240 3241 	movw	r2, #833	; 0x341
 8021cea:	494b      	ldr	r1, [pc, #300]	; (8021e18 <tcp_enqueue_flags+0x1ec>)
 8021cec:	4849      	ldr	r0, [pc, #292]	; (8021e14 <tcp_enqueue_flags+0x1e8>)
 8021cee:	f004 f8ff 	bl	8025ef0 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8021cf2:	687b      	ldr	r3, [r7, #4]
 8021cf4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8021cf6:	78fa      	ldrb	r2, [r7, #3]
 8021cf8:	7ffb      	ldrb	r3, [r7, #31]
 8021cfa:	9300      	str	r3, [sp, #0]
 8021cfc:	460b      	mov	r3, r1
 8021cfe:	6939      	ldr	r1, [r7, #16]
 8021d00:	6878      	ldr	r0, [r7, #4]
 8021d02:	f7ff fad5 	bl	80212b0 <tcp_create_segment>
 8021d06:	60f8      	str	r0, [r7, #12]
 8021d08:	68fb      	ldr	r3, [r7, #12]
 8021d0a:	2b00      	cmp	r3, #0
 8021d0c:	d109      	bne.n	8021d22 <tcp_enqueue_flags+0xf6>
    pcb->flags |= TF_NAGLEMEMERR;
 8021d0e:	687b      	ldr	r3, [r7, #4]
 8021d10:	7e9b      	ldrb	r3, [r3, #26]
 8021d12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021d16:	b2da      	uxtb	r2, r3
 8021d18:	687b      	ldr	r3, [r7, #4]
 8021d1a:	769a      	strb	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8021d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8021d20:	e070      	b.n	8021e04 <tcp_enqueue_flags+0x1d8>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8021d22:	68fb      	ldr	r3, [r7, #12]
 8021d24:	68db      	ldr	r3, [r3, #12]
 8021d26:	f003 0303 	and.w	r3, r3, #3
 8021d2a:	2b00      	cmp	r3, #0
 8021d2c:	d006      	beq.n	8021d3c <tcp_enqueue_flags+0x110>
 8021d2e:	4b37      	ldr	r3, [pc, #220]	; (8021e0c <tcp_enqueue_flags+0x1e0>)
 8021d30:	f240 3249 	movw	r2, #841	; 0x349
 8021d34:	4939      	ldr	r1, [pc, #228]	; (8021e1c <tcp_enqueue_flags+0x1f0>)
 8021d36:	4837      	ldr	r0, [pc, #220]	; (8021e14 <tcp_enqueue_flags+0x1e8>)
 8021d38:	f004 f8da 	bl	8025ef0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8021d3c:	68fb      	ldr	r3, [r7, #12]
 8021d3e:	891b      	ldrh	r3, [r3, #8]
 8021d40:	2b00      	cmp	r3, #0
 8021d42:	d006      	beq.n	8021d52 <tcp_enqueue_flags+0x126>
 8021d44:	4b31      	ldr	r3, [pc, #196]	; (8021e0c <tcp_enqueue_flags+0x1e0>)
 8021d46:	f240 324a 	movw	r2, #842	; 0x34a
 8021d4a:	4935      	ldr	r1, [pc, #212]	; (8021e20 <tcp_enqueue_flags+0x1f4>)
 8021d4c:	4831      	ldr	r0, [pc, #196]	; (8021e14 <tcp_enqueue_flags+0x1e8>)
 8021d4e:	f004 f8cf 	bl	8025ef0 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8021d52:	687b      	ldr	r3, [r7, #4]
 8021d54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021d56:	2b00      	cmp	r3, #0
 8021d58:	d103      	bne.n	8021d62 <tcp_enqueue_flags+0x136>
    pcb->unsent = seg;
 8021d5a:	687b      	ldr	r3, [r7, #4]
 8021d5c:	68fa      	ldr	r2, [r7, #12]
 8021d5e:	669a      	str	r2, [r3, #104]	; 0x68
 8021d60:	e00d      	b.n	8021d7e <tcp_enqueue_flags+0x152>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8021d62:	687b      	ldr	r3, [r7, #4]
 8021d64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021d66:	61bb      	str	r3, [r7, #24]
 8021d68:	e002      	b.n	8021d70 <tcp_enqueue_flags+0x144>
 8021d6a:	69bb      	ldr	r3, [r7, #24]
 8021d6c:	681b      	ldr	r3, [r3, #0]
 8021d6e:	61bb      	str	r3, [r7, #24]
 8021d70:	69bb      	ldr	r3, [r7, #24]
 8021d72:	681b      	ldr	r3, [r3, #0]
 8021d74:	2b00      	cmp	r3, #0
 8021d76:	d1f8      	bne.n	8021d6a <tcp_enqueue_flags+0x13e>
    useg->next = seg;
 8021d78:	69bb      	ldr	r3, [r7, #24]
 8021d7a:	68fa      	ldr	r2, [r7, #12]
 8021d7c:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8021d7e:	687b      	ldr	r3, [r7, #4]
 8021d80:	2200      	movs	r2, #0
 8021d82:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8021d86:	78fb      	ldrb	r3, [r7, #3]
 8021d88:	f003 0302 	and.w	r3, r3, #2
 8021d8c:	2b00      	cmp	r3, #0
 8021d8e:	d104      	bne.n	8021d9a <tcp_enqueue_flags+0x16e>
 8021d90:	78fb      	ldrb	r3, [r7, #3]
 8021d92:	f003 0301 	and.w	r3, r3, #1
 8021d96:	2b00      	cmp	r3, #0
 8021d98:	d004      	beq.n	8021da4 <tcp_enqueue_flags+0x178>
    pcb->snd_lbb++;
 8021d9a:	687b      	ldr	r3, [r7, #4]
 8021d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8021d9e:	1c5a      	adds	r2, r3, #1
 8021da0:	687b      	ldr	r3, [r7, #4]
 8021da2:	659a      	str	r2, [r3, #88]	; 0x58
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8021da4:	78fb      	ldrb	r3, [r7, #3]
 8021da6:	f003 0301 	and.w	r3, r3, #1
 8021daa:	2b00      	cmp	r3, #0
 8021dac:	d006      	beq.n	8021dbc <tcp_enqueue_flags+0x190>
    pcb->flags |= TF_FIN;
 8021dae:	687b      	ldr	r3, [r7, #4]
 8021db0:	7e9b      	ldrb	r3, [r3, #26]
 8021db2:	f043 0320 	orr.w	r3, r3, #32
 8021db6:	b2da      	uxtb	r2, r3
 8021db8:	687b      	ldr	r3, [r7, #4]
 8021dba:	769a      	strb	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8021dbc:	68fb      	ldr	r3, [r7, #12]
 8021dbe:	685b      	ldr	r3, [r3, #4]
 8021dc0:	4618      	mov	r0, r3
 8021dc2:	f7fb f973 	bl	801d0ac <pbuf_clen>
 8021dc6:	4603      	mov	r3, r0
 8021dc8:	461a      	mov	r2, r3
 8021dca:	687b      	ldr	r3, [r7, #4]
 8021dcc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021dd0:	4413      	add	r3, r2
 8021dd2:	b29a      	uxth	r2, r3
 8021dd4:	687b      	ldr	r3, [r7, #4]
 8021dd6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8021dda:	687b      	ldr	r3, [r7, #4]
 8021ddc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8021de0:	2b00      	cmp	r3, #0
 8021de2:	d00e      	beq.n	8021e02 <tcp_enqueue_flags+0x1d6>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8021de4:	687b      	ldr	r3, [r7, #4]
 8021de6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021de8:	2b00      	cmp	r3, #0
 8021dea:	d10a      	bne.n	8021e02 <tcp_enqueue_flags+0x1d6>
 8021dec:	687b      	ldr	r3, [r7, #4]
 8021dee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021df0:	2b00      	cmp	r3, #0
 8021df2:	d106      	bne.n	8021e02 <tcp_enqueue_flags+0x1d6>
 8021df4:	4b05      	ldr	r3, [pc, #20]	; (8021e0c <tcp_enqueue_flags+0x1e0>)
 8021df6:	f240 326d 	movw	r2, #877	; 0x36d
 8021dfa:	490a      	ldr	r1, [pc, #40]	; (8021e24 <tcp_enqueue_flags+0x1f8>)
 8021dfc:	4805      	ldr	r0, [pc, #20]	; (8021e14 <tcp_enqueue_flags+0x1e8>)
 8021dfe:	f004 f877 	bl	8025ef0 <iprintf>
      pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8021e02:	2300      	movs	r3, #0
}
 8021e04:	4618      	mov	r0, r3
 8021e06:	3720      	adds	r7, #32
 8021e08:	46bd      	mov	sp, r7
 8021e0a:	bd80      	pop	{r7, pc}
 8021e0c:	08028b84 	.word	0x08028b84
 8021e10:	08028e88 	.word	0x08028e88
 8021e14:	08028be8 	.word	0x08028be8
 8021e18:	08028ee0 	.word	0x08028ee0
 8021e1c:	08028f1c 	.word	0x08028f1c
 8021e20:	08028f34 	.word	0x08028f34
 8021e24:	08028f60 	.word	0x08028f60

08021e28 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8021e28:	b590      	push	{r4, r7, lr}
 8021e2a:	b08b      	sub	sp, #44	; 0x2c
 8021e2c:	af04      	add	r7, sp, #16
 8021e2e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = 0;
 8021e30:	2300      	movs	r3, #0
 8021e32:	75bb      	strb	r3, [r7, #22]
  if (pcb->flags & TF_TIMESTAMP) {
    optlen = LWIP_TCP_OPT_LENGTH(TF_SEG_OPTS_TS);
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8021e34:	7dbb      	ldrb	r3, [r7, #22]
 8021e36:	b29c      	uxth	r4, r3
 8021e38:	687b      	ldr	r3, [r7, #4]
 8021e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8021e3c:	4618      	mov	r0, r3
 8021e3e:	f7f7 fc19 	bl	8019674 <lwip_htonl>
 8021e42:	4603      	mov	r3, r0
 8021e44:	2200      	movs	r2, #0
 8021e46:	4621      	mov	r1, r4
 8021e48:	6878      	ldr	r0, [r7, #4]
 8021e4a:	f7ff f977 	bl	802113c <tcp_output_alloc_header>
 8021e4e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8021e50:	693b      	ldr	r3, [r7, #16]
 8021e52:	2b00      	cmp	r3, #0
 8021e54:	d109      	bne.n	8021e6a <tcp_send_empty_ack+0x42>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8021e56:	687b      	ldr	r3, [r7, #4]
 8021e58:	7e9b      	ldrb	r3, [r3, #26]
 8021e5a:	f043 0303 	orr.w	r3, r3, #3
 8021e5e:	b2da      	uxtb	r2, r3
 8021e60:	687b      	ldr	r3, [r7, #4]
 8021e62:	769a      	strb	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8021e64:	f06f 0301 	mvn.w	r3, #1
 8021e68:	e036      	b.n	8021ed8 <tcp_send_empty_ack+0xb0>
  if (pcb->flags & TF_TIMESTAMP) {
    tcp_build_timestamp_option(pcb, (u32_t *)(tcphdr + 1));
  }
#endif

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8021e6a:	687b      	ldr	r3, [r7, #4]
 8021e6c:	3304      	adds	r3, #4
 8021e6e:	4618      	mov	r0, r3
 8021e70:	f7f8 fcd4 	bl	801a81c <ip4_route>
 8021e74:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 8021e76:	68fb      	ldr	r3, [r7, #12]
 8021e78:	2b00      	cmp	r3, #0
 8021e7a:	d102      	bne.n	8021e82 <tcp_send_empty_ack+0x5a>
    err = ERR_RTE;
 8021e7c:	23fc      	movs	r3, #252	; 0xfc
 8021e7e:	75fb      	strb	r3, [r7, #23]
 8021e80:	e012      	b.n	8021ea8 <tcp_send_empty_ack+0x80>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
        &pcb->local_ip, &pcb->remote_ip);
    }
#endif
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip,
 8021e82:	6879      	ldr	r1, [r7, #4]
 8021e84:	687b      	ldr	r3, [r7, #4]
 8021e86:	1d18      	adds	r0, r3, #4
 8021e88:	687b      	ldr	r3, [r7, #4]
 8021e8a:	7a9c      	ldrb	r4, [r3, #10]
 8021e8c:	687b      	ldr	r3, [r7, #4]
 8021e8e:	7a5b      	ldrb	r3, [r3, #9]
 8021e90:	68fa      	ldr	r2, [r7, #12]
 8021e92:	9202      	str	r2, [sp, #8]
 8021e94:	2206      	movs	r2, #6
 8021e96:	9201      	str	r2, [sp, #4]
 8021e98:	9300      	str	r3, [sp, #0]
 8021e9a:	4623      	mov	r3, r4
 8021e9c:	4602      	mov	r2, r0
 8021e9e:	6938      	ldr	r0, [r7, #16]
 8021ea0:	f7f8 fe60 	bl	801ab64 <ip4_output_if>
 8021ea4:	4603      	mov	r3, r0
 8021ea6:	75fb      	strb	r3, [r7, #23]
      pcb->ttl, pcb->tos, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 8021ea8:	6938      	ldr	r0, [r7, #16]
 8021eaa:	f7fb f865 	bl	801cf78 <pbuf_free>

  if (err != ERR_OK) {
 8021eae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8021eb2:	2b00      	cmp	r3, #0
 8021eb4:	d007      	beq.n	8021ec6 <tcp_send_empty_ack+0x9e>
    /* let tcp_fasttmr retry sending this ACK */
    pcb->flags |= (TF_ACK_DELAY | TF_ACK_NOW);
 8021eb6:	687b      	ldr	r3, [r7, #4]
 8021eb8:	7e9b      	ldrb	r3, [r3, #26]
 8021eba:	f043 0303 	orr.w	r3, r3, #3
 8021ebe:	b2da      	uxtb	r2, r3
 8021ec0:	687b      	ldr	r3, [r7, #4]
 8021ec2:	769a      	strb	r2, [r3, #26]
 8021ec4:	e006      	b.n	8021ed4 <tcp_send_empty_ack+0xac>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8021ec6:	687b      	ldr	r3, [r7, #4]
 8021ec8:	7e9b      	ldrb	r3, [r3, #26]
 8021eca:	f023 0303 	bic.w	r3, r3, #3
 8021ece:	b2da      	uxtb	r2, r3
 8021ed0:	687b      	ldr	r3, [r7, #4]
 8021ed2:	769a      	strb	r2, [r3, #26]
  }

  return err;
 8021ed4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8021ed8:	4618      	mov	r0, r3
 8021eda:	371c      	adds	r7, #28
 8021edc:	46bd      	mov	sp, r7
 8021ede:	bd90      	pop	{r4, r7, pc}

08021ee0 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8021ee0:	b5b0      	push	{r4, r5, r7, lr}
 8021ee2:	b08a      	sub	sp, #40	; 0x28
 8021ee4:	af00      	add	r7, sp, #0
 8021ee6:	6078      	str	r0, [r7, #4]
#if TCP_CWND_DEBUG
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8021ee8:	687b      	ldr	r3, [r7, #4]
 8021eea:	7d1b      	ldrb	r3, [r3, #20]
 8021eec:	2b01      	cmp	r3, #1
 8021eee:	d106      	bne.n	8021efe <tcp_output+0x1e>
 8021ef0:	4b9b      	ldr	r3, [pc, #620]	; (8022160 <tcp_output+0x280>)
 8021ef2:	f240 32ed 	movw	r2, #1005	; 0x3ed
 8021ef6:	499b      	ldr	r1, [pc, #620]	; (8022164 <tcp_output+0x284>)
 8021ef8:	489b      	ldr	r0, [pc, #620]	; (8022168 <tcp_output+0x288>)
 8021efa:	f003 fff9 	bl	8025ef0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8021efe:	4b9b      	ldr	r3, [pc, #620]	; (802216c <tcp_output+0x28c>)
 8021f00:	681a      	ldr	r2, [r3, #0]
 8021f02:	687b      	ldr	r3, [r7, #4]
 8021f04:	429a      	cmp	r2, r3
 8021f06:	d101      	bne.n	8021f0c <tcp_output+0x2c>
    return ERR_OK;
 8021f08:	2300      	movs	r3, #0
 8021f0a:	e1cd      	b.n	80222a8 <tcp_output+0x3c8>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8021f0c:	687b      	ldr	r3, [r7, #4]
 8021f0e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8021f12:	687b      	ldr	r3, [r7, #4]
 8021f14:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8021f18:	429a      	cmp	r2, r3
 8021f1a:	d203      	bcs.n	8021f24 <tcp_output+0x44>
 8021f1c:	687b      	ldr	r3, [r7, #4]
 8021f1e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8021f22:	e002      	b.n	8021f2a <tcp_output+0x4a>
 8021f24:	687b      	ldr	r3, [r7, #4]
 8021f26:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8021f2a:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8021f2c:	687b      	ldr	r3, [r7, #4]
 8021f2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8021f30:	627b      	str	r3, [r7, #36]	; 0x24
   * because the ->unsent queue is empty or because the window does
   * not allow it), construct an empty ACK segment and send it.
   *
   * If data is to be sent, we will just piggyback the ACK (see below).
   */
  if (pcb->flags & TF_ACK_NOW &&
 8021f32:	687b      	ldr	r3, [r7, #4]
 8021f34:	7e9b      	ldrb	r3, [r3, #26]
 8021f36:	f003 0302 	and.w	r3, r3, #2
 8021f3a:	2b00      	cmp	r3, #0
 8021f3c:	d017      	beq.n	8021f6e <tcp_output+0x8e>
 8021f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021f40:	2b00      	cmp	r3, #0
 8021f42:	d00f      	beq.n	8021f64 <tcp_output+0x84>
     (seg == NULL ||
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd)) {
 8021f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021f46:	68db      	ldr	r3, [r3, #12]
 8021f48:	685b      	ldr	r3, [r3, #4]
 8021f4a:	4618      	mov	r0, r3
 8021f4c:	f7f7 fb92 	bl	8019674 <lwip_htonl>
 8021f50:	4602      	mov	r2, r0
 8021f52:	687b      	ldr	r3, [r7, #4]
 8021f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021f56:	1ad3      	subs	r3, r2, r3
 8021f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021f5a:	8912      	ldrh	r2, [r2, #8]
 8021f5c:	441a      	add	r2, r3
     (seg == NULL ||
 8021f5e:	69bb      	ldr	r3, [r7, #24]
 8021f60:	429a      	cmp	r2, r3
 8021f62:	d904      	bls.n	8021f6e <tcp_output+0x8e>
     return tcp_send_empty_ack(pcb);
 8021f64:	6878      	ldr	r0, [r7, #4]
 8021f66:	f7ff ff5f 	bl	8021e28 <tcp_send_empty_ack>
 8021f6a:	4603      	mov	r3, r0
 8021f6c:	e19c      	b.n	80222a8 <tcp_output+0x3c8>
  }

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8021f6e:	687b      	ldr	r3, [r7, #4]
 8021f70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8021f72:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8021f74:	6a3b      	ldr	r3, [r7, #32]
 8021f76:	2b00      	cmp	r3, #0
 8021f78:	d007      	beq.n	8021f8a <tcp_output+0xaa>
    for (; useg->next != NULL; useg = useg->next);
 8021f7a:	e002      	b.n	8021f82 <tcp_output+0xa2>
 8021f7c:	6a3b      	ldr	r3, [r7, #32]
 8021f7e:	681b      	ldr	r3, [r3, #0]
 8021f80:	623b      	str	r3, [r7, #32]
 8021f82:	6a3b      	ldr	r3, [r7, #32]
 8021f84:	681b      	ldr	r3, [r3, #0]
 8021f86:	2b00      	cmp	r3, #0
 8021f88:	d1f8      	bne.n	8021f7c <tcp_output+0x9c>
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 8021f8a:	687b      	ldr	r3, [r7, #4]
 8021f8c:	3304      	adds	r3, #4
 8021f8e:	4618      	mov	r0, r3
 8021f90:	f7f8 fc44 	bl	801a81c <ip4_route>
 8021f94:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8021f96:	697b      	ldr	r3, [r7, #20]
 8021f98:	2b00      	cmp	r3, #0
 8021f9a:	d102      	bne.n	8021fa2 <tcp_output+0xc2>
    return ERR_RTE;
 8021f9c:	f06f 0303 	mvn.w	r3, #3
 8021fa0:	e182      	b.n	80222a8 <tcp_output+0x3c8>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8021fa2:	687b      	ldr	r3, [r7, #4]
 8021fa4:	2b00      	cmp	r3, #0
 8021fa6:	d003      	beq.n	8021fb0 <tcp_output+0xd0>
 8021fa8:	687b      	ldr	r3, [r7, #4]
 8021faa:	681b      	ldr	r3, [r3, #0]
 8021fac:	2b00      	cmp	r3, #0
 8021fae:	d111      	bne.n	8021fd4 <tcp_output+0xf4>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8021fb0:	697b      	ldr	r3, [r7, #20]
 8021fb2:	2b00      	cmp	r3, #0
 8021fb4:	d002      	beq.n	8021fbc <tcp_output+0xdc>
 8021fb6:	697b      	ldr	r3, [r7, #20]
 8021fb8:	3304      	adds	r3, #4
 8021fba:	e000      	b.n	8021fbe <tcp_output+0xde>
 8021fbc:	2300      	movs	r3, #0
 8021fbe:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8021fc0:	693b      	ldr	r3, [r7, #16]
 8021fc2:	2b00      	cmp	r3, #0
 8021fc4:	d102      	bne.n	8021fcc <tcp_output+0xec>
      return ERR_RTE;
 8021fc6:	f06f 0303 	mvn.w	r3, #3
 8021fca:	e16d      	b.n	80222a8 <tcp_output+0x3c8>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8021fcc:	693b      	ldr	r3, [r7, #16]
 8021fce:	681a      	ldr	r2, [r3, #0]
 8021fd0:	687b      	ldr	r3, [r7, #4]
 8021fd2:	601a      	str	r2, [r3, #0]
   * with part of the unsent segment (which will engage zero-window probing upon
   * reception of the zero window update from the receiver). This ensures the
   * subsequent window update is reliably received. With the goal of being lightweight,
   * we avoid splitting the unsent segment and treat the window as already zero.
   */
  if (seg != NULL &&
 8021fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021fd6:	2b00      	cmp	r3, #0
 8021fd8:	f000 813e 	beq.w	8022258 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8021fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021fde:	68db      	ldr	r3, [r3, #12]
 8021fe0:	685b      	ldr	r3, [r3, #4]
 8021fe2:	4618      	mov	r0, r3
 8021fe4:	f7f7 fb46 	bl	8019674 <lwip_htonl>
 8021fe8:	4602      	mov	r2, r0
 8021fea:	687b      	ldr	r3, [r7, #4]
 8021fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021fee:	1ad3      	subs	r3, r2, r3
 8021ff0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021ff2:	8912      	ldrh	r2, [r2, #8]
 8021ff4:	441a      	add	r2, r3
  if (seg != NULL &&
 8021ff6:	69bb      	ldr	r3, [r7, #24]
 8021ff8:	429a      	cmp	r2, r3
 8021ffa:	f240 812d 	bls.w	8022258 <tcp_output+0x378>
      lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd &&
 8021ffe:	69bb      	ldr	r3, [r7, #24]
 8022000:	2b00      	cmp	r3, #0
 8022002:	f000 8129 	beq.w	8022258 <tcp_output+0x378>
      wnd > 0 && wnd == pcb->snd_wnd && pcb->unacked == NULL) {
 8022006:	687b      	ldr	r3, [r7, #4]
 8022008:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 802200c:	461a      	mov	r2, r3
 802200e:	69bb      	ldr	r3, [r7, #24]
 8022010:	429a      	cmp	r2, r3
 8022012:	f040 8121 	bne.w	8022258 <tcp_output+0x378>
 8022016:	687b      	ldr	r3, [r7, #4]
 8022018:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 802201a:	2b00      	cmp	r3, #0
 802201c:	f040 811c 	bne.w	8022258 <tcp_output+0x378>
    /* Start the persist timer */
    if (pcb->persist_backoff == 0) {
 8022020:	687b      	ldr	r3, [r7, #4]
 8022022:	f893 3095 	ldrb.w	r3, [r3, #149]	; 0x95
 8022026:	2b00      	cmp	r3, #0
 8022028:	f040 812b 	bne.w	8022282 <tcp_output+0x3a2>
      pcb->persist_cnt = 0;
 802202c:	687b      	ldr	r3, [r7, #4]
 802202e:	2200      	movs	r2, #0
 8022030:	f883 2094 	strb.w	r2, [r3, #148]	; 0x94
      pcb->persist_backoff = 1;
 8022034:	687b      	ldr	r3, [r7, #4]
 8022036:	2201      	movs	r2, #1
 8022038:	f883 2095 	strb.w	r2, [r3, #149]	; 0x95
    }
    goto output_done;
 802203c:	e121      	b.n	8022282 <tcp_output+0x3a2>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 802203e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022040:	68db      	ldr	r3, [r3, #12]
 8022042:	899b      	ldrh	r3, [r3, #12]
 8022044:	b29b      	uxth	r3, r3
 8022046:	4618      	mov	r0, r3
 8022048:	f7f7 fb06 	bl	8019658 <lwip_htons>
 802204c:	4603      	mov	r3, r0
 802204e:	f003 0304 	and.w	r3, r3, #4
 8022052:	2b00      	cmp	r3, #0
 8022054:	d006      	beq.n	8022064 <tcp_output+0x184>
 8022056:	4b42      	ldr	r3, [pc, #264]	; (8022160 <tcp_output+0x280>)
 8022058:	f240 4246 	movw	r2, #1094	; 0x446
 802205c:	4944      	ldr	r1, [pc, #272]	; (8022170 <tcp_output+0x290>)
 802205e:	4842      	ldr	r0, [pc, #264]	; (8022168 <tcp_output+0x288>)
 8022060:	f003 ff46 	bl	8025ef0 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8022064:	687b      	ldr	r3, [r7, #4]
 8022066:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8022068:	2b00      	cmp	r3, #0
 802206a:	d01f      	beq.n	80220ac <tcp_output+0x1cc>
 802206c:	687b      	ldr	r3, [r7, #4]
 802206e:	7e9b      	ldrb	r3, [r3, #26]
 8022070:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8022074:	2b00      	cmp	r3, #0
 8022076:	d119      	bne.n	80220ac <tcp_output+0x1cc>
 8022078:	687b      	ldr	r3, [r7, #4]
 802207a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 802207c:	2b00      	cmp	r3, #0
 802207e:	d00b      	beq.n	8022098 <tcp_output+0x1b8>
 8022080:	687b      	ldr	r3, [r7, #4]
 8022082:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8022084:	681b      	ldr	r3, [r3, #0]
 8022086:	2b00      	cmp	r3, #0
 8022088:	d110      	bne.n	80220ac <tcp_output+0x1cc>
 802208a:	687b      	ldr	r3, [r7, #4]
 802208c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 802208e:	891a      	ldrh	r2, [r3, #8]
 8022090:	687b      	ldr	r3, [r7, #4]
 8022092:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8022094:	429a      	cmp	r2, r3
 8022096:	d209      	bcs.n	80220ac <tcp_output+0x1cc>
 8022098:	687b      	ldr	r3, [r7, #4]
 802209a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 802209e:	2b00      	cmp	r3, #0
 80220a0:	d004      	beq.n	80220ac <tcp_output+0x1cc>
 80220a2:	687b      	ldr	r3, [r7, #4]
 80220a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80220a8:	2b0a      	cmp	r3, #10
 80220aa:	d901      	bls.n	80220b0 <tcp_output+0x1d0>
 80220ac:	2301      	movs	r3, #1
 80220ae:	e000      	b.n	80220b2 <tcp_output+0x1d2>
 80220b0:	2300      	movs	r3, #0
 80220b2:	2b00      	cmp	r3, #0
 80220b4:	d106      	bne.n	80220c4 <tcp_output+0x1e4>
      ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80220b6:	687b      	ldr	r3, [r7, #4]
 80220b8:	7e9b      	ldrb	r3, [r3, #26]
 80220ba:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80220be:	2b00      	cmp	r3, #0
 80220c0:	f000 80e1 	beq.w	8022286 <tcp_output+0x3a6>
                            pcb->lastack,
                            lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80220c4:	687b      	ldr	r3, [r7, #4]
 80220c6:	7d1b      	ldrb	r3, [r3, #20]
 80220c8:	2b02      	cmp	r3, #2
 80220ca:	d00c      	beq.n	80220e6 <tcp_output+0x206>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80220cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80220ce:	68dc      	ldr	r4, [r3, #12]
 80220d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80220d2:	68db      	ldr	r3, [r3, #12]
 80220d4:	899b      	ldrh	r3, [r3, #12]
 80220d6:	b29d      	uxth	r5, r3
 80220d8:	2010      	movs	r0, #16
 80220da:	f7f7 fabd 	bl	8019658 <lwip_htons>
 80220de:	4603      	mov	r3, r0
 80220e0:	432b      	orrs	r3, r5
 80220e2:	b29b      	uxth	r3, r3
 80220e4:	81a3      	strh	r3, [r4, #12]
    }

#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    err = tcp_output_segment(seg, pcb, netif);
 80220e6:	697a      	ldr	r2, [r7, #20]
 80220e8:	6879      	ldr	r1, [r7, #4]
 80220ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80220ec:	f000 f8e0 	bl	80222b0 <tcp_output_segment>
 80220f0:	4603      	mov	r3, r0
 80220f2:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80220f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80220f8:	2b00      	cmp	r3, #0
 80220fa:	d009      	beq.n	8022110 <tcp_output+0x230>
      /* segment could not be sent, for whatever reason */
      pcb->flags |= TF_NAGLEMEMERR;
 80220fc:	687b      	ldr	r3, [r7, #4]
 80220fe:	7e9b      	ldrb	r3, [r3, #26]
 8022100:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8022104:	b2da      	uxtb	r2, r3
 8022106:	687b      	ldr	r3, [r7, #4]
 8022108:	769a      	strb	r2, [r3, #26]
      return err;
 802210a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 802210e:	e0cb      	b.n	80222a8 <tcp_output+0x3c8>
    }
    pcb->unsent = seg->next;
 8022110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022112:	681a      	ldr	r2, [r3, #0]
 8022114:	687b      	ldr	r3, [r7, #4]
 8022116:	669a      	str	r2, [r3, #104]	; 0x68
    if (pcb->state != SYN_SENT) {
 8022118:	687b      	ldr	r3, [r7, #4]
 802211a:	7d1b      	ldrb	r3, [r3, #20]
 802211c:	2b02      	cmp	r3, #2
 802211e:	d006      	beq.n	802212e <tcp_output+0x24e>
      pcb->flags &= ~(TF_ACK_DELAY | TF_ACK_NOW);
 8022120:	687b      	ldr	r3, [r7, #4]
 8022122:	7e9b      	ldrb	r3, [r3, #26]
 8022124:	f023 0303 	bic.w	r3, r3, #3
 8022128:	b2da      	uxtb	r2, r3
 802212a:	687b      	ldr	r3, [r7, #4]
 802212c:	769a      	strb	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 802212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022130:	68db      	ldr	r3, [r3, #12]
 8022132:	685b      	ldr	r3, [r3, #4]
 8022134:	4618      	mov	r0, r3
 8022136:	f7f7 fa9d 	bl	8019674 <lwip_htonl>
 802213a:	4604      	mov	r4, r0
 802213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802213e:	891b      	ldrh	r3, [r3, #8]
 8022140:	461d      	mov	r5, r3
 8022142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022144:	68db      	ldr	r3, [r3, #12]
 8022146:	899b      	ldrh	r3, [r3, #12]
 8022148:	b29b      	uxth	r3, r3
 802214a:	4618      	mov	r0, r3
 802214c:	f7f7 fa84 	bl	8019658 <lwip_htons>
 8022150:	4603      	mov	r3, r0
 8022152:	f003 0303 	and.w	r3, r3, #3
 8022156:	2b00      	cmp	r3, #0
 8022158:	d00c      	beq.n	8022174 <tcp_output+0x294>
 802215a:	2301      	movs	r3, #1
 802215c:	e00b      	b.n	8022176 <tcp_output+0x296>
 802215e:	bf00      	nop
 8022160:	08028b84 	.word	0x08028b84
 8022164:	08028f88 	.word	0x08028f88
 8022168:	08028be8 	.word	0x08028be8
 802216c:	2000e8a4 	.word	0x2000e8a4
 8022170:	08028fb0 	.word	0x08028fb0
 8022174:	2300      	movs	r3, #0
 8022176:	442b      	add	r3, r5
 8022178:	4423      	add	r3, r4
 802217a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 802217c:	687b      	ldr	r3, [r7, #4]
 802217e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8022180:	68bb      	ldr	r3, [r7, #8]
 8022182:	1ad3      	subs	r3, r2, r3
 8022184:	2b00      	cmp	r3, #0
 8022186:	da02      	bge.n	802218e <tcp_output+0x2ae>
      pcb->snd_nxt = snd_nxt;
 8022188:	687b      	ldr	r3, [r7, #4]
 802218a:	68ba      	ldr	r2, [r7, #8]
 802218c:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 802218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022190:	891b      	ldrh	r3, [r3, #8]
 8022192:	461c      	mov	r4, r3
 8022194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022196:	68db      	ldr	r3, [r3, #12]
 8022198:	899b      	ldrh	r3, [r3, #12]
 802219a:	b29b      	uxth	r3, r3
 802219c:	4618      	mov	r0, r3
 802219e:	f7f7 fa5b 	bl	8019658 <lwip_htons>
 80221a2:	4603      	mov	r3, r0
 80221a4:	f003 0303 	and.w	r3, r3, #3
 80221a8:	2b00      	cmp	r3, #0
 80221aa:	d001      	beq.n	80221b0 <tcp_output+0x2d0>
 80221ac:	2301      	movs	r3, #1
 80221ae:	e000      	b.n	80221b2 <tcp_output+0x2d2>
 80221b0:	2300      	movs	r3, #0
 80221b2:	4423      	add	r3, r4
 80221b4:	2b00      	cmp	r3, #0
 80221b6:	d049      	beq.n	802224c <tcp_output+0x36c>
      seg->next = NULL;
 80221b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80221ba:	2200      	movs	r2, #0
 80221bc:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80221be:	687b      	ldr	r3, [r7, #4]
 80221c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80221c2:	2b00      	cmp	r3, #0
 80221c4:	d105      	bne.n	80221d2 <tcp_output+0x2f2>
        pcb->unacked = seg;
 80221c6:	687b      	ldr	r3, [r7, #4]
 80221c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80221ca:	66da      	str	r2, [r3, #108]	; 0x6c
        useg = seg;
 80221cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80221ce:	623b      	str	r3, [r7, #32]
 80221d0:	e03f      	b.n	8022252 <tcp_output+0x372>
      /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80221d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80221d4:	68db      	ldr	r3, [r3, #12]
 80221d6:	685b      	ldr	r3, [r3, #4]
 80221d8:	4618      	mov	r0, r3
 80221da:	f7f7 fa4b 	bl	8019674 <lwip_htonl>
 80221de:	4604      	mov	r4, r0
 80221e0:	6a3b      	ldr	r3, [r7, #32]
 80221e2:	68db      	ldr	r3, [r3, #12]
 80221e4:	685b      	ldr	r3, [r3, #4]
 80221e6:	4618      	mov	r0, r3
 80221e8:	f7f7 fa44 	bl	8019674 <lwip_htonl>
 80221ec:	4603      	mov	r3, r0
 80221ee:	1ae3      	subs	r3, r4, r3
 80221f0:	2b00      	cmp	r3, #0
 80221f2:	da24      	bge.n	802223e <tcp_output+0x35e>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80221f4:	687b      	ldr	r3, [r7, #4]
 80221f6:	336c      	adds	r3, #108	; 0x6c
 80221f8:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80221fa:	e002      	b.n	8022202 <tcp_output+0x322>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
              cur_seg = &((*cur_seg)->next );
 80221fc:	69fb      	ldr	r3, [r7, #28]
 80221fe:	681b      	ldr	r3, [r3, #0]
 8022200:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8022202:	69fb      	ldr	r3, [r7, #28]
 8022204:	681b      	ldr	r3, [r3, #0]
 8022206:	2b00      	cmp	r3, #0
 8022208:	d011      	beq.n	802222e <tcp_output+0x34e>
            TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 802220a:	69fb      	ldr	r3, [r7, #28]
 802220c:	681b      	ldr	r3, [r3, #0]
 802220e:	68db      	ldr	r3, [r3, #12]
 8022210:	685b      	ldr	r3, [r3, #4]
 8022212:	4618      	mov	r0, r3
 8022214:	f7f7 fa2e 	bl	8019674 <lwip_htonl>
 8022218:	4604      	mov	r4, r0
 802221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802221c:	68db      	ldr	r3, [r3, #12]
 802221e:	685b      	ldr	r3, [r3, #4]
 8022220:	4618      	mov	r0, r3
 8022222:	f7f7 fa27 	bl	8019674 <lwip_htonl>
 8022226:	4603      	mov	r3, r0
 8022228:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 802222a:	2b00      	cmp	r3, #0
 802222c:	dbe6      	blt.n	80221fc <tcp_output+0x31c>
          }
          seg->next = (*cur_seg);
 802222e:	69fb      	ldr	r3, [r7, #28]
 8022230:	681a      	ldr	r2, [r3, #0]
 8022232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022234:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8022236:	69fb      	ldr	r3, [r7, #28]
 8022238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802223a:	601a      	str	r2, [r3, #0]
 802223c:	e009      	b.n	8022252 <tcp_output+0x372>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 802223e:	6a3b      	ldr	r3, [r7, #32]
 8022240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8022242:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 8022244:	6a3b      	ldr	r3, [r7, #32]
 8022246:	681b      	ldr	r3, [r3, #0]
 8022248:	623b      	str	r3, [r7, #32]
 802224a:	e002      	b.n	8022252 <tcp_output+0x372>
        }
      }
    /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 802224c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 802224e:	f7fc f9ae 	bl	801e5ae <tcp_seg_free>
    }
    seg = pcb->unsent;
 8022252:	687b      	ldr	r3, [r7, #4]
 8022254:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8022256:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8022258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802225a:	2b00      	cmp	r3, #0
 802225c:	d014      	beq.n	8022288 <tcp_output+0x3a8>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 802225e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022260:	68db      	ldr	r3, [r3, #12]
 8022262:	685b      	ldr	r3, [r3, #4]
 8022264:	4618      	mov	r0, r3
 8022266:	f7f7 fa05 	bl	8019674 <lwip_htonl>
 802226a:	4602      	mov	r2, r0
 802226c:	687b      	ldr	r3, [r7, #4]
 802226e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8022270:	1ad3      	subs	r3, r2, r3
 8022272:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8022274:	8912      	ldrh	r2, [r2, #8]
 8022276:	441a      	add	r2, r3
  while (seg != NULL &&
 8022278:	69bb      	ldr	r3, [r7, #24]
 802227a:	429a      	cmp	r2, r3
 802227c:	f67f aedf 	bls.w	802203e <tcp_output+0x15e>
 8022280:	e002      	b.n	8022288 <tcp_output+0x3a8>
    goto output_done;
 8022282:	bf00      	nop
 8022284:	e000      	b.n	8022288 <tcp_output+0x3a8>
      break;
 8022286:	bf00      	nop
  }
output_done:
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8022288:	687b      	ldr	r3, [r7, #4]
 802228a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 802228c:	2b00      	cmp	r3, #0
 802228e:	d103      	bne.n	8022298 <tcp_output+0x3b8>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8022290:	687b      	ldr	r3, [r7, #4]
 8022292:	2200      	movs	r2, #0
 8022294:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  pcb->flags &= ~TF_NAGLEMEMERR;
 8022298:	687b      	ldr	r3, [r7, #4]
 802229a:	7e9b      	ldrb	r3, [r3, #26]
 802229c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80222a0:	b2da      	uxtb	r2, r3
 80222a2:	687b      	ldr	r3, [r7, #4]
 80222a4:	769a      	strb	r2, [r3, #26]
  return ERR_OK;
 80222a6:	2300      	movs	r3, #0
}
 80222a8:	4618      	mov	r0, r3
 80222aa:	3728      	adds	r7, #40	; 0x28
 80222ac:	46bd      	mov	sp, r7
 80222ae:	bdb0      	pop	{r4, r5, r7, pc}

080222b0 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80222b0:	b5b0      	push	{r4, r5, r7, lr}
 80222b2:	b08c      	sub	sp, #48	; 0x30
 80222b4:	af04      	add	r7, sp, #16
 80222b6:	60f8      	str	r0, [r7, #12]
 80222b8:	60b9      	str	r1, [r7, #8]
 80222ba:	607a      	str	r2, [r7, #4]
  err_t err;
  u16_t len;
  u32_t *opts;

  if (seg->p->ref != 1) {
 80222bc:	68fb      	ldr	r3, [r7, #12]
 80222be:	685b      	ldr	r3, [r3, #4]
 80222c0:	89db      	ldrh	r3, [r3, #14]
 80222c2:	2b01      	cmp	r3, #1
 80222c4:	d001      	beq.n	80222ca <tcp_output_segment+0x1a>
    /* This can happen if the pbuf of this segment is still referenced by the
       netif driver due to deferred transmission. Since this function modifies
       p->len, we must not continue in this case. */
    return ERR_OK;
 80222c6:	2300      	movs	r3, #0
 80222c8:	e08b      	b.n	80223e2 <tcp_output_segment+0x132>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80222ca:	68fb      	ldr	r3, [r7, #12]
 80222cc:	68dc      	ldr	r4, [r3, #12]
 80222ce:	68bb      	ldr	r3, [r7, #8]
 80222d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80222d2:	4618      	mov	r0, r3
 80222d4:	f7f7 f9ce 	bl	8019674 <lwip_htonl>
 80222d8:	4603      	mov	r3, r0
 80222da:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80222dc:	68fb      	ldr	r3, [r7, #12]
 80222de:	68dc      	ldr	r4, [r3, #12]
 80222e0:	68bb      	ldr	r3, [r7, #8]
 80222e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80222e4:	4618      	mov	r0, r3
 80222e6:	f7f7 f9b7 	bl	8019658 <lwip_htons>
 80222ea:	4603      	mov	r3, r0
 80222ec:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80222ee:	68bb      	ldr	r3, [r7, #8]
 80222f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80222f2:	68ba      	ldr	r2, [r7, #8]
 80222f4:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80222f6:	441a      	add	r2, r3
 80222f8:	68bb      	ldr	r3, [r7, #8]
 80222fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80222fc:	68fb      	ldr	r3, [r7, #12]
 80222fe:	68db      	ldr	r3, [r3, #12]
 8022300:	3314      	adds	r3, #20
 8022302:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8022304:	68fb      	ldr	r3, [r7, #12]
 8022306:	7a9b      	ldrb	r3, [r3, #10]
 8022308:	f003 0301 	and.w	r3, r3, #1
 802230c:	2b00      	cmp	r3, #0
 802230e:	d014      	beq.n	802233a <tcp_output_segment+0x8a>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss(TCP_MSS, &pcb->local_ip, &pcb->remote_ip);
 8022310:	68bb      	ldr	r3, [r7, #8]
 8022312:	3304      	adds	r3, #4
 8022314:	4619      	mov	r1, r3
 8022316:	f44f 7034 	mov.w	r0, #720	; 0x2d0
 802231a:	f7fc fc73 	bl	801ec04 <tcp_eff_send_mss_impl>
 802231e:	4603      	mov	r3, r0
 8022320:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8022322:	8b7b      	ldrh	r3, [r7, #26]
 8022324:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8022328:	4618      	mov	r0, r3
 802232a:	f7f7 f9a3 	bl	8019674 <lwip_htonl>
 802232e:	4602      	mov	r2, r0
 8022330:	69fb      	ldr	r3, [r7, #28]
 8022332:	601a      	str	r2, [r3, #0]
    opts += 1;
 8022334:	69fb      	ldr	r3, [r7, #28]
 8022336:	3304      	adds	r3, #4
 8022338:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 802233a:	68bb      	ldr	r3, [r7, #8]
 802233c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8022340:	2b00      	cmp	r3, #0
 8022342:	da02      	bge.n	802234a <tcp_output_segment+0x9a>
    pcb->rtime = 0;
 8022344:	68bb      	ldr	r3, [r7, #8]
 8022346:	2200      	movs	r2, #0
 8022348:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 802234a:	68bb      	ldr	r3, [r7, #8]
 802234c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802234e:	2b00      	cmp	r3, #0
 8022350:	d10c      	bne.n	802236c <tcp_output_segment+0xbc>
    pcb->rttest = tcp_ticks;
 8022352:	4b26      	ldr	r3, [pc, #152]	; (80223ec <tcp_output_segment+0x13c>)
 8022354:	681a      	ldr	r2, [r3, #0]
 8022356:	68bb      	ldr	r3, [r7, #8]
 8022358:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 802235a:	68fb      	ldr	r3, [r7, #12]
 802235c:	68db      	ldr	r3, [r3, #12]
 802235e:	685b      	ldr	r3, [r3, #4]
 8022360:	4618      	mov	r0, r3
 8022362:	f7f7 f987 	bl	8019674 <lwip_htonl>
 8022366:	4602      	mov	r2, r0
 8022368:	68bb      	ldr	r3, [r7, #8]
 802236a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
          lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
          seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 802236c:	68fb      	ldr	r3, [r7, #12]
 802236e:	68db      	ldr	r3, [r3, #12]
 8022370:	461a      	mov	r2, r3
 8022372:	68fb      	ldr	r3, [r7, #12]
 8022374:	685b      	ldr	r3, [r3, #4]
 8022376:	685b      	ldr	r3, [r3, #4]
 8022378:	1ad3      	subs	r3, r2, r3
 802237a:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 802237c:	68fb      	ldr	r3, [r7, #12]
 802237e:	685b      	ldr	r3, [r3, #4]
 8022380:	68fa      	ldr	r2, [r7, #12]
 8022382:	6852      	ldr	r2, [r2, #4]
 8022384:	8951      	ldrh	r1, [r2, #10]
 8022386:	8b3a      	ldrh	r2, [r7, #24]
 8022388:	1a8a      	subs	r2, r1, r2
 802238a:	b292      	uxth	r2, r2
 802238c:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 802238e:	68fb      	ldr	r3, [r7, #12]
 8022390:	685b      	ldr	r3, [r3, #4]
 8022392:	68fa      	ldr	r2, [r7, #12]
 8022394:	6852      	ldr	r2, [r2, #4]
 8022396:	8911      	ldrh	r1, [r2, #8]
 8022398:	8b3a      	ldrh	r2, [r7, #24]
 802239a:	1a8a      	subs	r2, r1, r2
 802239c:	b292      	uxth	r2, r2
 802239e:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80223a0:	68fb      	ldr	r3, [r7, #12]
 80223a2:	685b      	ldr	r3, [r3, #4]
 80223a4:	68fa      	ldr	r2, [r7, #12]
 80223a6:	68d2      	ldr	r2, [r2, #12]
 80223a8:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80223aa:	68fb      	ldr	r3, [r7, #12]
 80223ac:	68db      	ldr	r3, [r3, #12]
 80223ae:	2200      	movs	r2, #0
 80223b0:	741a      	strb	r2, [r3, #16]
 80223b2:	2200      	movs	r2, #0
 80223b4:	745a      	strb	r2, [r3, #17]
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80223b6:	68fb      	ldr	r3, [r7, #12]
 80223b8:	6858      	ldr	r0, [r3, #4]
 80223ba:	68b9      	ldr	r1, [r7, #8]
 80223bc:	68bb      	ldr	r3, [r7, #8]
 80223be:	1d1c      	adds	r4, r3, #4
 80223c0:	68bb      	ldr	r3, [r7, #8]
 80223c2:	7a9d      	ldrb	r5, [r3, #10]
 80223c4:	68bb      	ldr	r3, [r7, #8]
 80223c6:	7a5b      	ldrb	r3, [r3, #9]
 80223c8:	687a      	ldr	r2, [r7, #4]
 80223ca:	9202      	str	r2, [sp, #8]
 80223cc:	2206      	movs	r2, #6
 80223ce:	9201      	str	r2, [sp, #4]
 80223d0:	9300      	str	r3, [sp, #0]
 80223d2:	462b      	mov	r3, r5
 80223d4:	4622      	mov	r2, r4
 80223d6:	f7f8 fbc5 	bl	801ab64 <ip4_output_if>
 80223da:	4603      	mov	r3, r0
 80223dc:	75fb      	strb	r3, [r7, #23]
    pcb->tos, IP_PROTO_TCP, netif);
  NETIF_SET_HWADDRHINT(netif, NULL);
  return err;
 80223de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80223e2:	4618      	mov	r0, r3
 80223e4:	3720      	adds	r7, #32
 80223e6:	46bd      	mov	sp, r7
 80223e8:	bdb0      	pop	{r4, r5, r7, pc}
 80223ea:	bf00      	nop
 80223ec:	2000e894 	.word	0x2000e894

080223f0 <tcp_rst>:
 */
void
tcp_rst(u32_t seqno, u32_t ackno,
  const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
  u16_t local_port, u16_t remote_port)
{
 80223f0:	b580      	push	{r7, lr}
 80223f2:	b08c      	sub	sp, #48	; 0x30
 80223f4:	af04      	add	r7, sp, #16
 80223f6:	60f8      	str	r0, [r7, #12]
 80223f8:	60b9      	str	r1, [r7, #8]
 80223fa:	607a      	str	r2, [r7, #4]
 80223fc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  struct tcp_hdr *tcphdr;
  struct netif *netif;
  p = pbuf_alloc(PBUF_IP, TCP_HLEN, PBUF_RAM);
 80223fe:	2200      	movs	r2, #0
 8022400:	2114      	movs	r1, #20
 8022402:	2001      	movs	r0, #1
 8022404:	f7fa fa46 	bl	801c894 <pbuf_alloc>
 8022408:	61f8      	str	r0, [r7, #28]
  if (p == NULL) {
 802240a:	69fb      	ldr	r3, [r7, #28]
 802240c:	2b00      	cmp	r3, #0
 802240e:	d059      	beq.n	80224c4 <tcp_rst+0xd4>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8022410:	69fb      	ldr	r3, [r7, #28]
 8022412:	895b      	ldrh	r3, [r3, #10]
 8022414:	2b13      	cmp	r3, #19
 8022416:	d806      	bhi.n	8022426 <tcp_rst+0x36>
 8022418:	4b2c      	ldr	r3, [pc, #176]	; (80224cc <tcp_rst+0xdc>)
 802241a:	f240 524d 	movw	r2, #1357	; 0x54d
 802241e:	492c      	ldr	r1, [pc, #176]	; (80224d0 <tcp_rst+0xe0>)
 8022420:	482c      	ldr	r0, [pc, #176]	; (80224d4 <tcp_rst+0xe4>)
 8022422:	f003 fd65 	bl	8025ef0 <iprintf>
              (p->len >= sizeof(struct tcp_hdr)));

  tcphdr = (struct tcp_hdr *)p->payload;
 8022426:	69fb      	ldr	r3, [r7, #28]
 8022428:	685b      	ldr	r3, [r3, #4]
 802242a:	61bb      	str	r3, [r7, #24]
  tcphdr->src = lwip_htons(local_port);
 802242c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802242e:	4618      	mov	r0, r3
 8022430:	f7f7 f912 	bl	8019658 <lwip_htons>
 8022434:	4603      	mov	r3, r0
 8022436:	461a      	mov	r2, r3
 8022438:	69bb      	ldr	r3, [r7, #24]
 802243a:	801a      	strh	r2, [r3, #0]
  tcphdr->dest = lwip_htons(remote_port);
 802243c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 802243e:	4618      	mov	r0, r3
 8022440:	f7f7 f90a 	bl	8019658 <lwip_htons>
 8022444:	4603      	mov	r3, r0
 8022446:	461a      	mov	r2, r3
 8022448:	69bb      	ldr	r3, [r7, #24]
 802244a:	805a      	strh	r2, [r3, #2]
  tcphdr->seqno = lwip_htonl(seqno);
 802244c:	68f8      	ldr	r0, [r7, #12]
 802244e:	f7f7 f911 	bl	8019674 <lwip_htonl>
 8022452:	4602      	mov	r2, r0
 8022454:	69bb      	ldr	r3, [r7, #24]
 8022456:	605a      	str	r2, [r3, #4]
  tcphdr->ackno = lwip_htonl(ackno);
 8022458:	68b8      	ldr	r0, [r7, #8]
 802245a:	f7f7 f90b 	bl	8019674 <lwip_htonl>
 802245e:	4602      	mov	r2, r0
 8022460:	69bb      	ldr	r3, [r7, #24]
 8022462:	609a      	str	r2, [r3, #8]
  TCPH_HDRLEN_FLAGS_SET(tcphdr, TCP_HLEN/4, TCP_RST | TCP_ACK);
 8022464:	f245 0014 	movw	r0, #20500	; 0x5014
 8022468:	f7f7 f8f6 	bl	8019658 <lwip_htons>
 802246c:	4603      	mov	r3, r0
 802246e:	461a      	mov	r2, r3
 8022470:	69bb      	ldr	r3, [r7, #24]
 8022472:	819a      	strh	r2, [r3, #12]
#if LWIP_WND_SCALE
  tcphdr->wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  tcphdr->wnd = PP_HTONS(TCP_WND);
 8022474:	69bb      	ldr	r3, [r7, #24]
 8022476:	2200      	movs	r2, #0
 8022478:	f042 0210 	orr.w	r2, r2, #16
 802247c:	739a      	strb	r2, [r3, #14]
 802247e:	2200      	movs	r2, #0
 8022480:	73da      	strb	r2, [r3, #15]
#endif
  tcphdr->chksum = 0;
 8022482:	69bb      	ldr	r3, [r7, #24]
 8022484:	2200      	movs	r2, #0
 8022486:	741a      	strb	r2, [r3, #16]
 8022488:	2200      	movs	r2, #0
 802248a:	745a      	strb	r2, [r3, #17]
  tcphdr->urgp = 0;
 802248c:	69bb      	ldr	r3, [r7, #24]
 802248e:	2200      	movs	r2, #0
 8022490:	749a      	strb	r2, [r3, #18]
 8022492:	2200      	movs	r2, #0
 8022494:	74da      	strb	r2, [r3, #19]

  TCP_STATS_INC(tcp.xmit);
  MIB2_STATS_INC(mib2.tcpoutrsts);

  netif = ip_route(local_ip, remote_ip);
 8022496:	6838      	ldr	r0, [r7, #0]
 8022498:	f7f8 f9c0 	bl	801a81c <ip4_route>
 802249c:	6178      	str	r0, [r7, #20]
  if (netif != NULL) {
 802249e:	697b      	ldr	r3, [r7, #20]
 80224a0:	2b00      	cmp	r3, #0
 80224a2:	d00b      	beq.n	80224bc <tcp_rst+0xcc>
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        local_ip, remote_ip);
    }
#endif
    /* Send output with hardcoded TTL/HL since we have no access to the pcb */
    ip_output_if(p, local_ip, remote_ip, TCP_TTL, 0, IP_PROTO_TCP, netif);
 80224a4:	697b      	ldr	r3, [r7, #20]
 80224a6:	9302      	str	r3, [sp, #8]
 80224a8:	2306      	movs	r3, #6
 80224aa:	9301      	str	r3, [sp, #4]
 80224ac:	2300      	movs	r3, #0
 80224ae:	9300      	str	r3, [sp, #0]
 80224b0:	23ff      	movs	r3, #255	; 0xff
 80224b2:	683a      	ldr	r2, [r7, #0]
 80224b4:	6879      	ldr	r1, [r7, #4]
 80224b6:	69f8      	ldr	r0, [r7, #28]
 80224b8:	f7f8 fb54 	bl	801ab64 <ip4_output_if>
  }
  pbuf_free(p);
 80224bc:	69f8      	ldr	r0, [r7, #28]
 80224be:	f7fa fd5b 	bl	801cf78 <pbuf_free>
 80224c2:	e000      	b.n	80224c6 <tcp_rst+0xd6>
    return;
 80224c4:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80224c6:	3720      	adds	r7, #32
 80224c8:	46bd      	mov	sp, r7
 80224ca:	bd80      	pop	{r7, pc}
 80224cc:	08028b84 	.word	0x08028b84
 80224d0:	08028bb8 	.word	0x08028bb8
 80224d4:	08028be8 	.word	0x08028be8

080224d8 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80224d8:	b580      	push	{r7, lr}
 80224da:	b084      	sub	sp, #16
 80224dc:	af00      	add	r7, sp, #0
 80224de:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  if (pcb->unacked == NULL) {
 80224e0:	687b      	ldr	r3, [r7, #4]
 80224e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80224e4:	2b00      	cmp	r3, #0
 80224e6:	d029      	beq.n	802253c <tcp_rexmit_rto+0x64>
    return;
  }

  /* Move all unacked segments to the head of the unsent queue */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next);
 80224e8:	687b      	ldr	r3, [r7, #4]
 80224ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80224ec:	60fb      	str	r3, [r7, #12]
 80224ee:	e002      	b.n	80224f6 <tcp_rexmit_rto+0x1e>
 80224f0:	68fb      	ldr	r3, [r7, #12]
 80224f2:	681b      	ldr	r3, [r3, #0]
 80224f4:	60fb      	str	r3, [r7, #12]
 80224f6:	68fb      	ldr	r3, [r7, #12]
 80224f8:	681b      	ldr	r3, [r3, #0]
 80224fa:	2b00      	cmp	r3, #0
 80224fc:	d1f8      	bne.n	80224f0 <tcp_rexmit_rto+0x18>
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80224fe:	687b      	ldr	r3, [r7, #4]
 8022500:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8022502:	68fb      	ldr	r3, [r7, #12]
 8022504:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8022506:	687b      	ldr	r3, [r7, #4]
 8022508:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 802250a:	687b      	ldr	r3, [r7, #4]
 802250c:	669a      	str	r2, [r3, #104]	; 0x68
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 802250e:	687b      	ldr	r3, [r7, #4]
 8022510:	2200      	movs	r2, #0
 8022512:	66da      	str	r2, [r3, #108]	; 0x6c

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8022514:	687b      	ldr	r3, [r7, #4]
 8022516:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 802251a:	2bff      	cmp	r3, #255	; 0xff
 802251c:	d007      	beq.n	802252e <tcp_rexmit_rto+0x56>
    ++pcb->nrtx;
 802251e:	687b      	ldr	r3, [r7, #4]
 8022520:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8022524:	3301      	adds	r3, #1
 8022526:	b2da      	uxtb	r2, r3
 8022528:	687b      	ldr	r3, [r7, #4]
 802252a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 802252e:	687b      	ldr	r3, [r7, #4]
 8022530:	2200      	movs	r2, #0
 8022532:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission */
  tcp_output(pcb);
 8022534:	6878      	ldr	r0, [r7, #4]
 8022536:	f7ff fcd3 	bl	8021ee0 <tcp_output>
 802253a:	e000      	b.n	802253e <tcp_rexmit_rto+0x66>
    return;
 802253c:	bf00      	nop
}
 802253e:	3710      	adds	r7, #16
 8022540:	46bd      	mov	sp, r7
 8022542:	bd80      	pop	{r7, pc}

08022544 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit(struct tcp_pcb *pcb)
{
 8022544:	b590      	push	{r4, r7, lr}
 8022546:	b085      	sub	sp, #20
 8022548:	af00      	add	r7, sp, #0
 802254a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  if (pcb->unacked == NULL) {
 802254c:	687b      	ldr	r3, [r7, #4]
 802254e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8022550:	2b00      	cmp	r3, #0
 8022552:	d043      	beq.n	80225dc <tcp_rexmit+0x98>
    return;
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  seg = pcb->unacked;
 8022554:	687b      	ldr	r3, [r7, #4]
 8022556:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8022558:	60bb      	str	r3, [r7, #8]
  pcb->unacked = seg->next;
 802255a:	68bb      	ldr	r3, [r7, #8]
 802255c:	681a      	ldr	r2, [r3, #0]
 802255e:	687b      	ldr	r3, [r7, #4]
 8022560:	66da      	str	r2, [r3, #108]	; 0x6c

  cur_seg = &(pcb->unsent);
 8022562:	687b      	ldr	r3, [r7, #4]
 8022564:	3368      	adds	r3, #104	; 0x68
 8022566:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8022568:	e002      	b.n	8022570 <tcp_rexmit+0x2c>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
      cur_seg = &((*cur_seg)->next );
 802256a:	68fb      	ldr	r3, [r7, #12]
 802256c:	681b      	ldr	r3, [r3, #0]
 802256e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8022570:	68fb      	ldr	r3, [r7, #12]
 8022572:	681b      	ldr	r3, [r3, #0]
 8022574:	2b00      	cmp	r3, #0
 8022576:	d011      	beq.n	802259c <tcp_rexmit+0x58>
    TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8022578:	68fb      	ldr	r3, [r7, #12]
 802257a:	681b      	ldr	r3, [r3, #0]
 802257c:	68db      	ldr	r3, [r3, #12]
 802257e:	685b      	ldr	r3, [r3, #4]
 8022580:	4618      	mov	r0, r3
 8022582:	f7f7 f877 	bl	8019674 <lwip_htonl>
 8022586:	4604      	mov	r4, r0
 8022588:	68bb      	ldr	r3, [r7, #8]
 802258a:	68db      	ldr	r3, [r3, #12]
 802258c:	685b      	ldr	r3, [r3, #4]
 802258e:	4618      	mov	r0, r3
 8022590:	f7f7 f870 	bl	8019674 <lwip_htonl>
 8022594:	4603      	mov	r3, r0
 8022596:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8022598:	2b00      	cmp	r3, #0
 802259a:	dbe6      	blt.n	802256a <tcp_rexmit+0x26>
  }
  seg->next = *cur_seg;
 802259c:	68fb      	ldr	r3, [r7, #12]
 802259e:	681a      	ldr	r2, [r3, #0]
 80225a0:	68bb      	ldr	r3, [r7, #8]
 80225a2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80225a4:	68fb      	ldr	r3, [r7, #12]
 80225a6:	68ba      	ldr	r2, [r7, #8]
 80225a8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80225aa:	68bb      	ldr	r3, [r7, #8]
 80225ac:	681b      	ldr	r3, [r3, #0]
 80225ae:	2b00      	cmp	r3, #0
 80225b0:	d103      	bne.n	80225ba <tcp_rexmit+0x76>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80225b2:	687b      	ldr	r3, [r7, #4]
 80225b4:	2200      	movs	r2, #0
 80225b6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80225ba:	687b      	ldr	r3, [r7, #4]
 80225bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80225c0:	2bff      	cmp	r3, #255	; 0xff
 80225c2:	d007      	beq.n	80225d4 <tcp_rexmit+0x90>
    ++pcb->nrtx;
 80225c4:	687b      	ldr	r3, [r7, #4]
 80225c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80225ca:	3301      	adds	r3, #1
 80225cc:	b2da      	uxtb	r2, r3
 80225ce:	687b      	ldr	r3, [r7, #4]
 80225d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80225d4:	687b      	ldr	r3, [r7, #4]
 80225d6:	2200      	movs	r2, #0
 80225d8:	635a      	str	r2, [r3, #52]	; 0x34
 80225da:	e000      	b.n	80225de <tcp_rexmit+0x9a>
    return;
 80225dc:	bf00      	nop

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
}
 80225de:	3714      	adds	r7, #20
 80225e0:	46bd      	mov	sp, r7
 80225e2:	bd90      	pop	{r4, r7, pc}

080225e4 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80225e4:	b580      	push	{r7, lr}
 80225e6:	b082      	sub	sp, #8
 80225e8:	af00      	add	r7, sp, #0
 80225ea:	6078      	str	r0, [r7, #4]
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 80225ec:	687b      	ldr	r3, [r7, #4]
 80225ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80225f0:	2b00      	cmp	r3, #0
 80225f2:	d04a      	beq.n	802268a <tcp_rexmit_fast+0xa6>
 80225f4:	687b      	ldr	r3, [r7, #4]
 80225f6:	7e9b      	ldrb	r3, [r3, #26]
 80225f8:	f003 0304 	and.w	r3, r3, #4
 80225fc:	2b00      	cmp	r3, #0
 80225fe:	d144      	bne.n	802268a <tcp_rexmit_fast+0xa6>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    tcp_rexmit(pcb);
 8022600:	6878      	ldr	r0, [r7, #4]
 8022602:	f7ff ff9f 	bl	8022544 <tcp_rexmit>

    /* Set ssthresh to half of the minimum of the current
     * cwnd and the advertised window */
    pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8022606:	687b      	ldr	r3, [r7, #4]
 8022608:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 802260c:	687b      	ldr	r3, [r7, #4]
 802260e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8022612:	429a      	cmp	r2, r3
 8022614:	d207      	bcs.n	8022626 <tcp_rexmit_fast+0x42>
 8022616:	687b      	ldr	r3, [r7, #4]
 8022618:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 802261c:	0fda      	lsrs	r2, r3, #31
 802261e:	4413      	add	r3, r2
 8022620:	105b      	asrs	r3, r3, #1
 8022622:	b29b      	uxth	r3, r3
 8022624:	e006      	b.n	8022634 <tcp_rexmit_fast+0x50>
 8022626:	687b      	ldr	r3, [r7, #4]
 8022628:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 802262c:	0fda      	lsrs	r2, r3, #31
 802262e:	4413      	add	r3, r2
 8022630:	105b      	asrs	r3, r3, #1
 8022632:	b29b      	uxth	r3, r3
 8022634:	687a      	ldr	r2, [r7, #4]
 8022636:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

    /* The minimum value for ssthresh should be 2 MSS */
    if (pcb->ssthresh < (2U * pcb->mss)) {
 802263a:	687b      	ldr	r3, [r7, #4]
 802263c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8022640:	461a      	mov	r2, r3
 8022642:	687b      	ldr	r3, [r7, #4]
 8022644:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8022646:	005b      	lsls	r3, r3, #1
 8022648:	429a      	cmp	r2, r3
 802264a:	d206      	bcs.n	802265a <tcp_rexmit_fast+0x76>
      LWIP_DEBUGF(TCP_FR_DEBUG,
                  ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                   " should be min 2 mss %"U16_F"...\n",
                   pcb->ssthresh, (u16_t)(2*pcb->mss)));
      pcb->ssthresh = 2*pcb->mss;
 802264c:	687b      	ldr	r3, [r7, #4]
 802264e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8022650:	005b      	lsls	r3, r3, #1
 8022652:	b29a      	uxth	r2, r3
 8022654:	687b      	ldr	r3, [r7, #4]
 8022656:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    }

    pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 802265a:	687b      	ldr	r3, [r7, #4]
 802265c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8022660:	687b      	ldr	r3, [r7, #4]
 8022662:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8022664:	4619      	mov	r1, r3
 8022666:	0049      	lsls	r1, r1, #1
 8022668:	440b      	add	r3, r1
 802266a:	b29b      	uxth	r3, r3
 802266c:	4413      	add	r3, r2
 802266e:	b29a      	uxth	r2, r3
 8022670:	687b      	ldr	r3, [r7, #4]
 8022672:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->flags |= TF_INFR;
 8022676:	687b      	ldr	r3, [r7, #4]
 8022678:	7e9b      	ldrb	r3, [r3, #26]
 802267a:	f043 0304 	orr.w	r3, r3, #4
 802267e:	b2da      	uxtb	r2, r3
 8022680:	687b      	ldr	r3, [r7, #4]
 8022682:	769a      	strb	r2, [r3, #26]

    /* Reset the retransmission timer to prevent immediate rto retransmissions */
    pcb->rtime = 0;
 8022684:	687b      	ldr	r3, [r7, #4]
 8022686:	2200      	movs	r2, #0
 8022688:	861a      	strh	r2, [r3, #48]	; 0x30
  }
}
 802268a:	bf00      	nop
 802268c:	3708      	adds	r7, #8
 802268e:	46bd      	mov	sp, r7
 8022690:	bd80      	pop	{r7, pc}

08022692 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8022692:	b580      	push	{r7, lr}
 8022694:	b08a      	sub	sp, #40	; 0x28
 8022696:	af04      	add	r7, sp, #16
 8022698:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, 0, 0, lwip_htonl(pcb->snd_nxt - 1));
 802269a:	687b      	ldr	r3, [r7, #4]
 802269c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802269e:	3b01      	subs	r3, #1
 80226a0:	4618      	mov	r0, r3
 80226a2:	f7f6 ffe7 	bl	8019674 <lwip_htonl>
 80226a6:	4603      	mov	r3, r0
 80226a8:	2200      	movs	r2, #0
 80226aa:	2100      	movs	r1, #0
 80226ac:	6878      	ldr	r0, [r7, #4]
 80226ae:	f7fe fd45 	bl	802113c <tcp_output_alloc_header>
 80226b2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80226b4:	693b      	ldr	r3, [r7, #16]
 80226b6:	2b00      	cmp	r3, #0
 80226b8:	d102      	bne.n	80226c0 <tcp_keepalive+0x2e>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 80226ba:	f04f 33ff 	mov.w	r3, #4294967295
 80226be:	e021      	b.n	8022704 <tcp_keepalive+0x72>
  }
  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80226c0:	687b      	ldr	r3, [r7, #4]
 80226c2:	3304      	adds	r3, #4
 80226c4:	4618      	mov	r0, r3
 80226c6:	f7f8 f8a9 	bl	801a81c <ip4_route>
 80226ca:	60f8      	str	r0, [r7, #12]
  if (netif == NULL) {
 80226cc:	68fb      	ldr	r3, [r7, #12]
 80226ce:	2b00      	cmp	r3, #0
 80226d0:	d102      	bne.n	80226d8 <tcp_keepalive+0x46>
    err = ERR_RTE;
 80226d2:	23fc      	movs	r3, #252	; 0xfc
 80226d4:	75fb      	strb	r3, [r7, #23]
 80226d6:	e010      	b.n	80226fa <tcp_keepalive+0x68>
#endif /* CHECKSUM_GEN_TCP */
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl, 0, IP_PROTO_TCP, netif);
 80226d8:	6879      	ldr	r1, [r7, #4]
 80226da:	687b      	ldr	r3, [r7, #4]
 80226dc:	1d1a      	adds	r2, r3, #4
 80226de:	687b      	ldr	r3, [r7, #4]
 80226e0:	7a98      	ldrb	r0, [r3, #10]
 80226e2:	68fb      	ldr	r3, [r7, #12]
 80226e4:	9302      	str	r3, [sp, #8]
 80226e6:	2306      	movs	r3, #6
 80226e8:	9301      	str	r3, [sp, #4]
 80226ea:	2300      	movs	r3, #0
 80226ec:	9300      	str	r3, [sp, #0]
 80226ee:	4603      	mov	r3, r0
 80226f0:	6938      	ldr	r0, [r7, #16]
 80226f2:	f7f8 fa37 	bl	801ab64 <ip4_output_if>
 80226f6:	4603      	mov	r3, r0
 80226f8:	75fb      	strb	r3, [r7, #23]
    NETIF_SET_HWADDRHINT(netif, NULL);
  }
  pbuf_free(p);
 80226fa:	6938      	ldr	r0, [r7, #16]
 80226fc:	f7fa fc3c 	bl	801cf78 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8022700:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8022704:	4618      	mov	r0, r3
 8022706:	3718      	adds	r7, #24
 8022708:	46bd      	mov	sp, r7
 802270a:	bd80      	pop	{r7, pc}

0802270c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 802270c:	b590      	push	{r4, r7, lr}
 802270e:	b08f      	sub	sp, #60	; 0x3c
 8022710:	af04      	add	r7, sp, #16
 8022712:	6078      	str	r0, [r7, #4]
  LWIP_DEBUGF(TCP_DEBUG,
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  seg = pcb->unacked;
 8022714:	687b      	ldr	r3, [r7, #4]
 8022716:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8022718:	623b      	str	r3, [r7, #32]

  if (seg == NULL) {
 802271a:	6a3b      	ldr	r3, [r7, #32]
 802271c:	2b00      	cmp	r3, #0
 802271e:	d102      	bne.n	8022726 <tcp_zero_window_probe+0x1a>
    seg = pcb->unsent;
 8022720:	687b      	ldr	r3, [r7, #4]
 8022722:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8022724:	623b      	str	r3, [r7, #32]
  }
  if (seg == NULL) {
 8022726:	6a3b      	ldr	r3, [r7, #32]
 8022728:	2b00      	cmp	r3, #0
 802272a:	d101      	bne.n	8022730 <tcp_zero_window_probe+0x24>
    /* nothing to send, zero window probe not needed */
    return ERR_OK;
 802272c:	2300      	movs	r3, #0
 802272e:	e085      	b.n	802283c <tcp_zero_window_probe+0x130>
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8022730:	6a3b      	ldr	r3, [r7, #32]
 8022732:	68db      	ldr	r3, [r3, #12]
 8022734:	899b      	ldrh	r3, [r3, #12]
 8022736:	b29b      	uxth	r3, r3
 8022738:	4618      	mov	r0, r3
 802273a:	f7f6 ff8d 	bl	8019658 <lwip_htons>
 802273e:	4603      	mov	r3, r0
 8022740:	f003 0301 	and.w	r3, r3, #1
 8022744:	2b00      	cmp	r3, #0
 8022746:	d005      	beq.n	8022754 <tcp_zero_window_probe+0x48>
 8022748:	6a3b      	ldr	r3, [r7, #32]
 802274a:	891b      	ldrh	r3, [r3, #8]
 802274c:	2b00      	cmp	r3, #0
 802274e:	d101      	bne.n	8022754 <tcp_zero_window_probe+0x48>
 8022750:	2301      	movs	r3, #1
 8022752:	e000      	b.n	8022756 <tcp_zero_window_probe+0x4a>
 8022754:	2300      	movs	r3, #0
 8022756:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8022758:	7ffb      	ldrb	r3, [r7, #31]
 802275a:	2b00      	cmp	r3, #0
 802275c:	bf0c      	ite	eq
 802275e:	2301      	moveq	r3, #1
 8022760:	2300      	movne	r3, #0
 8022762:	b2db      	uxtb	r3, r3
 8022764:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, 0, len, seg->tcphdr->seqno);
 8022766:	6a3b      	ldr	r3, [r7, #32]
 8022768:	68db      	ldr	r3, [r3, #12]
 802276a:	685b      	ldr	r3, [r3, #4]
 802276c:	8bba      	ldrh	r2, [r7, #28]
 802276e:	2100      	movs	r1, #0
 8022770:	6878      	ldr	r0, [r7, #4]
 8022772:	f7fe fce3 	bl	802113c <tcp_output_alloc_header>
 8022776:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8022778:	69bb      	ldr	r3, [r7, #24]
 802277a:	2b00      	cmp	r3, #0
 802277c:	d102      	bne.n	8022784 <tcp_zero_window_probe+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 802277e:	f04f 33ff 	mov.w	r3, #4294967295
 8022782:	e05b      	b.n	802283c <tcp_zero_window_probe+0x130>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8022784:	69bb      	ldr	r3, [r7, #24]
 8022786:	685b      	ldr	r3, [r3, #4]
 8022788:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 802278a:	7ffb      	ldrb	r3, [r7, #31]
 802278c:	2b00      	cmp	r3, #0
 802278e:	d00e      	beq.n	80227ae <tcp_zero_window_probe+0xa2>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8022790:	697b      	ldr	r3, [r7, #20]
 8022792:	899b      	ldrh	r3, [r3, #12]
 8022794:	b29b      	uxth	r3, r3
 8022796:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 802279a:	b29c      	uxth	r4, r3
 802279c:	2011      	movs	r0, #17
 802279e:	f7f6 ff5b 	bl	8019658 <lwip_htons>
 80227a2:	4603      	mov	r3, r0
 80227a4:	4323      	orrs	r3, r4
 80227a6:	b29a      	uxth	r2, r3
 80227a8:	697b      	ldr	r3, [r7, #20]
 80227aa:	819a      	strh	r2, [r3, #12]
 80227ac:	e010      	b.n	80227d0 <tcp_zero_window_probe+0xc4>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 80227ae:	69bb      	ldr	r3, [r7, #24]
 80227b0:	685b      	ldr	r3, [r3, #4]
 80227b2:	3314      	adds	r3, #20
 80227b4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80227b6:	6a3b      	ldr	r3, [r7, #32]
 80227b8:	6858      	ldr	r0, [r3, #4]
 80227ba:	6a3b      	ldr	r3, [r7, #32]
 80227bc:	685b      	ldr	r3, [r3, #4]
 80227be:	891a      	ldrh	r2, [r3, #8]
 80227c0:	6a3b      	ldr	r3, [r7, #32]
 80227c2:	891b      	ldrh	r3, [r3, #8]
 80227c4:	1ad3      	subs	r3, r2, r3
 80227c6:	b29b      	uxth	r3, r3
 80227c8:	2201      	movs	r2, #1
 80227ca:	6939      	ldr	r1, [r7, #16]
 80227cc:	f7fa fdd0 	bl	801d370 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80227d0:	6a3b      	ldr	r3, [r7, #32]
 80227d2:	68db      	ldr	r3, [r3, #12]
 80227d4:	685b      	ldr	r3, [r3, #4]
 80227d6:	4618      	mov	r0, r3
 80227d8:	f7f6 ff4c 	bl	8019674 <lwip_htonl>
 80227dc:	4603      	mov	r3, r0
 80227de:	3301      	adds	r3, #1
 80227e0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80227e2:	687b      	ldr	r3, [r7, #4]
 80227e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80227e6:	68fb      	ldr	r3, [r7, #12]
 80227e8:	1ad3      	subs	r3, r2, r3
 80227ea:	2b00      	cmp	r3, #0
 80227ec:	da02      	bge.n	80227f4 <tcp_zero_window_probe+0xe8>
    pcb->snd_nxt = snd_nxt;
 80227ee:	687b      	ldr	r3, [r7, #4]
 80227f0:	68fa      	ldr	r2, [r7, #12]
 80227f2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  netif = ip_route(&pcb->local_ip, &pcb->remote_ip);
 80227f4:	687b      	ldr	r3, [r7, #4]
 80227f6:	3304      	adds	r3, #4
 80227f8:	4618      	mov	r0, r3
 80227fa:	f7f8 f80f 	bl	801a81c <ip4_route>
 80227fe:	60b8      	str	r0, [r7, #8]
  if (netif == NULL) {
 8022800:	68bb      	ldr	r3, [r7, #8]
 8022802:	2b00      	cmp	r3, #0
 8022804:	d103      	bne.n	802280e <tcp_zero_window_probe+0x102>
    err = ERR_RTE;
 8022806:	23fc      	movs	r3, #252	; 0xfc
 8022808:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 802280c:	e011      	b.n	8022832 <tcp_zero_window_probe+0x126>
#endif
    TCP_STATS_INC(tcp.xmit);

    /* Send output to IP */
    NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
    err = ip_output_if(p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 802280e:	6879      	ldr	r1, [r7, #4]
 8022810:	687b      	ldr	r3, [r7, #4]
 8022812:	1d1a      	adds	r2, r3, #4
 8022814:	687b      	ldr	r3, [r7, #4]
 8022816:	7a98      	ldrb	r0, [r3, #10]
 8022818:	68bb      	ldr	r3, [r7, #8]
 802281a:	9302      	str	r3, [sp, #8]
 802281c:	2306      	movs	r3, #6
 802281e:	9301      	str	r3, [sp, #4]
 8022820:	2300      	movs	r3, #0
 8022822:	9300      	str	r3, [sp, #0]
 8022824:	4603      	mov	r3, r0
 8022826:	69b8      	ldr	r0, [r7, #24]
 8022828:	f7f8 f99c 	bl	801ab64 <ip4_output_if>
 802282c:	4603      	mov	r3, r0
 802282e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      0, IP_PROTO_TCP, netif);
    NETIF_SET_HWADDRHINT(netif, NULL);
  }

  pbuf_free(p);
 8022832:	69b8      	ldr	r0, [r7, #24]
 8022834:	f7fa fba0 	bl	801cf78 <pbuf_free>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8022838:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 802283c:	4618      	mov	r0, r3
 802283e:	372c      	adds	r7, #44	; 0x2c
 8022840:	46bd      	mov	sp, r7
 8022842:	bd90      	pop	{r4, r7, pc}

08022844 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8022844:	b580      	push	{r7, lr}
 8022846:	b082      	sub	sp, #8
 8022848:	af00      	add	r7, sp, #0
 802284a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 802284c:	f7fa fe12 	bl	801d474 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8022850:	4b0a      	ldr	r3, [pc, #40]	; (802287c <tcpip_tcp_timer+0x38>)
 8022852:	681b      	ldr	r3, [r3, #0]
 8022854:	2b00      	cmp	r3, #0
 8022856:	d103      	bne.n	8022860 <tcpip_tcp_timer+0x1c>
 8022858:	4b09      	ldr	r3, [pc, #36]	; (8022880 <tcpip_tcp_timer+0x3c>)
 802285a:	681b      	ldr	r3, [r3, #0]
 802285c:	2b00      	cmp	r3, #0
 802285e:	d005      	beq.n	802286c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8022860:	2200      	movs	r2, #0
 8022862:	4908      	ldr	r1, [pc, #32]	; (8022884 <tcpip_tcp_timer+0x40>)
 8022864:	20fa      	movs	r0, #250	; 0xfa
 8022866:	f000 f86f 	bl	8022948 <sys_timeout>
 802286a:	e002      	b.n	8022872 <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 802286c:	4b06      	ldr	r3, [pc, #24]	; (8022888 <tcpip_tcp_timer+0x44>)
 802286e:	2200      	movs	r2, #0
 8022870:	601a      	str	r2, [r3, #0]
  }
}
 8022872:	bf00      	nop
 8022874:	3708      	adds	r7, #8
 8022876:	46bd      	mov	sp, r7
 8022878:	bd80      	pop	{r7, pc}
 802287a:	bf00      	nop
 802287c:	2000e890 	.word	0x2000e890
 8022880:	2000e8a0 	.word	0x2000e8a0
 8022884:	08022845 	.word	0x08022845
 8022888:	20009530 	.word	0x20009530

0802288c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 802288c:	b580      	push	{r7, lr}
 802288e:	af00      	add	r7, sp, #0
  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8022890:	4b0a      	ldr	r3, [pc, #40]	; (80228bc <tcp_timer_needed+0x30>)
 8022892:	681b      	ldr	r3, [r3, #0]
 8022894:	2b00      	cmp	r3, #0
 8022896:	d10f      	bne.n	80228b8 <tcp_timer_needed+0x2c>
 8022898:	4b09      	ldr	r3, [pc, #36]	; (80228c0 <tcp_timer_needed+0x34>)
 802289a:	681b      	ldr	r3, [r3, #0]
 802289c:	2b00      	cmp	r3, #0
 802289e:	d103      	bne.n	80228a8 <tcp_timer_needed+0x1c>
 80228a0:	4b08      	ldr	r3, [pc, #32]	; (80228c4 <tcp_timer_needed+0x38>)
 80228a2:	681b      	ldr	r3, [r3, #0]
 80228a4:	2b00      	cmp	r3, #0
 80228a6:	d007      	beq.n	80228b8 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 80228a8:	4b04      	ldr	r3, [pc, #16]	; (80228bc <tcp_timer_needed+0x30>)
 80228aa:	2201      	movs	r2, #1
 80228ac:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80228ae:	2200      	movs	r2, #0
 80228b0:	4905      	ldr	r1, [pc, #20]	; (80228c8 <tcp_timer_needed+0x3c>)
 80228b2:	20fa      	movs	r0, #250	; 0xfa
 80228b4:	f000 f848 	bl	8022948 <sys_timeout>
  }
}
 80228b8:	bf00      	nop
 80228ba:	bd80      	pop	{r7, pc}
 80228bc:	20009530 	.word	0x20009530
 80228c0:	2000e890 	.word	0x2000e890
 80228c4:	2000e8a0 	.word	0x2000e8a0
 80228c8:	08022845 	.word	0x08022845

080228cc <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 80228cc:	b580      	push	{r7, lr}
 80228ce:	b084      	sub	sp, #16
 80228d0:	af00      	add	r7, sp, #0
 80228d2:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 80228d4:	687b      	ldr	r3, [r7, #4]
 80228d6:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80228d8:	68fb      	ldr	r3, [r7, #12]
 80228da:	685b      	ldr	r3, [r3, #4]
 80228dc:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 80228de:	68fb      	ldr	r3, [r7, #12]
 80228e0:	681b      	ldr	r3, [r3, #0]
 80228e2:	687a      	ldr	r2, [r7, #4]
 80228e4:	4903      	ldr	r1, [pc, #12]	; (80228f4 <cyclic_timer+0x28>)
 80228e6:	4618      	mov	r0, r3
 80228e8:	f000 f82e 	bl	8022948 <sys_timeout>
}
 80228ec:	bf00      	nop
 80228ee:	3710      	adds	r7, #16
 80228f0:	46bd      	mov	sp, r7
 80228f2:	bd80      	pop	{r7, pc}
 80228f4:	080228cd 	.word	0x080228cd

080228f8 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80228f8:	b580      	push	{r7, lr}
 80228fa:	b082      	sub	sp, #8
 80228fc:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80228fe:	2301      	movs	r3, #1
 8022900:	607b      	str	r3, [r7, #4]
 8022902:	e00e      	b.n	8022922 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 8022904:	4a0d      	ldr	r2, [pc, #52]	; (802293c <sys_timeouts_init+0x44>)
 8022906:	687b      	ldr	r3, [r7, #4]
 8022908:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 802290c:	687b      	ldr	r3, [r7, #4]
 802290e:	00db      	lsls	r3, r3, #3
 8022910:	4a0a      	ldr	r2, [pc, #40]	; (802293c <sys_timeouts_init+0x44>)
 8022912:	4413      	add	r3, r2
 8022914:	461a      	mov	r2, r3
 8022916:	490a      	ldr	r1, [pc, #40]	; (8022940 <sys_timeouts_init+0x48>)
 8022918:	f000 f816 	bl	8022948 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 802291c:	687b      	ldr	r3, [r7, #4]
 802291e:	3301      	adds	r3, #1
 8022920:	607b      	str	r3, [r7, #4]
 8022922:	687b      	ldr	r3, [r7, #4]
 8022924:	2b02      	cmp	r3, #2
 8022926:	d9ed      	bls.n	8022904 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 8022928:	f001 febe 	bl	80246a8 <sys_now>
 802292c:	4602      	mov	r2, r0
 802292e:	4b05      	ldr	r3, [pc, #20]	; (8022944 <sys_timeouts_init+0x4c>)
 8022930:	601a      	str	r2, [r3, #0]
}
 8022932:	bf00      	nop
 8022934:	3708      	adds	r7, #8
 8022936:	46bd      	mov	sp, r7
 8022938:	bd80      	pop	{r7, pc}
 802293a:	bf00      	nop
 802293c:	0802b820 	.word	0x0802b820
 8022940:	080228cd 	.word	0x080228cd
 8022944:	2000952c 	.word	0x2000952c

08022948 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8022948:	b580      	push	{r7, lr}
 802294a:	b088      	sub	sp, #32
 802294c:	af00      	add	r7, sp, #0
 802294e:	60f8      	str	r0, [r7, #12]
 8022950:	60b9      	str	r1, [r7, #8]
 8022952:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8022954:	200a      	movs	r0, #10
 8022956:	f7f9 fd63 	bl	801c420 <memp_malloc>
 802295a:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 802295c:	697b      	ldr	r3, [r7, #20]
 802295e:	2b00      	cmp	r3, #0
 8022960:	d10a      	bne.n	8022978 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8022962:	697b      	ldr	r3, [r7, #20]
 8022964:	2b00      	cmp	r3, #0
 8022966:	f040 8084 	bne.w	8022a72 <sys_timeout+0x12a>
 802296a:	4b44      	ldr	r3, [pc, #272]	; (8022a7c <sys_timeout+0x134>)
 802296c:	22d4      	movs	r2, #212	; 0xd4
 802296e:	4944      	ldr	r1, [pc, #272]	; (8022a80 <sys_timeout+0x138>)
 8022970:	4844      	ldr	r0, [pc, #272]	; (8022a84 <sys_timeout+0x13c>)
 8022972:	f003 fabd 	bl	8025ef0 <iprintf>
    return;
 8022976:	e07c      	b.n	8022a72 <sys_timeout+0x12a>
  }

  now = sys_now();
 8022978:	f001 fe96 	bl	80246a8 <sys_now>
 802297c:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 802297e:	4b42      	ldr	r3, [pc, #264]	; (8022a88 <sys_timeout+0x140>)
 8022980:	681b      	ldr	r3, [r3, #0]
 8022982:	2b00      	cmp	r3, #0
 8022984:	d105      	bne.n	8022992 <sys_timeout+0x4a>
    diff = 0;
 8022986:	2300      	movs	r3, #0
 8022988:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 802298a:	4a40      	ldr	r2, [pc, #256]	; (8022a8c <sys_timeout+0x144>)
 802298c:	693b      	ldr	r3, [r7, #16]
 802298e:	6013      	str	r3, [r2, #0]
 8022990:	e004      	b.n	802299c <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8022992:	4b3e      	ldr	r3, [pc, #248]	; (8022a8c <sys_timeout+0x144>)
 8022994:	681b      	ldr	r3, [r3, #0]
 8022996:	693a      	ldr	r2, [r7, #16]
 8022998:	1ad3      	subs	r3, r2, r3
 802299a:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 802299c:	697b      	ldr	r3, [r7, #20]
 802299e:	2200      	movs	r2, #0
 80229a0:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80229a2:	697b      	ldr	r3, [r7, #20]
 80229a4:	68ba      	ldr	r2, [r7, #8]
 80229a6:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80229a8:	697b      	ldr	r3, [r7, #20]
 80229aa:	687a      	ldr	r2, [r7, #4]
 80229ac:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 80229ae:	68fa      	ldr	r2, [r7, #12]
 80229b0:	69bb      	ldr	r3, [r7, #24]
 80229b2:	441a      	add	r2, r3
 80229b4:	697b      	ldr	r3, [r7, #20]
 80229b6:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80229b8:	4b33      	ldr	r3, [pc, #204]	; (8022a88 <sys_timeout+0x140>)
 80229ba:	681b      	ldr	r3, [r3, #0]
 80229bc:	2b00      	cmp	r3, #0
 80229be:	d103      	bne.n	80229c8 <sys_timeout+0x80>
    next_timeout = timeout;
 80229c0:	4a31      	ldr	r2, [pc, #196]	; (8022a88 <sys_timeout+0x140>)
 80229c2:	697b      	ldr	r3, [r7, #20]
 80229c4:	6013      	str	r3, [r2, #0]
    return;
 80229c6:	e055      	b.n	8022a74 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 80229c8:	4b2f      	ldr	r3, [pc, #188]	; (8022a88 <sys_timeout+0x140>)
 80229ca:	681b      	ldr	r3, [r3, #0]
 80229cc:	685a      	ldr	r2, [r3, #4]
 80229ce:	68fb      	ldr	r3, [r7, #12]
 80229d0:	429a      	cmp	r2, r3
 80229d2:	d90f      	bls.n	80229f4 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 80229d4:	4b2c      	ldr	r3, [pc, #176]	; (8022a88 <sys_timeout+0x140>)
 80229d6:	681b      	ldr	r3, [r3, #0]
 80229d8:	4a2b      	ldr	r2, [pc, #172]	; (8022a88 <sys_timeout+0x140>)
 80229da:	6812      	ldr	r2, [r2, #0]
 80229dc:	6851      	ldr	r1, [r2, #4]
 80229de:	68fa      	ldr	r2, [r7, #12]
 80229e0:	1a8a      	subs	r2, r1, r2
 80229e2:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 80229e4:	4b28      	ldr	r3, [pc, #160]	; (8022a88 <sys_timeout+0x140>)
 80229e6:	681a      	ldr	r2, [r3, #0]
 80229e8:	697b      	ldr	r3, [r7, #20]
 80229ea:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80229ec:	4a26      	ldr	r2, [pc, #152]	; (8022a88 <sys_timeout+0x140>)
 80229ee:	697b      	ldr	r3, [r7, #20]
 80229f0:	6013      	str	r3, [r2, #0]
 80229f2:	e03f      	b.n	8022a74 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80229f4:	4b24      	ldr	r3, [pc, #144]	; (8022a88 <sys_timeout+0x140>)
 80229f6:	681b      	ldr	r3, [r3, #0]
 80229f8:	61fb      	str	r3, [r7, #28]
 80229fa:	e036      	b.n	8022a6a <sys_timeout+0x122>
      timeout->time -= t->time;
 80229fc:	697b      	ldr	r3, [r7, #20]
 80229fe:	685a      	ldr	r2, [r3, #4]
 8022a00:	69fb      	ldr	r3, [r7, #28]
 8022a02:	685b      	ldr	r3, [r3, #4]
 8022a04:	1ad2      	subs	r2, r2, r3
 8022a06:	697b      	ldr	r3, [r7, #20]
 8022a08:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 8022a0a:	69fb      	ldr	r3, [r7, #28]
 8022a0c:	681b      	ldr	r3, [r3, #0]
 8022a0e:	2b00      	cmp	r3, #0
 8022a10:	d006      	beq.n	8022a20 <sys_timeout+0xd8>
 8022a12:	69fb      	ldr	r3, [r7, #28]
 8022a14:	681b      	ldr	r3, [r3, #0]
 8022a16:	685a      	ldr	r2, [r3, #4]
 8022a18:	697b      	ldr	r3, [r7, #20]
 8022a1a:	685b      	ldr	r3, [r3, #4]
 8022a1c:	429a      	cmp	r2, r3
 8022a1e:	d921      	bls.n	8022a64 <sys_timeout+0x11c>
        if (t->next != NULL) {
 8022a20:	69fb      	ldr	r3, [r7, #28]
 8022a22:	681b      	ldr	r3, [r3, #0]
 8022a24:	2b00      	cmp	r3, #0
 8022a26:	d009      	beq.n	8022a3c <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 8022a28:	69fb      	ldr	r3, [r7, #28]
 8022a2a:	681b      	ldr	r3, [r3, #0]
 8022a2c:	69fa      	ldr	r2, [r7, #28]
 8022a2e:	6812      	ldr	r2, [r2, #0]
 8022a30:	6851      	ldr	r1, [r2, #4]
 8022a32:	697a      	ldr	r2, [r7, #20]
 8022a34:	6852      	ldr	r2, [r2, #4]
 8022a36:	1a8a      	subs	r2, r1, r2
 8022a38:	605a      	str	r2, [r3, #4]
 8022a3a:	e00b      	b.n	8022a54 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 8022a3c:	697b      	ldr	r3, [r7, #20]
 8022a3e:	685a      	ldr	r2, [r3, #4]
 8022a40:	68fb      	ldr	r3, [r7, #12]
 8022a42:	429a      	cmp	r2, r3
 8022a44:	d906      	bls.n	8022a54 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 8022a46:	4b10      	ldr	r3, [pc, #64]	; (8022a88 <sys_timeout+0x140>)
 8022a48:	681b      	ldr	r3, [r3, #0]
 8022a4a:	685a      	ldr	r2, [r3, #4]
 8022a4c:	68fb      	ldr	r3, [r7, #12]
 8022a4e:	441a      	add	r2, r3
 8022a50:	697b      	ldr	r3, [r7, #20]
 8022a52:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 8022a54:	69fb      	ldr	r3, [r7, #28]
 8022a56:	681a      	ldr	r2, [r3, #0]
 8022a58:	697b      	ldr	r3, [r7, #20]
 8022a5a:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8022a5c:	69fb      	ldr	r3, [r7, #28]
 8022a5e:	697a      	ldr	r2, [r7, #20]
 8022a60:	601a      	str	r2, [r3, #0]
        break;
 8022a62:	e007      	b.n	8022a74 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 8022a64:	69fb      	ldr	r3, [r7, #28]
 8022a66:	681b      	ldr	r3, [r3, #0]
 8022a68:	61fb      	str	r3, [r7, #28]
 8022a6a:	69fb      	ldr	r3, [r7, #28]
 8022a6c:	2b00      	cmp	r3, #0
 8022a6e:	d1c5      	bne.n	80229fc <sys_timeout+0xb4>
 8022a70:	e000      	b.n	8022a74 <sys_timeout+0x12c>
    return;
 8022a72:	bf00      	nop
      }
    }
  }
}
 8022a74:	3720      	adds	r7, #32
 8022a76:	46bd      	mov	sp, r7
 8022a78:	bd80      	pop	{r7, pc}
 8022a7a:	bf00      	nop
 8022a7c:	08028fc8 	.word	0x08028fc8
 8022a80:	08028ffc 	.word	0x08028ffc
 8022a84:	0802903c 	.word	0x0802903c
 8022a88:	20009528 	.word	0x20009528
 8022a8c:	2000952c 	.word	0x2000952c

08022a90 <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 8022a90:	b580      	push	{r7, lr}
 8022a92:	b086      	sub	sp, #24
 8022a94:	af00      	add	r7, sp, #0
  if (next_timeout) {
 8022a96:	4b24      	ldr	r3, [pc, #144]	; (8022b28 <sys_check_timeouts+0x98>)
 8022a98:	681b      	ldr	r3, [r3, #0]
 8022a9a:	2b00      	cmp	r3, #0
 8022a9c:	d03f      	beq.n	8022b1e <sys_check_timeouts+0x8e>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 8022a9e:	f001 fe03 	bl	80246a8 <sys_now>
 8022aa2:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 8022aa4:	4b21      	ldr	r3, [pc, #132]	; (8022b2c <sys_check_timeouts+0x9c>)
 8022aa6:	681b      	ldr	r3, [r3, #0]
 8022aa8:	68fa      	ldr	r2, [r7, #12]
 8022aaa:	1ad3      	subs	r3, r2, r3
 8022aac:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 8022aae:	2300      	movs	r3, #0
 8022ab0:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 8022ab2:	4b1d      	ldr	r3, [pc, #116]	; (8022b28 <sys_check_timeouts+0x98>)
 8022ab4:	681b      	ldr	r3, [r3, #0]
 8022ab6:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 8022ab8:	68bb      	ldr	r3, [r7, #8]
 8022aba:	2b00      	cmp	r3, #0
 8022abc:	d02c      	beq.n	8022b18 <sys_check_timeouts+0x88>
 8022abe:	68bb      	ldr	r3, [r7, #8]
 8022ac0:	685a      	ldr	r2, [r3, #4]
 8022ac2:	697b      	ldr	r3, [r7, #20]
 8022ac4:	429a      	cmp	r2, r3
 8022ac6:	d827      	bhi.n	8022b18 <sys_check_timeouts+0x88>
        /* timeout has expired */
        had_one = 1;
 8022ac8:	2301      	movs	r3, #1
 8022aca:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 8022acc:	68bb      	ldr	r3, [r7, #8]
 8022ace:	685a      	ldr	r2, [r3, #4]
 8022ad0:	4b16      	ldr	r3, [pc, #88]	; (8022b2c <sys_check_timeouts+0x9c>)
 8022ad2:	681b      	ldr	r3, [r3, #0]
 8022ad4:	4413      	add	r3, r2
 8022ad6:	4a15      	ldr	r2, [pc, #84]	; (8022b2c <sys_check_timeouts+0x9c>)
 8022ad8:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 8022ada:	68bb      	ldr	r3, [r7, #8]
 8022adc:	685b      	ldr	r3, [r3, #4]
 8022ade:	697a      	ldr	r2, [r7, #20]
 8022ae0:	1ad3      	subs	r3, r2, r3
 8022ae2:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 8022ae4:	68bb      	ldr	r3, [r7, #8]
 8022ae6:	681b      	ldr	r3, [r3, #0]
 8022ae8:	4a0f      	ldr	r2, [pc, #60]	; (8022b28 <sys_check_timeouts+0x98>)
 8022aea:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 8022aec:	68bb      	ldr	r3, [r7, #8]
 8022aee:	689b      	ldr	r3, [r3, #8]
 8022af0:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 8022af2:	68bb      	ldr	r3, [r7, #8]
 8022af4:	68db      	ldr	r3, [r3, #12]
 8022af6:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8022af8:	68b9      	ldr	r1, [r7, #8]
 8022afa:	200a      	movs	r0, #10
 8022afc:	f7f9 fce2 	bl	801c4c4 <memp_free>
        if (handler != NULL) {
 8022b00:	687b      	ldr	r3, [r7, #4]
 8022b02:	2b00      	cmp	r3, #0
 8022b04:	d008      	beq.n	8022b18 <sys_check_timeouts+0x88>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
 8022b06:	480a      	ldr	r0, [pc, #40]	; (8022b30 <sys_check_timeouts+0xa0>)
 8022b08:	f000 fd3c 	bl	8023584 <sys_mutex_lock>
#endif /* !NO_SYS */
          handler(arg);
 8022b0c:	687b      	ldr	r3, [r7, #4]
 8022b0e:	6838      	ldr	r0, [r7, #0]
 8022b10:	4798      	blx	r3
#if !NO_SYS
          UNLOCK_TCPIP_CORE();
 8022b12:	4807      	ldr	r0, [pc, #28]	; (8022b30 <sys_check_timeouts+0xa0>)
 8022b14:	f000 fd45 	bl	80235a2 <sys_mutex_unlock>
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 8022b18:	7cfb      	ldrb	r3, [r7, #19]
 8022b1a:	2b00      	cmp	r3, #0
 8022b1c:	d1c7      	bne.n	8022aae <sys_check_timeouts+0x1e>
  }
}
 8022b1e:	bf00      	nop
 8022b20:	3718      	adds	r7, #24
 8022b22:	46bd      	mov	sp, r7
 8022b24:	bd80      	pop	{r7, pc}
 8022b26:	bf00      	nop
 8022b28:	20009528 	.word	0x20009528
 8022b2c:	2000952c 	.word	0x2000952c
 8022b30:	2000a264 	.word	0x2000a264

08022b34 <sys_timeouts_sleeptime>:
#if !NO_SYS
static
#endif /* !NO_SYS */
u32_t
sys_timeouts_sleeptime(void)
{
 8022b34:	b580      	push	{r7, lr}
 8022b36:	b082      	sub	sp, #8
 8022b38:	af00      	add	r7, sp, #0
  u32_t diff;
  if (next_timeout == NULL) {
 8022b3a:	4b0f      	ldr	r3, [pc, #60]	; (8022b78 <sys_timeouts_sleeptime+0x44>)
 8022b3c:	681b      	ldr	r3, [r3, #0]
 8022b3e:	2b00      	cmp	r3, #0
 8022b40:	d102      	bne.n	8022b48 <sys_timeouts_sleeptime+0x14>
    return 0xffffffff;
 8022b42:	f04f 33ff 	mov.w	r3, #4294967295
 8022b46:	e013      	b.n	8022b70 <sys_timeouts_sleeptime+0x3c>
  }
  diff = sys_now() - timeouts_last_time;
 8022b48:	f001 fdae 	bl	80246a8 <sys_now>
 8022b4c:	4602      	mov	r2, r0
 8022b4e:	4b0b      	ldr	r3, [pc, #44]	; (8022b7c <sys_timeouts_sleeptime+0x48>)
 8022b50:	681b      	ldr	r3, [r3, #0]
 8022b52:	1ad3      	subs	r3, r2, r3
 8022b54:	607b      	str	r3, [r7, #4]
  if (diff > next_timeout->time) {
 8022b56:	4b08      	ldr	r3, [pc, #32]	; (8022b78 <sys_timeouts_sleeptime+0x44>)
 8022b58:	681b      	ldr	r3, [r3, #0]
 8022b5a:	685a      	ldr	r2, [r3, #4]
 8022b5c:	687b      	ldr	r3, [r7, #4]
 8022b5e:	429a      	cmp	r2, r3
 8022b60:	d201      	bcs.n	8022b66 <sys_timeouts_sleeptime+0x32>
    return 0;
 8022b62:	2300      	movs	r3, #0
 8022b64:	e004      	b.n	8022b70 <sys_timeouts_sleeptime+0x3c>
  } else {
    return next_timeout->time - diff;
 8022b66:	4b04      	ldr	r3, [pc, #16]	; (8022b78 <sys_timeouts_sleeptime+0x44>)
 8022b68:	681b      	ldr	r3, [r3, #0]
 8022b6a:	685a      	ldr	r2, [r3, #4]
 8022b6c:	687b      	ldr	r3, [r7, #4]
 8022b6e:	1ad3      	subs	r3, r2, r3
  }
}
 8022b70:	4618      	mov	r0, r3
 8022b72:	3708      	adds	r7, #8
 8022b74:	46bd      	mov	sp, r7
 8022b76:	bd80      	pop	{r7, pc}
 8022b78:	20009528 	.word	0x20009528
 8022b7c:	2000952c 	.word	0x2000952c

08022b80 <sys_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
void
sys_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8022b80:	b580      	push	{r7, lr}
 8022b82:	b084      	sub	sp, #16
 8022b84:	af00      	add	r7, sp, #0
 8022b86:	6078      	str	r0, [r7, #4]
 8022b88:	6039      	str	r1, [r7, #0]
  u32_t sleeptime;

again:
  if (!next_timeout) {
 8022b8a:	4b0f      	ldr	r3, [pc, #60]	; (8022bc8 <sys_timeouts_mbox_fetch+0x48>)
 8022b8c:	681b      	ldr	r3, [r3, #0]
 8022b8e:	2b00      	cmp	r3, #0
 8022b90:	d105      	bne.n	8022b9e <sys_timeouts_mbox_fetch+0x1e>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8022b92:	2200      	movs	r2, #0
 8022b94:	6839      	ldr	r1, [r7, #0]
 8022b96:	6878      	ldr	r0, [r7, #4]
 8022b98:	f000 fbbf 	bl	802331a <sys_arch_mbox_fetch>
    return;
 8022b9c:	e011      	b.n	8022bc2 <sys_timeouts_mbox_fetch+0x42>
  }

  sleeptime = sys_timeouts_sleeptime();
 8022b9e:	f7ff ffc9 	bl	8022b34 <sys_timeouts_sleeptime>
 8022ba2:	60f8      	str	r0, [r7, #12]
  if (sleeptime == 0 || sys_arch_mbox_fetch(mbox, msg, sleeptime) == SYS_ARCH_TIMEOUT) {
 8022ba4:	68fb      	ldr	r3, [r7, #12]
 8022ba6:	2b00      	cmp	r3, #0
 8022ba8:	d008      	beq.n	8022bbc <sys_timeouts_mbox_fetch+0x3c>
 8022baa:	68fa      	ldr	r2, [r7, #12]
 8022bac:	6839      	ldr	r1, [r7, #0]
 8022bae:	6878      	ldr	r0, [r7, #4]
 8022bb0:	f000 fbb3 	bl	802331a <sys_arch_mbox_fetch>
 8022bb4:	4603      	mov	r3, r0
 8022bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022bba:	d102      	bne.n	8022bc2 <sys_timeouts_mbox_fetch+0x42>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8022bbc:	f7ff ff68 	bl	8022a90 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8022bc0:	e7e3      	b.n	8022b8a <sys_timeouts_mbox_fetch+0xa>
  }
}
 8022bc2:	3710      	adds	r7, #16
 8022bc4:	46bd      	mov	sp, r7
 8022bc6:	bd80      	pop	{r7, pc}
 8022bc8:	20009528 	.word	0x20009528

08022bcc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8022bcc:	b480      	push	{r7}
 8022bce:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8022bd0:	bf00      	nop
 8022bd2:	46bd      	mov	sp, r7
 8022bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022bd8:	4770      	bx	lr
	...

08022bdc <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8022bdc:	b480      	push	{r7}
 8022bde:	b083      	sub	sp, #12
 8022be0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8022be2:	2300      	movs	r3, #0
 8022be4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8022be6:	4b17      	ldr	r3, [pc, #92]	; (8022c44 <udp_new_port+0x68>)
 8022be8:	881b      	ldrh	r3, [r3, #0]
 8022bea:	1c5a      	adds	r2, r3, #1
 8022bec:	b291      	uxth	r1, r2
 8022bee:	4a15      	ldr	r2, [pc, #84]	; (8022c44 <udp_new_port+0x68>)
 8022bf0:	8011      	strh	r1, [r2, #0]
 8022bf2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8022bf6:	4293      	cmp	r3, r2
 8022bf8:	d103      	bne.n	8022c02 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8022bfa:	4b12      	ldr	r3, [pc, #72]	; (8022c44 <udp_new_port+0x68>)
 8022bfc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8022c00:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8022c02:	4b11      	ldr	r3, [pc, #68]	; (8022c48 <udp_new_port+0x6c>)
 8022c04:	681b      	ldr	r3, [r3, #0]
 8022c06:	603b      	str	r3, [r7, #0]
 8022c08:	e011      	b.n	8022c2e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8022c0a:	683b      	ldr	r3, [r7, #0]
 8022c0c:	8a5a      	ldrh	r2, [r3, #18]
 8022c0e:	4b0d      	ldr	r3, [pc, #52]	; (8022c44 <udp_new_port+0x68>)
 8022c10:	881b      	ldrh	r3, [r3, #0]
 8022c12:	429a      	cmp	r2, r3
 8022c14:	d108      	bne.n	8022c28 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8022c16:	88fb      	ldrh	r3, [r7, #6]
 8022c18:	3301      	adds	r3, #1
 8022c1a:	80fb      	strh	r3, [r7, #6]
 8022c1c:	88fb      	ldrh	r3, [r7, #6]
 8022c1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8022c22:	d3e0      	bcc.n	8022be6 <udp_new_port+0xa>
        return 0;
 8022c24:	2300      	movs	r3, #0
 8022c26:	e007      	b.n	8022c38 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8022c28:	683b      	ldr	r3, [r7, #0]
 8022c2a:	68db      	ldr	r3, [r3, #12]
 8022c2c:	603b      	str	r3, [r7, #0]
 8022c2e:	683b      	ldr	r3, [r7, #0]
 8022c30:	2b00      	cmp	r3, #0
 8022c32:	d1ea      	bne.n	8022c0a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8022c34:	4b03      	ldr	r3, [pc, #12]	; (8022c44 <udp_new_port+0x68>)
 8022c36:	881b      	ldrh	r3, [r3, #0]
}
 8022c38:	4618      	mov	r0, r3
 8022c3a:	370c      	adds	r7, #12
 8022c3c:	46bd      	mov	sp, r7
 8022c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022c42:	4770      	bx	lr
 8022c44:	20000010 	.word	0x20000010
 8022c48:	2000e8a8 	.word	0x2000e8a8

08022c4c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8022c4c:	b480      	push	{r7}
 8022c4e:	b085      	sub	sp, #20
 8022c50:	af00      	add	r7, sp, #0
 8022c52:	60f8      	str	r0, [r7, #12]
 8022c54:	60b9      	str	r1, [r7, #8]
 8022c56:	4613      	mov	r3, r2
 8022c58:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8022c5a:	79fb      	ldrb	r3, [r7, #7]
 8022c5c:	2b00      	cmp	r3, #0
 8022c5e:	d018      	beq.n	8022c92 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8022c60:	68fb      	ldr	r3, [r7, #12]
 8022c62:	2b00      	cmp	r3, #0
 8022c64:	d013      	beq.n	8022c8e <udp_input_local_match+0x42>
 8022c66:	68fb      	ldr	r3, [r7, #12]
 8022c68:	681b      	ldr	r3, [r3, #0]
 8022c6a:	2b00      	cmp	r3, #0
 8022c6c:	d00f      	beq.n	8022c8e <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8022c6e:	4b14      	ldr	r3, [pc, #80]	; (8022cc0 <udp_input_local_match+0x74>)
 8022c70:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8022c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8022c76:	d00a      	beq.n	8022c8e <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8022c78:	68fb      	ldr	r3, [r7, #12]
 8022c7a:	681a      	ldr	r2, [r3, #0]
 8022c7c:	4b10      	ldr	r3, [pc, #64]	; (8022cc0 <udp_input_local_match+0x74>)
 8022c7e:	695b      	ldr	r3, [r3, #20]
 8022c80:	405a      	eors	r2, r3
 8022c82:	68bb      	ldr	r3, [r7, #8]
 8022c84:	3308      	adds	r3, #8
 8022c86:	681b      	ldr	r3, [r3, #0]
 8022c88:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8022c8a:	2b00      	cmp	r3, #0
 8022c8c:	d110      	bne.n	8022cb0 <udp_input_local_match+0x64>
          return 1;
 8022c8e:	2301      	movs	r3, #1
 8022c90:	e00f      	b.n	8022cb2 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8022c92:	68fb      	ldr	r3, [r7, #12]
 8022c94:	2b00      	cmp	r3, #0
 8022c96:	d009      	beq.n	8022cac <udp_input_local_match+0x60>
 8022c98:	68fb      	ldr	r3, [r7, #12]
 8022c9a:	681b      	ldr	r3, [r3, #0]
 8022c9c:	2b00      	cmp	r3, #0
 8022c9e:	d005      	beq.n	8022cac <udp_input_local_match+0x60>
 8022ca0:	68fb      	ldr	r3, [r7, #12]
 8022ca2:	681a      	ldr	r2, [r3, #0]
 8022ca4:	4b06      	ldr	r3, [pc, #24]	; (8022cc0 <udp_input_local_match+0x74>)
 8022ca6:	695b      	ldr	r3, [r3, #20]
 8022ca8:	429a      	cmp	r2, r3
 8022caa:	d101      	bne.n	8022cb0 <udp_input_local_match+0x64>
      return 1;
 8022cac:	2301      	movs	r3, #1
 8022cae:	e000      	b.n	8022cb2 <udp_input_local_match+0x66>
    }
  }

  return 0;
 8022cb0:	2300      	movs	r3, #0
}
 8022cb2:	4618      	mov	r0, r3
 8022cb4:	3714      	adds	r7, #20
 8022cb6:	46bd      	mov	sp, r7
 8022cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022cbc:	4770      	bx	lr
 8022cbe:	bf00      	nop
 8022cc0:	2000a268 	.word	0x2000a268

08022cc4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8022cc4:	b590      	push	{r4, r7, lr}
 8022cc6:	b08d      	sub	sp, #52	; 0x34
 8022cc8:	af02      	add	r7, sp, #8
 8022cca:	6078      	str	r0, [r7, #4]
 8022ccc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8022cce:	2300      	movs	r3, #0
 8022cd0:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8022cd2:	687b      	ldr	r3, [r7, #4]
 8022cd4:	895b      	ldrh	r3, [r3, #10]
 8022cd6:	2b07      	cmp	r3, #7
 8022cd8:	d803      	bhi.n	8022ce2 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8022cda:	6878      	ldr	r0, [r7, #4]
 8022cdc:	f7fa f94c 	bl	801cf78 <pbuf_free>
    goto end;
 8022ce0:	e0c6      	b.n	8022e70 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8022ce2:	687b      	ldr	r3, [r7, #4]
 8022ce4:	685b      	ldr	r3, [r3, #4]
 8022ce6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8022ce8:	4b63      	ldr	r3, [pc, #396]	; (8022e78 <udp_input+0x1b4>)
 8022cea:	695a      	ldr	r2, [r3, #20]
 8022cec:	4b62      	ldr	r3, [pc, #392]	; (8022e78 <udp_input+0x1b4>)
 8022cee:	681b      	ldr	r3, [r3, #0]
 8022cf0:	4619      	mov	r1, r3
 8022cf2:	4610      	mov	r0, r2
 8022cf4:	f7f8 f808 	bl	801ad08 <ip4_addr_isbroadcast_u32>
 8022cf8:	4603      	mov	r3, r0
 8022cfa:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8022cfc:	697b      	ldr	r3, [r7, #20]
 8022cfe:	881b      	ldrh	r3, [r3, #0]
 8022d00:	b29b      	uxth	r3, r3
 8022d02:	4618      	mov	r0, r3
 8022d04:	f7f6 fca8 	bl	8019658 <lwip_htons>
 8022d08:	4603      	mov	r3, r0
 8022d0a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8022d0c:	697b      	ldr	r3, [r7, #20]
 8022d0e:	885b      	ldrh	r3, [r3, #2]
 8022d10:	b29b      	uxth	r3, r3
 8022d12:	4618      	mov	r0, r3
 8022d14:	f7f6 fca0 	bl	8019658 <lwip_htons>
 8022d18:	4603      	mov	r3, r0
 8022d1a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8022d1c:	2300      	movs	r3, #0
 8022d1e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8022d20:	2300      	movs	r3, #0
 8022d22:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8022d24:	2300      	movs	r3, #0
 8022d26:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8022d28:	4b54      	ldr	r3, [pc, #336]	; (8022e7c <udp_input+0x1b8>)
 8022d2a:	681b      	ldr	r3, [r3, #0]
 8022d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8022d2e:	e03b      	b.n	8022da8 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8022d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d32:	8a5b      	ldrh	r3, [r3, #18]
 8022d34:	89fa      	ldrh	r2, [r7, #14]
 8022d36:	429a      	cmp	r2, r3
 8022d38:	d131      	bne.n	8022d9e <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8022d3a:	7cfb      	ldrb	r3, [r7, #19]
 8022d3c:	461a      	mov	r2, r3
 8022d3e:	6839      	ldr	r1, [r7, #0]
 8022d40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8022d42:	f7ff ff83 	bl	8022c4c <udp_input_local_match>
 8022d46:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8022d48:	2b00      	cmp	r3, #0
 8022d4a:	d028      	beq.n	8022d9e <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 8022d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d4e:	7c1b      	ldrb	r3, [r3, #16]
 8022d50:	f003 0304 	and.w	r3, r3, #4
 8022d54:	2b00      	cmp	r3, #0
 8022d56:	d104      	bne.n	8022d62 <udp_input+0x9e>
 8022d58:	69fb      	ldr	r3, [r7, #28]
 8022d5a:	2b00      	cmp	r3, #0
 8022d5c:	d101      	bne.n	8022d62 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 8022d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d60:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8022d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d64:	8a9b      	ldrh	r3, [r3, #20]
 8022d66:	8a3a      	ldrh	r2, [r7, #16]
 8022d68:	429a      	cmp	r2, r3
 8022d6a:	d118      	bne.n	8022d9e <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8022d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d6e:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8022d70:	2b00      	cmp	r3, #0
 8022d72:	d005      	beq.n	8022d80 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8022d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d76:	685a      	ldr	r2, [r3, #4]
 8022d78:	4b3f      	ldr	r3, [pc, #252]	; (8022e78 <udp_input+0x1b4>)
 8022d7a:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8022d7c:	429a      	cmp	r2, r3
 8022d7e:	d10e      	bne.n	8022d9e <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8022d80:	6a3b      	ldr	r3, [r7, #32]
 8022d82:	2b00      	cmp	r3, #0
 8022d84:	d014      	beq.n	8022db0 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8022d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d88:	68da      	ldr	r2, [r3, #12]
 8022d8a:	6a3b      	ldr	r3, [r7, #32]
 8022d8c:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8022d8e:	4b3b      	ldr	r3, [pc, #236]	; (8022e7c <udp_input+0x1b8>)
 8022d90:	681a      	ldr	r2, [r3, #0]
 8022d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d94:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8022d96:	4a39      	ldr	r2, [pc, #228]	; (8022e7c <udp_input+0x1b8>)
 8022d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022d9a:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8022d9c:	e008      	b.n	8022db0 <udp_input+0xec>
      }
    }

    prev = pcb;
 8022d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022da0:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8022da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022da4:	68db      	ldr	r3, [r3, #12]
 8022da6:	627b      	str	r3, [r7, #36]	; 0x24
 8022da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022daa:	2b00      	cmp	r3, #0
 8022dac:	d1c0      	bne.n	8022d30 <udp_input+0x6c>
 8022dae:	e000      	b.n	8022db2 <udp_input+0xee>
        break;
 8022db0:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8022db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022db4:	2b00      	cmp	r3, #0
 8022db6:	d101      	bne.n	8022dbc <udp_input+0xf8>
    pcb = uncon_pcb;
 8022db8:	69fb      	ldr	r3, [r7, #28]
 8022dba:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8022dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022dbe:	2b00      	cmp	r3, #0
 8022dc0:	d002      	beq.n	8022dc8 <udp_input+0x104>
    for_us = 1;
 8022dc2:	2301      	movs	r3, #1
 8022dc4:	76fb      	strb	r3, [r7, #27]
 8022dc6:	e00a      	b.n	8022dde <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8022dc8:	683b      	ldr	r3, [r7, #0]
 8022dca:	3304      	adds	r3, #4
 8022dcc:	681a      	ldr	r2, [r3, #0]
 8022dce:	4b2a      	ldr	r3, [pc, #168]	; (8022e78 <udp_input+0x1b4>)
 8022dd0:	695b      	ldr	r3, [r3, #20]
 8022dd2:	429a      	cmp	r2, r3
 8022dd4:	bf0c      	ite	eq
 8022dd6:	2301      	moveq	r3, #1
 8022dd8:	2300      	movne	r3, #0
 8022dda:	b2db      	uxtb	r3, r3
 8022ddc:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8022dde:	7efb      	ldrb	r3, [r7, #27]
 8022de0:	2b00      	cmp	r3, #0
 8022de2:	d042      	beq.n	8022e6a <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 8022de4:	f06f 0107 	mvn.w	r1, #7
 8022de8:	6878      	ldr	r0, [r7, #4]
 8022dea:	f7fa f8a1 	bl	801cf30 <pbuf_header>
 8022dee:	4603      	mov	r3, r0
 8022df0:	2b00      	cmp	r3, #0
 8022df2:	d00a      	beq.n	8022e0a <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8022df4:	4b22      	ldr	r3, [pc, #136]	; (8022e80 <udp_input+0x1bc>)
 8022df6:	f240 1255 	movw	r2, #341	; 0x155
 8022dfa:	4922      	ldr	r1, [pc, #136]	; (8022e84 <udp_input+0x1c0>)
 8022dfc:	4822      	ldr	r0, [pc, #136]	; (8022e88 <udp_input+0x1c4>)
 8022dfe:	f003 f877 	bl	8025ef0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8022e02:	6878      	ldr	r0, [r7, #4]
 8022e04:	f7fa f8b8 	bl	801cf78 <pbuf_free>
      goto end;
 8022e08:	e032      	b.n	8022e70 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 8022e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022e0c:	2b00      	cmp	r3, #0
 8022e0e:	d012      	beq.n	8022e36 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8022e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022e12:	699b      	ldr	r3, [r3, #24]
 8022e14:	2b00      	cmp	r3, #0
 8022e16:	d00a      	beq.n	8022e2e <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8022e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022e1a:	699c      	ldr	r4, [r3, #24]
 8022e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022e1e:	69d8      	ldr	r0, [r3, #28]
 8022e20:	8a3b      	ldrh	r3, [r7, #16]
 8022e22:	9300      	str	r3, [sp, #0]
 8022e24:	4b19      	ldr	r3, [pc, #100]	; (8022e8c <udp_input+0x1c8>)
 8022e26:	687a      	ldr	r2, [r7, #4]
 8022e28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8022e2a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8022e2c:	e021      	b.n	8022e72 <udp_input+0x1ae>
        pbuf_free(p);
 8022e2e:	6878      	ldr	r0, [r7, #4]
 8022e30:	f7fa f8a2 	bl	801cf78 <pbuf_free>
        goto end;
 8022e34:	e01c      	b.n	8022e70 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8022e36:	7cfb      	ldrb	r3, [r7, #19]
 8022e38:	2b00      	cmp	r3, #0
 8022e3a:	d112      	bne.n	8022e62 <udp_input+0x19e>
 8022e3c:	4b0e      	ldr	r3, [pc, #56]	; (8022e78 <udp_input+0x1b4>)
 8022e3e:	695b      	ldr	r3, [r3, #20]
 8022e40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8022e44:	2be0      	cmp	r3, #224	; 0xe0
 8022e46:	d00c      	beq.n	8022e62 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8022e48:	4b0b      	ldr	r3, [pc, #44]	; (8022e78 <udp_input+0x1b4>)
 8022e4a:	899b      	ldrh	r3, [r3, #12]
 8022e4c:	3308      	adds	r3, #8
 8022e4e:	b29b      	uxth	r3, r3
 8022e50:	b21b      	sxth	r3, r3
 8022e52:	4619      	mov	r1, r3
 8022e54:	6878      	ldr	r0, [r7, #4]
 8022e56:	f7fa f87d 	bl	801cf54 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8022e5a:	2103      	movs	r1, #3
 8022e5c:	6878      	ldr	r0, [r7, #4]
 8022e5e:	f7f7 fc55 	bl	801a70c <icmp_dest_unreach>
      pbuf_free(p);
 8022e62:	6878      	ldr	r0, [r7, #4]
 8022e64:	f7fa f888 	bl	801cf78 <pbuf_free>
  return;
 8022e68:	e003      	b.n	8022e72 <udp_input+0x1ae>
    pbuf_free(p);
 8022e6a:	6878      	ldr	r0, [r7, #4]
 8022e6c:	f7fa f884 	bl	801cf78 <pbuf_free>
  return;
 8022e70:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8022e72:	372c      	adds	r7, #44	; 0x2c
 8022e74:	46bd      	mov	sp, r7
 8022e76:	bd90      	pop	{r4, r7, pc}
 8022e78:	2000a268 	.word	0x2000a268
 8022e7c:	2000e8a8 	.word	0x2000e8a8
 8022e80:	08029064 	.word	0x08029064
 8022e84:	08029094 	.word	0x08029094
 8022e88:	080290a8 	.word	0x080290a8
 8022e8c:	2000a278 	.word	0x2000a278

08022e90 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8022e90:	b580      	push	{r7, lr}
 8022e92:	b086      	sub	sp, #24
 8022e94:	af00      	add	r7, sp, #0
 8022e96:	60f8      	str	r0, [r7, #12]
 8022e98:	60b9      	str	r1, [r7, #8]
 8022e9a:	4613      	mov	r3, r2
 8022e9c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8022e9e:	68bb      	ldr	r3, [r7, #8]
 8022ea0:	2b00      	cmp	r3, #0
 8022ea2:	d101      	bne.n	8022ea8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8022ea4:	4b30      	ldr	r3, [pc, #192]	; (8022f68 <udp_bind+0xd8>)
 8022ea6:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 8022ea8:	68fb      	ldr	r3, [r7, #12]
 8022eaa:	2b00      	cmp	r3, #0
 8022eac:	d002      	beq.n	8022eb4 <udp_bind+0x24>
 8022eae:	68bb      	ldr	r3, [r7, #8]
 8022eb0:	2b00      	cmp	r3, #0
 8022eb2:	d102      	bne.n	8022eba <udp_bind+0x2a>
    return ERR_VAL;
 8022eb4:	f06f 0305 	mvn.w	r3, #5
 8022eb8:	e052      	b.n	8022f60 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8022eba:	2300      	movs	r3, #0
 8022ebc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8022ebe:	4b2b      	ldr	r3, [pc, #172]	; (8022f6c <udp_bind+0xdc>)
 8022ec0:	681b      	ldr	r3, [r3, #0]
 8022ec2:	617b      	str	r3, [r7, #20]
 8022ec4:	e009      	b.n	8022eda <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8022ec6:	68fa      	ldr	r2, [r7, #12]
 8022ec8:	697b      	ldr	r3, [r7, #20]
 8022eca:	429a      	cmp	r2, r3
 8022ecc:	d102      	bne.n	8022ed4 <udp_bind+0x44>
      rebind = 1;
 8022ece:	2301      	movs	r3, #1
 8022ed0:	74fb      	strb	r3, [r7, #19]
      break;
 8022ed2:	e005      	b.n	8022ee0 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8022ed4:	697b      	ldr	r3, [r7, #20]
 8022ed6:	68db      	ldr	r3, [r3, #12]
 8022ed8:	617b      	str	r3, [r7, #20]
 8022eda:	697b      	ldr	r3, [r7, #20]
 8022edc:	2b00      	cmp	r3, #0
 8022ede:	d1f2      	bne.n	8022ec6 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 8022ee0:	88fb      	ldrh	r3, [r7, #6]
 8022ee2:	2b00      	cmp	r3, #0
 8022ee4:	d109      	bne.n	8022efa <udp_bind+0x6a>
    port = udp_new_port();
 8022ee6:	f7ff fe79 	bl	8022bdc <udp_new_port>
 8022eea:	4603      	mov	r3, r0
 8022eec:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8022eee:	88fb      	ldrh	r3, [r7, #6]
 8022ef0:	2b00      	cmp	r3, #0
 8022ef2:	d11e      	bne.n	8022f32 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8022ef4:	f06f 0307 	mvn.w	r3, #7
 8022ef8:	e032      	b.n	8022f60 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8022efa:	4b1c      	ldr	r3, [pc, #112]	; (8022f6c <udp_bind+0xdc>)
 8022efc:	681b      	ldr	r3, [r3, #0]
 8022efe:	617b      	str	r3, [r7, #20]
 8022f00:	e014      	b.n	8022f2c <udp_bind+0x9c>
      if (pcb != ipcb) {
 8022f02:	68fa      	ldr	r2, [r7, #12]
 8022f04:	697b      	ldr	r3, [r7, #20]
 8022f06:	429a      	cmp	r2, r3
 8022f08:	d00d      	beq.n	8022f26 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8022f0a:	697b      	ldr	r3, [r7, #20]
 8022f0c:	8a5b      	ldrh	r3, [r3, #18]
 8022f0e:	88fa      	ldrh	r2, [r7, #6]
 8022f10:	429a      	cmp	r2, r3
 8022f12:	d108      	bne.n	8022f26 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 8022f14:	697b      	ldr	r3, [r7, #20]
 8022f16:	681a      	ldr	r2, [r3, #0]
 8022f18:	68bb      	ldr	r3, [r7, #8]
 8022f1a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8022f1c:	429a      	cmp	r2, r3
 8022f1e:	d102      	bne.n	8022f26 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8022f20:	f06f 0307 	mvn.w	r3, #7
 8022f24:	e01c      	b.n	8022f60 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8022f26:	697b      	ldr	r3, [r7, #20]
 8022f28:	68db      	ldr	r3, [r3, #12]
 8022f2a:	617b      	str	r3, [r7, #20]
 8022f2c:	697b      	ldr	r3, [r7, #20]
 8022f2e:	2b00      	cmp	r3, #0
 8022f30:	d1e7      	bne.n	8022f02 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8022f32:	68bb      	ldr	r3, [r7, #8]
 8022f34:	2b00      	cmp	r3, #0
 8022f36:	d002      	beq.n	8022f3e <udp_bind+0xae>
 8022f38:	68bb      	ldr	r3, [r7, #8]
 8022f3a:	681b      	ldr	r3, [r3, #0]
 8022f3c:	e000      	b.n	8022f40 <udp_bind+0xb0>
 8022f3e:	2300      	movs	r3, #0
 8022f40:	68fa      	ldr	r2, [r7, #12]
 8022f42:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8022f44:	68fb      	ldr	r3, [r7, #12]
 8022f46:	88fa      	ldrh	r2, [r7, #6]
 8022f48:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8022f4a:	7cfb      	ldrb	r3, [r7, #19]
 8022f4c:	2b00      	cmp	r3, #0
 8022f4e:	d106      	bne.n	8022f5e <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8022f50:	4b06      	ldr	r3, [pc, #24]	; (8022f6c <udp_bind+0xdc>)
 8022f52:	681a      	ldr	r2, [r3, #0]
 8022f54:	68fb      	ldr	r3, [r7, #12]
 8022f56:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8022f58:	4a04      	ldr	r2, [pc, #16]	; (8022f6c <udp_bind+0xdc>)
 8022f5a:	68fb      	ldr	r3, [r7, #12]
 8022f5c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8022f5e:	2300      	movs	r3, #0
}
 8022f60:	4618      	mov	r0, r3
 8022f62:	3718      	adds	r7, #24
 8022f64:	46bd      	mov	sp, r7
 8022f66:	bd80      	pop	{r7, pc}
 8022f68:	0802b724 	.word	0x0802b724
 8022f6c:	2000e8a8 	.word	0x2000e8a8

08022f70 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8022f70:	b480      	push	{r7}
 8022f72:	b085      	sub	sp, #20
 8022f74:	af00      	add	r7, sp, #0
 8022f76:	60f8      	str	r0, [r7, #12]
 8022f78:	60b9      	str	r1, [r7, #8]
 8022f7a:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 8022f7c:	68fb      	ldr	r3, [r7, #12]
 8022f7e:	68ba      	ldr	r2, [r7, #8]
 8022f80:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8022f82:	68fb      	ldr	r3, [r7, #12]
 8022f84:	687a      	ldr	r2, [r7, #4]
 8022f86:	61da      	str	r2, [r3, #28]
}
 8022f88:	bf00      	nop
 8022f8a:	3714      	adds	r7, #20
 8022f8c:	46bd      	mov	sp, r7
 8022f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022f92:	4770      	bx	lr

08022f94 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8022f94:	b580      	push	{r7, lr}
 8022f96:	b084      	sub	sp, #16
 8022f98:	af00      	add	r7, sp, #0
 8022f9a:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8022f9c:	4b15      	ldr	r3, [pc, #84]	; (8022ff4 <udp_remove+0x60>)
 8022f9e:	681a      	ldr	r2, [r3, #0]
 8022fa0:	687b      	ldr	r3, [r7, #4]
 8022fa2:	429a      	cmp	r2, r3
 8022fa4:	d105      	bne.n	8022fb2 <udp_remove+0x1e>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8022fa6:	4b13      	ldr	r3, [pc, #76]	; (8022ff4 <udp_remove+0x60>)
 8022fa8:	681b      	ldr	r3, [r3, #0]
 8022faa:	68db      	ldr	r3, [r3, #12]
 8022fac:	4a11      	ldr	r2, [pc, #68]	; (8022ff4 <udp_remove+0x60>)
 8022fae:	6013      	str	r3, [r2, #0]
 8022fb0:	e017      	b.n	8022fe2 <udp_remove+0x4e>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8022fb2:	4b10      	ldr	r3, [pc, #64]	; (8022ff4 <udp_remove+0x60>)
 8022fb4:	681b      	ldr	r3, [r3, #0]
 8022fb6:	60fb      	str	r3, [r7, #12]
 8022fb8:	e010      	b.n	8022fdc <udp_remove+0x48>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8022fba:	68fb      	ldr	r3, [r7, #12]
 8022fbc:	68db      	ldr	r3, [r3, #12]
 8022fbe:	2b00      	cmp	r3, #0
 8022fc0:	d009      	beq.n	8022fd6 <udp_remove+0x42>
 8022fc2:	68fb      	ldr	r3, [r7, #12]
 8022fc4:	68da      	ldr	r2, [r3, #12]
 8022fc6:	687b      	ldr	r3, [r7, #4]
 8022fc8:	429a      	cmp	r2, r3
 8022fca:	d104      	bne.n	8022fd6 <udp_remove+0x42>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8022fcc:	687b      	ldr	r3, [r7, #4]
 8022fce:	68da      	ldr	r2, [r3, #12]
 8022fd0:	68fb      	ldr	r3, [r7, #12]
 8022fd2:	60da      	str	r2, [r3, #12]
        break;
 8022fd4:	e005      	b.n	8022fe2 <udp_remove+0x4e>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8022fd6:	68fb      	ldr	r3, [r7, #12]
 8022fd8:	68db      	ldr	r3, [r3, #12]
 8022fda:	60fb      	str	r3, [r7, #12]
 8022fdc:	68fb      	ldr	r3, [r7, #12]
 8022fde:	2b00      	cmp	r3, #0
 8022fe0:	d1eb      	bne.n	8022fba <udp_remove+0x26>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8022fe2:	6879      	ldr	r1, [r7, #4]
 8022fe4:	2000      	movs	r0, #0
 8022fe6:	f7f9 fa6d 	bl	801c4c4 <memp_free>
}
 8022fea:	bf00      	nop
 8022fec:	3710      	adds	r7, #16
 8022fee:	46bd      	mov	sp, r7
 8022ff0:	bd80      	pop	{r7, pc}
 8022ff2:	bf00      	nop
 8022ff4:	2000e8a8 	.word	0x2000e8a8

08022ff8 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8022ff8:	b580      	push	{r7, lr}
 8022ffa:	b082      	sub	sp, #8
 8022ffc:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8022ffe:	2000      	movs	r0, #0
 8023000:	f7f9 fa0e 	bl	801c420 <memp_malloc>
 8023004:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8023006:	687b      	ldr	r3, [r7, #4]
 8023008:	2b00      	cmp	r3, #0
 802300a:	d007      	beq.n	802301c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 802300c:	2220      	movs	r2, #32
 802300e:	2100      	movs	r1, #0
 8023010:	6878      	ldr	r0, [r7, #4]
 8023012:	f003 fc4b 	bl	80268ac <memset>
    pcb->ttl = UDP_TTL;
 8023016:	687b      	ldr	r3, [r7, #4]
 8023018:	22ff      	movs	r2, #255	; 0xff
 802301a:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 802301c:	687b      	ldr	r3, [r7, #4]
}
 802301e:	4618      	mov	r0, r3
 8023020:	3708      	adds	r7, #8
 8023022:	46bd      	mov	sp, r7
 8023024:	bd80      	pop	{r7, pc}

08023026 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8023026:	b580      	push	{r7, lr}
 8023028:	b084      	sub	sp, #16
 802302a:	af00      	add	r7, sp, #0
 802302c:	4603      	mov	r3, r0
 802302e:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;
  pcb = udp_new();
 8023030:	f7ff ffe2 	bl	8022ff8 <udp_new>
 8023034:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8023036:	68fb      	ldr	r3, [r7, #12]
}
 8023038:	4618      	mov	r0, r3
 802303a:	3710      	adds	r7, #16
 802303c:	46bd      	mov	sp, r7
 802303e:	bd80      	pop	{r7, pc}

08023040 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 8023040:	b480      	push	{r7}
 8023042:	b085      	sub	sp, #20
 8023044:	af00      	add	r7, sp, #0
 8023046:	6078      	str	r0, [r7, #4]
 8023048:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 802304a:	687b      	ldr	r3, [r7, #4]
 802304c:	2b00      	cmp	r3, #0
 802304e:	d01e      	beq.n	802308e <udp_netif_ip_addr_changed+0x4e>
 8023050:	687b      	ldr	r3, [r7, #4]
 8023052:	681b      	ldr	r3, [r3, #0]
 8023054:	2b00      	cmp	r3, #0
 8023056:	d01a      	beq.n	802308e <udp_netif_ip_addr_changed+0x4e>
 8023058:	683b      	ldr	r3, [r7, #0]
 802305a:	2b00      	cmp	r3, #0
 802305c:	d017      	beq.n	802308e <udp_netif_ip_addr_changed+0x4e>
 802305e:	683b      	ldr	r3, [r7, #0]
 8023060:	681b      	ldr	r3, [r3, #0]
 8023062:	2b00      	cmp	r3, #0
 8023064:	d013      	beq.n	802308e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8023066:	4b0d      	ldr	r3, [pc, #52]	; (802309c <udp_netif_ip_addr_changed+0x5c>)
 8023068:	681b      	ldr	r3, [r3, #0]
 802306a:	60fb      	str	r3, [r7, #12]
 802306c:	e00c      	b.n	8023088 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 802306e:	68fb      	ldr	r3, [r7, #12]
 8023070:	681a      	ldr	r2, [r3, #0]
 8023072:	687b      	ldr	r3, [r7, #4]
 8023074:	681b      	ldr	r3, [r3, #0]
 8023076:	429a      	cmp	r2, r3
 8023078:	d103      	bne.n	8023082 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 802307a:	683b      	ldr	r3, [r7, #0]
 802307c:	681a      	ldr	r2, [r3, #0]
 802307e:	68fb      	ldr	r3, [r7, #12]
 8023080:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8023082:	68fb      	ldr	r3, [r7, #12]
 8023084:	68db      	ldr	r3, [r3, #12]
 8023086:	60fb      	str	r3, [r7, #12]
 8023088:	68fb      	ldr	r3, [r7, #12]
 802308a:	2b00      	cmp	r3, #0
 802308c:	d1ef      	bne.n	802306e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 802308e:	bf00      	nop
 8023090:	3714      	adds	r7, #20
 8023092:	46bd      	mov	sp, r7
 8023094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023098:	4770      	bx	lr
 802309a:	bf00      	nop
 802309c:	2000e8a8 	.word	0x2000e8a8

080230a0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80230a0:	b580      	push	{r7, lr}
 80230a2:	b086      	sub	sp, #24
 80230a4:	af00      	add	r7, sp, #0
 80230a6:	6078      	str	r0, [r7, #4]
 80230a8:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 80230aa:	230e      	movs	r3, #14
 80230ac:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 80230ae:	687b      	ldr	r3, [r7, #4]
 80230b0:	895b      	ldrh	r3, [r3, #10]
 80230b2:	2b0e      	cmp	r3, #14
 80230b4:	d977      	bls.n	80231a6 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80230b6:	687b      	ldr	r3, [r7, #4]
 80230b8:	685b      	ldr	r3, [r3, #4]
 80230ba:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80230bc:	693b      	ldr	r3, [r7, #16]
 80230be:	7b1a      	ldrb	r2, [r3, #12]
 80230c0:	7b5b      	ldrb	r3, [r3, #13]
 80230c2:	021b      	lsls	r3, r3, #8
 80230c4:	4313      	orrs	r3, r2
 80230c6:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80230c8:	693b      	ldr	r3, [r7, #16]
 80230ca:	781b      	ldrb	r3, [r3, #0]
 80230cc:	f003 0301 	and.w	r3, r3, #1
 80230d0:	2b00      	cmp	r3, #0
 80230d2:	d023      	beq.n	802311c <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 80230d4:	693b      	ldr	r3, [r7, #16]
 80230d6:	781b      	ldrb	r3, [r3, #0]
 80230d8:	2b01      	cmp	r3, #1
 80230da:	d10f      	bne.n	80230fc <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80230dc:	693b      	ldr	r3, [r7, #16]
 80230de:	785b      	ldrb	r3, [r3, #1]
 80230e0:	2b00      	cmp	r3, #0
 80230e2:	d11b      	bne.n	802311c <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80230e4:	693b      	ldr	r3, [r7, #16]
 80230e6:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80230e8:	2b5e      	cmp	r3, #94	; 0x5e
 80230ea:	d117      	bne.n	802311c <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80230ec:	687b      	ldr	r3, [r7, #4]
 80230ee:	7b5b      	ldrb	r3, [r3, #13]
 80230f0:	f043 0310 	orr.w	r3, r3, #16
 80230f4:	b2da      	uxtb	r2, r3
 80230f6:	687b      	ldr	r3, [r7, #4]
 80230f8:	735a      	strb	r2, [r3, #13]
 80230fa:	e00f      	b.n	802311c <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80230fc:	693b      	ldr	r3, [r7, #16]
 80230fe:	2206      	movs	r2, #6
 8023100:	492f      	ldr	r1, [pc, #188]	; (80231c0 <ethernet_input+0x120>)
 8023102:	4618      	mov	r0, r3
 8023104:	f003 fbb8 	bl	8026878 <memcmp>
 8023108:	4603      	mov	r3, r0
 802310a:	2b00      	cmp	r3, #0
 802310c:	d106      	bne.n	802311c <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 802310e:	687b      	ldr	r3, [r7, #4]
 8023110:	7b5b      	ldrb	r3, [r3, #13]
 8023112:	f043 0308 	orr.w	r3, r3, #8
 8023116:	b2da      	uxtb	r2, r3
 8023118:	687b      	ldr	r3, [r7, #4]
 802311a:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 802311c:	89fb      	ldrh	r3, [r7, #14]
 802311e:	2b08      	cmp	r3, #8
 8023120:	d003      	beq.n	802312a <ethernet_input+0x8a>
 8023122:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8023126:	d01e      	beq.n	8023166 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8023128:	e042      	b.n	80231b0 <ethernet_input+0x110>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 802312a:	683b      	ldr	r3, [r7, #0]
 802312c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8023130:	f003 0308 	and.w	r3, r3, #8
 8023134:	2b00      	cmp	r3, #0
 8023136:	d038      	beq.n	80231aa <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8023138:	687b      	ldr	r3, [r7, #4]
 802313a:	895b      	ldrh	r3, [r3, #10]
 802313c:	461a      	mov	r2, r3
 802313e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8023142:	429a      	cmp	r2, r3
 8023144:	db34      	blt.n	80231b0 <ethernet_input+0x110>
 8023146:	8afb      	ldrh	r3, [r7, #22]
 8023148:	425b      	negs	r3, r3
 802314a:	b29b      	uxth	r3, r3
 802314c:	b21b      	sxth	r3, r3
 802314e:	4619      	mov	r1, r3
 8023150:	6878      	ldr	r0, [r7, #4]
 8023152:	f7f9 feed 	bl	801cf30 <pbuf_header>
 8023156:	4603      	mov	r3, r0
 8023158:	2b00      	cmp	r3, #0
 802315a:	d129      	bne.n	80231b0 <ethernet_input+0x110>
        ip4_input(p, netif);
 802315c:	6839      	ldr	r1, [r7, #0]
 802315e:	6878      	ldr	r0, [r7, #4]
 8023160:	f7f7 fbc4 	bl	801a8ec <ip4_input>
      break;
 8023164:	e01d      	b.n	80231a2 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8023166:	683b      	ldr	r3, [r7, #0]
 8023168:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 802316c:	f003 0308 	and.w	r3, r3, #8
 8023170:	2b00      	cmp	r3, #0
 8023172:	d01c      	beq.n	80231ae <ethernet_input+0x10e>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8023174:	687b      	ldr	r3, [r7, #4]
 8023176:	895b      	ldrh	r3, [r3, #10]
 8023178:	461a      	mov	r2, r3
 802317a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 802317e:	429a      	cmp	r2, r3
 8023180:	db16      	blt.n	80231b0 <ethernet_input+0x110>
 8023182:	8afb      	ldrh	r3, [r7, #22]
 8023184:	425b      	negs	r3, r3
 8023186:	b29b      	uxth	r3, r3
 8023188:	b21b      	sxth	r3, r3
 802318a:	4619      	mov	r1, r3
 802318c:	6878      	ldr	r0, [r7, #4]
 802318e:	f7f9 fecf 	bl	801cf30 <pbuf_header>
 8023192:	4603      	mov	r3, r0
 8023194:	2b00      	cmp	r3, #0
 8023196:	d10b      	bne.n	80231b0 <ethernet_input+0x110>
        etharp_input(p, netif);
 8023198:	6839      	ldr	r1, [r7, #0]
 802319a:	6878      	ldr	r0, [r7, #4]
 802319c:	f7f6 fd94 	bl	8019cc8 <etharp_input>
      break;
 80231a0:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80231a2:	2300      	movs	r3, #0
 80231a4:	e008      	b.n	80231b8 <ethernet_input+0x118>
    goto free_and_return;
 80231a6:	bf00      	nop
 80231a8:	e002      	b.n	80231b0 <ethernet_input+0x110>
        goto free_and_return;
 80231aa:	bf00      	nop
 80231ac:	e000      	b.n	80231b0 <ethernet_input+0x110>
        goto free_and_return;
 80231ae:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80231b0:	6878      	ldr	r0, [r7, #4]
 80231b2:	f7f9 fee1 	bl	801cf78 <pbuf_free>
  return ERR_OK;
 80231b6:	2300      	movs	r3, #0
}
 80231b8:	4618      	mov	r0, r3
 80231ba:	3718      	adds	r7, #24
 80231bc:	46bd      	mov	sp, r7
 80231be:	bd80      	pop	{r7, pc}
 80231c0:	0802b838 	.word	0x0802b838

080231c4 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 80231c4:	b580      	push	{r7, lr}
 80231c6:	b086      	sub	sp, #24
 80231c8:	af00      	add	r7, sp, #0
 80231ca:	60f8      	str	r0, [r7, #12]
 80231cc:	60b9      	str	r1, [r7, #8]
 80231ce:	607a      	str	r2, [r7, #4]
 80231d0:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80231d2:	8c3b      	ldrh	r3, [r7, #32]
 80231d4:	4618      	mov	r0, r3
 80231d6:	f7f6 fa3f 	bl	8019658 <lwip_htons>
 80231da:	4603      	mov	r3, r0
 80231dc:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 80231de:	210e      	movs	r1, #14
 80231e0:	68b8      	ldr	r0, [r7, #8]
 80231e2:	f7f9 fea5 	bl	801cf30 <pbuf_header>
 80231e6:	4603      	mov	r3, r0
 80231e8:	2b00      	cmp	r3, #0
 80231ea:	d125      	bne.n	8023238 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 80231ec:	68bb      	ldr	r3, [r7, #8]
 80231ee:	685b      	ldr	r3, [r3, #4]
 80231f0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 80231f2:	693b      	ldr	r3, [r7, #16]
 80231f4:	8afa      	ldrh	r2, [r7, #22]
 80231f6:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 80231f8:	693b      	ldr	r3, [r7, #16]
 80231fa:	2206      	movs	r2, #6
 80231fc:	6839      	ldr	r1, [r7, #0]
 80231fe:	4618      	mov	r0, r3
 8023200:	f003 fb49 	bl	8026896 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8023204:	693b      	ldr	r3, [r7, #16]
 8023206:	3306      	adds	r3, #6
 8023208:	2206      	movs	r2, #6
 802320a:	6879      	ldr	r1, [r7, #4]
 802320c:	4618      	mov	r0, r3
 802320e:	f003 fb42 	bl	8026896 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8023212:	68fb      	ldr	r3, [r7, #12]
 8023214:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8023218:	2b06      	cmp	r3, #6
 802321a:	d006      	beq.n	802322a <ethernet_output+0x66>
 802321c:	4b0a      	ldr	r3, [pc, #40]	; (8023248 <ethernet_output+0x84>)
 802321e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8023222:	490a      	ldr	r1, [pc, #40]	; (802324c <ethernet_output+0x88>)
 8023224:	480a      	ldr	r0, [pc, #40]	; (8023250 <ethernet_output+0x8c>)
 8023226:	f002 fe63 	bl	8025ef0 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 802322a:	68fb      	ldr	r3, [r7, #12]
 802322c:	699b      	ldr	r3, [r3, #24]
 802322e:	68b9      	ldr	r1, [r7, #8]
 8023230:	68f8      	ldr	r0, [r7, #12]
 8023232:	4798      	blx	r3
 8023234:	4603      	mov	r3, r0
 8023236:	e002      	b.n	802323e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8023238:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 802323a:	f06f 0301 	mvn.w	r3, #1
}
 802323e:	4618      	mov	r0, r3
 8023240:	3718      	adds	r7, #24
 8023242:	46bd      	mov	sp, r7
 8023244:	bd80      	pop	{r7, pc}
 8023246:	bf00      	nop
 8023248:	08029100 	.word	0x08029100
 802324c:	08029138 	.word	0x08029138
 8023250:	0802916c 	.word	0x0802916c

08023254 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8023254:	b580      	push	{r7, lr}
 8023256:	b086      	sub	sp, #24
 8023258:	af00      	add	r7, sp, #0
 802325a:	6078      	str	r0, [r7, #4]
 802325c:	6039      	str	r1, [r7, #0]
  osMessageQDef(QUEUE, size, void *);
 802325e:	683b      	ldr	r3, [r7, #0]
 8023260:	60bb      	str	r3, [r7, #8]
 8023262:	2304      	movs	r3, #4
 8023264:	60fb      	str	r3, [r7, #12]
 8023266:	2300      	movs	r3, #0
 8023268:	613b      	str	r3, [r7, #16]
 802326a:	2300      	movs	r3, #0
 802326c:	617b      	str	r3, [r7, #20]
  
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 802326e:	f107 0308 	add.w	r3, r7, #8
 8023272:	2100      	movs	r1, #0
 8023274:	4618      	mov	r0, r3
 8023276:	f7f1 fbd8 	bl	8014a2a <osMessageCreate>
 802327a:	4602      	mov	r2, r0
 802327c:	687b      	ldr	r3, [r7, #4]
 802327e:	601a      	str	r2, [r3, #0]
      ++lwip_stats.sys.mbox.used;
      if (lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used) {
         lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
	  }
#endif /* SYS_STATS */
 if (*mbox == NULL)
 8023280:	687b      	ldr	r3, [r7, #4]
 8023282:	681b      	ldr	r3, [r3, #0]
 8023284:	2b00      	cmp	r3, #0
 8023286:	d102      	bne.n	802328e <sys_mbox_new+0x3a>
  return ERR_MEM;
 8023288:	f04f 33ff 	mov.w	r3, #4294967295
 802328c:	e000      	b.n	8023290 <sys_mbox_new+0x3c>
 
 return ERR_OK;
 802328e:	2300      	movs	r3, #0
}
 8023290:	4618      	mov	r0, r3
 8023292:	3718      	adds	r7, #24
 8023294:	46bd      	mov	sp, r7
 8023296:	bd80      	pop	{r7, pc}

08023298 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 8023298:	b580      	push	{r7, lr}
 802329a:	b082      	sub	sp, #8
 802329c:	af00      	add	r7, sp, #0
 802329e:	6078      	str	r0, [r7, #4]
	if( osMessageWaiting(*mbox) )
 80232a0:	687b      	ldr	r3, [r7, #4]
 80232a2:	681b      	ldr	r3, [r3, #0]
 80232a4:	4618      	mov	r0, r3
 80232a6:	f7f1 fc9d 	bl	8014be4 <osMessageWaiting>
#endif /* SYS_STATS */
			
		// TODO notify the user of failure.
	}

	osMessageDelete(*mbox);
 80232aa:	687b      	ldr	r3, [r7, #4]
 80232ac:	681b      	ldr	r3, [r3, #0]
 80232ae:	4618      	mov	r0, r3
 80232b0:	f7f1 fcae 	bl	8014c10 <osMessageDelete>

#if SYS_STATS
     --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 80232b4:	bf00      	nop
 80232b6:	3708      	adds	r7, #8
 80232b8:	46bd      	mov	sp, r7
 80232ba:	bd80      	pop	{r7, pc}

080232bc <sys_mbox_post>:

/*-----------------------------------------------------------------------------------*/
//   Posts the "msg" to the mailbox.
void sys_mbox_post(sys_mbox_t *mbox, void *data)
{
 80232bc:	b580      	push	{r7, lr}
 80232be:	b082      	sub	sp, #8
 80232c0:	af00      	add	r7, sp, #0
 80232c2:	6078      	str	r0, [r7, #4]
 80232c4:	6039      	str	r1, [r7, #0]
  while(osMessagePut(*mbox, (uint32_t)data, osWaitForever) != osOK);
 80232c6:	bf00      	nop
 80232c8:	687b      	ldr	r3, [r7, #4]
 80232ca:	681b      	ldr	r3, [r3, #0]
 80232cc:	6839      	ldr	r1, [r7, #0]
 80232ce:	f04f 32ff 	mov.w	r2, #4294967295
 80232d2:	4618      	mov	r0, r3
 80232d4:	f7f1 fbd2 	bl	8014a7c <osMessagePut>
 80232d8:	4603      	mov	r3, r0
 80232da:	2b00      	cmp	r3, #0
 80232dc:	d1f4      	bne.n	80232c8 <sys_mbox_post+0xc>
}
 80232de:	bf00      	nop
 80232e0:	3708      	adds	r7, #8
 80232e2:	46bd      	mov	sp, r7
 80232e4:	bd80      	pop	{r7, pc}

080232e6 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 80232e6:	b580      	push	{r7, lr}
 80232e8:	b084      	sub	sp, #16
 80232ea:	af00      	add	r7, sp, #0
 80232ec:	6078      	str	r0, [r7, #4]
 80232ee:	6039      	str	r1, [r7, #0]
err_t result;

   if ( osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 80232f0:	687b      	ldr	r3, [r7, #4]
 80232f2:	681b      	ldr	r3, [r3, #0]
 80232f4:	6839      	ldr	r1, [r7, #0]
 80232f6:	2200      	movs	r2, #0
 80232f8:	4618      	mov	r0, r3
 80232fa:	f7f1 fbbf 	bl	8014a7c <osMessagePut>
 80232fe:	4603      	mov	r3, r0
 8023300:	2b00      	cmp	r3, #0
 8023302:	d102      	bne.n	802330a <sys_mbox_trypost+0x24>
   {
      result = ERR_OK;
 8023304:	2300      	movs	r3, #0
 8023306:	73fb      	strb	r3, [r7, #15]
 8023308:	e001      	b.n	802330e <sys_mbox_trypost+0x28>
   }
   else {
      // could not post, queue must be full
      result = ERR_MEM;
 802330a:	23ff      	movs	r3, #255	; 0xff
 802330c:	73fb      	strb	r3, [r7, #15]
      lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
			
   }

   return result;
 802330e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8023312:	4618      	mov	r0, r3
 8023314:	3710      	adds	r7, #16
 8023316:	46bd      	mov	sp, r7
 8023318:	bd80      	pop	{r7, pc}

0802331a <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 802331a:	b580      	push	{r7, lr}
 802331c:	b08c      	sub	sp, #48	; 0x30
 802331e:	af00      	add	r7, sp, #0
 8023320:	61f8      	str	r0, [r7, #28]
 8023322:	61b9      	str	r1, [r7, #24]
 8023324:	617a      	str	r2, [r7, #20]
  osEvent event;
  uint32_t starttime = osKernelSysTick();;
 8023326:	f7f1 f9a4 	bl	8014672 <osKernelSysTick>
 802332a:	62f8      	str	r0, [r7, #44]	; 0x2c
  
  if(timeout != 0)
 802332c:	697b      	ldr	r3, [r7, #20]
 802332e:	2b00      	cmp	r3, #0
 8023330:	d017      	beq.n	8023362 <sys_arch_mbox_fetch+0x48>
  { 
    event = osMessageGet (*mbox, timeout);
 8023332:	69fb      	ldr	r3, [r7, #28]
 8023334:	6819      	ldr	r1, [r3, #0]
 8023336:	f107 0320 	add.w	r3, r7, #32
 802333a:	697a      	ldr	r2, [r7, #20]
 802333c:	4618      	mov	r0, r3
 802333e:	f7f1 fbdd 	bl	8014afc <osMessageGet>
    
    if(event.status == osEventMessage)
 8023342:	6a3b      	ldr	r3, [r7, #32]
 8023344:	2b10      	cmp	r3, #16
 8023346:	d109      	bne.n	802335c <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 8023348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802334a:	461a      	mov	r2, r3
 802334c:	69bb      	ldr	r3, [r7, #24]
 802334e:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 8023350:	f7f1 f98f 	bl	8014672 <osKernelSysTick>
 8023354:	4602      	mov	r2, r0
 8023356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8023358:	1ad3      	subs	r3, r2, r3
 802335a:	e019      	b.n	8023390 <sys_arch_mbox_fetch+0x76>
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 802335c:	f04f 33ff 	mov.w	r3, #4294967295
 8023360:	e016      	b.n	8023390 <sys_arch_mbox_fetch+0x76>
    } 
  }
  else
  {
    event = osMessageGet (*mbox, osWaitForever);
 8023362:	69fb      	ldr	r3, [r7, #28]
 8023364:	6819      	ldr	r1, [r3, #0]
 8023366:	463b      	mov	r3, r7
 8023368:	f04f 32ff 	mov.w	r2, #4294967295
 802336c:	4618      	mov	r0, r3
 802336e:	f7f1 fbc5 	bl	8014afc <osMessageGet>
 8023372:	f107 0320 	add.w	r3, r7, #32
 8023376:	463a      	mov	r2, r7
 8023378:	ca07      	ldmia	r2, {r0, r1, r2}
 802337a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 802337e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023380:	461a      	mov	r2, r3
 8023382:	69bb      	ldr	r3, [r7, #24]
 8023384:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 8023386:	f7f1 f974 	bl	8014672 <osKernelSysTick>
 802338a:	4602      	mov	r2, r0
 802338c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802338e:	1ad3      	subs	r3, r2, r3
  }
}
 8023390:	4618      	mov	r0, r3
 8023392:	3730      	adds	r7, #48	; 0x30
 8023394:	46bd      	mov	sp, r7
 8023396:	bd80      	pop	{r7, pc}

08023398 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 8023398:	b580      	push	{r7, lr}
 802339a:	b086      	sub	sp, #24
 802339c:	af00      	add	r7, sp, #0
 802339e:	6078      	str	r0, [r7, #4]
 80233a0:	6039      	str	r1, [r7, #0]
  osEvent event;
  
  event = osMessageGet (*mbox, 0);
 80233a2:	687b      	ldr	r3, [r7, #4]
 80233a4:	6819      	ldr	r1, [r3, #0]
 80233a6:	f107 030c 	add.w	r3, r7, #12
 80233aa:	2200      	movs	r2, #0
 80233ac:	4618      	mov	r0, r3
 80233ae:	f7f1 fba5 	bl	8014afc <osMessageGet>
  
  if(event.status == osEventMessage)
 80233b2:	68fb      	ldr	r3, [r7, #12]
 80233b4:	2b10      	cmp	r3, #16
 80233b6:	d105      	bne.n	80233c4 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 80233b8:	693b      	ldr	r3, [r7, #16]
 80233ba:	461a      	mov	r2, r3
 80233bc:	683b      	ldr	r3, [r7, #0]
 80233be:	601a      	str	r2, [r3, #0]
    return ERR_OK;
 80233c0:	2300      	movs	r3, #0
 80233c2:	e001      	b.n	80233c8 <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 80233c4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80233c8:	4618      	mov	r0, r3
 80233ca:	3718      	adds	r7, #24
 80233cc:	46bd      	mov	sp, r7
 80233ce:	bd80      	pop	{r7, pc}

080233d0 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)          
{      
 80233d0:	b480      	push	{r7}
 80233d2:	b083      	sub	sp, #12
 80233d4:	af00      	add	r7, sp, #0
 80233d6:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL) 
 80233d8:	687b      	ldr	r3, [r7, #4]
 80233da:	681b      	ldr	r3, [r3, #0]
 80233dc:	2b00      	cmp	r3, #0
 80233de:	d101      	bne.n	80233e4 <sys_mbox_valid+0x14>
    return 0;
 80233e0:	2300      	movs	r3, #0
 80233e2:	e000      	b.n	80233e6 <sys_mbox_valid+0x16>
  else
    return 1;
 80233e4:	2301      	movs	r3, #1
}                                             
 80233e6:	4618      	mov	r0, r3
 80233e8:	370c      	adds	r7, #12
 80233ea:	46bd      	mov	sp, r7
 80233ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80233f0:	4770      	bx	lr

080233f2 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/                                              
void sys_mbox_set_invalid(sys_mbox_t *mbox)   
{                                             
 80233f2:	b480      	push	{r7}
 80233f4:	b083      	sub	sp, #12
 80233f6:	af00      	add	r7, sp, #0
 80233f8:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;                      
 80233fa:	687b      	ldr	r3, [r7, #4]
 80233fc:	2200      	movs	r2, #0
 80233fe:	601a      	str	r2, [r3, #0]
}                                             
 8023400:	bf00      	nop
 8023402:	370c      	adds	r7, #12
 8023404:	46bd      	mov	sp, r7
 8023406:	f85d 7b04 	ldr.w	r7, [sp], #4
 802340a:	4770      	bx	lr

0802340c <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 802340c:	b580      	push	{r7, lr}
 802340e:	b084      	sub	sp, #16
 8023410:	af00      	add	r7, sp, #0
 8023412:	6078      	str	r0, [r7, #4]
 8023414:	460b      	mov	r3, r1
 8023416:	70fb      	strb	r3, [r7, #3]
  osSemaphoreDef(SEM);
 8023418:	2300      	movs	r3, #0
 802341a:	60bb      	str	r3, [r7, #8]
 802341c:	2300      	movs	r3, #0
 802341e:	60fb      	str	r3, [r7, #12]

  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 8023420:	f107 0308 	add.w	r3, r7, #8
 8023424:	2101      	movs	r1, #1
 8023426:	4618      	mov	r0, r3
 8023428:	f7f1 fa32 	bl	8014890 <osSemaphoreCreate>
 802342c:	4602      	mov	r2, r0
 802342e:	687b      	ldr	r3, [r7, #4]
 8023430:	601a      	str	r2, [r3, #0]
	
  if(*sem == NULL)
 8023432:	687b      	ldr	r3, [r7, #4]
 8023434:	681b      	ldr	r3, [r3, #0]
 8023436:	2b00      	cmp	r3, #0
 8023438:	d102      	bne.n	8023440 <sys_sem_new+0x34>
  {
#if SYS_STATS
      ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */	
		return ERR_MEM;
 802343a:	f04f 33ff 	mov.w	r3, #4294967295
 802343e:	e009      	b.n	8023454 <sys_sem_new+0x48>
  }
	
  if(count == 0)	// Means it can't be taken
 8023440:	78fb      	ldrb	r3, [r7, #3]
 8023442:	2b00      	cmp	r3, #0
 8023444:	d105      	bne.n	8023452 <sys_sem_new+0x46>
  {
    osSemaphoreWait(*sem,0);
 8023446:	687b      	ldr	r3, [r7, #4]
 8023448:	681b      	ldr	r3, [r3, #0]
 802344a:	2100      	movs	r1, #0
 802344c:	4618      	mov	r0, r3
 802344e:	f7f1 fa53 	bl	80148f8 <osSemaphoreWait>
 	if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
		lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
	}
#endif /* SYS_STATS */
		
	return ERR_OK;
 8023452:	2300      	movs	r3, #0
}
 8023454:	4618      	mov	r0, r3
 8023456:	3710      	adds	r7, #16
 8023458:	46bd      	mov	sp, r7
 802345a:	bd80      	pop	{r7, pc}

0802345c <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 802345c:	b580      	push	{r7, lr}
 802345e:	b084      	sub	sp, #16
 8023460:	af00      	add	r7, sp, #0
 8023462:	6078      	str	r0, [r7, #4]
 8023464:	6039      	str	r1, [r7, #0]
  uint32_t starttime = osKernelSysTick();
 8023466:	f7f1 f904 	bl	8014672 <osKernelSysTick>
 802346a:	60f8      	str	r0, [r7, #12]
  
  if(timeout != 0)
 802346c:	683b      	ldr	r3, [r7, #0]
 802346e:	2b00      	cmp	r3, #0
 8023470:	d011      	beq.n	8023496 <sys_arch_sem_wait+0x3a>
  {    
    if(osSemaphoreWait (*sem, timeout) == osOK)
 8023472:	687b      	ldr	r3, [r7, #4]
 8023474:	681b      	ldr	r3, [r3, #0]
 8023476:	6839      	ldr	r1, [r7, #0]
 8023478:	4618      	mov	r0, r3
 802347a:	f7f1 fa3d 	bl	80148f8 <osSemaphoreWait>
 802347e:	4603      	mov	r3, r0
 8023480:	2b00      	cmp	r3, #0
 8023482:	d105      	bne.n	8023490 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 8023484:	f7f1 f8f5 	bl	8014672 <osKernelSysTick>
 8023488:	4602      	mov	r2, r0
 802348a:	68fb      	ldr	r3, [r7, #12]
 802348c:	1ad3      	subs	r3, r2, r3
 802348e:	e012      	b.n	80234b6 <sys_arch_sem_wait+0x5a>
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 8023490:	f04f 33ff 	mov.w	r3, #4294967295
 8023494:	e00f      	b.n	80234b6 <sys_arch_sem_wait+0x5a>
    } 
  }
  else
  {
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 8023496:	bf00      	nop
 8023498:	687b      	ldr	r3, [r7, #4]
 802349a:	681b      	ldr	r3, [r3, #0]
 802349c:	f04f 31ff 	mov.w	r1, #4294967295
 80234a0:	4618      	mov	r0, r3
 80234a2:	f7f1 fa29 	bl	80148f8 <osSemaphoreWait>
 80234a6:	4603      	mov	r3, r0
 80234a8:	2b00      	cmp	r3, #0
 80234aa:	d1f5      	bne.n	8023498 <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 80234ac:	f7f1 f8e1 	bl	8014672 <osKernelSysTick>
 80234b0:	4602      	mov	r2, r0
 80234b2:	68fb      	ldr	r3, [r7, #12]
 80234b4:	1ad3      	subs	r3, r2, r3
  }
}
 80234b6:	4618      	mov	r0, r3
 80234b8:	3710      	adds	r7, #16
 80234ba:	46bd      	mov	sp, r7
 80234bc:	bd80      	pop	{r7, pc}

080234be <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 80234be:	b580      	push	{r7, lr}
 80234c0:	b082      	sub	sp, #8
 80234c2:	af00      	add	r7, sp, #0
 80234c4:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 80234c6:	687b      	ldr	r3, [r7, #4]
 80234c8:	681b      	ldr	r3, [r3, #0]
 80234ca:	4618      	mov	r0, r3
 80234cc:	f7f1 fa64 	bl	8014998 <osSemaphoreRelease>
}
 80234d0:	bf00      	nop
 80234d2:	3708      	adds	r7, #8
 80234d4:	46bd      	mov	sp, r7
 80234d6:	bd80      	pop	{r7, pc}

080234d8 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 80234d8:	b580      	push	{r7, lr}
 80234da:	b082      	sub	sp, #8
 80234dc:	af00      	add	r7, sp, #0
 80234de:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */
  
  osSemaphoreDelete(*sem);
 80234e0:	687b      	ldr	r3, [r7, #4]
 80234e2:	681b      	ldr	r3, [r3, #0]
 80234e4:	4618      	mov	r0, r3
 80234e6:	f7f1 fa8d 	bl	8014a04 <osSemaphoreDelete>
}
 80234ea:	bf00      	nop
 80234ec:	3708      	adds	r7, #8
 80234ee:	46bd      	mov	sp, r7
 80234f0:	bd80      	pop	{r7, pc}

080234f2 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)                                               
{
 80234f2:	b480      	push	{r7}
 80234f4:	b083      	sub	sp, #12
 80234f6:	af00      	add	r7, sp, #0
 80234f8:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 80234fa:	687b      	ldr	r3, [r7, #4]
 80234fc:	681b      	ldr	r3, [r3, #0]
 80234fe:	2b00      	cmp	r3, #0
 8023500:	d101      	bne.n	8023506 <sys_sem_valid+0x14>
    return 0;
 8023502:	2300      	movs	r3, #0
 8023504:	e000      	b.n	8023508 <sys_sem_valid+0x16>
  else
    return 1;                                       
 8023506:	2301      	movs	r3, #1
}
 8023508:	4618      	mov	r0, r3
 802350a:	370c      	adds	r7, #12
 802350c:	46bd      	mov	sp, r7
 802350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023512:	4770      	bx	lr

08023514 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/                                                                                                                                                                
void sys_sem_set_invalid(sys_sem_t *sem)                                        
{                                                                               
 8023514:	b480      	push	{r7}
 8023516:	b083      	sub	sp, #12
 8023518:	af00      	add	r7, sp, #0
 802351a:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;                                                          
 802351c:	687b      	ldr	r3, [r7, #4]
 802351e:	2200      	movs	r2, #0
 8023520:	601a      	str	r2, [r3, #0]
} 
 8023522:	bf00      	nop
 8023524:	370c      	adds	r7, #12
 8023526:	46bd      	mov	sp, r7
 8023528:	f85d 7b04 	ldr.w	r7, [sp], #4
 802352c:	4770      	bx	lr
	...

08023530 <sys_init>:
/*-----------------------------------------------------------------------------------*/ 
osMutexId lwip_sys_mutex;
osMutexDef(lwip_sys_mutex);
// Initialize sys arch
void sys_init(void)
{
 8023530:	b580      	push	{r7, lr}
 8023532:	af00      	add	r7, sp, #0
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 8023534:	4803      	ldr	r0, [pc, #12]	; (8023544 <sys_init+0x14>)
 8023536:	f7f1 f90c 	bl	8014752 <osMutexCreate>
 802353a:	4602      	mov	r2, r0
 802353c:	4b02      	ldr	r3, [pc, #8]	; (8023548 <sys_init+0x18>)
 802353e:	601a      	str	r2, [r3, #0]
}
 8023540:	bf00      	nop
 8023542:	bd80      	pop	{r7, pc}
 8023544:	0802b848 	.word	0x0802b848
 8023548:	2000e8b0 	.word	0x2000e8b0

0802354c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 802354c:	b580      	push	{r7, lr}
 802354e:	b084      	sub	sp, #16
 8023550:	af00      	add	r7, sp, #0
 8023552:	6078      	str	r0, [r7, #4]
  
  osMutexDef(MUTEX);
 8023554:	2300      	movs	r3, #0
 8023556:	60bb      	str	r3, [r7, #8]
 8023558:	2300      	movs	r3, #0
 802355a:	60fb      	str	r3, [r7, #12]
  
  *mutex = osMutexCreate(osMutex(MUTEX));
 802355c:	f107 0308 	add.w	r3, r7, #8
 8023560:	4618      	mov	r0, r3
 8023562:	f7f1 f8f6 	bl	8014752 <osMutexCreate>
 8023566:	4602      	mov	r2, r0
 8023568:	687b      	ldr	r3, [r7, #4]
 802356a:	601a      	str	r2, [r3, #0]
  
  
  //*mutex = xSemaphoreCreateMutex();
  if(*mutex == NULL)
 802356c:	687b      	ldr	r3, [r7, #4]
 802356e:	681b      	ldr	r3, [r3, #0]
 8023570:	2b00      	cmp	r3, #0
 8023572:	d102      	bne.n	802357a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */	
    return ERR_MEM;
 8023574:	f04f 33ff 	mov.w	r3, #4294967295
 8023578:	e000      	b.n	802357c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 802357a:	2300      	movs	r3, #0
}
 802357c:	4618      	mov	r0, r3
 802357e:	3710      	adds	r7, #16
 8023580:	46bd      	mov	sp, r7
 8023582:	bd80      	pop	{r7, pc}

08023584 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8023584:	b580      	push	{r7, lr}
 8023586:	b082      	sub	sp, #8
 8023588:	af00      	add	r7, sp, #0
 802358a:	6078      	str	r0, [r7, #4]
  osMutexWait (*mutex, osWaitForever);
 802358c:	687b      	ldr	r3, [r7, #4]
 802358e:	681b      	ldr	r3, [r3, #0]
 8023590:	f04f 31ff 	mov.w	r1, #4294967295
 8023594:	4618      	mov	r0, r3
 8023596:	f7f1 f8f5 	bl	8014784 <osMutexWait>
}
 802359a:	bf00      	nop
 802359c:	3708      	adds	r7, #8
 802359e:	46bd      	mov	sp, r7
 80235a0:	bd80      	pop	{r7, pc}

080235a2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80235a2:	b580      	push	{r7, lr}
 80235a4:	b082      	sub	sp, #8
 80235a6:	af00      	add	r7, sp, #0
 80235a8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 80235aa:	687b      	ldr	r3, [r7, #4]
 80235ac:	681b      	ldr	r3, [r3, #0]
 80235ae:	4618      	mov	r0, r3
 80235b0:	f7f1 f938 	bl	8014824 <osMutexRelease>
}
 80235b4:	bf00      	nop
 80235b6:	3708      	adds	r7, #8
 80235b8:	46bd      	mov	sp, r7
 80235ba:	bd80      	pop	{r7, pc}

080235bc <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 80235bc:	b580      	push	{r7, lr}
 80235be:	b08c      	sub	sp, #48	; 0x30
 80235c0:	af00      	add	r7, sp, #0
 80235c2:	60f8      	str	r0, [r7, #12]
 80235c4:	60b9      	str	r1, [r7, #8]
 80235c6:	607a      	str	r2, [r7, #4]
 80235c8:	603b      	str	r3, [r7, #0]
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 80235ca:	f107 0314 	add.w	r3, r7, #20
 80235ce:	2200      	movs	r2, #0
 80235d0:	601a      	str	r2, [r3, #0]
 80235d2:	605a      	str	r2, [r3, #4]
 80235d4:	609a      	str	r2, [r3, #8]
 80235d6:	60da      	str	r2, [r3, #12]
 80235d8:	611a      	str	r2, [r3, #16]
 80235da:	615a      	str	r2, [r3, #20]
 80235dc:	619a      	str	r2, [r3, #24]
 80235de:	68fb      	ldr	r3, [r7, #12]
 80235e0:	617b      	str	r3, [r7, #20]
 80235e2:	68bb      	ldr	r3, [r7, #8]
 80235e4:	61bb      	str	r3, [r7, #24]
 80235e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80235e8:	b21b      	sxth	r3, r3
 80235ea:	83bb      	strh	r3, [r7, #28]
 80235ec:	683b      	ldr	r3, [r7, #0]
 80235ee:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 80235f0:	f107 0314 	add.w	r3, r7, #20
 80235f4:	6879      	ldr	r1, [r7, #4]
 80235f6:	4618      	mov	r0, r3
 80235f8:	f7f1 f84b 	bl	8014692 <osThreadCreate>
 80235fc:	4603      	mov	r3, r0
}
 80235fe:	4618      	mov	r0, r3
 8023600:	3730      	adds	r7, #48	; 0x30
 8023602:	46bd      	mov	sp, r7
 8023604:	bd80      	pop	{r7, pc}
	...

08023608 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8023608:	b580      	push	{r7, lr}
 802360a:	af00      	add	r7, sp, #0
  osMutexWait(lwip_sys_mutex, osWaitForever);
 802360c:	4b04      	ldr	r3, [pc, #16]	; (8023620 <sys_arch_protect+0x18>)
 802360e:	681b      	ldr	r3, [r3, #0]
 8023610:	f04f 31ff 	mov.w	r1, #4294967295
 8023614:	4618      	mov	r0, r3
 8023616:	f7f1 f8b5 	bl	8014784 <osMutexWait>
  return (sys_prot_t)1;
 802361a:	2301      	movs	r3, #1
}
 802361c:	4618      	mov	r0, r3
 802361e:	bd80      	pop	{r7, pc}
 8023620:	2000e8b0 	.word	0x2000e8b0

08023624 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8023624:	b580      	push	{r7, lr}
 8023626:	b082      	sub	sp, #8
 8023628:	af00      	add	r7, sp, #0
 802362a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 802362c:	4b04      	ldr	r3, [pc, #16]	; (8023640 <sys_arch_unprotect+0x1c>)
 802362e:	681b      	ldr	r3, [r3, #0]
 8023630:	4618      	mov	r0, r3
 8023632:	f7f1 f8f7 	bl	8014824 <osMutexRelease>
}
 8023636:	bf00      	nop
 8023638:	3708      	adds	r7, #8
 802363a:	46bd      	mov	sp, r7
 802363c:	bd80      	pop	{r7, pc}
 802363e:	bf00      	nop
 8023640:	2000e8b0 	.word	0x2000e8b0

08023644 <is_exp_of_2>:
#include "circbuff.h"

/*Checks if argument is power of 2 --------------------------------------- */

static uint8_t is_exp_of_2(uint32_t n)
{
 8023644:	b480      	push	{r7}
 8023646:	b083      	sub	sp, #12
 8023648:	af00      	add	r7, sp, #0
 802364a:	6078      	str	r0, [r7, #4]
    return ( n & (n - 1) ) == 0;
 802364c:	687b      	ldr	r3, [r7, #4]
 802364e:	1e5a      	subs	r2, r3, #1
 8023650:	687b      	ldr	r3, [r7, #4]
 8023652:	4013      	ands	r3, r2
 8023654:	2b00      	cmp	r3, #0
 8023656:	bf0c      	ite	eq
 8023658:	2301      	moveq	r3, #1
 802365a:	2300      	movne	r3, #0
 802365c:	b2db      	uxtb	r3, r3
}
 802365e:	4618      	mov	r0, r3
 8023660:	370c      	adds	r7, #12
 8023662:	46bd      	mov	sp, r7
 8023664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023668:	4770      	bx	lr

0802366a <CB_Init>:

/* Circular buffer initiation function ----------------------------------- */

error_t CB_Init(circbuff *cb, uint32_t buf_size) {
 802366a:	b580      	push	{r7, lr}
 802366c:	b082      	sub	sp, #8
 802366e:	af00      	add	r7, sp, #0
 8023670:	6078      	str	r0, [r7, #4]
 8023672:	6039      	str	r1, [r7, #0]
	if (!is_exp_of_2(buf_size)) return SIZE_ERR;
 8023674:	6838      	ldr	r0, [r7, #0]
 8023676:	f7ff ffe5 	bl	8023644 <is_exp_of_2>
 802367a:	4603      	mov	r3, r0
 802367c:	2b00      	cmp	r3, #0
 802367e:	d101      	bne.n	8023684 <CB_Init+0x1a>
 8023680:	2304      	movs	r3, #4
 8023682:	e015      	b.n	80236b0 <CB_Init+0x46>
						/* return error if buffer size is not power of 2 */
	cb->size = buf_size;
 8023684:	687b      	ldr	r3, [r7, #4]
 8023686:	683a      	ldr	r2, [r7, #0]
 8023688:	605a      	str	r2, [r3, #4]
	cb->read_pos = 0;
 802368a:	687b      	ldr	r3, [r7, #4]
 802368c:	2200      	movs	r2, #0
 802368e:	609a      	str	r2, [r3, #8]
	cb->write_pos = 0;
 8023690:	687b      	ldr	r3, [r7, #4]
 8023692:	2200      	movs	r2, #0
 8023694:	60da      	str	r2, [r3, #12]
	cb->buf = (uint8_t*) pvPortMalloc(buf_size * sizeof(uint8_t));
 8023696:	6838      	ldr	r0, [r7, #0]
 8023698:	f7f1 fd9a 	bl	80151d0 <pvPortMalloc>
 802369c:	4602      	mov	r2, r0
 802369e:	687b      	ldr	r3, [r7, #4]
 80236a0:	601a      	str	r2, [r3, #0]
	if (cb->buf == NULL) {
 80236a2:	687b      	ldr	r3, [r7, #4]
 80236a4:	681b      	ldr	r3, [r3, #0]
 80236a6:	2b00      	cmp	r3, #0
 80236a8:	d101      	bne.n	80236ae <CB_Init+0x44>
		return MEM_ERR;
 80236aa:	2301      	movs	r3, #1
 80236ac:	e000      	b.n	80236b0 <CB_Init+0x46>
	}
	return NO_ERR;
 80236ae:	2300      	movs	r3, #0
}
 80236b0:	4618      	mov	r0, r3
 80236b2:	3708      	adds	r7, #8
 80236b4:	46bd      	mov	sp, r7
 80236b6:	bd80      	pop	{r7, pc}

080236b8 <CB_Data_Length>:

/* Returns length of data in buffer ---------------------------------------*/

uint32_t CB_Data_Length(circbuff *cb) {
 80236b8:	b480      	push	{r7}
 80236ba:	b083      	sub	sp, #12
 80236bc:	af00      	add	r7, sp, #0
 80236be:	6078      	str	r0, [r7, #4]
	return ((cb->write_pos - cb->read_pos) & (cb->size - 1));
 80236c0:	687b      	ldr	r3, [r7, #4]
 80236c2:	68da      	ldr	r2, [r3, #12]
 80236c4:	687b      	ldr	r3, [r7, #4]
 80236c6:	689b      	ldr	r3, [r3, #8]
 80236c8:	1ad2      	subs	r2, r2, r3
 80236ca:	687b      	ldr	r3, [r7, #4]
 80236cc:	685b      	ldr	r3, [r3, #4]
 80236ce:	3b01      	subs	r3, #1
 80236d0:	4013      	ands	r3, r2
}
 80236d2:	4618      	mov	r0, r3
 80236d4:	370c      	adds	r7, #12
 80236d6:	46bd      	mov	sp, r7
 80236d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80236dc:	4770      	bx	lr

080236de <CB_Write>:

/* Write new element to buffer --------------------------------------------*/

error_t CB_Write(circbuff *cb, uint8_t item){
 80236de:	b580      	push	{r7, lr}
 80236e0:	b082      	sub	sp, #8
 80236e2:	af00      	add	r7, sp, #0
 80236e4:	6078      	str	r0, [r7, #4]
 80236e6:	460b      	mov	r3, r1
 80236e8:	70fb      	strb	r3, [r7, #3]
	if (CB_Data_Length(cb) >= (cb->size - 1)){
 80236ea:	6878      	ldr	r0, [r7, #4]
 80236ec:	f7ff ffe4 	bl	80236b8 <CB_Data_Length>
 80236f0:	4602      	mov	r2, r0
 80236f2:	687b      	ldr	r3, [r7, #4]
 80236f4:	685b      	ldr	r3, [r3, #4]
 80236f6:	3b01      	subs	r3, #1
 80236f8:	429a      	cmp	r2, r3
 80236fa:	d301      	bcc.n	8023700 <CB_Write+0x22>
		return FULL_ERR;
 80236fc:	2303      	movs	r3, #3
 80236fe:	e010      	b.n	8023722 <CB_Write+0x44>
	}
	cb->buf[cb->write_pos] = item;
 8023700:	687b      	ldr	r3, [r7, #4]
 8023702:	681a      	ldr	r2, [r3, #0]
 8023704:	687b      	ldr	r3, [r7, #4]
 8023706:	68db      	ldr	r3, [r3, #12]
 8023708:	4413      	add	r3, r2
 802370a:	78fa      	ldrb	r2, [r7, #3]
 802370c:	701a      	strb	r2, [r3, #0]
	cb->write_pos = (cb->write_pos + 1) & (cb->size - 1);
 802370e:	687b      	ldr	r3, [r7, #4]
 8023710:	68db      	ldr	r3, [r3, #12]
 8023712:	1c5a      	adds	r2, r3, #1
 8023714:	687b      	ldr	r3, [r7, #4]
 8023716:	685b      	ldr	r3, [r3, #4]
 8023718:	3b01      	subs	r3, #1
 802371a:	401a      	ands	r2, r3
 802371c:	687b      	ldr	r3, [r7, #4]
 802371e:	60da      	str	r2, [r3, #12]
	return NO_ERR;
 8023720:	2300      	movs	r3, #0
}
 8023722:	4618      	mov	r0, r3
 8023724:	3708      	adds	r7, #8
 8023726:	46bd      	mov	sp, r7
 8023728:	bd80      	pop	{r7, pc}

0802372a <CB_Read>:

/* Read element from buffer -----------------------------------------------*/

error_t CB_Read(circbuff *cb, uint8_t * item){
 802372a:	b580      	push	{r7, lr}
 802372c:	b082      	sub	sp, #8
 802372e:	af00      	add	r7, sp, #0
 8023730:	6078      	str	r0, [r7, #4]
 8023732:	6039      	str	r1, [r7, #0]
	if (CB_Data_Length(cb) == 0){
 8023734:	6878      	ldr	r0, [r7, #4]
 8023736:	f7ff ffbf 	bl	80236b8 <CB_Data_Length>
 802373a:	4603      	mov	r3, r0
 802373c:	2b00      	cmp	r3, #0
 802373e:	d101      	bne.n	8023744 <CB_Read+0x1a>
		return EMPTY_ERR;
 8023740:	2302      	movs	r3, #2
 8023742:	e011      	b.n	8023768 <CB_Read+0x3e>
	}
	*item = cb->buf[cb->read_pos];
 8023744:	687b      	ldr	r3, [r7, #4]
 8023746:	681a      	ldr	r2, [r3, #0]
 8023748:	687b      	ldr	r3, [r7, #4]
 802374a:	689b      	ldr	r3, [r3, #8]
 802374c:	4413      	add	r3, r2
 802374e:	781a      	ldrb	r2, [r3, #0]
 8023750:	683b      	ldr	r3, [r7, #0]
 8023752:	701a      	strb	r2, [r3, #0]
	cb->read_pos = (cb->read_pos + 1) & ( cb->size - 1);
 8023754:	687b      	ldr	r3, [r7, #4]
 8023756:	689b      	ldr	r3, [r3, #8]
 8023758:	1c5a      	adds	r2, r3, #1
 802375a:	687b      	ldr	r3, [r7, #4]
 802375c:	685b      	ldr	r3, [r3, #4]
 802375e:	3b01      	subs	r3, #1
 8023760:	401a      	ands	r2, r3
 8023762:	687b      	ldr	r3, [r7, #4]
 8023764:	609a      	str	r2, [r3, #8]
	return NO_ERR;
 8023766:	2300      	movs	r3, #0
}
 8023768:	4618      	mov	r0, r3
 802376a:	3708      	adds	r7, #8
 802376c:	46bd      	mov	sp, r7
 802376e:	bd80      	pop	{r7, pc}

08023770 <FlashInit>:
RESERVED01,
RESERVED02,
RESERVED03,
RESERVED04, };

void FlashInit() {
 8023770:	b580      	push	{r7, lr}
 8023772:	b082      	sub	sp, #8
 8023774:	af00      	add	r7, sp, #0

	uint16_t mem_key;
	EE_ReadVariable(MEM_KEY_ADDR, &mem_key); /* Memory key reading */
 8023776:	1dbb      	adds	r3, r7, #6
 8023778:	4619      	mov	r1, r3
 802377a:	2000      	movs	r0, #0
 802377c:	f000 fa90 	bl	8023ca0 <EE_ReadVariable>
	if (mem_key != MEMORY_KEY) { /* First launching of device */
 8023780:	88fb      	ldrh	r3, [r7, #6]
 8023782:	f64b 62ab 	movw	r2, #48811	; 0xbeab
 8023786:	4293      	cmp	r3, r2
 8023788:	d01b      	beq.n	80237c2 <FlashInit+0x52>
		/* Default FLASH initialization --------------------- */
		EE_WriteVariable(MEM_KEY_ADDR, MEMORY_KEY);
 802378a:	f64b 61ab 	movw	r1, #48811	; 0xbeab
 802378e:	2000      	movs	r0, #0
 8023790:	f000 fad0 	bl	8023d34 <EE_WriteVariable>
		EE_WriteVariable(IP_02_01_ADDR, DEFAULT_IP_02_01);
 8023794:	f64a 01c0 	movw	r1, #43200	; 0xa8c0
 8023798:	2001      	movs	r0, #1
 802379a:	f000 facb 	bl	8023d34 <EE_WriteVariable>
		EE_WriteVariable(IP_04_03_ADDR, DEFAULT_IP_04_03);
 802379e:	f64f 5104 	movw	r1, #64772	; 0xfd04
 80237a2:	2002      	movs	r0, #2
 80237a4:	f000 fac6 	bl	8023d34 <EE_WriteVariable>
		EE_WriteVariable(BR_MS_ADDR, DEFAULT_BR_MS);
 80237a8:	2102      	movs	r1, #2
 80237aa:	2003      	movs	r0, #3
 80237ac:	f000 fac2 	bl	8023d34 <EE_WriteVariable>
		EE_WriteVariable(BR_LS_ADDR, DEFAULT_BR_LS);
 80237b0:	f64d 416c 	movw	r1, #56428	; 0xdc6c
 80237b4:	2004      	movs	r0, #4
 80237b6:	f000 fabd 	bl	8023d34 <EE_WriteVariable>
		EE_WriteVariable(MPI_ADRR_ADDR, DEFAULT_MPI_ADDR);
 80237ba:	2101      	movs	r1, #1
 80237bc:	2005      	movs	r0, #5
 80237be:	f000 fab9 	bl	8023d34 <EE_WriteVariable>
		uint16_t ui16[2];
		uint8_t ui8[4];
	} tmp_u;

	/*baud rate */
	EE_ReadVariable(BR_MS_ADDR, &tmp_u.ui16[1]);
 80237c2:	463b      	mov	r3, r7
 80237c4:	3302      	adds	r3, #2
 80237c6:	4619      	mov	r1, r3
 80237c8:	2003      	movs	r0, #3
 80237ca:	f000 fa69 	bl	8023ca0 <EE_ReadVariable>
	EE_ReadVariable(BR_LS_ADDR, &tmp_u.ui16[0]);
 80237ce:	463b      	mov	r3, r7
 80237d0:	4619      	mov	r1, r3
 80237d2:	2004      	movs	r0, #4
 80237d4:	f000 fa64 	bl	8023ca0 <EE_ReadVariable>
	huart5.Init.BaudRate = tmp_u.ui32;
 80237d8:	683b      	ldr	r3, [r7, #0]
 80237da:	4a12      	ldr	r2, [pc, #72]	; (8023824 <FlashInit+0xb4>)
 80237dc:	6053      	str	r3, [r2, #4]
	hflash.speed = huart5.Init.BaudRate;
 80237de:	4b11      	ldr	r3, [pc, #68]	; (8023824 <FlashInit+0xb4>)
 80237e0:	685b      	ldr	r3, [r3, #4]
 80237e2:	4a11      	ldr	r2, [pc, #68]	; (8023828 <FlashInit+0xb8>)
 80237e4:	6013      	str	r3, [r2, #0]
    /* IP-address */
	EE_ReadVariable(IP_02_01_ADDR, &tmp_u.ui16[0]);
 80237e6:	463b      	mov	r3, r7
 80237e8:	4619      	mov	r1, r3
 80237ea:	2001      	movs	r0, #1
 80237ec:	f000 fa58 	bl	8023ca0 <EE_ReadVariable>
	EE_ReadVariable(IP_04_03_ADDR, &tmp_u.ui16[1]);
 80237f0:	463b      	mov	r3, r7
 80237f2:	3302      	adds	r3, #2
 80237f4:	4619      	mov	r1, r3
 80237f6:	2002      	movs	r0, #2
 80237f8:	f000 fa52 	bl	8023ca0 <EE_ReadVariable>
	hflash.IP_addr[0] = tmp_u.ui8[0];
 80237fc:	783a      	ldrb	r2, [r7, #0]
 80237fe:	4b0a      	ldr	r3, [pc, #40]	; (8023828 <FlashInit+0xb8>)
 8023800:	719a      	strb	r2, [r3, #6]
	hflash.IP_addr[1] = tmp_u.ui8[1];
 8023802:	787a      	ldrb	r2, [r7, #1]
 8023804:	4b08      	ldr	r3, [pc, #32]	; (8023828 <FlashInit+0xb8>)
 8023806:	71da      	strb	r2, [r3, #7]
	hflash.IP_addr[2] = tmp_u.ui8[2];
 8023808:	78ba      	ldrb	r2, [r7, #2]
 802380a:	4b07      	ldr	r3, [pc, #28]	; (8023828 <FlashInit+0xb8>)
 802380c:	721a      	strb	r2, [r3, #8]
	hflash.IP_addr[3] = tmp_u.ui8[3];
 802380e:	78fa      	ldrb	r2, [r7, #3]
 8023810:	4b05      	ldr	r3, [pc, #20]	; (8023828 <FlashInit+0xb8>)
 8023812:	725a      	strb	r2, [r3, #9]
	/* MPI/Profibus address */
	EE_ReadVariable(MPI_ADRR_ADDR, &hflash.own_addr);
 8023814:	4905      	ldr	r1, [pc, #20]	; (802382c <FlashInit+0xbc>)
 8023816:	2005      	movs	r0, #5
 8023818:	f000 fa42 	bl	8023ca0 <EE_ReadVariable>
	/* ------------------------------------------------------- */
}
 802381c:	bf00      	nop
 802381e:	3708      	adds	r7, #8
 8023820:	46bd      	mov	sp, r7
 8023822:	bd80      	pop	{r7, pc}
 8023824:	20011b50 	.word	0x20011b50
 8023828:	2000e8b4 	.word	0x2000e8b4
 802382c:	2000e8b8 	.word	0x2000e8b8

08023830 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8023830:	b580      	push	{r7, lr}
 8023832:	b082      	sub	sp, #8
 8023834:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8023836:	2300      	movs	r3, #0
 8023838:	607b      	str	r3, [r7, #4]
 802383a:	4a17      	ldr	r2, [pc, #92]	; (8023898 <MX_DMA_Init+0x68>)
 802383c:	4b16      	ldr	r3, [pc, #88]	; (8023898 <MX_DMA_Init+0x68>)
 802383e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023840:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8023844:	6313      	str	r3, [r2, #48]	; 0x30
 8023846:	4b14      	ldr	r3, [pc, #80]	; (8023898 <MX_DMA_Init+0x68>)
 8023848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802384a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802384e:	607b      	str	r3, [r7, #4]
 8023850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8023852:	2300      	movs	r3, #0
 8023854:	603b      	str	r3, [r7, #0]
 8023856:	4a10      	ldr	r2, [pc, #64]	; (8023898 <MX_DMA_Init+0x68>)
 8023858:	4b0f      	ldr	r3, [pc, #60]	; (8023898 <MX_DMA_Init+0x68>)
 802385a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802385c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8023860:	6313      	str	r3, [r2, #48]	; 0x30
 8023862:	4b0d      	ldr	r3, [pc, #52]	; (8023898 <MX_DMA_Init+0x68>)
 8023864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023866:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802386a:	603b      	str	r3, [r7, #0]
 802386c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 802386e:	2200      	movs	r2, #0
 8023870:	2105      	movs	r1, #5
 8023872:	202f      	movs	r0, #47	; 0x2f
 8023874:	f7ec feae 	bl	80105d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8023878:	202f      	movs	r0, #47	; 0x2f
 802387a:	f7ec fec7 	bl	801060c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 802387e:	2200      	movs	r2, #0
 8023880:	2105      	movs	r1, #5
 8023882:	2046      	movs	r0, #70	; 0x46
 8023884:	f7ec fea6 	bl	80105d4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8023888:	2046      	movs	r0, #70	; 0x46
 802388a:	f7ec febf 	bl	801060c <HAL_NVIC_EnableIRQ>

}
 802388e:	bf00      	nop
 8023890:	3708      	adds	r7, #8
 8023892:	46bd      	mov	sp, r7
 8023894:	bd80      	pop	{r7, pc}
 8023896:	bf00      	nop
 8023898:	40023800 	.word	0x40023800

0802389c <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 802389c:	b580      	push	{r7, lr}
 802389e:	b08a      	sub	sp, #40	; 0x28
 80238a0:	af00      	add	r7, sp, #0
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 80238a2:	2306      	movs	r3, #6
 80238a4:	847b      	strh	r3, [r7, #34]	; 0x22
 80238a6:	2306      	movs	r3, #6
 80238a8:	843b      	strh	r3, [r7, #32]
  uint16_t VarIdx = 0;
 80238aa:	2300      	movs	r3, #0
 80238ac:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t EepromStatus = 0, ReadStatus = 0;
 80238ae:	2300      	movs	r3, #0
 80238b0:	83fb      	strh	r3, [r7, #30]
 80238b2:	2300      	movs	r3, #0
 80238b4:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 80238b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80238ba:	84bb      	strh	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef  FlashStatus;
  uint32_t SectorError = 0;
 80238bc:	2300      	movs	r3, #0
 80238be:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef pEraseInit;


  /* Get Page0 status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80238c0:	4b9f      	ldr	r3, [pc, #636]	; (8023b40 <EE_Init+0x2a4>)
 80238c2:	881b      	ldrh	r3, [r3, #0]
 80238c4:	847b      	strh	r3, [r7, #34]	; 0x22
  /* Get Page1 status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80238c6:	4b9f      	ldr	r3, [pc, #636]	; (8023b44 <EE_Init+0x2a8>)
 80238c8:	881b      	ldrh	r3, [r3, #0]
 80238ca:	843b      	strh	r3, [r7, #32]

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 80238cc:	2300      	movs	r3, #0
 80238ce:	603b      	str	r3, [r7, #0]
  pEraseInit.Sector = PAGE0_ID;
 80238d0:	2302      	movs	r3, #2
 80238d2:	60bb      	str	r3, [r7, #8]
  pEraseInit.NbSectors = 1;
 80238d4:	2301      	movs	r3, #1
 80238d6:	60fb      	str	r3, [r7, #12]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 80238d8:	2302      	movs	r3, #2
 80238da:	613b      	str	r3, [r7, #16]
  
  /* Check for invalid header states and repair if necessary */
  switch (PageStatus0)
 80238dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80238de:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 80238e2:	4293      	cmp	r3, r2
 80238e4:	d057      	beq.n	8023996 <EE_Init+0xfa>
 80238e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80238ea:	4293      	cmp	r3, r2
 80238ec:	d003      	beq.n	80238f6 <EE_Init+0x5a>
 80238ee:	2b00      	cmp	r3, #0
 80238f0:	f000 80f4 	beq.w	8023adc <EE_Init+0x240>
 80238f4:	e18d      	b.n	8023c12 <EE_Init+0x376>
  {
    case ERASED:
      if (PageStatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 80238f6:	8c3b      	ldrh	r3, [r7, #32]
 80238f8:	2b00      	cmp	r3, #0
 80238fa:	d116      	bne.n	802392a <EE_Init+0x8e>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80238fc:	4890      	ldr	r0, [pc, #576]	; (8023b40 <EE_Init+0x2a4>)
 80238fe:	f000 f9a9 	bl	8023c54 <EE_VerifyPageFullyErased>
 8023902:	4603      	mov	r3, r0
 8023904:	2b00      	cmp	r3, #0
 8023906:	f040 818e 	bne.w	8023c26 <EE_Init+0x38a>
        {
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 802390a:	f107 0214 	add.w	r2, r7, #20
 802390e:	463b      	mov	r3, r7
 8023910:	4611      	mov	r1, r2
 8023912:	4618      	mov	r0, r3
 8023914:	f7ee fc2a 	bl	801216c <HAL_FLASHEx_Erase>
 8023918:	4603      	mov	r3, r0
 802391a:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 802391c:	7efb      	ldrb	r3, [r7, #27]
 802391e:	2b00      	cmp	r3, #0
 8023920:	f000 8181 	beq.w	8023c26 <EE_Init+0x38a>
          {
            return FlashStatus;
 8023924:	7efb      	ldrb	r3, [r7, #27]
 8023926:	b29b      	uxth	r3, r3
 8023928:	e185      	b.n	8023c36 <EE_Init+0x39a>
          }
        }
      }
      else if (PageStatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 802392a:	8c3b      	ldrh	r3, [r7, #32]
 802392c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8023930:	4293      	cmp	r3, r2
 8023932:	d125      	bne.n	8023980 <EE_Init+0xe4>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8023934:	4882      	ldr	r0, [pc, #520]	; (8023b40 <EE_Init+0x2a4>)
 8023936:	f000 f98d 	bl	8023c54 <EE_VerifyPageFullyErased>
 802393a:	4603      	mov	r3, r0
 802393c:	2b00      	cmp	r3, #0
 802393e:	d10e      	bne.n	802395e <EE_Init+0xc2>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8023940:	f107 0214 	add.w	r2, r7, #20
 8023944:	463b      	mov	r3, r7
 8023946:	4611      	mov	r1, r2
 8023948:	4618      	mov	r0, r3
 802394a:	f7ee fc0f 	bl	801216c <HAL_FLASHEx_Erase>
 802394e:	4603      	mov	r3, r0
 8023950:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8023952:	7efb      	ldrb	r3, [r7, #27]
 8023954:	2b00      	cmp	r3, #0
 8023956:	d002      	beq.n	802395e <EE_Init+0xc2>
          {
            return FlashStatus;
 8023958:	7efb      	ldrb	r3, [r7, #27]
 802395a:	b29b      	uxth	r3, r3
 802395c:	e16b      	b.n	8023c36 <EE_Init+0x39a>
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 802395e:	f04f 0200 	mov.w	r2, #0
 8023962:	f04f 0300 	mov.w	r3, #0
 8023966:	4977      	ldr	r1, [pc, #476]	; (8023b44 <EE_Init+0x2a8>)
 8023968:	2001      	movs	r0, #1
 802396a:	f7ee fa5f 	bl	8011e2c <HAL_FLASH_Program>
 802396e:	4603      	mov	r3, r0
 8023970:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8023972:	7efb      	ldrb	r3, [r7, #27]
 8023974:	2b00      	cmp	r3, #0
 8023976:	f000 8156 	beq.w	8023c26 <EE_Init+0x38a>
        {
          return FlashStatus;
 802397a:	7efb      	ldrb	r3, [r7, #27]
 802397c:	b29b      	uxth	r3, r3
 802397e:	e15a      	b.n	8023c36 <EE_Init+0x39a>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8023980:	f000 f9fa 	bl	8023d78 <EE_Format>
 8023984:	4603      	mov	r3, r0
 8023986:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8023988:	7efb      	ldrb	r3, [r7, #27]
 802398a:	2b00      	cmp	r3, #0
 802398c:	f000 814b 	beq.w	8023c26 <EE_Init+0x38a>
        {
          return FlashStatus;
 8023990:	7efb      	ldrb	r3, [r7, #27]
 8023992:	b29b      	uxth	r3, r3
 8023994:	e14f      	b.n	8023c36 <EE_Init+0x39a>
        }
      }
      break;

    case RECEIVE_DATA:
      if (PageStatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8023996:	8c3b      	ldrh	r3, [r7, #32]
 8023998:	2b00      	cmp	r3, #0
 802399a:	d163      	bne.n	8023a64 <EE_Init+0x1c8>
      {
        /* Transfer data from Page1 to Page0 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 802399c:	2300      	movs	r3, #0
 802399e:	84fb      	strh	r3, [r7, #38]	; 0x26
 80239a0:	e030      	b.n	8023a04 <EE_Init+0x168>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 80239a2:	4b69      	ldr	r3, [pc, #420]	; (8023b48 <EE_Init+0x2ac>)
 80239a4:	881b      	ldrh	r3, [r3, #0]
 80239a6:	b29a      	uxth	r2, r3
 80239a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80239aa:	4968      	ldr	r1, [pc, #416]	; (8023b4c <EE_Init+0x2b0>)
 80239ac:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80239b0:	429a      	cmp	r2, r3
 80239b2:	d101      	bne.n	80239b8 <EE_Init+0x11c>
          {
            x = VarIdx;
 80239b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80239b6:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 80239b8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80239ba:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80239be:	429a      	cmp	r2, r3
 80239c0:	d01d      	beq.n	80239fe <EE_Init+0x162>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 80239c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80239c4:	4a61      	ldr	r2, [pc, #388]	; (8023b4c <EE_Init+0x2b0>)
 80239c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80239ca:	4961      	ldr	r1, [pc, #388]	; (8023b50 <EE_Init+0x2b4>)
 80239cc:	4618      	mov	r0, r3
 80239ce:	f000 f967 	bl	8023ca0 <EE_ReadVariable>
 80239d2:	4603      	mov	r3, r0
 80239d4:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 80239d6:	8bbb      	ldrh	r3, [r7, #28]
 80239d8:	2b01      	cmp	r3, #1
 80239da:	d010      	beq.n	80239fe <EE_Init+0x162>
            {
              /* Transfer the variable to the Page0 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 80239dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80239de:	4a5b      	ldr	r2, [pc, #364]	; (8023b4c <EE_Init+0x2b0>)
 80239e0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80239e4:	4b5a      	ldr	r3, [pc, #360]	; (8023b50 <EE_Init+0x2b4>)
 80239e6:	881b      	ldrh	r3, [r3, #0]
 80239e8:	4619      	mov	r1, r3
 80239ea:	4610      	mov	r0, r2
 80239ec:	f000 fa5c 	bl	8023ea8 <EE_VerifyPageFullWriteVariable>
 80239f0:	4603      	mov	r3, r0
 80239f2:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 80239f4:	8bfb      	ldrh	r3, [r7, #30]
 80239f6:	2b00      	cmp	r3, #0
 80239f8:	d001      	beq.n	80239fe <EE_Init+0x162>
              {
                return EepromStatus;
 80239fa:	8bfb      	ldrh	r3, [r7, #30]
 80239fc:	e11b      	b.n	8023c36 <EE_Init+0x39a>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 80239fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023a00:	3301      	adds	r3, #1
 8023a02:	84fb      	strh	r3, [r7, #38]	; 0x26
 8023a04:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023a06:	2b09      	cmp	r3, #9
 8023a08:	d9cb      	bls.n	80239a2 <EE_Init+0x106>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8023a0a:	f04f 0200 	mov.w	r2, #0
 8023a0e:	f04f 0300 	mov.w	r3, #0
 8023a12:	494b      	ldr	r1, [pc, #300]	; (8023b40 <EE_Init+0x2a4>)
 8023a14:	2001      	movs	r0, #1
 8023a16:	f7ee fa09 	bl	8011e2c <HAL_FLASH_Program>
 8023a1a:	4603      	mov	r3, r0
 8023a1c:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8023a1e:	7efb      	ldrb	r3, [r7, #27]
 8023a20:	2b00      	cmp	r3, #0
 8023a22:	d002      	beq.n	8023a2a <EE_Init+0x18e>
        {
          return FlashStatus;
 8023a24:	7efb      	ldrb	r3, [r7, #27]
 8023a26:	b29b      	uxth	r3, r3
 8023a28:	e105      	b.n	8023c36 <EE_Init+0x39a>
        }
        pEraseInit.Sector = PAGE1_ID;
 8023a2a:	2303      	movs	r3, #3
 8023a2c:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8023a2e:	2301      	movs	r3, #1
 8023a30:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8023a32:	2302      	movs	r3, #2
 8023a34:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8023a36:	4843      	ldr	r0, [pc, #268]	; (8023b44 <EE_Init+0x2a8>)
 8023a38:	f000 f90c 	bl	8023c54 <EE_VerifyPageFullyErased>
 8023a3c:	4603      	mov	r3, r0
 8023a3e:	2b00      	cmp	r3, #0
 8023a40:	f040 80f3 	bne.w	8023c2a <EE_Init+0x38e>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8023a44:	f107 0214 	add.w	r2, r7, #20
 8023a48:	463b      	mov	r3, r7
 8023a4a:	4611      	mov	r1, r2
 8023a4c:	4618      	mov	r0, r3
 8023a4e:	f7ee fb8d 	bl	801216c <HAL_FLASHEx_Erase>
 8023a52:	4603      	mov	r3, r0
 8023a54:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8023a56:	7efb      	ldrb	r3, [r7, #27]
 8023a58:	2b00      	cmp	r3, #0
 8023a5a:	f000 80e6 	beq.w	8023c2a <EE_Init+0x38e>
          {
            return FlashStatus;
 8023a5e:	7efb      	ldrb	r3, [r7, #27]
 8023a60:	b29b      	uxth	r3, r3
 8023a62:	e0e8      	b.n	8023c36 <EE_Init+0x39a>
          }
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 receive, Page1 erased */
 8023a64:	8c3b      	ldrh	r3, [r7, #32]
 8023a66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8023a6a:	4293      	cmp	r3, r2
 8023a6c:	d12b      	bne.n	8023ac6 <EE_Init+0x22a>
      {
        pEraseInit.Sector = PAGE1_ID;
 8023a6e:	2303      	movs	r3, #3
 8023a70:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8023a72:	2301      	movs	r3, #1
 8023a74:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8023a76:	2302      	movs	r3, #2
 8023a78:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8023a7a:	4832      	ldr	r0, [pc, #200]	; (8023b44 <EE_Init+0x2a8>)
 8023a7c:	f000 f8ea 	bl	8023c54 <EE_VerifyPageFullyErased>
 8023a80:	4603      	mov	r3, r0
 8023a82:	2b00      	cmp	r3, #0
 8023a84:	d10e      	bne.n	8023aa4 <EE_Init+0x208>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8023a86:	f107 0214 	add.w	r2, r7, #20
 8023a8a:	463b      	mov	r3, r7
 8023a8c:	4611      	mov	r1, r2
 8023a8e:	4618      	mov	r0, r3
 8023a90:	f7ee fb6c 	bl	801216c <HAL_FLASHEx_Erase>
 8023a94:	4603      	mov	r3, r0
 8023a96:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8023a98:	7efb      	ldrb	r3, [r7, #27]
 8023a9a:	2b00      	cmp	r3, #0
 8023a9c:	d002      	beq.n	8023aa4 <EE_Init+0x208>
          {
            return FlashStatus;
 8023a9e:	7efb      	ldrb	r3, [r7, #27]
 8023aa0:	b29b      	uxth	r3, r3
 8023aa2:	e0c8      	b.n	8023c36 <EE_Init+0x39a>
          }
        }
        /* Mark Page0 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8023aa4:	f04f 0200 	mov.w	r2, #0
 8023aa8:	f04f 0300 	mov.w	r3, #0
 8023aac:	4924      	ldr	r1, [pc, #144]	; (8023b40 <EE_Init+0x2a4>)
 8023aae:	2001      	movs	r0, #1
 8023ab0:	f7ee f9bc 	bl	8011e2c <HAL_FLASH_Program>
 8023ab4:	4603      	mov	r3, r0
 8023ab6:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8023ab8:	7efb      	ldrb	r3, [r7, #27]
 8023aba:	2b00      	cmp	r3, #0
 8023abc:	f000 80b5 	beq.w	8023c2a <EE_Init+0x38e>
        {
          return FlashStatus;
 8023ac0:	7efb      	ldrb	r3, [r7, #27]
 8023ac2:	b29b      	uxth	r3, r3
 8023ac4:	e0b7      	b.n	8023c36 <EE_Init+0x39a>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8023ac6:	f000 f957 	bl	8023d78 <EE_Format>
 8023aca:	4603      	mov	r3, r0
 8023acc:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8023ace:	7efb      	ldrb	r3, [r7, #27]
 8023ad0:	2b00      	cmp	r3, #0
 8023ad2:	f000 80aa 	beq.w	8023c2a <EE_Init+0x38e>
        {
          return FlashStatus;
 8023ad6:	7efb      	ldrb	r3, [r7, #27]
 8023ad8:	b29b      	uxth	r3, r3
 8023ada:	e0ac      	b.n	8023c36 <EE_Init+0x39a>
        }
      }
      break;

    case VALID_PAGE:
      if (PageStatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 8023adc:	8c3b      	ldrh	r3, [r7, #32]
 8023ade:	2b00      	cmp	r3, #0
 8023ae0:	d10a      	bne.n	8023af8 <EE_Init+0x25c>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        FlashStatus = EE_Format();
 8023ae2:	f000 f949 	bl	8023d78 <EE_Format>
 8023ae6:	4603      	mov	r3, r0
 8023ae8:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8023aea:	7efb      	ldrb	r3, [r7, #27]
 8023aec:	2b00      	cmp	r3, #0
 8023aee:	f000 809e 	beq.w	8023c2e <EE_Init+0x392>
        {
          return FlashStatus;
 8023af2:	7efb      	ldrb	r3, [r7, #27]
 8023af4:	b29b      	uxth	r3, r3
 8023af6:	e09e      	b.n	8023c36 <EE_Init+0x39a>
        }
      }
      else if (PageStatus1 == ERASED) /* Page0 valid, Page1 erased */
 8023af8:	8c3b      	ldrh	r3, [r7, #32]
 8023afa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8023afe:	4293      	cmp	r3, r2
 8023b00:	d11b      	bne.n	8023b3a <EE_Init+0x29e>
      {
        pEraseInit.Sector = PAGE1_ID;
 8023b02:	2303      	movs	r3, #3
 8023b04:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8023b06:	2301      	movs	r3, #1
 8023b08:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8023b0a:	2302      	movs	r3, #2
 8023b0c:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8023b0e:	480d      	ldr	r0, [pc, #52]	; (8023b44 <EE_Init+0x2a8>)
 8023b10:	f000 f8a0 	bl	8023c54 <EE_VerifyPageFullyErased>
 8023b14:	4603      	mov	r3, r0
 8023b16:	2b00      	cmp	r3, #0
 8023b18:	f040 8089 	bne.w	8023c2e <EE_Init+0x392>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8023b1c:	f107 0214 	add.w	r2, r7, #20
 8023b20:	463b      	mov	r3, r7
 8023b22:	4611      	mov	r1, r2
 8023b24:	4618      	mov	r0, r3
 8023b26:	f7ee fb21 	bl	801216c <HAL_FLASHEx_Erase>
 8023b2a:	4603      	mov	r3, r0
 8023b2c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8023b2e:	7efb      	ldrb	r3, [r7, #27]
 8023b30:	2b00      	cmp	r3, #0
 8023b32:	d07c      	beq.n	8023c2e <EE_Init+0x392>
          {
            return FlashStatus;
 8023b34:	7efb      	ldrb	r3, [r7, #27]
 8023b36:	b29b      	uxth	r3, r3
 8023b38:	e07d      	b.n	8023c36 <EE_Init+0x39a>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8023b3a:	2300      	movs	r3, #0
 8023b3c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8023b3e:	e03a      	b.n	8023bb6 <EE_Init+0x31a>
 8023b40:	08008000 	.word	0x08008000
 8023b44:	0800c000 	.word	0x0800c000
 8023b48:	08008006 	.word	0x08008006
 8023b4c:	20000014 	.word	0x20000014
 8023b50:	20009534 	.word	0x20009534
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[VarIdx])
 8023b54:	4b3a      	ldr	r3, [pc, #232]	; (8023c40 <EE_Init+0x3a4>)
 8023b56:	881b      	ldrh	r3, [r3, #0]
 8023b58:	b29a      	uxth	r2, r3
 8023b5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023b5c:	4939      	ldr	r1, [pc, #228]	; (8023c44 <EE_Init+0x3a8>)
 8023b5e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8023b62:	429a      	cmp	r2, r3
 8023b64:	d101      	bne.n	8023b6a <EE_Init+0x2ce>
          {
            x = VarIdx;
 8023b66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023b68:	84bb      	strh	r3, [r7, #36]	; 0x24
          }
          if (VarIdx != x)
 8023b6a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8023b6c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8023b70:	429a      	cmp	r2, r3
 8023b72:	d01d      	beq.n	8023bb0 <EE_Init+0x314>
          {
            /* Read the last variables' updates */
            ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8023b74:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023b76:	4a33      	ldr	r2, [pc, #204]	; (8023c44 <EE_Init+0x3a8>)
 8023b78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8023b7c:	4932      	ldr	r1, [pc, #200]	; (8023c48 <EE_Init+0x3ac>)
 8023b7e:	4618      	mov	r0, r3
 8023b80:	f000 f88e 	bl	8023ca0 <EE_ReadVariable>
 8023b84:	4603      	mov	r3, r0
 8023b86:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (ReadStatus != 0x1)
 8023b88:	8bbb      	ldrh	r3, [r7, #28]
 8023b8a:	2b01      	cmp	r3, #1
 8023b8c:	d010      	beq.n	8023bb0 <EE_Init+0x314>
            {
              /* Transfer the variable to the Page1 */
              EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8023b8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023b90:	4a2c      	ldr	r2, [pc, #176]	; (8023c44 <EE_Init+0x3a8>)
 8023b92:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8023b96:	4b2c      	ldr	r3, [pc, #176]	; (8023c48 <EE_Init+0x3ac>)
 8023b98:	881b      	ldrh	r3, [r3, #0]
 8023b9a:	4619      	mov	r1, r3
 8023b9c:	4610      	mov	r0, r2
 8023b9e:	f000 f983 	bl	8023ea8 <EE_VerifyPageFullWriteVariable>
 8023ba2:	4603      	mov	r3, r0
 8023ba4:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (EepromStatus != HAL_OK)
 8023ba6:	8bfb      	ldrh	r3, [r7, #30]
 8023ba8:	2b00      	cmp	r3, #0
 8023baa:	d001      	beq.n	8023bb0 <EE_Init+0x314>
              {
                return EepromStatus;
 8023bac:	8bfb      	ldrh	r3, [r7, #30]
 8023bae:	e042      	b.n	8023c36 <EE_Init+0x39a>
        for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8023bb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023bb2:	3301      	adds	r3, #1
 8023bb4:	84fb      	strh	r3, [r7, #38]	; 0x26
 8023bb6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8023bb8:	2b09      	cmp	r3, #9
 8023bba:	d9cb      	bls.n	8023b54 <EE_Init+0x2b8>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);        
 8023bbc:	f04f 0200 	mov.w	r2, #0
 8023bc0:	f04f 0300 	mov.w	r3, #0
 8023bc4:	4921      	ldr	r1, [pc, #132]	; (8023c4c <EE_Init+0x3b0>)
 8023bc6:	2001      	movs	r0, #1
 8023bc8:	f7ee f930 	bl	8011e2c <HAL_FLASH_Program>
 8023bcc:	4603      	mov	r3, r0
 8023bce:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (FlashStatus != HAL_OK)
 8023bd0:	7efb      	ldrb	r3, [r7, #27]
 8023bd2:	2b00      	cmp	r3, #0
 8023bd4:	d002      	beq.n	8023bdc <EE_Init+0x340>
        {
          return FlashStatus;
 8023bd6:	7efb      	ldrb	r3, [r7, #27]
 8023bd8:	b29b      	uxth	r3, r3
 8023bda:	e02c      	b.n	8023c36 <EE_Init+0x39a>
        }
        pEraseInit.Sector = PAGE0_ID;
 8023bdc:	2302      	movs	r3, #2
 8023bde:	60bb      	str	r3, [r7, #8]
        pEraseInit.NbSectors = 1;
 8023be0:	2301      	movs	r3, #1
 8023be2:	60fb      	str	r3, [r7, #12]
        pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8023be4:	2302      	movs	r3, #2
 8023be6:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8023be8:	4819      	ldr	r0, [pc, #100]	; (8023c50 <EE_Init+0x3b4>)
 8023bea:	f000 f833 	bl	8023c54 <EE_VerifyPageFullyErased>
 8023bee:	4603      	mov	r3, r0
 8023bf0:	2b00      	cmp	r3, #0
 8023bf2:	d11c      	bne.n	8023c2e <EE_Init+0x392>
        { 
          FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);
 8023bf4:	f107 0214 	add.w	r2, r7, #20
 8023bf8:	463b      	mov	r3, r7
 8023bfa:	4611      	mov	r1, r2
 8023bfc:	4618      	mov	r0, r3
 8023bfe:	f7ee fab5 	bl	801216c <HAL_FLASHEx_Erase>
 8023c02:	4603      	mov	r3, r0
 8023c04:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (FlashStatus != HAL_OK)
 8023c06:	7efb      	ldrb	r3, [r7, #27]
 8023c08:	2b00      	cmp	r3, #0
 8023c0a:	d010      	beq.n	8023c2e <EE_Init+0x392>
          {
            return FlashStatus;
 8023c0c:	7efb      	ldrb	r3, [r7, #27]
 8023c0e:	b29b      	uxth	r3, r3
 8023c10:	e011      	b.n	8023c36 <EE_Init+0x39a>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      FlashStatus = EE_Format();
 8023c12:	f000 f8b1 	bl	8023d78 <EE_Format>
 8023c16:	4603      	mov	r3, r0
 8023c18:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8023c1a:	7efb      	ldrb	r3, [r7, #27]
 8023c1c:	2b00      	cmp	r3, #0
 8023c1e:	d008      	beq.n	8023c32 <EE_Init+0x396>
      {
        return FlashStatus;
 8023c20:	7efb      	ldrb	r3, [r7, #27]
 8023c22:	b29b      	uxth	r3, r3
 8023c24:	e007      	b.n	8023c36 <EE_Init+0x39a>
      break;
 8023c26:	bf00      	nop
 8023c28:	e004      	b.n	8023c34 <EE_Init+0x398>
      break;
 8023c2a:	bf00      	nop
 8023c2c:	e002      	b.n	8023c34 <EE_Init+0x398>
      break;
 8023c2e:	bf00      	nop
 8023c30:	e000      	b.n	8023c34 <EE_Init+0x398>
      }
      break;
 8023c32:	bf00      	nop
  }

  return HAL_OK;
 8023c34:	2300      	movs	r3, #0
}
 8023c36:	4618      	mov	r0, r3
 8023c38:	3728      	adds	r7, #40	; 0x28
 8023c3a:	46bd      	mov	sp, r7
 8023c3c:	bd80      	pop	{r7, pc}
 8023c3e:	bf00      	nop
 8023c40:	0800c006 	.word	0x0800c006
 8023c44:	20000014 	.word	0x20000014
 8023c48:	20009534 	.word	0x20009534
 8023c4c:	0800c000 	.word	0x0800c000
 8023c50:	08008000 	.word	0x08008000

08023c54 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8023c54:	b480      	push	{r7}
 8023c56:	b085      	sub	sp, #20
 8023c58:	af00      	add	r7, sp, #0
 8023c5a:	6078      	str	r0, [r7, #4]
  uint32_t ReadStatus = 1;
 8023c5c:	2301      	movs	r3, #1
 8023c5e:	60fb      	str	r3, [r7, #12]
  uint16_t AddressValue = 0x5555;
 8023c60:	f245 5355 	movw	r3, #21845	; 0x5555
 8023c64:	817b      	strh	r3, [r7, #10]
    
  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 8023c66:	e00d      	b.n	8023c84 <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8023c68:	687b      	ldr	r3, [r7, #4]
 8023c6a:	881b      	ldrh	r3, [r3, #0]
 8023c6c:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (AddressValue != ERASED)
 8023c6e:	897b      	ldrh	r3, [r7, #10]
 8023c70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8023c74:	4293      	cmp	r3, r2
 8023c76:	d002      	beq.n	8023c7e <EE_VerifyPageFullyErased+0x2a>
    {
      
      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8023c78:	2300      	movs	r3, #0
 8023c7a:	60fb      	str	r3, [r7, #12]

      break;
 8023c7c:	e006      	b.n	8023c8c <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 8023c7e:	687b      	ldr	r3, [r7, #4]
 8023c80:	3304      	adds	r3, #4
 8023c82:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 8023c84:	687b      	ldr	r3, [r7, #4]
 8023c86:	4a05      	ldr	r2, [pc, #20]	; (8023c9c <EE_VerifyPageFullyErased+0x48>)
 8023c88:	4293      	cmp	r3, r2
 8023c8a:	d9ed      	bls.n	8023c68 <EE_VerifyPageFullyErased+0x14>
  }
  
  /* Return ReadStatus value: (0: Page not erased, 1: Sector erased) */
  return ReadStatus;
 8023c8c:	68fb      	ldr	r3, [r7, #12]
 8023c8e:	b29b      	uxth	r3, r3
}
 8023c90:	4618      	mov	r0, r3
 8023c92:	3714      	adds	r7, #20
 8023c94:	46bd      	mov	sp, r7
 8023c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c9a:	4770      	bx	lr
 8023c9c:	0800bfff 	.word	0x0800bfff

08023ca0 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8023ca0:	b580      	push	{r7, lr}
 8023ca2:	b086      	sub	sp, #24
 8023ca4:	af00      	add	r7, sp, #0
 8023ca6:	4603      	mov	r3, r0
 8023ca8:	6039      	str	r1, [r7, #0]
 8023caa:	80fb      	strh	r3, [r7, #6]
  uint16_t ValidPage = PAGE0;
 8023cac:	2300      	movs	r3, #0
 8023cae:	81fb      	strh	r3, [r7, #14]
  uint16_t AddressValue = 0x5555, ReadStatus = 1;
 8023cb0:	f245 5355 	movw	r3, #21845	; 0x5555
 8023cb4:	81bb      	strh	r3, [r7, #12]
 8023cb6:	2301      	movs	r3, #1
 8023cb8:	82fb      	strh	r3, [r7, #22]
  uint32_t Address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 8023cba:	4b1c      	ldr	r3, [pc, #112]	; (8023d2c <EE_ReadVariable+0x8c>)
 8023cbc:	613b      	str	r3, [r7, #16]
 8023cbe:	4b1b      	ldr	r3, [pc, #108]	; (8023d2c <EE_ReadVariable+0x8c>)
 8023cc0:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8023cc2:	2000      	movs	r0, #0
 8023cc4:	f000 f8aa 	bl	8023e1c <EE_FindValidPage>
 8023cc8:	4603      	mov	r3, r0
 8023cca:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8023ccc:	89fb      	ldrh	r3, [r7, #14]
 8023cce:	2bab      	cmp	r3, #171	; 0xab
 8023cd0:	d101      	bne.n	8023cd6 <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 8023cd2:	23ab      	movs	r3, #171	; 0xab
 8023cd4:	e025      	b.n	8023d22 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8023cd6:	89fb      	ldrh	r3, [r7, #14]
 8023cd8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023cdc:	3302      	adds	r3, #2
 8023cde:	039b      	lsls	r3, r3, #14
 8023ce0:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  Address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + ValidPage) * PAGE_SIZE));
 8023ce2:	89fb      	ldrh	r3, [r7, #14]
 8023ce4:	3301      	adds	r3, #1
 8023ce6:	039a      	lsls	r2, r3, #14
 8023ce8:	4b11      	ldr	r3, [pc, #68]	; (8023d30 <EE_ReadVariable+0x90>)
 8023cea:	4413      	add	r3, r2
 8023cec:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (Address > (PageStartAddress + 2))
 8023cee:	e012      	b.n	8023d16 <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    AddressValue = (*(__IO uint16_t*)Address);
 8023cf0:	693b      	ldr	r3, [r7, #16]
 8023cf2:	881b      	ldrh	r3, [r3, #0]
 8023cf4:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (AddressValue == VirtAddress)
 8023cf6:	89ba      	ldrh	r2, [r7, #12]
 8023cf8:	88fb      	ldrh	r3, [r7, #6]
 8023cfa:	429a      	cmp	r2, r3
 8023cfc:	d108      	bne.n	8023d10 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(Address - 2));
 8023cfe:	693b      	ldr	r3, [r7, #16]
 8023d00:	3b02      	subs	r3, #2
 8023d02:	881b      	ldrh	r3, [r3, #0]
 8023d04:	b29a      	uxth	r2, r3
 8023d06:	683b      	ldr	r3, [r7, #0]
 8023d08:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset ReadStatus flag */
      ReadStatus = 0;
 8023d0a:	2300      	movs	r3, #0
 8023d0c:	82fb      	strh	r3, [r7, #22]

      break;
 8023d0e:	e007      	b.n	8023d20 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      Address = Address - 4;
 8023d10:	693b      	ldr	r3, [r7, #16]
 8023d12:	3b04      	subs	r3, #4
 8023d14:	613b      	str	r3, [r7, #16]
  while (Address > (PageStartAddress + 2))
 8023d16:	68bb      	ldr	r3, [r7, #8]
 8023d18:	1c9a      	adds	r2, r3, #2
 8023d1a:	693b      	ldr	r3, [r7, #16]
 8023d1c:	429a      	cmp	r2, r3
 8023d1e:	d3e7      	bcc.n	8023cf0 <EE_ReadVariable+0x50>
    }
  }

  /* Return ReadStatus value: (0: variable exist, 1: variable doesn't exist) */
  return ReadStatus;
 8023d20:	8afb      	ldrh	r3, [r7, #22]
}
 8023d22:	4618      	mov	r0, r3
 8023d24:	3718      	adds	r7, #24
 8023d26:	46bd      	mov	sp, r7
 8023d28:	bd80      	pop	{r7, pc}
 8023d2a:	bf00      	nop
 8023d2c:	08008000 	.word	0x08008000
 8023d30:	08007ffe 	.word	0x08007ffe

08023d34 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8023d34:	b580      	push	{r7, lr}
 8023d36:	b084      	sub	sp, #16
 8023d38:	af00      	add	r7, sp, #0
 8023d3a:	4603      	mov	r3, r0
 8023d3c:	460a      	mov	r2, r1
 8023d3e:	80fb      	strh	r3, [r7, #6]
 8023d40:	4613      	mov	r3, r2
 8023d42:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8023d44:	2300      	movs	r3, #0
 8023d46:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8023d48:	88ba      	ldrh	r2, [r7, #4]
 8023d4a:	88fb      	ldrh	r3, [r7, #6]
 8023d4c:	4611      	mov	r1, r2
 8023d4e:	4618      	mov	r0, r3
 8023d50:	f000 f8aa 	bl	8023ea8 <EE_VerifyPageFullWriteVariable>
 8023d54:	4603      	mov	r3, r0
 8023d56:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8023d58:	89fb      	ldrh	r3, [r7, #14]
 8023d5a:	2b80      	cmp	r3, #128	; 0x80
 8023d5c:	d107      	bne.n	8023d6e <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 8023d5e:	88ba      	ldrh	r2, [r7, #4]
 8023d60:	88fb      	ldrh	r3, [r7, #6]
 8023d62:	4611      	mov	r1, r2
 8023d64:	4618      	mov	r0, r3
 8023d66:	f000 f8fd 	bl	8023f64 <EE_PageTransfer>
 8023d6a:	4603      	mov	r3, r0
 8023d6c:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 8023d6e:	89fb      	ldrh	r3, [r7, #14]
}
 8023d70:	4618      	mov	r0, r3
 8023d72:	3710      	adds	r7, #16
 8023d74:	46bd      	mov	sp, r7
 8023d76:	bd80      	pop	{r7, pc}

08023d78 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8023d78:	b580      	push	{r7, lr}
 8023d7a:	b088      	sub	sp, #32
 8023d7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8023d7e:	2300      	movs	r3, #0
 8023d80:	77fb      	strb	r3, [r7, #31]
  uint32_t SectorError = 0;
 8023d82:	2300      	movs	r3, #0
 8023d84:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef pEraseInit;

  pEraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;  
 8023d86:	2300      	movs	r3, #0
 8023d88:	607b      	str	r3, [r7, #4]
  pEraseInit.Sector = PAGE0_ID;
 8023d8a:	2302      	movs	r3, #2
 8023d8c:	60fb      	str	r3, [r7, #12]
  pEraseInit.NbSectors = 1;
 8023d8e:	2301      	movs	r3, #1
 8023d90:	613b      	str	r3, [r7, #16]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 8023d92:	2302      	movs	r3, #2
 8023d94:	617b      	str	r3, [r7, #20]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8023d96:	481f      	ldr	r0, [pc, #124]	; (8023e14 <EE_Format+0x9c>)
 8023d98:	f7ff ff5c 	bl	8023c54 <EE_VerifyPageFullyErased>
 8023d9c:	4603      	mov	r3, r0
 8023d9e:	2b00      	cmp	r3, #0
 8023da0:	d10d      	bne.n	8023dbe <EE_Format+0x46>
  {
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8023da2:	f107 0218 	add.w	r2, r7, #24
 8023da6:	1d3b      	adds	r3, r7, #4
 8023da8:	4611      	mov	r1, r2
 8023daa:	4618      	mov	r0, r3
 8023dac:	f7ee f9de 	bl	801216c <HAL_FLASHEx_Erase>
 8023db0:	4603      	mov	r3, r0
 8023db2:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8023db4:	7ffb      	ldrb	r3, [r7, #31]
 8023db6:	2b00      	cmp	r3, #0
 8023db8:	d001      	beq.n	8023dbe <EE_Format+0x46>
    {
      return FlashStatus;
 8023dba:	7ffb      	ldrb	r3, [r7, #31]
 8023dbc:	e025      	b.n	8023e0a <EE_Format+0x92>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE); 
 8023dbe:	f04f 0200 	mov.w	r2, #0
 8023dc2:	f04f 0300 	mov.w	r3, #0
 8023dc6:	4913      	ldr	r1, [pc, #76]	; (8023e14 <EE_Format+0x9c>)
 8023dc8:	2001      	movs	r0, #1
 8023dca:	f7ee f82f 	bl	8011e2c <HAL_FLASH_Program>
 8023dce:	4603      	mov	r3, r0
 8023dd0:	77fb      	strb	r3, [r7, #31]
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8023dd2:	7ffb      	ldrb	r3, [r7, #31]
 8023dd4:	2b00      	cmp	r3, #0
 8023dd6:	d001      	beq.n	8023ddc <EE_Format+0x64>
  {
    return FlashStatus;
 8023dd8:	7ffb      	ldrb	r3, [r7, #31]
 8023dda:	e016      	b.n	8023e0a <EE_Format+0x92>
  }

  pEraseInit.Sector = PAGE1_ID;
 8023ddc:	2303      	movs	r3, #3
 8023dde:	60fb      	str	r3, [r7, #12]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8023de0:	480d      	ldr	r0, [pc, #52]	; (8023e18 <EE_Format+0xa0>)
 8023de2:	f7ff ff37 	bl	8023c54 <EE_VerifyPageFullyErased>
 8023de6:	4603      	mov	r3, r0
 8023de8:	2b00      	cmp	r3, #0
 8023dea:	d10d      	bne.n	8023e08 <EE_Format+0x90>
  {  
    FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError); 
 8023dec:	f107 0218 	add.w	r2, r7, #24
 8023df0:	1d3b      	adds	r3, r7, #4
 8023df2:	4611      	mov	r1, r2
 8023df4:	4618      	mov	r0, r3
 8023df6:	f7ee f9b9 	bl	801216c <HAL_FLASHEx_Erase>
 8023dfa:	4603      	mov	r3, r0
 8023dfc:	77fb      	strb	r3, [r7, #31]
    /* If erase operation was failed, a Flash error code is returned */
    if (FlashStatus != HAL_OK)
 8023dfe:	7ffb      	ldrb	r3, [r7, #31]
 8023e00:	2b00      	cmp	r3, #0
 8023e02:	d001      	beq.n	8023e08 <EE_Format+0x90>
    {
      return FlashStatus;
 8023e04:	7ffb      	ldrb	r3, [r7, #31]
 8023e06:	e000      	b.n	8023e0a <EE_Format+0x92>
    }
  }
  
  return HAL_OK;
 8023e08:	2300      	movs	r3, #0
}
 8023e0a:	4618      	mov	r0, r3
 8023e0c:	3720      	adds	r7, #32
 8023e0e:	46bd      	mov	sp, r7
 8023e10:	bd80      	pop	{r7, pc}
 8023e12:	bf00      	nop
 8023e14:	08008000 	.word	0x08008000
 8023e18:	0800c000 	.word	0x0800c000

08023e1c <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8023e1c:	b480      	push	{r7}
 8023e1e:	b085      	sub	sp, #20
 8023e20:	af00      	add	r7, sp, #0
 8023e22:	4603      	mov	r3, r0
 8023e24:	71fb      	strb	r3, [r7, #7]
  uint16_t PageStatus0 = 6, PageStatus1 = 6;
 8023e26:	2306      	movs	r3, #6
 8023e28:	81fb      	strh	r3, [r7, #14]
 8023e2a:	2306      	movs	r3, #6
 8023e2c:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  PageStatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 8023e2e:	4b1c      	ldr	r3, [pc, #112]	; (8023ea0 <EE_FindValidPage+0x84>)
 8023e30:	881b      	ldrh	r3, [r3, #0]
 8023e32:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  PageStatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8023e34:	4b1b      	ldr	r3, [pc, #108]	; (8023ea4 <EE_FindValidPage+0x88>)
 8023e36:	881b      	ldrh	r3, [r3, #0]
 8023e38:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8023e3a:	79fb      	ldrb	r3, [r7, #7]
 8023e3c:	2b00      	cmp	r3, #0
 8023e3e:	d01b      	beq.n	8023e78 <EE_FindValidPage+0x5c>
 8023e40:	2b01      	cmp	r3, #1
 8023e42:	d125      	bne.n	8023e90 <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (PageStatus1 == VALID_PAGE)
 8023e44:	89bb      	ldrh	r3, [r7, #12]
 8023e46:	2b00      	cmp	r3, #0
 8023e48:	d108      	bne.n	8023e5c <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (PageStatus0 == RECEIVE_DATA)
 8023e4a:	89fb      	ldrh	r3, [r7, #14]
 8023e4c:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8023e50:	4293      	cmp	r3, r2
 8023e52:	d101      	bne.n	8023e58 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8023e54:	2300      	movs	r3, #0
 8023e56:	e01c      	b.n	8023e92 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8023e58:	2301      	movs	r3, #1
 8023e5a:	e01a      	b.n	8023e92 <EE_FindValidPage+0x76>
        }
      }
      else if (PageStatus0 == VALID_PAGE)
 8023e5c:	89fb      	ldrh	r3, [r7, #14]
 8023e5e:	2b00      	cmp	r3, #0
 8023e60:	d108      	bne.n	8023e74 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (PageStatus1 == RECEIVE_DATA)
 8023e62:	89bb      	ldrh	r3, [r7, #12]
 8023e64:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8023e68:	4293      	cmp	r3, r2
 8023e6a:	d101      	bne.n	8023e70 <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8023e6c:	2301      	movs	r3, #1
 8023e6e:	e010      	b.n	8023e92 <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 8023e70:	2300      	movs	r3, #0
 8023e72:	e00e      	b.n	8023e92 <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8023e74:	23ab      	movs	r3, #171	; 0xab
 8023e76:	e00c      	b.n	8023e92 <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (PageStatus0 == VALID_PAGE)
 8023e78:	89fb      	ldrh	r3, [r7, #14]
 8023e7a:	2b00      	cmp	r3, #0
 8023e7c:	d101      	bne.n	8023e82 <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 8023e7e:	2300      	movs	r3, #0
 8023e80:	e007      	b.n	8023e92 <EE_FindValidPage+0x76>
      }
      else if (PageStatus1 == VALID_PAGE)
 8023e82:	89bb      	ldrh	r3, [r7, #12]
 8023e84:	2b00      	cmp	r3, #0
 8023e86:	d101      	bne.n	8023e8c <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8023e88:	2301      	movs	r3, #1
 8023e8a:	e002      	b.n	8023e92 <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8023e8c:	23ab      	movs	r3, #171	; 0xab
 8023e8e:	e000      	b.n	8023e92 <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 8023e90:	2300      	movs	r3, #0
  }
}
 8023e92:	4618      	mov	r0, r3
 8023e94:	3714      	adds	r7, #20
 8023e96:	46bd      	mov	sp, r7
 8023e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023e9c:	4770      	bx	lr
 8023e9e:	bf00      	nop
 8023ea0:	08008000 	.word	0x08008000
 8023ea4:	0800c000 	.word	0x0800c000

08023ea8 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8023ea8:	b590      	push	{r4, r7, lr}
 8023eaa:	b087      	sub	sp, #28
 8023eac:	af00      	add	r7, sp, #0
 8023eae:	4603      	mov	r3, r0
 8023eb0:	460a      	mov	r2, r1
 8023eb2:	80fb      	strh	r3, [r7, #6]
 8023eb4:	4613      	mov	r3, r2
 8023eb6:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8023eb8:	2300      	movs	r3, #0
 8023eba:	74fb      	strb	r3, [r7, #19]
  uint16_t ValidPage = PAGE0;
 8023ebc:	2300      	movs	r3, #0
 8023ebe:	823b      	strh	r3, [r7, #16]
  uint32_t Address = EEPROM_START_ADDRESS, PageEndAddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 8023ec0:	4b25      	ldr	r3, [pc, #148]	; (8023f58 <EE_VerifyPageFullWriteVariable+0xb0>)
 8023ec2:	617b      	str	r3, [r7, #20]
 8023ec4:	4b25      	ldr	r3, [pc, #148]	; (8023f5c <EE_VerifyPageFullWriteVariable+0xb4>)
 8023ec6:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  ValidPage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 8023ec8:	2001      	movs	r0, #1
 8023eca:	f7ff ffa7 	bl	8023e1c <EE_FindValidPage>
 8023ece:	4603      	mov	r3, r0
 8023ed0:	823b      	strh	r3, [r7, #16]
  
  /* Check if there is no valid page */
  if (ValidPage == NO_VALID_PAGE)
 8023ed2:	8a3b      	ldrh	r3, [r7, #16]
 8023ed4:	2bab      	cmp	r3, #171	; 0xab
 8023ed6:	d101      	bne.n	8023edc <EE_VerifyPageFullWriteVariable+0x34>
  {
    return  NO_VALID_PAGE;
 8023ed8:	23ab      	movs	r3, #171	; 0xab
 8023eda:	e039      	b.n	8023f50 <EE_VerifyPageFullWriteVariable+0xa8>
  }

  /* Get the valid Page start Address */
  Address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(ValidPage * PAGE_SIZE));
 8023edc:	8a3b      	ldrh	r3, [r7, #16]
 8023ede:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8023ee2:	3302      	adds	r3, #2
 8023ee4:	039b      	lsls	r3, r3, #14
 8023ee6:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end Address */
  PageEndAddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((ValidPage + 1) * PAGE_SIZE));
 8023ee8:	8a3b      	ldrh	r3, [r7, #16]
 8023eea:	3301      	adds	r3, #1
 8023eec:	039a      	lsls	r2, r3, #14
 8023eee:	4b1c      	ldr	r3, [pc, #112]	; (8023f60 <EE_VerifyPageFullWriteVariable+0xb8>)
 8023ef0:	4413      	add	r3, r2
 8023ef2:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (Address < PageEndAddress)
 8023ef4:	e027      	b.n	8023f46 <EE_VerifyPageFullWriteVariable+0x9e>
  {
    /* Verify if Address and Address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)Address) == 0xFFFFFFFF)
 8023ef6:	697b      	ldr	r3, [r7, #20]
 8023ef8:	681b      	ldr	r3, [r3, #0]
 8023efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8023efe:	d11f      	bne.n	8023f40 <EE_VerifyPageFullWriteVariable+0x98>
    {
      /* Set variable data */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address, Data);       
 8023f00:	88bb      	ldrh	r3, [r7, #4]
 8023f02:	f04f 0400 	mov.w	r4, #0
 8023f06:	461a      	mov	r2, r3
 8023f08:	4623      	mov	r3, r4
 8023f0a:	6979      	ldr	r1, [r7, #20]
 8023f0c:	2001      	movs	r0, #1
 8023f0e:	f7ed ff8d 	bl	8011e2c <HAL_FLASH_Program>
 8023f12:	4603      	mov	r3, r0
 8023f14:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (FlashStatus != HAL_OK)
 8023f16:	7cfb      	ldrb	r3, [r7, #19]
 8023f18:	2b00      	cmp	r3, #0
 8023f1a:	d002      	beq.n	8023f22 <EE_VerifyPageFullWriteVariable+0x7a>
      {
        return FlashStatus;
 8023f1c:	7cfb      	ldrb	r3, [r7, #19]
 8023f1e:	b29b      	uxth	r3, r3
 8023f20:	e016      	b.n	8023f50 <EE_VerifyPageFullWriteVariable+0xa8>
      }
      /* Set variable virtual address */
      FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, Address + 2, VirtAddress);       
 8023f22:	697b      	ldr	r3, [r7, #20]
 8023f24:	1c99      	adds	r1, r3, #2
 8023f26:	88fb      	ldrh	r3, [r7, #6]
 8023f28:	f04f 0400 	mov.w	r4, #0
 8023f2c:	461a      	mov	r2, r3
 8023f2e:	4623      	mov	r3, r4
 8023f30:	2001      	movs	r0, #1
 8023f32:	f7ed ff7b 	bl	8011e2c <HAL_FLASH_Program>
 8023f36:	4603      	mov	r3, r0
 8023f38:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return FlashStatus;
 8023f3a:	7cfb      	ldrb	r3, [r7, #19]
 8023f3c:	b29b      	uxth	r3, r3
 8023f3e:	e007      	b.n	8023f50 <EE_VerifyPageFullWriteVariable+0xa8>
    }
    else
    {
      /* Next address location */
      Address = Address + 4;
 8023f40:	697b      	ldr	r3, [r7, #20]
 8023f42:	3304      	adds	r3, #4
 8023f44:	617b      	str	r3, [r7, #20]
  while (Address < PageEndAddress)
 8023f46:	697a      	ldr	r2, [r7, #20]
 8023f48:	68fb      	ldr	r3, [r7, #12]
 8023f4a:	429a      	cmp	r2, r3
 8023f4c:	d3d3      	bcc.n	8023ef6 <EE_VerifyPageFullWriteVariable+0x4e>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 8023f4e:	2380      	movs	r3, #128	; 0x80
}
 8023f50:	4618      	mov	r0, r3
 8023f52:	371c      	adds	r7, #28
 8023f54:	46bd      	mov	sp, r7
 8023f56:	bd90      	pop	{r4, r7, pc}
 8023f58:	08008000 	.word	0x08008000
 8023f5c:	0800c000 	.word	0x0800c000
 8023f60:	08007fff 	.word	0x08007fff

08023f64 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8023f64:	b580      	push	{r7, lr}
 8023f66:	b08c      	sub	sp, #48	; 0x30
 8023f68:	af00      	add	r7, sp, #0
 8023f6a:	4603      	mov	r3, r0
 8023f6c:	460a      	mov	r2, r1
 8023f6e:	80fb      	strh	r3, [r7, #6]
 8023f70:	4613      	mov	r3, r2
 8023f72:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef FlashStatus = HAL_OK;
 8023f74:	2300      	movs	r3, #0
 8023f76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t NewPageAddress = EEPROM_START_ADDRESS;
 8023f7a:	4b54      	ldr	r3, [pc, #336]	; (80240cc <EE_PageTransfer+0x168>)
 8023f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint16_t OldPageId=0;
 8023f7e:	2300      	movs	r3, #0
 8023f80:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t ValidPage = PAGE0, VarIdx = 0;
 8023f82:	2300      	movs	r3, #0
 8023f84:	84bb      	strh	r3, [r7, #36]	; 0x24
 8023f86:	2300      	movs	r3, #0
 8023f88:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t EepromStatus = 0, ReadStatus = 0;
 8023f8a:	2300      	movs	r3, #0
 8023f8c:	847b      	strh	r3, [r7, #34]	; 0x22
 8023f8e:	2300      	movs	r3, #0
 8023f90:	843b      	strh	r3, [r7, #32]
  uint32_t SectorError = 0;
 8023f92:	2300      	movs	r3, #0
 8023f94:	61fb      	str	r3, [r7, #28]
  FLASH_EraseInitTypeDef pEraseInit;

  /* Get active Page for read operation */
  ValidPage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8023f96:	2000      	movs	r0, #0
 8023f98:	f7ff ff40 	bl	8023e1c <EE_FindValidPage>
 8023f9c:	4603      	mov	r3, r0
 8023f9e:	84bb      	strh	r3, [r7, #36]	; 0x24

  if (ValidPage == PAGE1)       /* Page1 valid */
 8023fa0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8023fa2:	2b01      	cmp	r3, #1
 8023fa4:	d104      	bne.n	8023fb0 <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    NewPageAddress = PAGE0_BASE_ADDRESS;
 8023fa6:	4b49      	ldr	r3, [pc, #292]	; (80240cc <EE_PageTransfer+0x168>)
 8023fa8:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE1_ID;
 8023faa:	2303      	movs	r3, #3
 8023fac:	857b      	strh	r3, [r7, #42]	; 0x2a
 8023fae:	e009      	b.n	8023fc4 <EE_PageTransfer+0x60>
  }
  else if (ValidPage == PAGE0)  /* Page0 valid */
 8023fb0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8023fb2:	2b00      	cmp	r3, #0
 8023fb4:	d104      	bne.n	8023fc0 <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    NewPageAddress = PAGE1_BASE_ADDRESS;
 8023fb6:	4b46      	ldr	r3, [pc, #280]	; (80240d0 <EE_PageTransfer+0x16c>)
 8023fb8:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Old page ID where variable will be taken from */
    OldPageId = PAGE0_ID;
 8023fba:	2302      	movs	r3, #2
 8023fbc:	857b      	strh	r3, [r7, #42]	; 0x2a
 8023fbe:	e001      	b.n	8023fc4 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 8023fc0:	23ab      	movs	r3, #171	; 0xab
 8023fc2:	e07e      	b.n	80240c2 <EE_PageTransfer+0x15e>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, RECEIVE_DATA);  
 8023fc4:	f64e 62ee 	movw	r2, #61166	; 0xeeee
 8023fc8:	f04f 0300 	mov.w	r3, #0
 8023fcc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8023fce:	2001      	movs	r0, #1
 8023fd0:	f7ed ff2c 	bl	8011e2c <HAL_FLASH_Program>
 8023fd4:	4603      	mov	r3, r0
 8023fd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8023fda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8023fde:	2b00      	cmp	r3, #0
 8023fe0:	d003      	beq.n	8023fea <EE_PageTransfer+0x86>
  {
    return FlashStatus;
 8023fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8023fe6:	b29b      	uxth	r3, r3
 8023fe8:	e06b      	b.n	80240c2 <EE_PageTransfer+0x15e>
  }
  
  /* Write the variable passed as parameter in the new active page */
  EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8023fea:	88ba      	ldrh	r2, [r7, #4]
 8023fec:	88fb      	ldrh	r3, [r7, #6]
 8023fee:	4611      	mov	r1, r2
 8023ff0:	4618      	mov	r0, r3
 8023ff2:	f7ff ff59 	bl	8023ea8 <EE_VerifyPageFullWriteVariable>
 8023ff6:	4603      	mov	r3, r0
 8023ff8:	847b      	strh	r3, [r7, #34]	; 0x22
  /* If program operation was failed, a Flash error code is returned */
  if (EepromStatus != HAL_OK)
 8023ffa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8023ffc:	2b00      	cmp	r3, #0
 8023ffe:	d001      	beq.n	8024004 <EE_PageTransfer+0xa0>
  {
    return EepromStatus;
 8024000:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8024002:	e05e      	b.n	80240c2 <EE_PageTransfer+0x15e>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8024004:	2300      	movs	r3, #0
 8024006:	853b      	strh	r3, [r7, #40]	; 0x28
 8024008:	e027      	b.n	802405a <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[VarIdx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 802400a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802400c:	4a31      	ldr	r2, [pc, #196]	; (80240d4 <EE_PageTransfer+0x170>)
 802400e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8024012:	88fa      	ldrh	r2, [r7, #6]
 8024014:	429a      	cmp	r2, r3
 8024016:	d01d      	beq.n	8024054 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      ReadStatus = EE_ReadVariable(VirtAddVarTab[VarIdx], &DataVar);
 8024018:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802401a:	4a2e      	ldr	r2, [pc, #184]	; (80240d4 <EE_PageTransfer+0x170>)
 802401c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8024020:	492d      	ldr	r1, [pc, #180]	; (80240d8 <EE_PageTransfer+0x174>)
 8024022:	4618      	mov	r0, r3
 8024024:	f7ff fe3c 	bl	8023ca0 <EE_ReadVariable>
 8024028:	4603      	mov	r3, r0
 802402a:	843b      	strh	r3, [r7, #32]
      /* In case variable corresponding to the virtual address was found */
      if (ReadStatus != 0x1)
 802402c:	8c3b      	ldrh	r3, [r7, #32]
 802402e:	2b01      	cmp	r3, #1
 8024030:	d010      	beq.n	8024054 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        EepromStatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[VarIdx], DataVar);
 8024032:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8024034:	4a27      	ldr	r2, [pc, #156]	; (80240d4 <EE_PageTransfer+0x170>)
 8024036:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 802403a:	4b27      	ldr	r3, [pc, #156]	; (80240d8 <EE_PageTransfer+0x174>)
 802403c:	881b      	ldrh	r3, [r3, #0]
 802403e:	4619      	mov	r1, r3
 8024040:	4610      	mov	r0, r2
 8024042:	f7ff ff31 	bl	8023ea8 <EE_VerifyPageFullWriteVariable>
 8024046:	4603      	mov	r3, r0
 8024048:	847b      	strh	r3, [r7, #34]	; 0x22
        /* If program operation was failed, a Flash error code is returned */
        if (EepromStatus != HAL_OK)
 802404a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802404c:	2b00      	cmp	r3, #0
 802404e:	d001      	beq.n	8024054 <EE_PageTransfer+0xf0>
        {
          return EepromStatus;
 8024050:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8024052:	e036      	b.n	80240c2 <EE_PageTransfer+0x15e>
  for (VarIdx = 0; VarIdx < NB_OF_VAR; VarIdx++)
 8024054:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8024056:	3301      	adds	r3, #1
 8024058:	853b      	strh	r3, [r7, #40]	; 0x28
 802405a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 802405c:	2b09      	cmp	r3, #9
 802405e:	d9d4      	bls.n	802400a <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  pEraseInit.TypeErase = TYPEERASE_SECTORS;
 8024060:	2300      	movs	r3, #0
 8024062:	60bb      	str	r3, [r7, #8]
  pEraseInit.Sector = OldPageId;
 8024064:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8024066:	613b      	str	r3, [r7, #16]
  pEraseInit.NbSectors = 1;
 8024068:	2301      	movs	r3, #1
 802406a:	617b      	str	r3, [r7, #20]
  pEraseInit.VoltageRange = VOLTAGE_RANGE;
 802406c:	2302      	movs	r3, #2
 802406e:	61bb      	str	r3, [r7, #24]
  
  /* Erase the old Page: Set old Page status to ERASED status */
  FlashStatus = HAL_FLASHEx_Erase(&pEraseInit, &SectorError);  
 8024070:	f107 021c 	add.w	r2, r7, #28
 8024074:	f107 0308 	add.w	r3, r7, #8
 8024078:	4611      	mov	r1, r2
 802407a:	4618      	mov	r0, r3
 802407c:	f7ee f876 	bl	801216c <HAL_FLASHEx_Erase>
 8024080:	4603      	mov	r3, r0
 8024082:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If erase operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 8024086:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802408a:	2b00      	cmp	r3, #0
 802408c:	d003      	beq.n	8024096 <EE_PageTransfer+0x132>
  {
    return FlashStatus;
 802408e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8024092:	b29b      	uxth	r3, r3
 8024094:	e015      	b.n	80240c2 <EE_PageTransfer+0x15e>
  }

  /* Set new Page status to VALID_PAGE status */
  FlashStatus = HAL_FLASH_Program(TYPEPROGRAM_HALFWORD, NewPageAddress, VALID_PAGE);   
 8024096:	f04f 0200 	mov.w	r2, #0
 802409a:	f04f 0300 	mov.w	r3, #0
 802409e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80240a0:	2001      	movs	r0, #1
 80240a2:	f7ed fec3 	bl	8011e2c <HAL_FLASH_Program>
 80240a6:	4603      	mov	r3, r0
 80240a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* If program operation was failed, a Flash error code is returned */
  if (FlashStatus != HAL_OK)
 80240ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80240b0:	2b00      	cmp	r3, #0
 80240b2:	d003      	beq.n	80240bc <EE_PageTransfer+0x158>
  {
    return FlashStatus;
 80240b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80240b8:	b29b      	uxth	r3, r3
 80240ba:	e002      	b.n	80240c2 <EE_PageTransfer+0x15e>
  }

  /* Return last operation flash status */
  return FlashStatus;
 80240bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80240c0:	b29b      	uxth	r3, r3
}
 80240c2:	4618      	mov	r0, r3
 80240c4:	3730      	adds	r7, #48	; 0x30
 80240c6:	46bd      	mov	sp, r7
 80240c8:	bd80      	pop	{r7, pc}
 80240ca:	bf00      	nop
 80240cc:	08008000 	.word	0x08008000
 80240d0:	0800c000 	.word	0x0800c000
 80240d4:	20000014 	.word	0x20000014
 80240d8:	20009534 	.word	0x20009534

080240dc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80240dc:	b580      	push	{r7, lr}
 80240de:	b08a      	sub	sp, #40	; 0x28
 80240e0:	af00      	add	r7, sp, #0
 80240e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(ethHandle->Instance==ETH)
 80240e4:	687b      	ldr	r3, [r7, #4]
 80240e6:	681b      	ldr	r3, [r3, #0]
 80240e8:	4a34      	ldr	r2, [pc, #208]	; (80241bc <HAL_ETH_MspInit+0xe0>)
 80240ea:	4293      	cmp	r3, r2
 80240ec:	d162      	bne.n	80241b4 <HAL_ETH_MspInit+0xd8>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 80240ee:	2300      	movs	r3, #0
 80240f0:	613b      	str	r3, [r7, #16]
 80240f2:	4a33      	ldr	r2, [pc, #204]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 80240f4:	4b32      	ldr	r3, [pc, #200]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 80240f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80240f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80240fc:	6313      	str	r3, [r2, #48]	; 0x30
 80240fe:	4b30      	ldr	r3, [pc, #192]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 8024100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024102:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8024106:	613b      	str	r3, [r7, #16]
 8024108:	693b      	ldr	r3, [r7, #16]
 802410a:	2300      	movs	r3, #0
 802410c:	60fb      	str	r3, [r7, #12]
 802410e:	4a2c      	ldr	r2, [pc, #176]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 8024110:	4b2b      	ldr	r3, [pc, #172]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 8024112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024114:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8024118:	6313      	str	r3, [r2, #48]	; 0x30
 802411a:	4b29      	ldr	r3, [pc, #164]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 802411c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802411e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8024122:	60fb      	str	r3, [r7, #12]
 8024124:	68fb      	ldr	r3, [r7, #12]
 8024126:	2300      	movs	r3, #0
 8024128:	60bb      	str	r3, [r7, #8]
 802412a:	4a25      	ldr	r2, [pc, #148]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 802412c:	4b24      	ldr	r3, [pc, #144]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 802412e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024130:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8024134:	6313      	str	r3, [r2, #48]	; 0x30
 8024136:	4b22      	ldr	r3, [pc, #136]	; (80241c0 <HAL_ETH_MspInit+0xe4>)
 8024138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802413a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 802413e:	60bb      	str	r3, [r7, #8]
 8024140:	68bb      	ldr	r3, [r7, #8]
    PB10     ------> ETH_RX_ER
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8024142:	2332      	movs	r3, #50	; 0x32
 8024144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8024146:	2302      	movs	r3, #2
 8024148:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802414a:	2300      	movs	r3, #0
 802414c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802414e:	2303      	movs	r3, #3
 8024150:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8024152:	230b      	movs	r3, #11
 8024154:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8024156:	f107 0314 	add.w	r3, r7, #20
 802415a:	4619      	mov	r1, r3
 802415c:	4819      	ldr	r0, [pc, #100]	; (80241c4 <HAL_ETH_MspInit+0xe8>)
 802415e:	f7ee f927 	bl	80123b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8024162:	2386      	movs	r3, #134	; 0x86
 8024164:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8024166:	2302      	movs	r3, #2
 8024168:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802416a:	2300      	movs	r3, #0
 802416c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802416e:	2303      	movs	r3, #3
 8024170:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8024172:	230b      	movs	r3, #11
 8024174:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8024176:	f107 0314 	add.w	r3, r7, #20
 802417a:	4619      	mov	r1, r3
 802417c:	4812      	ldr	r0, [pc, #72]	; (80241c8 <HAL_ETH_MspInit+0xec>)
 802417e:	f7ee f917 	bl	80123b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8024182:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8024186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8024188:	2302      	movs	r3, #2
 802418a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802418c:	2300      	movs	r3, #0
 802418e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8024190:	2303      	movs	r3, #3
 8024192:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8024194:	230b      	movs	r3, #11
 8024196:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8024198:	f107 0314 	add.w	r3, r7, #20
 802419c:	4619      	mov	r1, r3
 802419e:	480b      	ldr	r0, [pc, #44]	; (80241cc <HAL_ETH_MspInit+0xf0>)
 80241a0:	f7ee f906 	bl	80123b0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 80241a4:	2200      	movs	r2, #0
 80241a6:	2105      	movs	r1, #5
 80241a8:	203d      	movs	r0, #61	; 0x3d
 80241aa:	f7ec fa13 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80241ae:	203d      	movs	r0, #61	; 0x3d
 80241b0:	f7ec fa2c 	bl	801060c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80241b4:	bf00      	nop
 80241b6:	3728      	adds	r7, #40	; 0x28
 80241b8:	46bd      	mov	sp, r7
 80241ba:	bd80      	pop	{r7, pc}
 80241bc:	40028000 	.word	0x40028000
 80241c0:	40023800 	.word	0x40023800
 80241c4:	40020800 	.word	0x40020800
 80241c8:	40020000 	.word	0x40020000
 80241cc:	40020400 	.word	0x40020400

080241d0 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80241d0:	b580      	push	{r7, lr}
 80241d2:	b082      	sub	sp, #8
 80241d4:	af00      	add	r7, sp, #0
 80241d6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 80241d8:	4b04      	ldr	r3, [pc, #16]	; (80241ec <HAL_ETH_RxCpltCallback+0x1c>)
 80241da:	681b      	ldr	r3, [r3, #0]
 80241dc:	4618      	mov	r0, r3
 80241de:	f7f0 fbdb 	bl	8014998 <osSemaphoreRelease>
}
 80241e2:	bf00      	nop
 80241e4:	3708      	adds	r7, #8
 80241e6:	46bd      	mov	sp, r7
 80241e8:	bd80      	pop	{r7, pc}
 80241ea:	bf00      	nop
 80241ec:	20009538 	.word	0x20009538

080241f0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{ 
 80241f0:	b5b0      	push	{r4, r5, r7, lr}
 80241f2:	b08e      	sub	sp, #56	; 0x38
 80241f4:	af00      	add	r7, sp, #0
 80241f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status;
  
/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80241f8:	4b50      	ldr	r3, [pc, #320]	; (802433c <low_level_init+0x14c>)
 80241fa:	4a51      	ldr	r2, [pc, #324]	; (8024340 <low_level_init+0x150>)
 80241fc:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80241fe:	4b4f      	ldr	r3, [pc, #316]	; (802433c <low_level_init+0x14c>)
 8024200:	2201      	movs	r2, #1
 8024202:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = DP83848_PHY_ADDRESS;
 8024204:	4b4d      	ldr	r3, [pc, #308]	; (802433c <low_level_init+0x14c>)
 8024206:	2201      	movs	r2, #1
 8024208:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 802420a:	2300      	movs	r3, #0
 802420c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x02;
 8024210:	2302      	movs	r3, #2
 8024212:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xA2;
 8024216:	23a2      	movs	r3, #162	; 0xa2
 8024218:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x42;
 802421c:	2342      	movs	r3, #66	; 0x42
 802421e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x50;
 8024222:	2350      	movs	r3, #80	; 0x50
 8024224:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0xE4;
 8024228:	23e4      	movs	r3, #228	; 0xe4
 802422a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 802422e:	4a43      	ldr	r2, [pc, #268]	; (802433c <low_level_init+0x14c>)
 8024230:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8024234:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8024236:	4b41      	ldr	r3, [pc, #260]	; (802433c <low_level_init+0x14c>)
 8024238:	2201      	movs	r2, #1
 802423a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 802423c:	4b3f      	ldr	r3, [pc, #252]	; (802433c <low_level_init+0x14c>)
 802423e:	2200      	movs	r2, #0
 8024240:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8024242:	4b3e      	ldr	r3, [pc, #248]	; (802433c <low_level_init+0x14c>)
 8024244:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8024248:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 802424a:	483c      	ldr	r0, [pc, #240]	; (802433c <low_level_init+0x14c>)
 802424c:	f7ec fdde 	bl	8010e0c <HAL_ETH_Init>
 8024250:	4603      	mov	r3, r0
 8024252:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  if (hal_eth_init_status == HAL_OK)
 8024256:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 802425a:	2b00      	cmp	r3, #0
 802425c:	d108      	bne.n	8024270 <low_level_init+0x80>
  {
    /* Set netif link flag */  
    netif->flags |= NETIF_FLAG_LINK_UP;
 802425e:	687b      	ldr	r3, [r7, #4]
 8024260:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8024264:	f043 0304 	orr.w	r3, r3, #4
 8024268:	b2da      	uxtb	r2, r3
 802426a:	687b      	ldr	r3, [r7, #4]
 802426c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8024270:	2304      	movs	r3, #4
 8024272:	4a34      	ldr	r2, [pc, #208]	; (8024344 <low_level_init+0x154>)
 8024274:	4934      	ldr	r1, [pc, #208]	; (8024348 <low_level_init+0x158>)
 8024276:	4831      	ldr	r0, [pc, #196]	; (802433c <low_level_init+0x14c>)
 8024278:	f7ec ff66 	bl	8011148 <HAL_ETH_DMATxDescListInit>
     
  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 802427c:	2304      	movs	r3, #4
 802427e:	4a33      	ldr	r2, [pc, #204]	; (802434c <low_level_init+0x15c>)
 8024280:	4933      	ldr	r1, [pc, #204]	; (8024350 <low_level_init+0x160>)
 8024282:	482e      	ldr	r0, [pc, #184]	; (802433c <low_level_init+0x14c>)
 8024284:	f7ec ffc9 	bl	801121a <HAL_ETH_DMARxDescListInit>
 
#if LWIP_ARP || LWIP_ETHERNET 

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8024288:	687b      	ldr	r3, [r7, #4]
 802428a:	2206      	movs	r2, #6
 802428c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8024290:	4b2a      	ldr	r3, [pc, #168]	; (802433c <low_level_init+0x14c>)
 8024292:	695b      	ldr	r3, [r3, #20]
 8024294:	781a      	ldrb	r2, [r3, #0]
 8024296:	687b      	ldr	r3, [r7, #4]
 8024298:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 802429c:	4b27      	ldr	r3, [pc, #156]	; (802433c <low_level_init+0x14c>)
 802429e:	695b      	ldr	r3, [r3, #20]
 80242a0:	785a      	ldrb	r2, [r3, #1]
 80242a2:	687b      	ldr	r3, [r7, #4]
 80242a4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 80242a8:	4b24      	ldr	r3, [pc, #144]	; (802433c <low_level_init+0x14c>)
 80242aa:	695b      	ldr	r3, [r3, #20]
 80242ac:	789a      	ldrb	r2, [r3, #2]
 80242ae:	687b      	ldr	r3, [r7, #4]
 80242b0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 80242b4:	4b21      	ldr	r3, [pc, #132]	; (802433c <low_level_init+0x14c>)
 80242b6:	695b      	ldr	r3, [r3, #20]
 80242b8:	78da      	ldrb	r2, [r3, #3]
 80242ba:	687b      	ldr	r3, [r7, #4]
 80242bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80242c0:	4b1e      	ldr	r3, [pc, #120]	; (802433c <low_level_init+0x14c>)
 80242c2:	695b      	ldr	r3, [r3, #20]
 80242c4:	791a      	ldrb	r2, [r3, #4]
 80242c6:	687b      	ldr	r3, [r7, #4]
 80242c8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80242cc:	4b1b      	ldr	r3, [pc, #108]	; (802433c <low_level_init+0x14c>)
 80242ce:	695b      	ldr	r3, [r3, #20]
 80242d0:	795a      	ldrb	r2, [r3, #5]
 80242d2:	687b      	ldr	r3, [r7, #4]
 80242d4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  /* maximum transfer unit */
  netif->mtu = 1500;
 80242d8:	687b      	ldr	r3, [r7, #4]
 80242da:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80242de:	845a      	strh	r2, [r3, #34]	; 0x22
  
  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80242e0:	687b      	ldr	r3, [r7, #4]
 80242e2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80242e6:	f043 030a 	orr.w	r3, r3, #10
 80242ea:	b2da      	uxtb	r2, r3
 80242ec:	687b      	ldr	r3, [r7, #4]
 80242ee:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  #else 
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */
  
/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 80242f2:	2300      	movs	r3, #0
 80242f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80242f6:	2300      	movs	r3, #0
 80242f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM) , 1 );
 80242fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80242fe:	2101      	movs	r1, #1
 8024300:	4618      	mov	r0, r3
 8024302:	f7f0 fac5 	bl	8014890 <osSemaphoreCreate>
 8024306:	4602      	mov	r2, r0
 8024308:	4b12      	ldr	r3, [pc, #72]	; (8024354 <low_level_init+0x164>)
 802430a:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 802430c:	4b12      	ldr	r3, [pc, #72]	; (8024358 <low_level_init+0x168>)
 802430e:	f107 040c 	add.w	r4, r7, #12
 8024312:	461d      	mov	r5, r3
 8024314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8024316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8024318:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 802431c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 8024320:	f107 030c 	add.w	r3, r7, #12
 8024324:	6879      	ldr	r1, [r7, #4]
 8024326:	4618      	mov	r0, r3
 8024328:	f7f0 f9b3 	bl	8014692 <osThreadCreate>
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 802432c:	4803      	ldr	r0, [pc, #12]	; (802433c <low_level_init+0x14c>)
 802432e:	f7ed fa9c 	bl	801186a <HAL_ETH_Start>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */ 
    
/* USER CODE END LOW_LEVEL_INIT */
}
 8024332:	bf00      	nop
 8024334:	3738      	adds	r7, #56	; 0x38
 8024336:	46bd      	mov	sp, r7
 8024338:	bdb0      	pop	{r4, r5, r7, pc}
 802433a:	bf00      	nop
 802433c:	20010190 	.word	0x20010190
 8024340:	40028000 	.word	0x40028000
 8024344:	200101d8 	.word	0x200101d8
 8024348:	2000e8c0 	.word	0x2000e8c0
 802434c:	2000e940 	.word	0x2000e940
 8024350:	20010110 	.word	0x20010110
 8024354:	20009538 	.word	0x20009538
 8024358:	0802919c 	.word	0x0802919c

0802435c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 802435c:	b580      	push	{r7, lr}
 802435e:	b08a      	sub	sp, #40	; 0x28
 8024360:	af00      	add	r7, sp, #0
 8024362:	6078      	str	r0, [r7, #4]
 8024364:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8024366:	4b4b      	ldr	r3, [pc, #300]	; (8024494 <low_level_output+0x138>)
 8024368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802436a:	689b      	ldr	r3, [r3, #8]
 802436c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 802436e:	2300      	movs	r3, #0
 8024370:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8024372:	2300      	movs	r3, #0
 8024374:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8024376:	2300      	movs	r3, #0
 8024378:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 802437a:	2300      	movs	r3, #0
 802437c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 802437e:	4b45      	ldr	r3, [pc, #276]	; (8024494 <low_level_output+0x138>)
 8024380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8024382:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8024384:	2300      	movs	r3, #0
 8024386:	613b      	str	r3, [r7, #16]
  
  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8024388:	683b      	ldr	r3, [r7, #0]
 802438a:	623b      	str	r3, [r7, #32]
 802438c:	e05a      	b.n	8024444 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 802438e:	69bb      	ldr	r3, [r7, #24]
 8024390:	681b      	ldr	r3, [r3, #0]
 8024392:	2b00      	cmp	r3, #0
 8024394:	da03      	bge.n	802439e <low_level_output+0x42>
      {
        errval = ERR_USE;
 8024396:	23f8      	movs	r3, #248	; 0xf8
 8024398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 802439c:	e05c      	b.n	8024458 <low_level_output+0xfc>
      }
    
      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 802439e:	6a3b      	ldr	r3, [r7, #32]
 80243a0:	895b      	ldrh	r3, [r3, #10]
 80243a2:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80243a4:	2300      	movs	r3, #0
 80243a6:	60bb      	str	r3, [r7, #8]
    
      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80243a8:	e02f      	b.n	802440a <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80243aa:	69fa      	ldr	r2, [r7, #28]
 80243ac:	693b      	ldr	r3, [r7, #16]
 80243ae:	18d0      	adds	r0, r2, r3
 80243b0:	6a3b      	ldr	r3, [r7, #32]
 80243b2:	685a      	ldr	r2, [r3, #4]
 80243b4:	68bb      	ldr	r3, [r7, #8]
 80243b6:	18d1      	adds	r1, r2, r3
 80243b8:	693b      	ldr	r3, [r7, #16]
 80243ba:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 80243be:	3304      	adds	r3, #4
 80243c0:	461a      	mov	r2, r3
 80243c2:	f002 fa68 	bl	8026896 <memcpy>
      
        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80243c6:	69bb      	ldr	r3, [r7, #24]
 80243c8:	68db      	ldr	r3, [r3, #12]
 80243ca:	61bb      	str	r3, [r7, #24]
      
        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80243cc:	69bb      	ldr	r3, [r7, #24]
 80243ce:	681b      	ldr	r3, [r3, #0]
 80243d0:	2b00      	cmp	r3, #0
 80243d2:	da03      	bge.n	80243dc <low_level_output+0x80>
        {
          errval = ERR_USE;
 80243d4:	23f8      	movs	r3, #248	; 0xf8
 80243d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80243da:	e03d      	b.n	8024458 <low_level_output+0xfc>
        }
      
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80243dc:	69bb      	ldr	r3, [r7, #24]
 80243de:	689b      	ldr	r3, [r3, #8]
 80243e0:	61fb      	str	r3, [r7, #28]
      
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80243e2:	693a      	ldr	r2, [r7, #16]
 80243e4:	68fb      	ldr	r3, [r7, #12]
 80243e6:	4413      	add	r3, r2
 80243e8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80243ec:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80243ee:	68ba      	ldr	r2, [r7, #8]
 80243f0:	693b      	ldr	r3, [r7, #16]
 80243f2:	1ad3      	subs	r3, r2, r3
 80243f4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80243f8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80243fa:	697a      	ldr	r2, [r7, #20]
 80243fc:	693b      	ldr	r3, [r7, #16]
 80243fe:	1ad3      	subs	r3, r2, r3
 8024400:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8024404:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8024406:	2300      	movs	r3, #0
 8024408:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 802440a:	68fa      	ldr	r2, [r7, #12]
 802440c:	693b      	ldr	r3, [r7, #16]
 802440e:	4413      	add	r3, r2
 8024410:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8024414:	4293      	cmp	r3, r2
 8024416:	d8c8      	bhi.n	80243aa <low_level_output+0x4e>
      }
    
      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8024418:	69fa      	ldr	r2, [r7, #28]
 802441a:	693b      	ldr	r3, [r7, #16]
 802441c:	18d0      	adds	r0, r2, r3
 802441e:	6a3b      	ldr	r3, [r7, #32]
 8024420:	685a      	ldr	r2, [r3, #4]
 8024422:	68bb      	ldr	r3, [r7, #8]
 8024424:	4413      	add	r3, r2
 8024426:	68fa      	ldr	r2, [r7, #12]
 8024428:	4619      	mov	r1, r3
 802442a:	f002 fa34 	bl	8026896 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 802442e:	693a      	ldr	r2, [r7, #16]
 8024430:	68fb      	ldr	r3, [r7, #12]
 8024432:	4413      	add	r3, r2
 8024434:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8024436:	697a      	ldr	r2, [r7, #20]
 8024438:	68fb      	ldr	r3, [r7, #12]
 802443a:	4413      	add	r3, r2
 802443c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 802443e:	6a3b      	ldr	r3, [r7, #32]
 8024440:	681b      	ldr	r3, [r3, #0]
 8024442:	623b      	str	r3, [r7, #32]
 8024444:	6a3b      	ldr	r3, [r7, #32]
 8024446:	2b00      	cmp	r3, #0
 8024448:	d1a1      	bne.n	802438e <low_level_output+0x32>
    }
  
  /* Prepare transmit descriptors to give to DMA */ 
  HAL_ETH_TransmitFrame(&heth, framelength);
 802444a:	6979      	ldr	r1, [r7, #20]
 802444c:	4811      	ldr	r0, [pc, #68]	; (8024494 <low_level_output+0x138>)
 802444e:	f7ec ff51 	bl	80112f4 <HAL_ETH_TransmitFrame>
  
  errval = ERR_OK;
 8024452:	2300      	movs	r3, #0
 8024454:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
error:
  
  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8024458:	4b0e      	ldr	r3, [pc, #56]	; (8024494 <low_level_output+0x138>)
 802445a:	681b      	ldr	r3, [r3, #0]
 802445c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8024460:	3314      	adds	r3, #20
 8024462:	681b      	ldr	r3, [r3, #0]
 8024464:	f003 0320 	and.w	r3, r3, #32
 8024468:	2b00      	cmp	r3, #0
 802446a:	d00d      	beq.n	8024488 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 802446c:	4b09      	ldr	r3, [pc, #36]	; (8024494 <low_level_output+0x138>)
 802446e:	681b      	ldr	r3, [r3, #0]
 8024470:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8024474:	3314      	adds	r3, #20
 8024476:	2220      	movs	r2, #32
 8024478:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 802447a:	4b06      	ldr	r3, [pc, #24]	; (8024494 <low_level_output+0x138>)
 802447c:	681b      	ldr	r3, [r3, #0]
 802447e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8024482:	3304      	adds	r3, #4
 8024484:	2200      	movs	r2, #0
 8024486:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8024488:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 802448c:	4618      	mov	r0, r3
 802448e:	3728      	adds	r7, #40	; 0x28
 8024490:	46bd      	mov	sp, r7
 8024492:	bd80      	pop	{r7, pc}
 8024494:	20010190 	.word	0x20010190

08024498 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8024498:	b580      	push	{r7, lr}
 802449a:	b08c      	sub	sp, #48	; 0x30
 802449c:	af00      	add	r7, sp, #0
 802449e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80244a0:	2300      	movs	r3, #0
 80244a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 80244a4:	2300      	movs	r3, #0
 80244a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 80244a8:	2300      	movs	r3, #0
 80244aa:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 80244ac:	2300      	movs	r3, #0
 80244ae:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 80244b0:	2300      	movs	r3, #0
 80244b2:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 80244b4:	2300      	movs	r3, #0
 80244b6:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 80244b8:	2300      	movs	r3, #0
 80244ba:	613b      	str	r3, [r7, #16]
  

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 80244bc:	484e      	ldr	r0, [pc, #312]	; (80245f8 <low_level_input+0x160>)
 80244be:	f7ed f803 	bl	80114c8 <HAL_ETH_GetReceivedFrame_IT>
 80244c2:	4603      	mov	r3, r0
 80244c4:	2b00      	cmp	r3, #0
 80244c6:	d001      	beq.n	80244cc <low_level_input+0x34>
    return NULL;
 80244c8:	2300      	movs	r3, #0
 80244ca:	e091      	b.n	80245f0 <low_level_input+0x158>
  
  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 80244cc:	4b4a      	ldr	r3, [pc, #296]	; (80245f8 <low_level_input+0x160>)
 80244ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80244d0:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80244d2:	4b49      	ldr	r3, [pc, #292]	; (80245f8 <low_level_input+0x160>)
 80244d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80244d6:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (len > 0)
 80244d8:	89fb      	ldrh	r3, [r7, #14]
 80244da:	2b00      	cmp	r3, #0
 80244dc:	d006      	beq.n	80244ec <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80244de:	89fb      	ldrh	r3, [r7, #14]
 80244e0:	2203      	movs	r2, #3
 80244e2:	4619      	mov	r1, r3
 80244e4:	2004      	movs	r0, #4
 80244e6:	f7f8 f9d5 	bl	801c894 <pbuf_alloc>
 80244ea:	62f8      	str	r0, [r7, #44]	; 0x2c
  }
  
  if (p != NULL)
 80244ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244ee:	2b00      	cmp	r3, #0
 80244f0:	d04b      	beq.n	802458a <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80244f2:	4b41      	ldr	r3, [pc, #260]	; (80245f8 <low_level_input+0x160>)
 80244f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80244f6:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 80244f8:	2300      	movs	r3, #0
 80244fa:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 80244fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80244fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8024500:	e040      	b.n	8024584 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 8024502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024504:	895b      	ldrh	r3, [r3, #10]
 8024506:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8024508:	2300      	movs	r3, #0
 802450a:	61bb      	str	r3, [r7, #24]
      
      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 802450c:	e021      	b.n	8024552 <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 802450e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024510:	685a      	ldr	r2, [r3, #4]
 8024512:	69bb      	ldr	r3, [r7, #24]
 8024514:	18d0      	adds	r0, r2, r3
 8024516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8024518:	69fb      	ldr	r3, [r7, #28]
 802451a:	18d1      	adds	r1, r2, r3
 802451c:	69fb      	ldr	r3, [r7, #28]
 802451e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8024522:	3304      	adds	r3, #4
 8024524:	461a      	mov	r2, r3
 8024526:	f002 f9b6 	bl	8026896 <memcpy>
        
        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 802452a:	6a3b      	ldr	r3, [r7, #32]
 802452c:	68db      	ldr	r3, [r3, #12]
 802452e:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8024530:	6a3b      	ldr	r3, [r7, #32]
 8024532:	689b      	ldr	r3, [r3, #8]
 8024534:	627b      	str	r3, [r7, #36]	; 0x24
        
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8024536:	69fa      	ldr	r2, [r7, #28]
 8024538:	697b      	ldr	r3, [r7, #20]
 802453a:	4413      	add	r3, r2
 802453c:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8024540:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8024542:	69ba      	ldr	r2, [r7, #24]
 8024544:	69fb      	ldr	r3, [r7, #28]
 8024546:	1ad3      	subs	r3, r2, r3
 8024548:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 802454c:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 802454e:	2300      	movs	r3, #0
 8024550:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8024552:	697a      	ldr	r2, [r7, #20]
 8024554:	69fb      	ldr	r3, [r7, #28]
 8024556:	4413      	add	r3, r2
 8024558:	f240 52f4 	movw	r2, #1524	; 0x5f4
 802455c:	4293      	cmp	r3, r2
 802455e:	d8d6      	bhi.n	802450e <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8024560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024562:	685a      	ldr	r2, [r3, #4]
 8024564:	69bb      	ldr	r3, [r7, #24]
 8024566:	18d0      	adds	r0, r2, r3
 8024568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802456a:	69fb      	ldr	r3, [r7, #28]
 802456c:	4413      	add	r3, r2
 802456e:	697a      	ldr	r2, [r7, #20]
 8024570:	4619      	mov	r1, r3
 8024572:	f002 f990 	bl	8026896 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8024576:	69fa      	ldr	r2, [r7, #28]
 8024578:	697b      	ldr	r3, [r7, #20]
 802457a:	4413      	add	r3, r2
 802457c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 802457e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024580:	681b      	ldr	r3, [r3, #0]
 8024582:	62bb      	str	r3, [r7, #40]	; 0x28
 8024584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024586:	2b00      	cmp	r3, #0
 8024588:	d1bb      	bne.n	8024502 <low_level_input+0x6a>
    }
  }  
  
    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 802458a:	4b1b      	ldr	r3, [pc, #108]	; (80245f8 <low_level_input+0x160>)
 802458c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802458e:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8024590:	2300      	movs	r3, #0
 8024592:	613b      	str	r3, [r7, #16]
 8024594:	e00b      	b.n	80245ae <low_level_input+0x116>
    {  
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8024596:	6a3b      	ldr	r3, [r7, #32]
 8024598:	681b      	ldr	r3, [r3, #0]
 802459a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 802459e:	6a3b      	ldr	r3, [r7, #32]
 80245a0:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 80245a2:	6a3b      	ldr	r3, [r7, #32]
 80245a4:	68db      	ldr	r3, [r3, #12]
 80245a6:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 80245a8:	693b      	ldr	r3, [r7, #16]
 80245aa:	3301      	adds	r3, #1
 80245ac:	613b      	str	r3, [r7, #16]
 80245ae:	4b12      	ldr	r3, [pc, #72]	; (80245f8 <low_level_input+0x160>)
 80245b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80245b2:	693b      	ldr	r3, [r7, #16]
 80245b4:	429a      	cmp	r2, r3
 80245b6:	d8ee      	bhi.n	8024596 <low_level_input+0xfe>
    }
    
    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;  
 80245b8:	4b0f      	ldr	r3, [pc, #60]	; (80245f8 <low_level_input+0x160>)
 80245ba:	2200      	movs	r2, #0
 80245bc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)  
 80245be:	4b0e      	ldr	r3, [pc, #56]	; (80245f8 <low_level_input+0x160>)
 80245c0:	681b      	ldr	r3, [r3, #0]
 80245c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80245c6:	3314      	adds	r3, #20
 80245c8:	681b      	ldr	r3, [r3, #0]
 80245ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80245ce:	2b00      	cmp	r3, #0
 80245d0:	d00d      	beq.n	80245ee <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80245d2:	4b09      	ldr	r3, [pc, #36]	; (80245f8 <low_level_input+0x160>)
 80245d4:	681b      	ldr	r3, [r3, #0]
 80245d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80245da:	3314      	adds	r3, #20
 80245dc:	2280      	movs	r2, #128	; 0x80
 80245de:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 80245e0:	4b05      	ldr	r3, [pc, #20]	; (80245f8 <low_level_input+0x160>)
 80245e2:	681b      	ldr	r3, [r3, #0]
 80245e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80245e8:	3308      	adds	r3, #8
 80245ea:	2200      	movs	r2, #0
 80245ec:	601a      	str	r2, [r3, #0]
  }
  return p;
 80245ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80245f0:	4618      	mov	r0, r3
 80245f2:	3730      	adds	r7, #48	; 0x30
 80245f4:	46bd      	mov	sp, r7
 80245f6:	bd80      	pop	{r7, pc}
 80245f8:	20010190 	.word	0x20010190

080245fc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input( void const * argument ) 
{
 80245fc:	b580      	push	{r7, lr}
 80245fe:	b084      	sub	sp, #16
 8024600:	af00      	add	r7, sp, #0
 8024602:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8024604:	687b      	ldr	r3, [r7, #4]
 8024606:	60fb      	str	r3, [r7, #12]
  
  for( ;; )
  {
    if (osSemaphoreWait( s_xSemaphore, TIME_WAITING_FOR_INPUT)==osOK)
 8024608:	4b0f      	ldr	r3, [pc, #60]	; (8024648 <ethernetif_input+0x4c>)
 802460a:	681b      	ldr	r3, [r3, #0]
 802460c:	f04f 31ff 	mov.w	r1, #4294967295
 8024610:	4618      	mov	r0, r3
 8024612:	f7f0 f971 	bl	80148f8 <osSemaphoreWait>
 8024616:	4603      	mov	r3, r0
 8024618:	2b00      	cmp	r3, #0
 802461a:	d1f5      	bne.n	8024608 <ethernetif_input+0xc>
    {
      do
      {   
        p = low_level_input( netif );
 802461c:	68f8      	ldr	r0, [r7, #12]
 802461e:	f7ff ff3b 	bl	8024498 <low_level_input>
 8024622:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8024624:	68bb      	ldr	r3, [r7, #8]
 8024626:	2b00      	cmp	r3, #0
 8024628:	d00a      	beq.n	8024640 <ethernetif_input+0x44>
        {
          if (netif->input( p, netif) != ERR_OK )
 802462a:	68fb      	ldr	r3, [r7, #12]
 802462c:	691b      	ldr	r3, [r3, #16]
 802462e:	68f9      	ldr	r1, [r7, #12]
 8024630:	68b8      	ldr	r0, [r7, #8]
 8024632:	4798      	blx	r3
 8024634:	4603      	mov	r3, r0
 8024636:	2b00      	cmp	r3, #0
 8024638:	d002      	beq.n	8024640 <ethernetif_input+0x44>
          {
            pbuf_free(p);
 802463a:	68b8      	ldr	r0, [r7, #8]
 802463c:	f7f8 fc9c 	bl	801cf78 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8024640:	68bb      	ldr	r3, [r7, #8]
 8024642:	2b00      	cmp	r3, #0
 8024644:	d1ea      	bne.n	802461c <ethernetif_input+0x20>
    if (osSemaphoreWait( s_xSemaphore, TIME_WAITING_FOR_INPUT)==osOK)
 8024646:	e7df      	b.n	8024608 <ethernetif_input+0xc>
 8024648:	20009538 	.word	0x20009538

0802464c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 802464c:	b580      	push	{r7, lr}
 802464e:	b082      	sub	sp, #8
 8024650:	af00      	add	r7, sp, #0
 8024652:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8024654:	687b      	ldr	r3, [r7, #4]
 8024656:	2b00      	cmp	r3, #0
 8024658:	d106      	bne.n	8024668 <ethernetif_init+0x1c>
 802465a:	4b0e      	ldr	r3, [pc, #56]	; (8024694 <ethernetif_init+0x48>)
 802465c:	f240 2235 	movw	r2, #565	; 0x235
 8024660:	490d      	ldr	r1, [pc, #52]	; (8024698 <ethernetif_init+0x4c>)
 8024662:	480e      	ldr	r0, [pc, #56]	; (802469c <ethernetif_init+0x50>)
 8024664:	f001 fc44 	bl	8025ef0 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8024668:	687b      	ldr	r3, [r7, #4]
 802466a:	2273      	movs	r2, #115	; 0x73
 802466c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->name[1] = IFNAME1;
 8024670:	687b      	ldr	r3, [r7, #4]
 8024672:	2274      	movs	r2, #116	; 0x74
 8024674:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8024678:	687b      	ldr	r3, [r7, #4]
 802467a:	4a09      	ldr	r2, [pc, #36]	; (80246a0 <ethernetif_init+0x54>)
 802467c:	615a      	str	r2, [r3, #20]
 
#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 802467e:	687b      	ldr	r3, [r7, #4]
 8024680:	4a08      	ldr	r2, [pc, #32]	; (80246a4 <ethernetif_init+0x58>)
 8024682:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8024684:	6878      	ldr	r0, [r7, #4]
 8024686:	f7ff fdb3 	bl	80241f0 <low_level_init>

  return ERR_OK;
 802468a:	2300      	movs	r3, #0
}
 802468c:	4618      	mov	r0, r3
 802468e:	3708      	adds	r7, #8
 8024690:	46bd      	mov	sp, r7
 8024692:	bd80      	pop	{r7, pc}
 8024694:	080291b8 	.word	0x080291b8
 8024698:	080291cc 	.word	0x080291cc
 802469c:	080291dc 	.word	0x080291dc
 80246a0:	08019f11 	.word	0x08019f11
 80246a4:	0802435d 	.word	0x0802435d

080246a8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 80246a8:	b580      	push	{r7, lr}
 80246aa:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80246ac:	f7eb fe98 	bl	80103e0 <HAL_GetTick>
 80246b0:	4603      	mov	r3, r0
}
 80246b2:	4618      	mov	r0, r3
 80246b4:	bd80      	pop	{r7, pc}
	...

080246b8 <NVIC_EnableIRQ>:
{
 80246b8:	b480      	push	{r7}
 80246ba:	b083      	sub	sp, #12
 80246bc:	af00      	add	r7, sp, #0
 80246be:	4603      	mov	r3, r0
 80246c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80246c2:	4909      	ldr	r1, [pc, #36]	; (80246e8 <NVIC_EnableIRQ+0x30>)
 80246c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80246c8:	095b      	lsrs	r3, r3, #5
 80246ca:	79fa      	ldrb	r2, [r7, #7]
 80246cc:	f002 021f 	and.w	r2, r2, #31
 80246d0:	2001      	movs	r0, #1
 80246d2:	fa00 f202 	lsl.w	r2, r0, r2
 80246d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80246da:	bf00      	nop
 80246dc:	370c      	adds	r7, #12
 80246de:	46bd      	mov	sp, r7
 80246e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80246e4:	4770      	bx	lr
 80246e6:	bf00      	nop
 80246e8:	e000e100 	.word	0xe000e100

080246ec <NVIC_SetPriority>:
{
 80246ec:	b480      	push	{r7}
 80246ee:	b083      	sub	sp, #12
 80246f0:	af00      	add	r7, sp, #0
 80246f2:	4603      	mov	r3, r0
 80246f4:	6039      	str	r1, [r7, #0]
 80246f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80246f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80246fc:	2b00      	cmp	r3, #0
 80246fe:	da0b      	bge.n	8024718 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8024700:	490d      	ldr	r1, [pc, #52]	; (8024738 <NVIC_SetPriority+0x4c>)
 8024702:	79fb      	ldrb	r3, [r7, #7]
 8024704:	f003 030f 	and.w	r3, r3, #15
 8024708:	3b04      	subs	r3, #4
 802470a:	683a      	ldr	r2, [r7, #0]
 802470c:	b2d2      	uxtb	r2, r2
 802470e:	0112      	lsls	r2, r2, #4
 8024710:	b2d2      	uxtb	r2, r2
 8024712:	440b      	add	r3, r1
 8024714:	761a      	strb	r2, [r3, #24]
}
 8024716:	e009      	b.n	802472c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8024718:	4908      	ldr	r1, [pc, #32]	; (802473c <NVIC_SetPriority+0x50>)
 802471a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802471e:	683a      	ldr	r2, [r7, #0]
 8024720:	b2d2      	uxtb	r2, r2
 8024722:	0112      	lsls	r2, r2, #4
 8024724:	b2d2      	uxtb	r2, r2
 8024726:	440b      	add	r3, r1
 8024728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 802472c:	bf00      	nop
 802472e:	370c      	adds	r7, #12
 8024730:	46bd      	mov	sp, r7
 8024732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024736:	4770      	bx	lr
 8024738:	e000ed00 	.word	0xe000ed00
 802473c:	e000e100 	.word	0xe000e100

08024740 <configureTimerForRunTimeStats>:
void configureTimerForRunTimeStats(void);
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void) {
 8024740:	b580      	push	{r7, lr}
 8024742:	af00      	add	r7, sp, #0
	NVIC_SetPriority(TIM7_IRQn, 0);
 8024744:	2100      	movs	r1, #0
 8024746:	2037      	movs	r0, #55	; 0x37
 8024748:	f7ff ffd0 	bl	80246ec <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM7_IRQn);
 802474c:	2037      	movs	r0, #55	; 0x37
 802474e:	f7ff ffb3 	bl	80246b8 <NVIC_EnableIRQ>
	MX_TIM7_Init();
 8024752:	f001 f97b 	bl	8025a4c <MX_TIM7_Init>
	HAL_TIM_Base_Start_IT(&htim7);
 8024756:	4802      	ldr	r0, [pc, #8]	; (8024760 <configureTimerForRunTimeStats+0x20>)
 8024758:	f7ee fd57 	bl	801320a <HAL_TIM_Base_Start_IT>
}
 802475c:	bf00      	nop
 802475e:	bd80      	pop	{r7, pc}
 8024760:	20011ab4 	.word	0x20011ab4

08024764 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void) {
 8024764:	b480      	push	{r7}
 8024766:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 8024768:	4b03      	ldr	r3, [pc, #12]	; (8024778 <getRunTimeCounterValue+0x14>)
 802476a:	681b      	ldr	r3, [r3, #0]
}
 802476c:	4618      	mov	r0, r3
 802476e:	46bd      	mov	sp, r7
 8024770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024774:	4770      	bx	lr
 8024776:	bf00      	nop
 8024778:	2000953c 	.word	0x2000953c

0802477c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 802477c:	b480      	push	{r7}
 802477e:	b085      	sub	sp, #20
 8024780:	af00      	add	r7, sp, #0
 8024782:	60f8      	str	r0, [r7, #12]
 8024784:	60b9      	str	r1, [r7, #8]
 8024786:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8024788:	68fb      	ldr	r3, [r7, #12]
 802478a:	4a07      	ldr	r2, [pc, #28]	; (80247a8 <vApplicationGetIdleTaskMemory+0x2c>)
 802478c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 802478e:	68bb      	ldr	r3, [r7, #8]
 8024790:	4a06      	ldr	r2, [pc, #24]	; (80247ac <vApplicationGetIdleTaskMemory+0x30>)
 8024792:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8024794:	687b      	ldr	r3, [r7, #4]
 8024796:	f44f 7200 	mov.w	r2, #512	; 0x200
 802479a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 802479c:	bf00      	nop
 802479e:	3714      	adds	r7, #20
 80247a0:	46bd      	mov	sp, r7
 80247a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80247a6:	4770      	bx	lr
 80247a8:	20009540 	.word	0x20009540
 80247ac:	200095a0 	.word	0x200095a0

080247b0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80247b0:	b5b0      	push	{r4, r5, r7, lr}
 80247b2:	b096      	sub	sp, #88	; 0x58
 80247b4:	af00      	add	r7, sp, #0

  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
	/* start timers, add new ones, ... */
	osThreadDef(processTask, StartProcessTask, osPriorityNormal, 0, 1024);
 80247b6:	4b25      	ldr	r3, [pc, #148]	; (802484c <MX_FREERTOS_Init+0x9c>)
 80247b8:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80247bc:	461d      	mov	r5, r3
 80247be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80247c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80247c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80247c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	processTaskHandle = osThreadCreate(osThread(processTask), NULL);
 80247ca:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80247ce:	2100      	movs	r1, #0
 80247d0:	4618      	mov	r0, r3
 80247d2:	f7ef ff5e 	bl	8014692 <osThreadCreate>
 80247d6:	4602      	mov	r2, r0
 80247d8:	4b1d      	ldr	r3, [pc, #116]	; (8024850 <MX_FREERTOS_Init+0xa0>)
 80247da:	601a      	str	r2, [r3, #0]

	osThreadDef(cleanerTask, StartHeapCleanerTask, osPriorityAboveNormal, 0, 256);
 80247dc:	4b1d      	ldr	r3, [pc, #116]	; (8024854 <MX_FREERTOS_Init+0xa4>)
 80247de:	f107 0420 	add.w	r4, r7, #32
 80247e2:	461d      	mov	r5, r3
 80247e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80247e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80247e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80247ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	heapCleanerHandle = osThreadCreate(osThread(cleanerTask), NULL);
 80247f0:	f107 0320 	add.w	r3, r7, #32
 80247f4:	2100      	movs	r1, #0
 80247f6:	4618      	mov	r0, r3
 80247f8:	f7ef ff4b 	bl	8014692 <osThreadCreate>
 80247fc:	4602      	mov	r2, r0
 80247fe:	4b16      	ldr	r3, [pc, #88]	; (8024858 <MX_FREERTOS_Init+0xa8>)
 8024800:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8024802:	4b16      	ldr	r3, [pc, #88]	; (802485c <MX_FREERTOS_Init+0xac>)
 8024804:	1d3c      	adds	r4, r7, #4
 8024806:	461d      	mov	r5, r3
 8024808:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 802480a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 802480c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8024810:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8024814:	1d3b      	adds	r3, r7, #4
 8024816:	2100      	movs	r1, #0
 8024818:	4618      	mov	r0, r3
 802481a:	f7ef ff3a 	bl	8014692 <osThreadCreate>
 802481e:	4602      	mov	r2, r0
 8024820:	4b0f      	ldr	r3, [pc, #60]	; (8024860 <MX_FREERTOS_Init+0xb0>)
 8024822:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */

  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_QUEUES */
	frames_queue = xQueueCreate(16, sizeof(uint16_t));
 8024824:	2200      	movs	r2, #0
 8024826:	2102      	movs	r1, #2
 8024828:	2010      	movs	r0, #16
 802482a:	f7f0 ff8d 	bl	8015748 <xQueueGenericCreate>
 802482e:	4602      	mov	r2, r0
 8024830:	4b0c      	ldr	r3, [pc, #48]	; (8024864 <MX_FREERTOS_Init+0xb4>)
 8024832:	601a      	str	r2, [r3, #0]
	cleaner_queue = xQueueCreate(16, sizeof(uint8_t*));
 8024834:	2200      	movs	r2, #0
 8024836:	2104      	movs	r1, #4
 8024838:	2010      	movs	r0, #16
 802483a:	f7f0 ff85 	bl	8015748 <xQueueGenericCreate>
 802483e:	4602      	mov	r2, r0
 8024840:	4b09      	ldr	r3, [pc, #36]	; (8024868 <MX_FREERTOS_Init+0xb8>)
 8024842:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */
}
 8024844:	bf00      	nop
 8024846:	3758      	adds	r7, #88	; 0x58
 8024848:	46bd      	mov	sp, r7
 802484a:	bdb0      	pop	{r4, r5, r7, pc}
 802484c:	08029210 	.word	0x08029210
 8024850:	200119bc 	.word	0x200119bc
 8024854:	08029238 	.word	0x08029238
 8024858:	200119b4 	.word	0x200119b4
 802485c:	08029260 	.word	0x08029260
 8024860:	200119a8 	.word	0x200119a8
 8024864:	200119b0 	.word	0x200119b0
 8024868:	200119c0 	.word	0x200119c0

0802486c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 802486c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802486e:	b091      	sub	sp, #68	; 0x44
 8024870:	af02      	add	r7, sp, #8
 8024872:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8024874:	f000 f9b8 	bl	8024be8 <MX_LWIP_Init>

  /* USER CODE BEGIN StartDefaultTask */



	printf("lwIP init completed.\n");
 8024878:	4845      	ldr	r0, [pc, #276]	; (8024990 <StartDefaultTask+0x124>)
 802487a:	f001 fb83 	bl	8025f84 <puts>
	struct netconn *conn;
	err_t err;
	conn = netconn_new(NETCONN_TCP);
 802487e:	2200      	movs	r2, #0
 8024880:	2100      	movs	r1, #0
 8024882:	2010      	movs	r0, #16
 8024884:	f7f2 fd0e 	bl	80172a4 <netconn_new_with_proto_and_callback>
 8024888:	6378      	str	r0, [r7, #52]	; 0x34
	if (conn != NULL) {
 802488a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 802488c:	2b00      	cmp	r3, #0
 802488e:	d032      	beq.n	80248f6 <StartDefaultTask+0x8a>
		err = netconn_bind(conn, IP_ADDR_ANY, 80);
 8024890:	2250      	movs	r2, #80	; 0x50
 8024892:	4940      	ldr	r1, [pc, #256]	; (8024994 <StartDefaultTask+0x128>)
 8024894:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8024896:	f7f2 fda5 	bl	80173e4 <netconn_bind>
 802489a:	4603      	mov	r3, r0
 802489c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		if (err == ERR_OK) {
 80248a0:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80248a4:	2b00      	cmp	r3, #0
 80248a6:	d11d      	bne.n	80248e4 <StartDefaultTask+0x78>
			netconn_listen(conn);
 80248a8:	21ff      	movs	r1, #255	; 0xff
 80248aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80248ac:	f7f2 fdd2 	bl	8017454 <netconn_listen_with_backlog>
			heap_size = xPortGetFreeHeapSize();
 80248b0:	f7f0 fda8 	bl	8015404 <xPortGetFreeHeapSize>
 80248b4:	4602      	mov	r2, r0
 80248b6:	4b38      	ldr	r3, [pc, #224]	; (8024998 <StartDefaultTask+0x12c>)
 80248b8:	601a      	str	r2, [r3, #0]
			sys_thread_new("web_server_thread", web_server_thread, (void*) conn,
 80248ba:	2301      	movs	r3, #1
 80248bc:	9300      	str	r3, [sp, #0]
 80248be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80248c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80248c4:	4935      	ldr	r1, [pc, #212]	; (802499c <StartDefaultTask+0x130>)
 80248c6:	4836      	ldr	r0, [pc, #216]	; (80249a0 <StartDefaultTask+0x134>)
 80248c8:	f7fe fe78 	bl	80235bc <sys_thread_new>
			DEFAULT_THREAD_STACKSIZE / 8, osPriorityAboveNormal);
			heap_size = xPortGetFreeHeapSize();
 80248cc:	f7f0 fd9a 	bl	8015404 <xPortGetFreeHeapSize>
 80248d0:	4602      	mov	r2, r0
 80248d2:	4b31      	ldr	r3, [pc, #196]	; (8024998 <StartDefaultTask+0x12c>)
 80248d4:	601a      	str	r2, [r3, #0]
			printf("Binding ... OK\n");
 80248d6:	4833      	ldr	r0, [pc, #204]	; (80249a4 <StartDefaultTask+0x138>)
 80248d8:	f001 fb54 	bl	8025f84 <puts>
			osDelay(1);
 80248dc:	2001      	movs	r0, #1
 80248de:	f7ef ff24 	bl	801472a <osDelay>
 80248e2:	e008      	b.n	80248f6 <StartDefaultTask+0x8a>
		} else {
			netconn_delete(conn);
 80248e4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80248e6:	f7f2 fd57 	bl	8017398 <netconn_delete>
			printf("Binding ... Err\n");
 80248ea:	482f      	ldr	r0, [pc, #188]	; (80249a8 <StartDefaultTask+0x13c>)
 80248ec:	f001 fb4a 	bl	8025f84 <puts>
			osDelay(1);
 80248f0:	2001      	movs	r0, #1
 80248f2:	f7ef ff1a 	bl	801472a <osDelay>
		}
	}

	uint8_t data[] = { 0x32, 0x01, 0x00, 0x00, 0x05, 0x00, 0x00, 0x1A, 0x00,
 80248f6:	4b2d      	ldr	r3, [pc, #180]	; (80249ac <StartDefaultTask+0x140>)
 80248f8:	f107 0408 	add.w	r4, r7, #8
 80248fc:	461d      	mov	r5, r3
 80248fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8024900:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8024902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8024904:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8024906:	682b      	ldr	r3, [r5, #0]
 8024908:	8023      	strh	r3, [r4, #0]
			0x04, 0x02, 0x12, 0x0A, 0x10, 0x02, 0x00, 0x01, 0x00, 0x82, 0x00,
			0x00, 0x00, 0x12, 0x0A, 0x10, 0x02, 0x00, 0x01, 0x00, 0x00, 0x81,
			0x00, 0x00, 0x00 };
	uint8_t * request_data;
	request_data = (uint8_t*) pvPortMalloc(sizeof(data));
 802490a:	2022      	movs	r0, #34	; 0x22
 802490c:	f7f0 fc60 	bl	80151d0 <pvPortMalloc>
 8024910:	62f8      	str	r0, [r7, #44]	; 0x2c
	memcpy(request_data, data, sizeof(data));
 8024912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024914:	f107 0408 	add.w	r4, r7, #8
 8024918:	469e      	mov	lr, r3
 802491a:	f104 0c20 	add.w	ip, r4, #32
 802491e:	4675      	mov	r5, lr
 8024920:	4626      	mov	r6, r4
 8024922:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8024924:	6028      	str	r0, [r5, #0]
 8024926:	6069      	str	r1, [r5, #4]
 8024928:	60aa      	str	r2, [r5, #8]
 802492a:	60eb      	str	r3, [r5, #12]
 802492c:	3410      	adds	r4, #16
 802492e:	f10e 0e10 	add.w	lr, lr, #16
 8024932:	4564      	cmp	r4, ip
 8024934:	d1f3      	bne.n	802491e <StartDefaultTask+0xb2>
 8024936:	4672      	mov	r2, lr
 8024938:	4623      	mov	r3, r4
 802493a:	881b      	ldrh	r3, [r3, #0]
 802493c:	8013      	strh	r3, [r2, #0]
	hprot.data_len = sizeof(data);
 802493e:	4b1c      	ldr	r3, [pc, #112]	; (80249b0 <StartDefaultTask+0x144>)
 8024940:	2222      	movs	r2, #34	; 0x22
 8024942:	731a      	strb	r2, [r3, #12]
	hprot.data_ptr = request_data;
 8024944:	4a1a      	ldr	r2, [pc, #104]	; (80249b0 <StartDefaultTask+0x144>)
 8024946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024948:	6093      	str	r3, [r2, #8]

	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_9,GPIO_PIN_SET);
 802494a:	2201      	movs	r2, #1
 802494c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8024950:	4818      	ldr	r0, [pc, #96]	; (80249b4 <StartDefaultTask+0x148>)
 8024952:	f7ed ffc3 	bl	80128dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,GPIO_PIN_RESET);
 8024956:	2200      	movs	r2, #0
 8024958:	f44f 6180 	mov.w	r1, #1024	; 0x400
 802495c:	4815      	ldr	r0, [pc, #84]	; (80249b4 <StartDefaultTask+0x148>)
 802495e:	f7ed ffbd 	bl	80128dc <HAL_GPIO_WritePin>
		LogText(SUB_SYS_LOG, LOG_LEV_INFO, "Test data is sent \r\n");

		hprot.have_data_to_send = 1U;
		osDelay(30000);
		*/
		osDelay(100);
 8024962:	2064      	movs	r0, #100	; 0x64
 8024964:	f7ef fee1 	bl	801472a <osDelay>
		HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_9);
 8024968:	f44f 7100 	mov.w	r1, #512	; 0x200
 802496c:	4811      	ldr	r0, [pc, #68]	; (80249b4 <StartDefaultTask+0x148>)
 802496e:	f7ed ffce 	bl	801290e <HAL_GPIO_TogglePin>
		osDelay(20);
 8024972:	2014      	movs	r0, #20
 8024974:	f7ef fed9 	bl	801472a <osDelay>
		HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_10);
 8024978:	f44f 6180 	mov.w	r1, #1024	; 0x400
 802497c:	480d      	ldr	r0, [pc, #52]	; (80249b4 <StartDefaultTask+0x148>)
 802497e:	f7ed ffc6 	bl	801290e <HAL_GPIO_TogglePin>
		heap_size = xPortGetFreeHeapSize();
 8024982:	f7f0 fd3f 	bl	8015404 <xPortGetFreeHeapSize>
 8024986:	4602      	mov	r2, r0
 8024988:	4b03      	ldr	r3, [pc, #12]	; (8024998 <StartDefaultTask+0x12c>)
 802498a:	601a      	str	r2, [r3, #0]
		osDelay(100);
 802498c:	e7e9      	b.n	8024962 <StartDefaultTask+0xf6>
 802498e:	bf00      	nop
 8024990:	0802927c 	.word	0x0802927c
 8024994:	0802b724 	.word	0x0802b724
 8024998:	200119ac 	.word	0x200119ac
 802499c:	080264c1 	.word	0x080264c1
 80249a0:	08029294 	.word	0x08029294
 80249a4:	080292a8 	.word	0x080292a8
 80249a8:	080292b8 	.word	0x080292b8
 80249ac:	080292c8 	.word	0x080292c8
 80249b0:	20011a2c 	.word	0x20011a2c
 80249b4:	40021000 	.word	0x40021000

080249b8 <StartHeapCleanerTask>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
//---------------------------------------------------------------
void StartHeapCleanerTask(void const * argument) {
 80249b8:	b580      	push	{r7, lr}
 80249ba:	b084      	sub	sp, #16
 80249bc:	af00      	add	r7, sp, #0
 80249be:	6078      	str	r0, [r7, #4]
	uint8_t * heap_ptr;
	for (;;) {
		xQueueReceive(cleaner_queue, &heap_ptr, portMAX_DELAY);
 80249c0:	4b07      	ldr	r3, [pc, #28]	; (80249e0 <StartHeapCleanerTask+0x28>)
 80249c2:	6818      	ldr	r0, [r3, #0]
 80249c4:	f107 010c 	add.w	r1, r7, #12
 80249c8:	2300      	movs	r3, #0
 80249ca:	f04f 32ff 	mov.w	r2, #4294967295
 80249ce:	f7f1 f981 	bl	8015cd4 <xQueueGenericReceive>
		vPortFree((uint8_t *)heap_ptr);
 80249d2:	68fb      	ldr	r3, [r7, #12]
 80249d4:	4618      	mov	r0, r3
 80249d6:	f7f0 fcbd 	bl	8015354 <vPortFree>
		heap_ptr = NULL;
 80249da:	2300      	movs	r3, #0
 80249dc:	60fb      	str	r3, [r7, #12]
		xQueueReceive(cleaner_queue, &heap_ptr, portMAX_DELAY);
 80249de:	e7ef      	b.n	80249c0 <StartHeapCleanerTask+0x8>
 80249e0:	200119c0 	.word	0x200119c0

080249e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80249e4:	b580      	push	{r7, lr}
 80249e6:	b08c      	sub	sp, #48	; 0x30
 80249e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80249ea:	f107 031c 	add.w	r3, r7, #28
 80249ee:	2200      	movs	r2, #0
 80249f0:	601a      	str	r2, [r3, #0]
 80249f2:	605a      	str	r2, [r3, #4]
 80249f4:	609a      	str	r2, [r3, #8]
 80249f6:	60da      	str	r2, [r3, #12]
 80249f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80249fa:	2300      	movs	r3, #0
 80249fc:	61bb      	str	r3, [r7, #24]
 80249fe:	4a35      	ldr	r2, [pc, #212]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a00:	4b34      	ldr	r3, [pc, #208]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8024a08:	6313      	str	r3, [r2, #48]	; 0x30
 8024a0a:	4b32      	ldr	r3, [pc, #200]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8024a12:	61bb      	str	r3, [r7, #24]
 8024a14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8024a16:	2300      	movs	r3, #0
 8024a18:	617b      	str	r3, [r7, #20]
 8024a1a:	4a2e      	ldr	r2, [pc, #184]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a1c:	4b2d      	ldr	r3, [pc, #180]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a20:	f043 0304 	orr.w	r3, r3, #4
 8024a24:	6313      	str	r3, [r2, #48]	; 0x30
 8024a26:	4b2b      	ldr	r3, [pc, #172]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a2a:	f003 0304 	and.w	r3, r3, #4
 8024a2e:	617b      	str	r3, [r7, #20]
 8024a30:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8024a32:	2300      	movs	r3, #0
 8024a34:	613b      	str	r3, [r7, #16]
 8024a36:	4a27      	ldr	r2, [pc, #156]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a38:	4b26      	ldr	r3, [pc, #152]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a3c:	f043 0301 	orr.w	r3, r3, #1
 8024a40:	6313      	str	r3, [r2, #48]	; 0x30
 8024a42:	4b24      	ldr	r3, [pc, #144]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a46:	f003 0301 	and.w	r3, r3, #1
 8024a4a:	613b      	str	r3, [r7, #16]
 8024a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8024a4e:	2300      	movs	r3, #0
 8024a50:	60fb      	str	r3, [r7, #12]
 8024a52:	4a20      	ldr	r2, [pc, #128]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a54:	4b1f      	ldr	r3, [pc, #124]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a58:	f043 0310 	orr.w	r3, r3, #16
 8024a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8024a5e:	4b1d      	ldr	r3, [pc, #116]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a62:	f003 0310 	and.w	r3, r3, #16
 8024a66:	60fb      	str	r3, [r7, #12]
 8024a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8024a6a:	2300      	movs	r3, #0
 8024a6c:	60bb      	str	r3, [r7, #8]
 8024a6e:	4a19      	ldr	r2, [pc, #100]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a70:	4b18      	ldr	r3, [pc, #96]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a74:	f043 0302 	orr.w	r3, r3, #2
 8024a78:	6313      	str	r3, [r2, #48]	; 0x30
 8024a7a:	4b16      	ldr	r3, [pc, #88]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a7e:	f003 0302 	and.w	r3, r3, #2
 8024a82:	60bb      	str	r3, [r7, #8]
 8024a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8024a86:	2300      	movs	r3, #0
 8024a88:	607b      	str	r3, [r7, #4]
 8024a8a:	4a12      	ldr	r2, [pc, #72]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a8c:	4b11      	ldr	r3, [pc, #68]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a90:	f043 0308 	orr.w	r3, r3, #8
 8024a94:	6313      	str	r3, [r2, #48]	; 0x30
 8024a96:	4b0f      	ldr	r3, [pc, #60]	; (8024ad4 <MX_GPIO_Init+0xf0>)
 8024a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024a9a:	f003 0308 	and.w	r3, r3, #8
 8024a9e:	607b      	str	r3, [r7, #4]
 8024aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_10|RE_DE_OUT_Pin, GPIO_PIN_RESET);
 8024aa2:	2200      	movs	r2, #0
 8024aa4:	f240 6101 	movw	r1, #1537	; 0x601
 8024aa8:	480b      	ldr	r0, [pc, #44]	; (8024ad8 <MX_GPIO_Init+0xf4>)
 8024aaa:	f7ed ff17 	bl	80128dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE9 PE10 PEPin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|RE_DE_OUT_Pin;
 8024aae:	f240 6301 	movw	r3, #1537	; 0x601
 8024ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8024ab4:	2301      	movs	r3, #1
 8024ab6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8024ab8:	2300      	movs	r3, #0
 8024aba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8024abc:	2300      	movs	r3, #0
 8024abe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8024ac0:	f107 031c 	add.w	r3, r7, #28
 8024ac4:	4619      	mov	r1, r3
 8024ac6:	4804      	ldr	r0, [pc, #16]	; (8024ad8 <MX_GPIO_Init+0xf4>)
 8024ac8:	f7ed fc72 	bl	80123b0 <HAL_GPIO_Init>

}
 8024acc:	bf00      	nop
 8024ace:	3730      	adds	r7, #48	; 0x30
 8024ad0:	46bd      	mov	sp, r7
 8024ad2:	bd80      	pop	{r7, pc}
 8024ad4:	40023800 	.word	0x40023800
 8024ad8:	40021000 	.word	0x40021000

08024adc <LogInit>:

static char* txt_lev[NUM_LOG_LEV - 1] = { "OFF", "ERR", "WAR", "INF", };

static char* txt_sys[NUM_OF_SUB_SYS] = { "MEM", "WEB", "458", "TCP", "LOG" };

void LogInit(UART_HandleTypeDef * log_if) {
 8024adc:	b490      	push	{r4, r7}
 8024ade:	b082      	sub	sp, #8
 8024ae0:	af00      	add	r7, sp, #0
 8024ae2:	6078      	str	r0, [r7, #4]
	hlog.interface = log_if;
 8024ae4:	4a08      	ldr	r2, [pc, #32]	; (8024b08 <LogInit+0x2c>)
 8024ae6:	687b      	ldr	r3, [r7, #4]
 8024ae8:	6013      	str	r3, [r2, #0]
	for (register int i = 0; i < NUM_OF_SUB_SYS; i++) {
 8024aea:	2400      	movs	r4, #0
 8024aec:	e004      	b.n	8024af8 <LogInit+0x1c>
		hlog.levels[i] = LOG_LEV_ALL;
 8024aee:	4b06      	ldr	r3, [pc, #24]	; (8024b08 <LogInit+0x2c>)
 8024af0:	4423      	add	r3, r4
 8024af2:	2204      	movs	r2, #4
 8024af4:	711a      	strb	r2, [r3, #4]
	for (register int i = 0; i < NUM_OF_SUB_SYS; i++) {
 8024af6:	3401      	adds	r4, #1
 8024af8:	2c04      	cmp	r4, #4
 8024afa:	ddf8      	ble.n	8024aee <LogInit+0x12>
	}
}
 8024afc:	bf00      	nop
 8024afe:	3708      	adds	r7, #8
 8024b00:	46bd      	mov	sp, r7
 8024b02:	bc90      	pop	{r4, r7}
 8024b04:	4770      	bx	lr
 8024b06:	bf00      	nop
 8024b08:	200119c4 	.word	0x200119c4

08024b0c <LogText__>:

void LogText__(log_sub_sys sys, log_level level, char *msg) {
 8024b0c:	b580      	push	{r7, lr}
 8024b0e:	b084      	sub	sp, #16
 8024b10:	af00      	add	r7, sp, #0
 8024b12:	4603      	mov	r3, r0
 8024b14:	603a      	str	r2, [r7, #0]
 8024b16:	71fb      	strb	r3, [r7, #7]
 8024b18:	460b      	mov	r3, r1
 8024b1a:	71bb      	strb	r3, [r7, #6]
	if (level <= hlog.levels[sys]) {
 8024b1c:	79fb      	ldrb	r3, [r7, #7]
 8024b1e:	4a2d      	ldr	r2, [pc, #180]	; (8024bd4 <LogText__+0xc8>)
 8024b20:	4413      	add	r3, r2
 8024b22:	791b      	ldrb	r3, [r3, #4]
 8024b24:	79ba      	ldrb	r2, [r7, #6]
 8024b26:	429a      	cmp	r2, r3
 8024b28:	d850      	bhi.n	8024bcc <LogText__+0xc0>
		while (hlog.interface->gState != HAL_UART_STATE_READY) {
 8024b2a:	e002      	b.n	8024b32 <LogText__+0x26>
			osDelay(1);
 8024b2c:	2001      	movs	r0, #1
 8024b2e:	f7ef fdfc 	bl	801472a <osDelay>
		while (hlog.interface->gState != HAL_UART_STATE_READY) {
 8024b32:	4b28      	ldr	r3, [pc, #160]	; (8024bd4 <LogText__+0xc8>)
 8024b34:	681b      	ldr	r3, [r3, #0]
 8024b36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8024b3a:	b2db      	uxtb	r3, r3
 8024b3c:	2b20      	cmp	r3, #32
 8024b3e:	d1f5      	bne.n	8024b2c <LogText__+0x20>
		}
		uint len = 0;
 8024b40:	2300      	movs	r3, #0
 8024b42:	60fb      	str	r3, [r7, #12]
		char * ptr = msg;
 8024b44:	683b      	ldr	r3, [r7, #0]
 8024b46:	60bb      	str	r3, [r7, #8]
		while (*ptr++) {
 8024b48:	e002      	b.n	8024b50 <LogText__+0x44>
			len++;
 8024b4a:	68fb      	ldr	r3, [r7, #12]
 8024b4c:	3301      	adds	r3, #1
 8024b4e:	60fb      	str	r3, [r7, #12]
		while (*ptr++) {
 8024b50:	68bb      	ldr	r3, [r7, #8]
 8024b52:	1c5a      	adds	r2, r3, #1
 8024b54:	60ba      	str	r2, [r7, #8]
 8024b56:	781b      	ldrb	r3, [r3, #0]
 8024b58:	2b00      	cmp	r3, #0
 8024b5a:	d1f6      	bne.n	8024b4a <LogText__+0x3e>
		}
		ptr = (char*) pvPortMalloc((size_t) (len + 10));
 8024b5c:	68fb      	ldr	r3, [r7, #12]
 8024b5e:	330a      	adds	r3, #10
 8024b60:	4618      	mov	r0, r3
 8024b62:	f7f0 fb35 	bl	80151d0 <pvPortMalloc>
 8024b66:	60b8      	str	r0, [r7, #8]
		if (ptr != NULL) {
 8024b68:	68bb      	ldr	r3, [r7, #8]
 8024b6a:	2b00      	cmp	r3, #0
 8024b6c:	d02e      	beq.n	8024bcc <LogText__+0xc0>
			strcpy(ptr, txt_sys[sys]);
 8024b6e:	79fb      	ldrb	r3, [r7, #7]
 8024b70:	4a19      	ldr	r2, [pc, #100]	; (8024bd8 <LogText__+0xcc>)
 8024b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024b76:	4619      	mov	r1, r3
 8024b78:	68b8      	ldr	r0, [r7, #8]
 8024b7a:	f001 fe9f 	bl	80268bc <strcpy>
			strcpy(ptr + 3, "_");
 8024b7e:	68bb      	ldr	r3, [r7, #8]
 8024b80:	3303      	adds	r3, #3
 8024b82:	4916      	ldr	r1, [pc, #88]	; (8024bdc <LogText__+0xd0>)
 8024b84:	461a      	mov	r2, r3
 8024b86:	460b      	mov	r3, r1
 8024b88:	881b      	ldrh	r3, [r3, #0]
 8024b8a:	8013      	strh	r3, [r2, #0]
			strcpy(ptr + 4, txt_lev[level]);
 8024b8c:	68bb      	ldr	r3, [r7, #8]
 8024b8e:	1d18      	adds	r0, r3, #4
 8024b90:	79bb      	ldrb	r3, [r7, #6]
 8024b92:	4a13      	ldr	r2, [pc, #76]	; (8024be0 <LogText__+0xd4>)
 8024b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8024b98:	4619      	mov	r1, r3
 8024b9a:	f001 fe8f 	bl	80268bc <strcpy>
			strcpy(ptr + 7, ":");
 8024b9e:	68bb      	ldr	r3, [r7, #8]
 8024ba0:	3307      	adds	r3, #7
 8024ba2:	4910      	ldr	r1, [pc, #64]	; (8024be4 <LogText__+0xd8>)
 8024ba4:	461a      	mov	r2, r3
 8024ba6:	460b      	mov	r3, r1
 8024ba8:	881b      	ldrh	r3, [r3, #0]
 8024baa:	8013      	strh	r3, [r2, #0]
			strcpy(ptr + 8, msg);
 8024bac:	68bb      	ldr	r3, [r7, #8]
 8024bae:	3308      	adds	r3, #8
 8024bb0:	6839      	ldr	r1, [r7, #0]
 8024bb2:	4618      	mov	r0, r3
 8024bb4:	f001 fe82 	bl	80268bc <strcpy>
			HAL_UART_Transmit_DMA(hlog.interface, (uint8_t*) ptr, len + 8);
 8024bb8:	4b06      	ldr	r3, [pc, #24]	; (8024bd4 <LogText__+0xc8>)
 8024bba:	6818      	ldr	r0, [r3, #0]
 8024bbc:	68fb      	ldr	r3, [r7, #12]
 8024bbe:	b29b      	uxth	r3, r3
 8024bc0:	3308      	adds	r3, #8
 8024bc2:	b29b      	uxth	r3, r3
 8024bc4:	461a      	mov	r2, r3
 8024bc6:	68b9      	ldr	r1, [r7, #8]
 8024bc8:	f7ee ffda 	bl	8013b80 <HAL_UART_Transmit_DMA>

		}
	}
}
 8024bcc:	bf00      	nop
 8024bce:	3710      	adds	r7, #16
 8024bd0:	46bd      	mov	sp, r7
 8024bd2:	bd80      	pop	{r7, pc}
 8024bd4:	200119c4 	.word	0x200119c4
 8024bd8:	20000038 	.word	0x20000038
 8024bdc:	08029310 	.word	0x08029310
 8024be0:	20000028 	.word	0x20000028
 8024be4:	08029314 	.word	0x08029314

08024be8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8024be8:	b580      	push	{r7, lr}
 8024bea:	b084      	sub	sp, #16
 8024bec:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8024bee:	4b8b      	ldr	r3, [pc, #556]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024bf0:	22c0      	movs	r2, #192	; 0xc0
 8024bf2:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8024bf4:	4b89      	ldr	r3, [pc, #548]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024bf6:	22a8      	movs	r2, #168	; 0xa8
 8024bf8:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 4;
 8024bfa:	4b88      	ldr	r3, [pc, #544]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024bfc:	2204      	movs	r2, #4
 8024bfe:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 253;
 8024c00:	4b86      	ldr	r3, [pc, #536]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c02:	22fd      	movs	r2, #253	; 0xfd
 8024c04:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8024c06:	4b86      	ldr	r3, [pc, #536]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024c08:	22ff      	movs	r2, #255	; 0xff
 8024c0a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8024c0c:	4b84      	ldr	r3, [pc, #528]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024c0e:	22ff      	movs	r2, #255	; 0xff
 8024c10:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8024c12:	4b83      	ldr	r3, [pc, #524]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024c14:	22ff      	movs	r2, #255	; 0xff
 8024c16:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8024c18:	4b81      	ldr	r3, [pc, #516]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024c1a:	2200      	movs	r2, #0
 8024c1c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 8024c1e:	4b81      	ldr	r3, [pc, #516]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024c20:	2200      	movs	r2, #0
 8024c22:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 8024c24:	4b7f      	ldr	r3, [pc, #508]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024c26:	2200      	movs	r2, #0
 8024c28:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8024c2a:	4b7e      	ldr	r3, [pc, #504]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024c2c:	2200      	movs	r2, #0
 8024c2e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 8024c30:	4b7c      	ldr	r3, [pc, #496]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024c32:	2200      	movs	r2, #0
 8024c34:	70da      	strb	r2, [r3, #3]
  
  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8024c36:	2100      	movs	r1, #0
 8024c38:	2000      	movs	r0, #0
 8024c3a:	f7f4 fc7b 	bl	8019534 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8024c3e:	4b77      	ldr	r3, [pc, #476]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c40:	781b      	ldrb	r3, [r3, #0]
 8024c42:	061a      	lsls	r2, r3, #24
 8024c44:	4b75      	ldr	r3, [pc, #468]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c46:	785b      	ldrb	r3, [r3, #1]
 8024c48:	041b      	lsls	r3, r3, #16
 8024c4a:	431a      	orrs	r2, r3
 8024c4c:	4b73      	ldr	r3, [pc, #460]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c4e:	789b      	ldrb	r3, [r3, #2]
 8024c50:	021b      	lsls	r3, r3, #8
 8024c52:	4313      	orrs	r3, r2
 8024c54:	4a71      	ldr	r2, [pc, #452]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c56:	78d2      	ldrb	r2, [r2, #3]
 8024c58:	4313      	orrs	r3, r2
 8024c5a:	061a      	lsls	r2, r3, #24
 8024c5c:	4b6f      	ldr	r3, [pc, #444]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c5e:	781b      	ldrb	r3, [r3, #0]
 8024c60:	0619      	lsls	r1, r3, #24
 8024c62:	4b6e      	ldr	r3, [pc, #440]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c64:	785b      	ldrb	r3, [r3, #1]
 8024c66:	041b      	lsls	r3, r3, #16
 8024c68:	4319      	orrs	r1, r3
 8024c6a:	4b6c      	ldr	r3, [pc, #432]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c6c:	789b      	ldrb	r3, [r3, #2]
 8024c6e:	021b      	lsls	r3, r3, #8
 8024c70:	430b      	orrs	r3, r1
 8024c72:	496a      	ldr	r1, [pc, #424]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c74:	78c9      	ldrb	r1, [r1, #3]
 8024c76:	430b      	orrs	r3, r1
 8024c78:	021b      	lsls	r3, r3, #8
 8024c7a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8024c7e:	431a      	orrs	r2, r3
 8024c80:	4b66      	ldr	r3, [pc, #408]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c82:	781b      	ldrb	r3, [r3, #0]
 8024c84:	0619      	lsls	r1, r3, #24
 8024c86:	4b65      	ldr	r3, [pc, #404]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c88:	785b      	ldrb	r3, [r3, #1]
 8024c8a:	041b      	lsls	r3, r3, #16
 8024c8c:	4319      	orrs	r1, r3
 8024c8e:	4b63      	ldr	r3, [pc, #396]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c90:	789b      	ldrb	r3, [r3, #2]
 8024c92:	021b      	lsls	r3, r3, #8
 8024c94:	430b      	orrs	r3, r1
 8024c96:	4961      	ldr	r1, [pc, #388]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024c98:	78c9      	ldrb	r1, [r1, #3]
 8024c9a:	430b      	orrs	r3, r1
 8024c9c:	0a1b      	lsrs	r3, r3, #8
 8024c9e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8024ca2:	431a      	orrs	r2, r3
 8024ca4:	4b5d      	ldr	r3, [pc, #372]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024ca6:	781b      	ldrb	r3, [r3, #0]
 8024ca8:	0619      	lsls	r1, r3, #24
 8024caa:	4b5c      	ldr	r3, [pc, #368]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024cac:	785b      	ldrb	r3, [r3, #1]
 8024cae:	041b      	lsls	r3, r3, #16
 8024cb0:	4319      	orrs	r1, r3
 8024cb2:	4b5a      	ldr	r3, [pc, #360]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024cb4:	789b      	ldrb	r3, [r3, #2]
 8024cb6:	021b      	lsls	r3, r3, #8
 8024cb8:	430b      	orrs	r3, r1
 8024cba:	4958      	ldr	r1, [pc, #352]	; (8024e1c <MX_LWIP_Init+0x234>)
 8024cbc:	78c9      	ldrb	r1, [r1, #3]
 8024cbe:	430b      	orrs	r3, r1
 8024cc0:	0e1b      	lsrs	r3, r3, #24
 8024cc2:	4313      	orrs	r3, r2
 8024cc4:	4a58      	ldr	r2, [pc, #352]	; (8024e28 <MX_LWIP_Init+0x240>)
 8024cc6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8024cc8:	4b55      	ldr	r3, [pc, #340]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024cca:	781b      	ldrb	r3, [r3, #0]
 8024ccc:	061a      	lsls	r2, r3, #24
 8024cce:	4b54      	ldr	r3, [pc, #336]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024cd0:	785b      	ldrb	r3, [r3, #1]
 8024cd2:	041b      	lsls	r3, r3, #16
 8024cd4:	431a      	orrs	r2, r3
 8024cd6:	4b52      	ldr	r3, [pc, #328]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024cd8:	789b      	ldrb	r3, [r3, #2]
 8024cda:	021b      	lsls	r3, r3, #8
 8024cdc:	4313      	orrs	r3, r2
 8024cde:	4a50      	ldr	r2, [pc, #320]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024ce0:	78d2      	ldrb	r2, [r2, #3]
 8024ce2:	4313      	orrs	r3, r2
 8024ce4:	061a      	lsls	r2, r3, #24
 8024ce6:	4b4e      	ldr	r3, [pc, #312]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024ce8:	781b      	ldrb	r3, [r3, #0]
 8024cea:	0619      	lsls	r1, r3, #24
 8024cec:	4b4c      	ldr	r3, [pc, #304]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024cee:	785b      	ldrb	r3, [r3, #1]
 8024cf0:	041b      	lsls	r3, r3, #16
 8024cf2:	4319      	orrs	r1, r3
 8024cf4:	4b4a      	ldr	r3, [pc, #296]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024cf6:	789b      	ldrb	r3, [r3, #2]
 8024cf8:	021b      	lsls	r3, r3, #8
 8024cfa:	430b      	orrs	r3, r1
 8024cfc:	4948      	ldr	r1, [pc, #288]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024cfe:	78c9      	ldrb	r1, [r1, #3]
 8024d00:	430b      	orrs	r3, r1
 8024d02:	021b      	lsls	r3, r3, #8
 8024d04:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8024d08:	431a      	orrs	r2, r3
 8024d0a:	4b45      	ldr	r3, [pc, #276]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d0c:	781b      	ldrb	r3, [r3, #0]
 8024d0e:	0619      	lsls	r1, r3, #24
 8024d10:	4b43      	ldr	r3, [pc, #268]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d12:	785b      	ldrb	r3, [r3, #1]
 8024d14:	041b      	lsls	r3, r3, #16
 8024d16:	4319      	orrs	r1, r3
 8024d18:	4b41      	ldr	r3, [pc, #260]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d1a:	789b      	ldrb	r3, [r3, #2]
 8024d1c:	021b      	lsls	r3, r3, #8
 8024d1e:	430b      	orrs	r3, r1
 8024d20:	493f      	ldr	r1, [pc, #252]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d22:	78c9      	ldrb	r1, [r1, #3]
 8024d24:	430b      	orrs	r3, r1
 8024d26:	0a1b      	lsrs	r3, r3, #8
 8024d28:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8024d2c:	431a      	orrs	r2, r3
 8024d2e:	4b3c      	ldr	r3, [pc, #240]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d30:	781b      	ldrb	r3, [r3, #0]
 8024d32:	0619      	lsls	r1, r3, #24
 8024d34:	4b3a      	ldr	r3, [pc, #232]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d36:	785b      	ldrb	r3, [r3, #1]
 8024d38:	041b      	lsls	r3, r3, #16
 8024d3a:	4319      	orrs	r1, r3
 8024d3c:	4b38      	ldr	r3, [pc, #224]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d3e:	789b      	ldrb	r3, [r3, #2]
 8024d40:	021b      	lsls	r3, r3, #8
 8024d42:	430b      	orrs	r3, r1
 8024d44:	4936      	ldr	r1, [pc, #216]	; (8024e20 <MX_LWIP_Init+0x238>)
 8024d46:	78c9      	ldrb	r1, [r1, #3]
 8024d48:	430b      	orrs	r3, r1
 8024d4a:	0e1b      	lsrs	r3, r3, #24
 8024d4c:	4313      	orrs	r3, r2
 8024d4e:	4a37      	ldr	r2, [pc, #220]	; (8024e2c <MX_LWIP_Init+0x244>)
 8024d50:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8024d52:	4b34      	ldr	r3, [pc, #208]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d54:	781b      	ldrb	r3, [r3, #0]
 8024d56:	061a      	lsls	r2, r3, #24
 8024d58:	4b32      	ldr	r3, [pc, #200]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d5a:	785b      	ldrb	r3, [r3, #1]
 8024d5c:	041b      	lsls	r3, r3, #16
 8024d5e:	431a      	orrs	r2, r3
 8024d60:	4b30      	ldr	r3, [pc, #192]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d62:	789b      	ldrb	r3, [r3, #2]
 8024d64:	021b      	lsls	r3, r3, #8
 8024d66:	4313      	orrs	r3, r2
 8024d68:	4a2e      	ldr	r2, [pc, #184]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d6a:	78d2      	ldrb	r2, [r2, #3]
 8024d6c:	4313      	orrs	r3, r2
 8024d6e:	061a      	lsls	r2, r3, #24
 8024d70:	4b2c      	ldr	r3, [pc, #176]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d72:	781b      	ldrb	r3, [r3, #0]
 8024d74:	0619      	lsls	r1, r3, #24
 8024d76:	4b2b      	ldr	r3, [pc, #172]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d78:	785b      	ldrb	r3, [r3, #1]
 8024d7a:	041b      	lsls	r3, r3, #16
 8024d7c:	4319      	orrs	r1, r3
 8024d7e:	4b29      	ldr	r3, [pc, #164]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d80:	789b      	ldrb	r3, [r3, #2]
 8024d82:	021b      	lsls	r3, r3, #8
 8024d84:	430b      	orrs	r3, r1
 8024d86:	4927      	ldr	r1, [pc, #156]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d88:	78c9      	ldrb	r1, [r1, #3]
 8024d8a:	430b      	orrs	r3, r1
 8024d8c:	021b      	lsls	r3, r3, #8
 8024d8e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8024d92:	431a      	orrs	r2, r3
 8024d94:	4b23      	ldr	r3, [pc, #140]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d96:	781b      	ldrb	r3, [r3, #0]
 8024d98:	0619      	lsls	r1, r3, #24
 8024d9a:	4b22      	ldr	r3, [pc, #136]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024d9c:	785b      	ldrb	r3, [r3, #1]
 8024d9e:	041b      	lsls	r3, r3, #16
 8024da0:	4319      	orrs	r1, r3
 8024da2:	4b20      	ldr	r3, [pc, #128]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024da4:	789b      	ldrb	r3, [r3, #2]
 8024da6:	021b      	lsls	r3, r3, #8
 8024da8:	430b      	orrs	r3, r1
 8024daa:	491e      	ldr	r1, [pc, #120]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024dac:	78c9      	ldrb	r1, [r1, #3]
 8024dae:	430b      	orrs	r3, r1
 8024db0:	0a1b      	lsrs	r3, r3, #8
 8024db2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8024db6:	431a      	orrs	r2, r3
 8024db8:	4b1a      	ldr	r3, [pc, #104]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024dba:	781b      	ldrb	r3, [r3, #0]
 8024dbc:	0619      	lsls	r1, r3, #24
 8024dbe:	4b19      	ldr	r3, [pc, #100]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024dc0:	785b      	ldrb	r3, [r3, #1]
 8024dc2:	041b      	lsls	r3, r3, #16
 8024dc4:	4319      	orrs	r1, r3
 8024dc6:	4b17      	ldr	r3, [pc, #92]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024dc8:	789b      	ldrb	r3, [r3, #2]
 8024dca:	021b      	lsls	r3, r3, #8
 8024dcc:	430b      	orrs	r3, r1
 8024dce:	4915      	ldr	r1, [pc, #84]	; (8024e24 <MX_LWIP_Init+0x23c>)
 8024dd0:	78c9      	ldrb	r1, [r1, #3]
 8024dd2:	430b      	orrs	r3, r1
 8024dd4:	0e1b      	lsrs	r3, r3, #24
 8024dd6:	4313      	orrs	r3, r2
 8024dd8:	4a15      	ldr	r2, [pc, #84]	; (8024e30 <MX_LWIP_Init+0x248>)
 8024dda:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8024ddc:	4b15      	ldr	r3, [pc, #84]	; (8024e34 <MX_LWIP_Init+0x24c>)
 8024dde:	9302      	str	r3, [sp, #8]
 8024de0:	4b15      	ldr	r3, [pc, #84]	; (8024e38 <MX_LWIP_Init+0x250>)
 8024de2:	9301      	str	r3, [sp, #4]
 8024de4:	2300      	movs	r3, #0
 8024de6:	9300      	str	r3, [sp, #0]
 8024de8:	4b11      	ldr	r3, [pc, #68]	; (8024e30 <MX_LWIP_Init+0x248>)
 8024dea:	4a10      	ldr	r2, [pc, #64]	; (8024e2c <MX_LWIP_Init+0x244>)
 8024dec:	490e      	ldr	r1, [pc, #56]	; (8024e28 <MX_LWIP_Init+0x240>)
 8024dee:	4813      	ldr	r0, [pc, #76]	; (8024e3c <MX_LWIP_Init+0x254>)
 8024df0:	f7f7 fb9a 	bl	801c528 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8024df4:	4811      	ldr	r0, [pc, #68]	; (8024e3c <MX_LWIP_Init+0x254>)
 8024df6:	f7f7 fc77 	bl	801c6e8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8024dfa:	4b10      	ldr	r3, [pc, #64]	; (8024e3c <MX_LWIP_Init+0x254>)
 8024dfc:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8024e00:	f003 0304 	and.w	r3, r3, #4
 8024e04:	2b00      	cmp	r3, #0
 8024e06:	d003      	beq.n	8024e10 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8024e08:	480c      	ldr	r0, [pc, #48]	; (8024e3c <MX_LWIP_Init+0x254>)
 8024e0a:	f7f7 fc7d 	bl	801c708 <netif_set_up>
  }

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8024e0e:	e002      	b.n	8024e16 <MX_LWIP_Init+0x22e>
    netif_set_down(&gnetif);
 8024e10:	480a      	ldr	r0, [pc, #40]	; (8024e3c <MX_LWIP_Init+0x254>)
 8024e12:	f7f7 fcbd 	bl	801c790 <netif_set_down>
}
 8024e16:	bf00      	nop
 8024e18:	46bd      	mov	sp, r7
 8024e1a:	bd80      	pop	{r7, pc}
 8024e1c:	20011a0c 	.word	0x20011a0c
 8024e20:	20011a08 	.word	0x20011a08
 8024e24:	200119d0 	.word	0x200119d0
 8024e28:	20011a04 	.word	0x20011a04
 8024e2c:	20011a10 	.word	0x20011a10
 8024e30:	20011a14 	.word	0x20011a14
 8024e34:	08019431 	.word	0x08019431
 8024e38:	0802464d 	.word	0x0802464d
 8024e3c:	200119d4 	.word	0x200119d4

08024e40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8024e40:	b580      	push	{r7, lr}
 8024e42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8024e44:	f7eb fa96 	bl	8010374 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8024e48:	f000 f822 	bl	8024e90 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	HAL_FLASH_Unlock();
 8024e4c:	f7ed f842 	bl	8011ed4 <HAL_FLASH_Unlock>
	EE_Init();
 8024e50:	f7fe fd24 	bl	802389c <EE_Init>
	FlashInit();
 8024e54:	f7fe fc8c 	bl	8023770 <FlashInit>
	ProtocolSettingsInit(&hprot);
 8024e58:	480b      	ldr	r0, [pc, #44]	; (8024e88 <main+0x48>)
 8024e5a:	f000 fae5 	bl	8025428 <ProtocolSettingsInit>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8024e5e:	f7ff fdc1 	bl	80249e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8024e62:	f7fe fce5 	bl	8023830 <MX_DMA_Init>
  MX_UART5_Init();
 8024e66:	f001 f8b9 	bl	8025fdc <MX_UART5_Init>
  MX_TIM8_Init();
 8024e6a:	f000 fe21 	bl	8025ab0 <MX_TIM8_Init>
  MX_TIM7_Init();
 8024e6e:	f000 fded 	bl	8025a4c <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8024e72:	f001 f8df 	bl	8026034 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  LogInit(&huart1);
 8024e76:	4805      	ldr	r0, [pc, #20]	; (8024e8c <main+0x4c>)
 8024e78:	f7ff fe30 	bl	8024adc <LogInit>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8024e7c:	f7ff fc98 	bl	80247b0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8024e80:	f7ef fbf0 	bl	8014664 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8024e84:	e7fe      	b.n	8024e84 <main+0x44>
 8024e86:	bf00      	nop
 8024e88:	20011a2c 	.word	0x20011a2c
 8024e8c:	20011b90 	.word	0x20011b90

08024e90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8024e90:	b580      	push	{r7, lr}
 8024e92:	b094      	sub	sp, #80	; 0x50
 8024e94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8024e96:	f107 0320 	add.w	r3, r7, #32
 8024e9a:	2230      	movs	r2, #48	; 0x30
 8024e9c:	2100      	movs	r1, #0
 8024e9e:	4618      	mov	r0, r3
 8024ea0:	f001 fd04 	bl	80268ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8024ea4:	f107 030c 	add.w	r3, r7, #12
 8024ea8:	2200      	movs	r2, #0
 8024eaa:	601a      	str	r2, [r3, #0]
 8024eac:	605a      	str	r2, [r3, #4]
 8024eae:	609a      	str	r2, [r3, #8]
 8024eb0:	60da      	str	r2, [r3, #12]
 8024eb2:	611a      	str	r2, [r3, #16]

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8024eb4:	2300      	movs	r3, #0
 8024eb6:	60bb      	str	r3, [r7, #8]
 8024eb8:	4a28      	ldr	r2, [pc, #160]	; (8024f5c <SystemClock_Config+0xcc>)
 8024eba:	4b28      	ldr	r3, [pc, #160]	; (8024f5c <SystemClock_Config+0xcc>)
 8024ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024ebe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8024ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8024ec4:	4b25      	ldr	r3, [pc, #148]	; (8024f5c <SystemClock_Config+0xcc>)
 8024ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8024ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8024ecc:	60bb      	str	r3, [r7, #8]
 8024ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8024ed0:	2300      	movs	r3, #0
 8024ed2:	607b      	str	r3, [r7, #4]
 8024ed4:	4a22      	ldr	r2, [pc, #136]	; (8024f60 <SystemClock_Config+0xd0>)
 8024ed6:	4b22      	ldr	r3, [pc, #136]	; (8024f60 <SystemClock_Config+0xd0>)
 8024ed8:	681b      	ldr	r3, [r3, #0]
 8024eda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8024ede:	6013      	str	r3, [r2, #0]
 8024ee0:	4b1f      	ldr	r3, [pc, #124]	; (8024f60 <SystemClock_Config+0xd0>)
 8024ee2:	681b      	ldr	r3, [r3, #0]
 8024ee4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8024ee8:	607b      	str	r3, [r7, #4]
 8024eea:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8024eec:	2301      	movs	r3, #1
 8024eee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8024ef0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8024ef4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8024ef6:	2302      	movs	r3, #2
 8024ef8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8024efa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8024efe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8024f00:	2319      	movs	r3, #25
 8024f02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8024f04:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8024f08:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8024f0a:	2302      	movs	r3, #2
 8024f0c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8024f0e:	2305      	movs	r3, #5
 8024f10:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8024f12:	f107 0320 	add.w	r3, r7, #32
 8024f16:	4618      	mov	r0, r3
 8024f18:	f7ed fd0c 	bl	8012934 <HAL_RCC_OscConfig>
 8024f1c:	4603      	mov	r3, r0
 8024f1e:	2b00      	cmp	r3, #0
 8024f20:	d001      	beq.n	8024f26 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8024f22:	f000 f851 	bl	8024fc8 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8024f26:	230f      	movs	r3, #15
 8024f28:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8024f2a:	2302      	movs	r3, #2
 8024f2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8024f2e:	2300      	movs	r3, #0
 8024f30:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8024f32:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8024f36:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8024f38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8024f3c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8024f3e:	f107 030c 	add.w	r3, r7, #12
 8024f42:	2105      	movs	r1, #5
 8024f44:	4618      	mov	r0, r3
 8024f46:	f7ed ff37 	bl	8012db8 <HAL_RCC_ClockConfig>
 8024f4a:	4603      	mov	r3, r0
 8024f4c:	2b00      	cmp	r3, #0
 8024f4e:	d001      	beq.n	8024f54 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8024f50:	f000 f83a 	bl	8024fc8 <Error_Handler>
  }
}
 8024f54:	bf00      	nop
 8024f56:	3750      	adds	r7, #80	; 0x50
 8024f58:	46bd      	mov	sp, r7
 8024f5a:	bd80      	pop	{r7, pc}
 8024f5c:	40023800 	.word	0x40023800
 8024f60:	40007000 	.word	0x40007000

08024f64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8024f64:	b580      	push	{r7, lr}
 8024f66:	b082      	sub	sp, #8
 8024f68:	af00      	add	r7, sp, #0
 8024f6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8024f6c:	687b      	ldr	r3, [r7, #4]
 8024f6e:	681b      	ldr	r3, [r3, #0]
 8024f70:	4a10      	ldr	r2, [pc, #64]	; (8024fb4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8024f72:	4293      	cmp	r3, r2
 8024f74:	d101      	bne.n	8024f7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8024f76:	f7eb fa1f 	bl	80103b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM8) {
 8024f7a:	687b      	ldr	r3, [r7, #4]
 8024f7c:	681b      	ldr	r3, [r3, #0]
 8024f7e:	4a0e      	ldr	r2, [pc, #56]	; (8024fb8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8024f80:	4293      	cmp	r3, r2
 8024f82:	d101      	bne.n	8024f88 <HAL_TIM_PeriodElapsedCallback+0x24>
		CommandProcess();
 8024f84:	f000 f824 	bl	8024fd0 <CommandProcess>
	}
	if (htim->Instance == TIM7) {
 8024f88:	687b      	ldr	r3, [r7, #4]
 8024f8a:	681b      	ldr	r3, [r3, #0]
 8024f8c:	4a0b      	ldr	r2, [pc, #44]	; (8024fbc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8024f8e:	4293      	cmp	r3, r2
 8024f90:	d10b      	bne.n	8024faa <HAL_TIM_PeriodElapsedCallback+0x46>
		__HAL_TIM_SET_COUNTER(&htim7, 0x00U);
 8024f92:	4b0b      	ldr	r3, [pc, #44]	; (8024fc0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8024f94:	681b      	ldr	r3, [r3, #0]
 8024f96:	2200      	movs	r2, #0
 8024f98:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim7);
 8024f9a:	4809      	ldr	r0, [pc, #36]	; (8024fc0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8024f9c:	f7ee f935 	bl	801320a <HAL_TIM_Base_Start_IT>
		ulHighFrequencyTimerTicks++;
 8024fa0:	4b08      	ldr	r3, [pc, #32]	; (8024fc4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8024fa2:	681b      	ldr	r3, [r3, #0]
 8024fa4:	3301      	adds	r3, #1
 8024fa6:	4a07      	ldr	r2, [pc, #28]	; (8024fc4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8024fa8:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 1 */
}
 8024faa:	bf00      	nop
 8024fac:	3708      	adds	r7, #8
 8024fae:	46bd      	mov	sp, r7
 8024fb0:	bd80      	pop	{r7, pc}
 8024fb2:	bf00      	nop
 8024fb4:	40010000 	.word	0x40010000
 8024fb8:	40010400 	.word	0x40010400
 8024fbc:	40001400 	.word	0x40001400
 8024fc0:	20011ab4 	.word	0x20011ab4
 8024fc4:	2000953c 	.word	0x2000953c

08024fc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8024fc8:	b480      	push	{r7}
 8024fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	for(;;){
 8024fcc:	e7fe      	b.n	8024fcc <Error_Handler+0x4>
	...

08024fd0 <CommandProcess>:
extern xQueueHandle frames_queue;
extern xQueueHandle cleaner_queue;

profibus_MPI_t hprot;

inline void CommandProcess() {
 8024fd0:	b580      	push	{r7, lr}
 8024fd2:	b082      	sub	sp, #8
 8024fd4:	af00      	add	r7, sp, #0
	static portBASE_TYPE xHigherPriorityTaskWoken;
	uint32_t len;
	xHigherPriorityTaskWoken = pdFALSE;
 8024fd6:	4b13      	ldr	r3, [pc, #76]	; (8025024 <CommandProcess+0x54>)
 8024fd8:	2200      	movs	r2, #0
 8024fda:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim8);
 8024fdc:	4812      	ldr	r0, [pc, #72]	; (8025028 <CommandProcess+0x58>)
 8024fde:	f7ee f92f 	bl	8013240 <HAL_TIM_Base_Stop_IT>
	len = CB_Data_Length(&inbuf_UART);
 8024fe2:	4812      	ldr	r0, [pc, #72]	; (802502c <CommandProcess+0x5c>)
 8024fe4:	f7fe fb68 	bl	80236b8 <CB_Data_Length>
 8024fe8:	4603      	mov	r3, r0
 8024fea:	607b      	str	r3, [r7, #4]
	xQueueSendFromISR(frames_queue, &len, &xHigherPriorityTaskWoken);
 8024fec:	4b10      	ldr	r3, [pc, #64]	; (8025030 <CommandProcess+0x60>)
 8024fee:	6818      	ldr	r0, [r3, #0]
 8024ff0:	1d39      	adds	r1, r7, #4
 8024ff2:	2300      	movs	r3, #0
 8024ff4:	4a0b      	ldr	r2, [pc, #44]	; (8025024 <CommandProcess+0x54>)
 8024ff6:	f7f0 fd4f 	bl	8015a98 <xQueueGenericSendFromISR>
	if (xHigherPriorityTaskWoken == pdTRUE) {
 8024ffa:	4b0a      	ldr	r3, [pc, #40]	; (8025024 <CommandProcess+0x54>)
 8024ffc:	681b      	ldr	r3, [r3, #0]
 8024ffe:	2b01      	cmp	r3, #1
 8025000:	d10b      	bne.n	802501a <CommandProcess+0x4a>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8025002:	4b08      	ldr	r3, [pc, #32]	; (8025024 <CommandProcess+0x54>)
 8025004:	681b      	ldr	r3, [r3, #0]
 8025006:	2b00      	cmp	r3, #0
 8025008:	d007      	beq.n	802501a <CommandProcess+0x4a>
 802500a:	4b0a      	ldr	r3, [pc, #40]	; (8025034 <CommandProcess+0x64>)
 802500c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8025010:	601a      	str	r2, [r3, #0]
 8025012:	f3bf 8f4f 	dsb	sy
 8025016:	f3bf 8f6f 	isb	sy
	}
}
 802501a:	bf00      	nop
 802501c:	3708      	adds	r7, #8
 802501e:	46bd      	mov	sp, r7
 8025020:	bd80      	pop	{r7, pc}
 8025022:	bf00      	nop
 8025024:	20009da0 	.word	0x20009da0
 8025028:	20011a78 	.word	0x20011a78
 802502c:	20011a1c 	.word	0x20011a1c
 8025030:	200119b0 	.word	0x200119b0
 8025034:	e000ed04 	.word	0xe000ed04

08025038 <SendTokenMsg>:

void SendTokenMsg(uint8_t to, uint8_t from) {
 8025038:	b580      	push	{r7, lr}
 802503a:	b084      	sub	sp, #16
 802503c:	af00      	add	r7, sp, #0
 802503e:	4603      	mov	r3, r0
 8025040:	460a      	mov	r2, r1
 8025042:	71fb      	strb	r3, [r7, #7]
 8025044:	4613      	mov	r3, r2
 8025046:	71bb      	strb	r3, [r7, #6]
	uint8_t * temp;
	temp = (uint8_t*) pvPortMalloc(3);
 8025048:	2003      	movs	r0, #3
 802504a:	f7f0 f8c1 	bl	80151d0 <pvPortMalloc>
 802504e:	60f8      	str	r0, [r7, #12]
	if (temp == NULL) {
 8025050:	68fb      	ldr	r3, [r7, #12]
 8025052:	2b00      	cmp	r3, #0
 8025054:	d101      	bne.n	802505a <SendTokenMsg+0x22>
		Error_Handler();
 8025056:	f7ff ffb7 	bl	8024fc8 <Error_Handler>
	}
	temp[0] = 0xDC;
 802505a:	68fb      	ldr	r3, [r7, #12]
 802505c:	22dc      	movs	r2, #220	; 0xdc
 802505e:	701a      	strb	r2, [r3, #0]
	temp[1] = to;
 8025060:	68fb      	ldr	r3, [r7, #12]
 8025062:	3301      	adds	r3, #1
 8025064:	79fa      	ldrb	r2, [r7, #7]
 8025066:	701a      	strb	r2, [r3, #0]
	temp[2] = from;
 8025068:	68fb      	ldr	r3, [r7, #12]
 802506a:	3302      	adds	r3, #2
 802506c:	79ba      	ldrb	r2, [r7, #6]
 802506e:	701a      	strb	r2, [r3, #0]
	TRANS_ON();
 8025070:	2201      	movs	r2, #1
 8025072:	2101      	movs	r1, #1
 8025074:	4805      	ldr	r0, [pc, #20]	; (802508c <SendTokenMsg+0x54>)
 8025076:	f7ed fc31 	bl	80128dc <HAL_GPIO_WritePin>
	HAL_UART_Transmit_DMA(&huart5, temp, 3);
 802507a:	2203      	movs	r2, #3
 802507c:	68f9      	ldr	r1, [r7, #12]
 802507e:	4804      	ldr	r0, [pc, #16]	; (8025090 <SendTokenMsg+0x58>)
 8025080:	f7ee fd7e 	bl	8013b80 <HAL_UART_Transmit_DMA>
}
 8025084:	bf00      	nop
 8025086:	3710      	adds	r7, #16
 8025088:	46bd      	mov	sp, r7
 802508a:	bd80      	pop	{r7, pc}
 802508c:	40021000 	.word	0x40021000
 8025090:	20011b50 	.word	0x20011b50

08025094 <SendNoDataMsg>:

void SendNoDataMsg(uint8_t to, uint8_t from, uint8_t fc) {
 8025094:	b580      	push	{r7, lr}
 8025096:	b084      	sub	sp, #16
 8025098:	af00      	add	r7, sp, #0
 802509a:	4603      	mov	r3, r0
 802509c:	71fb      	strb	r3, [r7, #7]
 802509e:	460b      	mov	r3, r1
 80250a0:	71bb      	strb	r3, [r7, #6]
 80250a2:	4613      	mov	r3, r2
 80250a4:	717b      	strb	r3, [r7, #5]
	uint8_t * temp;
	temp = (uint8_t*) pvPortMalloc(6);
 80250a6:	2006      	movs	r0, #6
 80250a8:	f7f0 f892 	bl	80151d0 <pvPortMalloc>
 80250ac:	60f8      	str	r0, [r7, #12]
	if (temp == NULL) {
 80250ae:	68fb      	ldr	r3, [r7, #12]
 80250b0:	2b00      	cmp	r3, #0
 80250b2:	d101      	bne.n	80250b8 <SendNoDataMsg+0x24>
		Error_Handler();
 80250b4:	f7ff ff88 	bl	8024fc8 <Error_Handler>
	}
	temp[0] = 0x10;
 80250b8:	68fb      	ldr	r3, [r7, #12]
 80250ba:	2210      	movs	r2, #16
 80250bc:	701a      	strb	r2, [r3, #0]
	temp[1] = to;
 80250be:	68fb      	ldr	r3, [r7, #12]
 80250c0:	3301      	adds	r3, #1
 80250c2:	79fa      	ldrb	r2, [r7, #7]
 80250c4:	701a      	strb	r2, [r3, #0]
	temp[2] = from;
 80250c6:	68fb      	ldr	r3, [r7, #12]
 80250c8:	3302      	adds	r3, #2
 80250ca:	79ba      	ldrb	r2, [r7, #6]
 80250cc:	701a      	strb	r2, [r3, #0]
	temp[3] = fc;
 80250ce:	68fb      	ldr	r3, [r7, #12]
 80250d0:	3303      	adds	r3, #3
 80250d2:	797a      	ldrb	r2, [r7, #5]
 80250d4:	701a      	strb	r2, [r3, #0]
	temp[4] = to + from + fc;
 80250d6:	68fb      	ldr	r3, [r7, #12]
 80250d8:	3304      	adds	r3, #4
 80250da:	79f9      	ldrb	r1, [r7, #7]
 80250dc:	79ba      	ldrb	r2, [r7, #6]
 80250de:	440a      	add	r2, r1
 80250e0:	b2d1      	uxtb	r1, r2
 80250e2:	797a      	ldrb	r2, [r7, #5]
 80250e4:	440a      	add	r2, r1
 80250e6:	b2d2      	uxtb	r2, r2
 80250e8:	701a      	strb	r2, [r3, #0]
	temp[5] = 0x16;
 80250ea:	68fb      	ldr	r3, [r7, #12]
 80250ec:	3305      	adds	r3, #5
 80250ee:	2216      	movs	r2, #22
 80250f0:	701a      	strb	r2, [r3, #0]
	TRANS_ON();
 80250f2:	2201      	movs	r2, #1
 80250f4:	2101      	movs	r1, #1
 80250f6:	4806      	ldr	r0, [pc, #24]	; (8025110 <SendNoDataMsg+0x7c>)
 80250f8:	f7ed fbf0 	bl	80128dc <HAL_GPIO_WritePin>
	HAL_UART_Transmit_DMA(&huart5, temp, 6);
 80250fc:	2206      	movs	r2, #6
 80250fe:	68f9      	ldr	r1, [r7, #12]
 8025100:	4804      	ldr	r0, [pc, #16]	; (8025114 <SendNoDataMsg+0x80>)
 8025102:	f7ee fd3d 	bl	8013b80 <HAL_UART_Transmit_DMA>
}
 8025106:	bf00      	nop
 8025108:	3710      	adds	r7, #16
 802510a:	46bd      	mov	sp, r7
 802510c:	bd80      	pop	{r7, pc}
 802510e:	bf00      	nop
 8025110:	40021000 	.word	0x40021000
 8025114:	20011b50 	.word	0x20011b50

08025118 <SendRequestMsg>:

void SendRequestMsg(uint8_t to, uint8_t from, uint8_t* data, uint8_t data_len) {
 8025118:	b590      	push	{r4, r7, lr}
 802511a:	b087      	sub	sp, #28
 802511c:	af00      	add	r7, sp, #0
 802511e:	603a      	str	r2, [r7, #0]
 8025120:	461a      	mov	r2, r3
 8025122:	4603      	mov	r3, r0
 8025124:	71fb      	strb	r3, [r7, #7]
 8025126:	460b      	mov	r3, r1
 8025128:	71bb      	strb	r3, [r7, #6]
 802512a:	4613      	mov	r3, r2
 802512c:	717b      	strb	r3, [r7, #5]
	static uint8_t req_num = 9;
	uint8_t *msg_ptr;
	uint8_t *tmp_ptr;
	uint8_t msg_len = data_len + 13;
 802512e:	797b      	ldrb	r3, [r7, #5]
 8025130:	330d      	adds	r3, #13
 8025132:	75fb      	strb	r3, [r7, #23]
	msg_ptr = (uint8_t*) pvPortMalloc(msg_len);
 8025134:	7dfb      	ldrb	r3, [r7, #23]
 8025136:	4618      	mov	r0, r3
 8025138:	f7f0 f84a 	bl	80151d0 <pvPortMalloc>
 802513c:	6138      	str	r0, [r7, #16]
	if (msg_ptr == NULL) {
 802513e:	693b      	ldr	r3, [r7, #16]
 8025140:	2b00      	cmp	r3, #0
 8025142:	d106      	bne.n	8025152 <SendRequestMsg+0x3a>
		LogText(SUB_SYS_MEMORY, LOG_LEV_ERR,
 8025144:	4a4c      	ldr	r2, [pc, #304]	; (8025278 <SendRequestMsg+0x160>)
 8025146:	2101      	movs	r1, #1
 8025148:	2000      	movs	r0, #0
 802514a:	f7ff fcdf 	bl	8024b0c <LogText__>
				"Request buffer allocation error.");
		Error_Handler();
 802514e:	f7ff ff3b 	bl	8024fc8 <Error_Handler>
	}
	tmp_ptr = msg_ptr;
 8025152:	693b      	ldr	r3, [r7, #16]
 8025154:	60fb      	str	r3, [r7, #12]
	*tmp_ptr++ = 0x68;
 8025156:	68fb      	ldr	r3, [r7, #12]
 8025158:	1c5a      	adds	r2, r3, #1
 802515a:	60fa      	str	r2, [r7, #12]
 802515c:	2268      	movs	r2, #104	; 0x68
 802515e:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = data_len + 9;
 8025160:	68fb      	ldr	r3, [r7, #12]
 8025162:	1c5a      	adds	r2, r3, #1
 8025164:	60fa      	str	r2, [r7, #12]
 8025166:	797a      	ldrb	r2, [r7, #5]
 8025168:	3209      	adds	r2, #9
 802516a:	b2d2      	uxtb	r2, r2
 802516c:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = data_len + 9;
 802516e:	68fb      	ldr	r3, [r7, #12]
 8025170:	1c5a      	adds	r2, r3, #1
 8025172:	60fa      	str	r2, [r7, #12]
 8025174:	797a      	ldrb	r2, [r7, #5]
 8025176:	3209      	adds	r2, #9
 8025178:	b2d2      	uxtb	r2, r2
 802517a:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = 0x68;
 802517c:	68fb      	ldr	r3, [r7, #12]
 802517e:	1c5a      	adds	r2, r3, #1
 8025180:	60fa      	str	r2, [r7, #12]
 8025182:	2268      	movs	r2, #104	; 0x68
 8025184:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = to | 0x80;
 8025186:	68fb      	ldr	r3, [r7, #12]
 8025188:	1c5a      	adds	r2, r3, #1
 802518a:	60fa      	str	r2, [r7, #12]
 802518c:	79fa      	ldrb	r2, [r7, #7]
 802518e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8025192:	b2d2      	uxtb	r2, r2
 8025194:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = from | 0x80;
 8025196:	68fb      	ldr	r3, [r7, #12]
 8025198:	1c5a      	adds	r2, r3, #1
 802519a:	60fa      	str	r2, [r7, #12]
 802519c:	79ba      	ldrb	r2, [r7, #6]
 802519e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80251a2:	b2d2      	uxtb	r2, r2
 80251a4:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = 0x7C;
 80251a6:	68fb      	ldr	r3, [r7, #12]
 80251a8:	1c5a      	adds	r2, r3, #1
 80251aa:	60fa      	str	r2, [r7, #12]
 80251ac:	227c      	movs	r2, #124	; 0x7c
 80251ae:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = 0x12;
 80251b0:	68fb      	ldr	r3, [r7, #12]
 80251b2:	1c5a      	adds	r2, r3, #1
 80251b4:	60fa      	str	r2, [r7, #12]
 80251b6:	2212      	movs	r2, #18
 80251b8:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = 0x1F;
 80251ba:	68fb      	ldr	r3, [r7, #12]
 80251bc:	1c5a      	adds	r2, r3, #1
 80251be:	60fa      	str	r2, [r7, #12]
 80251c0:	221f      	movs	r2, #31
 80251c2:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = 0xF1;
 80251c4:	68fb      	ldr	r3, [r7, #12]
 80251c6:	1c5a      	adds	r2, r3, #1
 80251c8:	60fa      	str	r2, [r7, #12]
 80251ca:	22f1      	movs	r2, #241	; 0xf1
 80251cc:	701a      	strb	r2, [r3, #0]
	*tmp_ptr++ = req_num++;
 80251ce:	68fb      	ldr	r3, [r7, #12]
 80251d0:	1c5a      	adds	r2, r3, #1
 80251d2:	60fa      	str	r2, [r7, #12]
 80251d4:	4a29      	ldr	r2, [pc, #164]	; (802527c <SendRequestMsg+0x164>)
 80251d6:	7812      	ldrb	r2, [r2, #0]
 80251d8:	1c51      	adds	r1, r2, #1
 80251da:	b2c8      	uxtb	r0, r1
 80251dc:	4927      	ldr	r1, [pc, #156]	; (802527c <SendRequestMsg+0x164>)
 80251de:	7008      	strb	r0, [r1, #0]
 80251e0:	701a      	strb	r2, [r3, #0]
	memcpy(tmp_ptr, data, data_len);
 80251e2:	797b      	ldrb	r3, [r7, #5]
 80251e4:	461a      	mov	r2, r3
 80251e6:	6839      	ldr	r1, [r7, #0]
 80251e8:	68f8      	ldr	r0, [r7, #12]
 80251ea:	f001 fb54 	bl	8026896 <memcpy>
	tmp_ptr += data_len;
 80251ee:	797b      	ldrb	r3, [r7, #5]
 80251f0:	68fa      	ldr	r2, [r7, #12]
 80251f2:	4413      	add	r3, r2
 80251f4:	60fb      	str	r3, [r7, #12]
	*tmp_ptr++ = CalculateFCS(msg_ptr + 4, data_len + 7);
 80251f6:	68fc      	ldr	r4, [r7, #12]
 80251f8:	1c63      	adds	r3, r4, #1
 80251fa:	60fb      	str	r3, [r7, #12]
 80251fc:	693b      	ldr	r3, [r7, #16]
 80251fe:	1d1a      	adds	r2, r3, #4
 8025200:	797b      	ldrb	r3, [r7, #5]
 8025202:	3307      	adds	r3, #7
 8025204:	b2db      	uxtb	r3, r3
 8025206:	4619      	mov	r1, r3
 8025208:	4610      	mov	r0, r2
 802520a:	f000 f931 	bl	8025470 <CalculateFCS>
 802520e:	4603      	mov	r3, r0
 8025210:	7023      	strb	r3, [r4, #0]
	*tmp_ptr = 0x16;
 8025212:	68fb      	ldr	r3, [r7, #12]
 8025214:	2216      	movs	r2, #22
 8025216:	701a      	strb	r2, [r3, #0]
	TRANS_ON();
 8025218:	2201      	movs	r2, #1
 802521a:	2101      	movs	r1, #1
 802521c:	4818      	ldr	r0, [pc, #96]	; (8025280 <SendRequestMsg+0x168>)
 802521e:	f7ed fb5d 	bl	80128dc <HAL_GPIO_WritePin>
	HAL_UART_Transmit_DMA(&huart5, msg_ptr, msg_len);
 8025222:	7dfb      	ldrb	r3, [r7, #23]
 8025224:	b29b      	uxth	r3, r3
 8025226:	461a      	mov	r2, r3
 8025228:	6939      	ldr	r1, [r7, #16]
 802522a:	4816      	ldr	r0, [pc, #88]	; (8025284 <SendRequestMsg+0x16c>)
 802522c:	f7ee fca8 	bl	8013b80 <HAL_UART_Transmit_DMA>
	osDelay(4);
 8025230:	2004      	movs	r0, #4
 8025232:	f7ef fa7a 	bl	801472a <osDelay>
	uint8_t* DC;
	DC = (uint8_t*) pvPortMalloc(3);
 8025236:	2003      	movs	r0, #3
 8025238:	f7ef ffca 	bl	80151d0 <pvPortMalloc>
 802523c:	60b8      	str	r0, [r7, #8]
	DC[0] = 0xDC;
 802523e:	68bb      	ldr	r3, [r7, #8]
 8025240:	22dc      	movs	r2, #220	; 0xdc
 8025242:	701a      	strb	r2, [r3, #0]
	DC[1] = 0x02;
 8025244:	68bb      	ldr	r3, [r7, #8]
 8025246:	3301      	adds	r3, #1
 8025248:	2202      	movs	r2, #2
 802524a:	701a      	strb	r2, [r3, #0]
	DC[2] = 0x01;
 802524c:	68bb      	ldr	r3, [r7, #8]
 802524e:	3302      	adds	r3, #2
 8025250:	2201      	movs	r2, #1
 8025252:	701a      	strb	r2, [r3, #0]
	TRANS_ON();
 8025254:	2201      	movs	r2, #1
 8025256:	2101      	movs	r1, #1
 8025258:	4809      	ldr	r0, [pc, #36]	; (8025280 <SendRequestMsg+0x168>)
 802525a:	f7ed fb3f 	bl	80128dc <HAL_GPIO_WritePin>
	HAL_UART_Transmit_DMA(&huart5, DC, 3);
 802525e:	2203      	movs	r2, #3
 8025260:	68b9      	ldr	r1, [r7, #8]
 8025262:	4808      	ldr	r0, [pc, #32]	; (8025284 <SendRequestMsg+0x16c>)
 8025264:	f7ee fc8c 	bl	8013b80 <HAL_UART_Transmit_DMA>
	hprot.have_data_to_send = 0U;
 8025268:	4b07      	ldr	r3, [pc, #28]	; (8025288 <SendRequestMsg+0x170>)
 802526a:	2200      	movs	r2, #0
 802526c:	709a      	strb	r2, [r3, #2]
}
 802526e:	bf00      	nop
 8025270:	371c      	adds	r7, #28
 8025272:	46bd      	mov	sp, r7
 8025274:	bd90      	pop	{r4, r7, pc}
 8025276:	bf00      	nop
 8025278:	0802931c 	.word	0x0802931c
 802527c:	2000004c 	.word	0x2000004c
 8025280:	40021000 	.word	0x40021000
 8025284:	20011b50 	.word	0x20011b50
 8025288:	20011a2c 	.word	0x20011a2c

0802528c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 802528c:	b580      	push	{r7, lr}
 802528e:	b082      	sub	sp, #8
 8025290:	af00      	add	r7, sp, #0
 8025292:	6078      	str	r0, [r7, #4]
	if (huart == &huart5) {
 8025294:	687b      	ldr	r3, [r7, #4]
 8025296:	4a0c      	ldr	r2, [pc, #48]	; (80252c8 <HAL_UART_RxCpltCallback+0x3c>)
 8025298:	4293      	cmp	r3, r2
 802529a:	d111      	bne.n	80252c0 <HAL_UART_RxCpltCallback+0x34>
		CB_Write(&inbuf_UART, received_byte);
 802529c:	4b0b      	ldr	r3, [pc, #44]	; (80252cc <HAL_UART_RxCpltCallback+0x40>)
 802529e:	781b      	ldrb	r3, [r3, #0]
 80252a0:	4619      	mov	r1, r3
 80252a2:	480b      	ldr	r0, [pc, #44]	; (80252d0 <HAL_UART_RxCpltCallback+0x44>)
 80252a4:	f7fe fa1b 	bl	80236de <CB_Write>
		HAL_UART_Receive_IT(&huart5, &received_byte, 1);
 80252a8:	2201      	movs	r2, #1
 80252aa:	4908      	ldr	r1, [pc, #32]	; (80252cc <HAL_UART_RxCpltCallback+0x40>)
 80252ac:	4806      	ldr	r0, [pc, #24]	; (80252c8 <HAL_UART_RxCpltCallback+0x3c>)
 80252ae:	f7ee fc1a 	bl	8013ae6 <HAL_UART_Receive_IT>
		__HAL_TIM_SET_COUNTER(&htim8, 0x00U);
 80252b2:	4b08      	ldr	r3, [pc, #32]	; (80252d4 <HAL_UART_RxCpltCallback+0x48>)
 80252b4:	681b      	ldr	r3, [r3, #0]
 80252b6:	2200      	movs	r2, #0
 80252b8:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim8);
 80252ba:	4806      	ldr	r0, [pc, #24]	; (80252d4 <HAL_UART_RxCpltCallback+0x48>)
 80252bc:	f7ed ffa5 	bl	801320a <HAL_TIM_Base_Start_IT>
	}
}
 80252c0:	bf00      	nop
 80252c2:	3708      	adds	r7, #8
 80252c4:	46bd      	mov	sp, r7
 80252c6:	bd80      	pop	{r7, pc}
 80252c8:	20011b50 	.word	0x20011b50
 80252cc:	20011a18 	.word	0x20011a18
 80252d0:	20011a1c 	.word	0x20011a1c
 80252d4:	20011a78 	.word	0x20011a78

080252d8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80252d8:	b580      	push	{r7, lr}
 80252da:	b082      	sub	sp, #8
 80252dc:	af00      	add	r7, sp, #0
 80252de:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 80252e0:	4b23      	ldr	r3, [pc, #140]	; (8025370 <HAL_UART_TxCpltCallback+0x98>)
 80252e2:	2200      	movs	r2, #0
 80252e4:	601a      	str	r2, [r3, #0]
	if (huart == &huart5) {
 80252e6:	687b      	ldr	r3, [r7, #4]
 80252e8:	4a22      	ldr	r2, [pc, #136]	; (8025374 <HAL_UART_TxCpltCallback+0x9c>)
 80252ea:	4293      	cmp	r3, r2
 80252ec:	d11c      	bne.n	8025328 <HAL_UART_TxCpltCallback+0x50>
		TRANS_OFF();
 80252ee:	2200      	movs	r2, #0
 80252f0:	2101      	movs	r1, #1
 80252f2:	4821      	ldr	r0, [pc, #132]	; (8025378 <HAL_UART_TxCpltCallback+0xa0>)
 80252f4:	f7ed faf2 	bl	80128dc <HAL_GPIO_WritePin>
		xQueueSendFromISR(cleaner_queue, &(huart5.pTxBuffPtr),
 80252f8:	4b20      	ldr	r3, [pc, #128]	; (802537c <HAL_UART_TxCpltCallback+0xa4>)
 80252fa:	6818      	ldr	r0, [r3, #0]
 80252fc:	2300      	movs	r3, #0
 80252fe:	4a1c      	ldr	r2, [pc, #112]	; (8025370 <HAL_UART_TxCpltCallback+0x98>)
 8025300:	491f      	ldr	r1, [pc, #124]	; (8025380 <HAL_UART_TxCpltCallback+0xa8>)
 8025302:	f7f0 fbc9 	bl	8015a98 <xQueueGenericSendFromISR>
				&xHigherPriorityTaskWoken);
		if (xHigherPriorityTaskWoken == pdTRUE) {
 8025306:	4b1a      	ldr	r3, [pc, #104]	; (8025370 <HAL_UART_TxCpltCallback+0x98>)
 8025308:	681b      	ldr	r3, [r3, #0]
 802530a:	2b01      	cmp	r3, #1
 802530c:	d12b      	bne.n	8025366 <HAL_UART_TxCpltCallback+0x8e>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 802530e:	4b18      	ldr	r3, [pc, #96]	; (8025370 <HAL_UART_TxCpltCallback+0x98>)
 8025310:	681b      	ldr	r3, [r3, #0]
 8025312:	2b00      	cmp	r3, #0
 8025314:	d027      	beq.n	8025366 <HAL_UART_TxCpltCallback+0x8e>
 8025316:	4b1b      	ldr	r3, [pc, #108]	; (8025384 <HAL_UART_TxCpltCallback+0xac>)
 8025318:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802531c:	601a      	str	r2, [r3, #0]
 802531e:	f3bf 8f4f 	dsb	sy
 8025322:	f3bf 8f6f 	isb	sy
				&xHigherPriorityTaskWoken);
		if (xHigherPriorityTaskWoken == pdTRUE) {
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
		}
	}
}
 8025326:	e01e      	b.n	8025366 <HAL_UART_TxCpltCallback+0x8e>
	} else if (huart == hlog.interface) {
 8025328:	4b17      	ldr	r3, [pc, #92]	; (8025388 <HAL_UART_TxCpltCallback+0xb0>)
 802532a:	681a      	ldr	r2, [r3, #0]
 802532c:	687b      	ldr	r3, [r7, #4]
 802532e:	429a      	cmp	r2, r3
 8025330:	d119      	bne.n	8025366 <HAL_UART_TxCpltCallback+0x8e>
		xQueueSendFromISR(cleaner_queue, &(hlog.interface->pTxBuffPtr),
 8025332:	4b12      	ldr	r3, [pc, #72]	; (802537c <HAL_UART_TxCpltCallback+0xa4>)
 8025334:	6818      	ldr	r0, [r3, #0]
 8025336:	4b14      	ldr	r3, [pc, #80]	; (8025388 <HAL_UART_TxCpltCallback+0xb0>)
 8025338:	681b      	ldr	r3, [r3, #0]
 802533a:	f103 0120 	add.w	r1, r3, #32
 802533e:	2300      	movs	r3, #0
 8025340:	4a0b      	ldr	r2, [pc, #44]	; (8025370 <HAL_UART_TxCpltCallback+0x98>)
 8025342:	f7f0 fba9 	bl	8015a98 <xQueueGenericSendFromISR>
		if (xHigherPriorityTaskWoken == pdTRUE) {
 8025346:	4b0a      	ldr	r3, [pc, #40]	; (8025370 <HAL_UART_TxCpltCallback+0x98>)
 8025348:	681b      	ldr	r3, [r3, #0]
 802534a:	2b01      	cmp	r3, #1
 802534c:	d10b      	bne.n	8025366 <HAL_UART_TxCpltCallback+0x8e>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 802534e:	4b08      	ldr	r3, [pc, #32]	; (8025370 <HAL_UART_TxCpltCallback+0x98>)
 8025350:	681b      	ldr	r3, [r3, #0]
 8025352:	2b00      	cmp	r3, #0
 8025354:	d007      	beq.n	8025366 <HAL_UART_TxCpltCallback+0x8e>
 8025356:	4b0b      	ldr	r3, [pc, #44]	; (8025384 <HAL_UART_TxCpltCallback+0xac>)
 8025358:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 802535c:	601a      	str	r2, [r3, #0]
 802535e:	f3bf 8f4f 	dsb	sy
 8025362:	f3bf 8f6f 	isb	sy
}
 8025366:	bf00      	nop
 8025368:	3708      	adds	r7, #8
 802536a:	46bd      	mov	sp, r7
 802536c:	bd80      	pop	{r7, pc}
 802536e:	bf00      	nop
 8025370:	20009da4 	.word	0x20009da4
 8025374:	20011b50 	.word	0x20011b50
 8025378:	40021000 	.word	0x40021000
 802537c:	200119c0 	.word	0x200119c0
 8025380:	20011b70 	.word	0x20011b70
 8025384:	e000ed04 	.word	0xe000ed04
 8025388:	200119c4 	.word	0x200119c4

0802538c <StartProcessTask>:

void StartProcessTask(void const * argument) {
 802538c:	b580      	push	{r7, lr}
 802538e:	b084      	sub	sp, #16
 8025390:	af00      	add	r7, sp, #0
 8025392:	6078      	str	r0, [r7, #4]
	uint8_t len;
	static uint8_t cmd_data_buf[SIZE_OF_CMD_BUF];

	error_t err = NO_ERR;
 8025394:	2300      	movs	r3, #0
 8025396:	72fb      	strb	r3, [r7, #11]
	err = CB_Init(&inbuf_UART, UART_BUFF_SIZE);
 8025398:	f44f 7180 	mov.w	r1, #256	; 0x100
 802539c:	481c      	ldr	r0, [pc, #112]	; (8025410 <StartProcessTask+0x84>)
 802539e:	f7fe f964 	bl	802366a <CB_Init>
 80253a2:	4603      	mov	r3, r0
 80253a4:	72fb      	strb	r3, [r7, #11]
	if (err != NO_ERR) {
 80253a6:	7afb      	ldrb	r3, [r7, #11]
 80253a8:	2b00      	cmp	r3, #0
 80253aa:	d004      	beq.n	80253b6 <StartProcessTask+0x2a>
		LogText(SUB_SYS_MEMORY, LOG_LEV_ERR,
 80253ac:	4a19      	ldr	r2, [pc, #100]	; (8025414 <StartProcessTask+0x88>)
 80253ae:	2101      	movs	r1, #1
 80253b0:	2000      	movs	r0, #0
 80253b2:	f7ff fbab 	bl	8024b0c <LogText__>
				"Circular buffer allocation error.\r\n");
	}
	HAL_UART_Receive_IT(&huart5, &received_byte, 1);
 80253b6:	2201      	movs	r2, #1
 80253b8:	4917      	ldr	r1, [pc, #92]	; (8025418 <StartProcessTask+0x8c>)
 80253ba:	4818      	ldr	r0, [pc, #96]	; (802541c <StartProcessTask+0x90>)
 80253bc:	f7ee fb93 	bl	8013ae6 <HAL_UART_Receive_IT>
	for (;;) {
		xQueueReceive(frames_queue, &len, portMAX_DELAY);
 80253c0:	4b17      	ldr	r3, [pc, #92]	; (8025420 <StartProcessTask+0x94>)
 80253c2:	6818      	ldr	r0, [r3, #0]
 80253c4:	f107 010a 	add.w	r1, r7, #10
 80253c8:	2300      	movs	r3, #0
 80253ca:	f04f 32ff 	mov.w	r2, #4294967295
 80253ce:	f7f0 fc81 	bl	8015cd4 <xQueueGenericReceive>
		cmd_data_buf[SIZE_OF_CMD_BUF - 1] = len;
 80253d2:	7aba      	ldrb	r2, [r7, #10]
 80253d4:	4b13      	ldr	r3, [pc, #76]	; (8025424 <StartProcessTask+0x98>)
 80253d6:	f883 20ff 	strb.w	r2, [r3, #255]	; 0xff
		uint pos = 0;
 80253da:	2300      	movs	r3, #0
 80253dc:	60fb      	str	r3, [r7, #12]
		while (len) {
 80253de:	e00f      	b.n	8025400 <StartProcessTask+0x74>
			uint8_t ch;
			CB_Read(&inbuf_UART, &ch);
 80253e0:	f107 0309 	add.w	r3, r7, #9
 80253e4:	4619      	mov	r1, r3
 80253e6:	480a      	ldr	r0, [pc, #40]	; (8025410 <StartProcessTask+0x84>)
 80253e8:	f7fe f99f 	bl	802372a <CB_Read>
			--len;
 80253ec:	7abb      	ldrb	r3, [r7, #10]
 80253ee:	3b01      	subs	r3, #1
 80253f0:	b2db      	uxtb	r3, r3
 80253f2:	72bb      	strb	r3, [r7, #10]
			cmd_data_buf[pos++] = ch;
 80253f4:	68fb      	ldr	r3, [r7, #12]
 80253f6:	1c5a      	adds	r2, r3, #1
 80253f8:	60fa      	str	r2, [r7, #12]
 80253fa:	7a79      	ldrb	r1, [r7, #9]
 80253fc:	4a09      	ldr	r2, [pc, #36]	; (8025424 <StartProcessTask+0x98>)
 80253fe:	54d1      	strb	r1, [r2, r3]
		while (len) {
 8025400:	7abb      	ldrb	r3, [r7, #10]
 8025402:	2b00      	cmp	r3, #0
 8025404:	d1ec      	bne.n	80253e0 <StartProcessTask+0x54>
		}
		CommandParser(cmd_data_buf);
 8025406:	4807      	ldr	r0, [pc, #28]	; (8025424 <StartProcessTask+0x98>)
 8025408:	f000 f8a6 	bl	8025558 <CommandParser>
	for (;;) {
 802540c:	e7d8      	b.n	80253c0 <StartProcessTask+0x34>
 802540e:	bf00      	nop
 8025410:	20011a1c 	.word	0x20011a1c
 8025414:	08029340 	.word	0x08029340
 8025418:	20011a18 	.word	0x20011a18
 802541c:	20011b50 	.word	0x20011b50
 8025420:	200119b0 	.word	0x200119b0
 8025424:	20009da8 	.word	0x20009da8

08025428 <ProtocolSettingsInit>:
 *      Author: AZharkov
 */

#include "protocol.h"

void ProtocolSettingsInit(profibus_MPI_t* hp) {
 8025428:	b480      	push	{r7}
 802542a:	b083      	sub	sp, #12
 802542c:	af00      	add	r7, sp, #0
 802542e:	6078      	str	r0, [r7, #4]
	hp->own_address = hflash.own_addr;
 8025430:	4b0e      	ldr	r3, [pc, #56]	; (802546c <ProtocolSettingsInit+0x44>)
 8025432:	889b      	ldrh	r3, [r3, #4]
 8025434:	b2da      	uxtb	r2, r3
 8025436:	687b      	ldr	r3, [r7, #4]
 8025438:	701a      	strb	r2, [r3, #0]
	hp->speed = hflash.speed;
 802543a:	4b0c      	ldr	r3, [pc, #48]	; (802546c <ProtocolSettingsInit+0x44>)
 802543c:	681a      	ldr	r2, [r3, #0]
 802543e:	687b      	ldr	r3, [r7, #4]
 8025440:	605a      	str	r2, [r3, #4]
	hp->token_possession = 0U;
 8025442:	687b      	ldr	r3, [r7, #4]
 8025444:	2200      	movs	r2, #0
 8025446:	705a      	strb	r2, [r3, #1]
	hp->have_data_to_send = 0U;
 8025448:	687b      	ldr	r3, [r7, #4]
 802544a:	2200      	movs	r2, #0
 802544c:	709a      	strb	r2, [r3, #2]
	hp->wait_for_answer = 0U;
 802544e:	687b      	ldr	r3, [r7, #4]
 8025450:	2200      	movs	r2, #0
 8025452:	70da      	strb	r2, [r3, #3]
	hp->data_ptr = NULL;
 8025454:	687b      	ldr	r3, [r7, #4]
 8025456:	2200      	movs	r2, #0
 8025458:	609a      	str	r2, [r3, #8]
	hp->data_len = 0U;
 802545a:	687b      	ldr	r3, [r7, #4]
 802545c:	2200      	movs	r2, #0
 802545e:	731a      	strb	r2, [r3, #12]
}
 8025460:	bf00      	nop
 8025462:	370c      	adds	r7, #12
 8025464:	46bd      	mov	sp, r7
 8025466:	f85d 7b04 	ldr.w	r7, [sp], #4
 802546a:	4770      	bx	lr
 802546c:	2000e8b4 	.word	0x2000e8b4

08025470 <CalculateFCS>:

uint8_t CalculateFCS(uint8_t * buf, uint8_t len) {
 8025470:	b480      	push	{r7}
 8025472:	b085      	sub	sp, #20
 8025474:	af00      	add	r7, sp, #0
 8025476:	6078      	str	r0, [r7, #4]
 8025478:	460b      	mov	r3, r1
 802547a:	70fb      	strb	r3, [r7, #3]
	uint8_t result = 0;
 802547c:	2300      	movs	r3, #0
 802547e:	73fb      	strb	r3, [r7, #15]
	while (len--) {
 8025480:	e006      	b.n	8025490 <CalculateFCS+0x20>
		result += *buf++;
 8025482:	687b      	ldr	r3, [r7, #4]
 8025484:	1c5a      	adds	r2, r3, #1
 8025486:	607a      	str	r2, [r7, #4]
 8025488:	781a      	ldrb	r2, [r3, #0]
 802548a:	7bfb      	ldrb	r3, [r7, #15]
 802548c:	4413      	add	r3, r2
 802548e:	73fb      	strb	r3, [r7, #15]
	while (len--) {
 8025490:	78fb      	ldrb	r3, [r7, #3]
 8025492:	1e5a      	subs	r2, r3, #1
 8025494:	70fa      	strb	r2, [r7, #3]
 8025496:	2b00      	cmp	r3, #0
 8025498:	d1f3      	bne.n	8025482 <CalculateFCS+0x12>
	}
	return result;
 802549a:	7bfb      	ldrb	r3, [r7, #15]
}
 802549c:	4618      	mov	r0, r3
 802549e:	3714      	adds	r7, #20
 80254a0:	46bd      	mov	sp, r7
 80254a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80254a6:	4770      	bx	lr

080254a8 <TokenCmdProcessing>:

static inline error_t TokenCmdProcessing(telegram_t * tel) {
 80254a8:	b580      	push	{r7, lr}
 80254aa:	b082      	sub	sp, #8
 80254ac:	af00      	add	r7, sp, #0
 80254ae:	6078      	str	r0, [r7, #4]
	if (hprot.have_data_to_send == 0U) {
 80254b0:	4b13      	ldr	r3, [pc, #76]	; (8025500 <TokenCmdProcessing+0x58>)
 80254b2:	789b      	ldrb	r3, [r3, #2]
 80254b4:	b2db      	uxtb	r3, r3
 80254b6:	2b00      	cmp	r3, #0
 80254b8:	d10b      	bne.n	80254d2 <TokenCmdProcessing+0x2a>
		SendTokenMsg(tel->SA, hprot.own_address);
 80254ba:	687b      	ldr	r3, [r7, #4]
 80254bc:	791a      	ldrb	r2, [r3, #4]
 80254be:	4b10      	ldr	r3, [pc, #64]	; (8025500 <TokenCmdProcessing+0x58>)
 80254c0:	781b      	ldrb	r3, [r3, #0]
 80254c2:	4619      	mov	r1, r3
 80254c4:	4610      	mov	r0, r2
 80254c6:	f7ff fdb7 	bl	8025038 <SendTokenMsg>
		hprot.token_possession = 0U;
 80254ca:	4b0d      	ldr	r3, [pc, #52]	; (8025500 <TokenCmdProcessing+0x58>)
 80254cc:	2200      	movs	r2, #0
 80254ce:	705a      	strb	r2, [r3, #1]
 80254d0:	e010      	b.n	80254f4 <TokenCmdProcessing+0x4c>
	} else {
		hprot.token_possession = 1U;
 80254d2:	4b0b      	ldr	r3, [pc, #44]	; (8025500 <TokenCmdProcessing+0x58>)
 80254d4:	2201      	movs	r2, #1
 80254d6:	705a      	strb	r2, [r3, #1]
		SendRequestMsg(tel->SA,hprot.own_address,hprot.data_ptr,hprot.data_len);
 80254d8:	687b      	ldr	r3, [r7, #4]
 80254da:	7918      	ldrb	r0, [r3, #4]
 80254dc:	4b08      	ldr	r3, [pc, #32]	; (8025500 <TokenCmdProcessing+0x58>)
 80254de:	7819      	ldrb	r1, [r3, #0]
 80254e0:	4b07      	ldr	r3, [pc, #28]	; (8025500 <TokenCmdProcessing+0x58>)
 80254e2:	689a      	ldr	r2, [r3, #8]
 80254e4:	4b06      	ldr	r3, [pc, #24]	; (8025500 <TokenCmdProcessing+0x58>)
 80254e6:	7b1b      	ldrb	r3, [r3, #12]
 80254e8:	b2db      	uxtb	r3, r3
 80254ea:	f7ff fe15 	bl	8025118 <SendRequestMsg>
		hprot.have_data_to_send = 0U;
 80254ee:	4b04      	ldr	r3, [pc, #16]	; (8025500 <TokenCmdProcessing+0x58>)
 80254f0:	2200      	movs	r2, #0
 80254f2:	709a      	strb	r2, [r3, #2]
	}

	return NO_ERR;
 80254f4:	2300      	movs	r3, #0
}
 80254f6:	4618      	mov	r0, r3
 80254f8:	3708      	adds	r7, #8
 80254fa:	46bd      	mov	sp, r7
 80254fc:	bd80      	pop	{r7, pc}
 80254fe:	bf00      	nop
 8025500:	20011a2c 	.word	0x20011a2c

08025504 <NoDataCmdProcessing>:

static inline error_t NoDataCmdProcessing(telegram_t * tel) {
 8025504:	b580      	push	{r7, lr}
 8025506:	b082      	sub	sp, #8
 8025508:	af00      	add	r7, sp, #0
 802550a:	6078      	str	r0, [r7, #4]
	if (tel->FC == 0x49) {
 802550c:	687b      	ldr	r3, [r7, #4]
 802550e:	795b      	ldrb	r3, [r3, #5]
 8025510:	2b49      	cmp	r3, #73	; 0x49
 8025512:	d107      	bne.n	8025524 <NoDataCmdProcessing+0x20>
		SendNoDataMsg(tel->SA, tel->DA, 0x20);
 8025514:	687b      	ldr	r3, [r7, #4]
 8025516:	7918      	ldrb	r0, [r3, #4]
 8025518:	687b      	ldr	r3, [r7, #4]
 802551a:	78db      	ldrb	r3, [r3, #3]
 802551c:	2220      	movs	r2, #32
 802551e:	4619      	mov	r1, r3
 8025520:	f7ff fdb8 	bl	8025094 <SendNoDataMsg>
	}
	return NO_ERR;
 8025524:	2300      	movs	r3, #0
}
 8025526:	4618      	mov	r0, r3
 8025528:	3708      	adds	r7, #8
 802552a:	46bd      	mov	sp, r7
 802552c:	bd80      	pop	{r7, pc}

0802552e <VarDataCmdProcessing>:

static inline error_t VarDataCmdProcessing(telegram_t * tel) {
 802552e:	b580      	push	{r7, lr}
 8025530:	b082      	sub	sp, #8
 8025532:	af00      	add	r7, sp, #0
 8025534:	6078      	str	r0, [r7, #4]

	if (tel->PDU != NULL) {
 8025536:	687b      	ldr	r3, [r7, #4]
 8025538:	68db      	ldr	r3, [r3, #12]
 802553a:	2b00      	cmp	r3, #0
 802553c:	d007      	beq.n	802554e <VarDataCmdProcessing+0x20>
		vPortFree(tel->PDU);
 802553e:	687b      	ldr	r3, [r7, #4]
 8025540:	68db      	ldr	r3, [r3, #12]
 8025542:	4618      	mov	r0, r3
 8025544:	f7ef ff06 	bl	8015354 <vPortFree>
		tel->PDU = NULL;
 8025548:	687b      	ldr	r3, [r7, #4]
 802554a:	2200      	movs	r2, #0
 802554c:	60da      	str	r2, [r3, #12]
	}
	return NO_ERR;
 802554e:	2300      	movs	r3, #0
}
 8025550:	4618      	mov	r0, r3
 8025552:	3708      	adds	r7, #8
 8025554:	46bd      	mov	sp, r7
 8025556:	bd80      	pop	{r7, pc}

08025558 <CommandParser>:
static inline error_t FixDataCmdProcessing(telegram_t * tel) {

	return NO_ERR;
}

error_t CommandParser(uint8_t *buf) {
 8025558:	b580      	push	{r7, lr}
 802555a:	b084      	sub	sp, #16
 802555c:	af00      	add	r7, sp, #0
 802555e:	6078      	str	r0, [r7, #4]
	static telegram_t htel;
	htel.SD = *buf++;
 8025560:	687b      	ldr	r3, [r7, #4]
 8025562:	1c5a      	adds	r2, r3, #1
 8025564:	607a      	str	r2, [r7, #4]
 8025566:	781a      	ldrb	r2, [r3, #0]
 8025568:	4b80      	ldr	r3, [pc, #512]	; (802576c <CommandParser+0x214>)
 802556a:	701a      	strb	r2, [r3, #0]
	switch (htel.SD) {
 802556c:	4b7f      	ldr	r3, [pc, #508]	; (802576c <CommandParser+0x214>)
 802556e:	781b      	ldrb	r3, [r3, #0]
 8025570:	2b68      	cmp	r3, #104	; 0x68
 8025572:	d057      	beq.n	8025624 <CommandParser+0xcc>
 8025574:	2b68      	cmp	r3, #104	; 0x68
 8025576:	dc02      	bgt.n	802557e <CommandParser+0x26>
 8025578:	2b10      	cmp	r3, #16
 802557a:	d01d      	beq.n	80255b8 <CommandParser+0x60>
 802557c:	e0ee      	b.n	802575c <CommandParser+0x204>
 802557e:	2ba2      	cmp	r3, #162	; 0xa2
 8025580:	f000 80ee 	beq.w	8025760 <CommandParser+0x208>
 8025584:	2bdc      	cmp	r3, #220	; 0xdc
 8025586:	f040 80e9 	bne.w	802575c <CommandParser+0x204>
	case 0xDC: /* Token  */
		/* Format: |SD4|DA|SA|*/
		htel.DA = *buf++;
 802558a:	687b      	ldr	r3, [r7, #4]
 802558c:	1c5a      	adds	r2, r3, #1
 802558e:	607a      	str	r2, [r7, #4]
 8025590:	781a      	ldrb	r2, [r3, #0]
 8025592:	4b76      	ldr	r3, [pc, #472]	; (802576c <CommandParser+0x214>)
 8025594:	70da      	strb	r2, [r3, #3]
		if (htel.DA != hprot.own_address) {
 8025596:	4b75      	ldr	r3, [pc, #468]	; (802576c <CommandParser+0x214>)
 8025598:	78da      	ldrb	r2, [r3, #3]
 802559a:	4b75      	ldr	r3, [pc, #468]	; (8025770 <CommandParser+0x218>)
 802559c:	781b      	ldrb	r3, [r3, #0]
 802559e:	429a      	cmp	r2, r3
 80255a0:	d001      	beq.n	80255a6 <CommandParser+0x4e>
			return NO_ERR;
 80255a2:	2300      	movs	r3, #0
 80255a4:	e0de      	b.n	8025764 <CommandParser+0x20c>
		}
		htel.SA = *buf;
 80255a6:	687b      	ldr	r3, [r7, #4]
 80255a8:	781a      	ldrb	r2, [r3, #0]
 80255aa:	4b70      	ldr	r3, [pc, #448]	; (802576c <CommandParser+0x214>)
 80255ac:	711a      	strb	r2, [r3, #4]
		return TokenCmdProcessing(&htel);
 80255ae:	486f      	ldr	r0, [pc, #444]	; (802576c <CommandParser+0x214>)
 80255b0:	f7ff ff7a 	bl	80254a8 <TokenCmdProcessing>
 80255b4:	4603      	mov	r3, r0
 80255b6:	e0d5      	b.n	8025764 <CommandParser+0x20c>
		break;
	case 0x10: /* No data */
		/* Format: |SD1|DA|SA|FC|FCS|ED| */
		if (CalculateFCS(buf, 3) != *(buf + 3)) {
 80255b8:	2103      	movs	r1, #3
 80255ba:	6878      	ldr	r0, [r7, #4]
 80255bc:	f7ff ff58 	bl	8025470 <CalculateFCS>
 80255c0:	4603      	mov	r3, r0
 80255c2:	461a      	mov	r2, r3
 80255c4:	687b      	ldr	r3, [r7, #4]
 80255c6:	3303      	adds	r3, #3
 80255c8:	781b      	ldrb	r3, [r3, #0]
 80255ca:	429a      	cmp	r2, r3
 80255cc:	d001      	beq.n	80255d2 <CommandParser+0x7a>
			return FCS_ERR;
 80255ce:	2307      	movs	r3, #7
 80255d0:	e0c8      	b.n	8025764 <CommandParser+0x20c>
		}
		htel.DA = *buf++;
 80255d2:	687b      	ldr	r3, [r7, #4]
 80255d4:	1c5a      	adds	r2, r3, #1
 80255d6:	607a      	str	r2, [r7, #4]
 80255d8:	781a      	ldrb	r2, [r3, #0]
 80255da:	4b64      	ldr	r3, [pc, #400]	; (802576c <CommandParser+0x214>)
 80255dc:	70da      	strb	r2, [r3, #3]
		if (htel.DA != hprot.own_address) {
 80255de:	4b63      	ldr	r3, [pc, #396]	; (802576c <CommandParser+0x214>)
 80255e0:	78da      	ldrb	r2, [r3, #3]
 80255e2:	4b63      	ldr	r3, [pc, #396]	; (8025770 <CommandParser+0x218>)
 80255e4:	781b      	ldrb	r3, [r3, #0]
 80255e6:	429a      	cmp	r2, r3
 80255e8:	d001      	beq.n	80255ee <CommandParser+0x96>
			return NO_ERR;
 80255ea:	2300      	movs	r3, #0
 80255ec:	e0ba      	b.n	8025764 <CommandParser+0x20c>
		}
		htel.SA = *buf++;
 80255ee:	687b      	ldr	r3, [r7, #4]
 80255f0:	1c5a      	adds	r2, r3, #1
 80255f2:	607a      	str	r2, [r7, #4]
 80255f4:	781a      	ldrb	r2, [r3, #0]
 80255f6:	4b5d      	ldr	r3, [pc, #372]	; (802576c <CommandParser+0x214>)
 80255f8:	711a      	strb	r2, [r3, #4]
		htel.FC = *buf++;
 80255fa:	687b      	ldr	r3, [r7, #4]
 80255fc:	1c5a      	adds	r2, r3, #1
 80255fe:	607a      	str	r2, [r7, #4]
 8025600:	781a      	ldrb	r2, [r3, #0]
 8025602:	4b5a      	ldr	r3, [pc, #360]	; (802576c <CommandParser+0x214>)
 8025604:	715a      	strb	r2, [r3, #5]
		htel.FCS = *buf++;
 8025606:	687b      	ldr	r3, [r7, #4]
 8025608:	1c5a      	adds	r2, r3, #1
 802560a:	607a      	str	r2, [r7, #4]
 802560c:	781a      	ldrb	r2, [r3, #0]
 802560e:	4b57      	ldr	r3, [pc, #348]	; (802576c <CommandParser+0x214>)
 8025610:	741a      	strb	r2, [r3, #16]
		htel.ED = *buf;
 8025612:	687b      	ldr	r3, [r7, #4]
 8025614:	781a      	ldrb	r2, [r3, #0]
 8025616:	4b55      	ldr	r3, [pc, #340]	; (802576c <CommandParser+0x214>)
 8025618:	745a      	strb	r2, [r3, #17]
		return NoDataCmdProcessing(&htel);
 802561a:	4854      	ldr	r0, [pc, #336]	; (802576c <CommandParser+0x214>)
 802561c:	f7ff ff72 	bl	8025504 <NoDataCmdProcessing>
 8025620:	4603      	mov	r3, r0
 8025622:	e09f      	b.n	8025764 <CommandParser+0x20c>
		break;
	case 0x68:
		/* Variable length data */
		/* Format by wiki: |SD2|LE|LEr|SD2|DA|SA|FC|DSAP|SSAP|PDU|FCS|ED| */
		/* Real MPI frame: |SD2|LE|LEr|SD2|DA|SA|FC|DSAP|SSAP|F1/[B0|0x]|RN|PDU|FCS|ED| */
		htel.LE = *buf++;
 8025624:	687b      	ldr	r3, [r7, #4]
 8025626:	1c5a      	adds	r2, r3, #1
 8025628:	607a      	str	r2, [r7, #4]
 802562a:	781a      	ldrb	r2, [r3, #0]
 802562c:	4b4f      	ldr	r3, [pc, #316]	; (802576c <CommandParser+0x214>)
 802562e:	705a      	strb	r2, [r3, #1]
		htel.LEr = *buf++;
 8025630:	687b      	ldr	r3, [r7, #4]
 8025632:	1c5a      	adds	r2, r3, #1
 8025634:	607a      	str	r2, [r7, #4]
 8025636:	781a      	ldrb	r2, [r3, #0]
 8025638:	4b4c      	ldr	r3, [pc, #304]	; (802576c <CommandParser+0x214>)
 802563a:	709a      	strb	r2, [r3, #2]
		buf++;
 802563c:	687b      	ldr	r3, [r7, #4]
 802563e:	3301      	adds	r3, #1
 8025640:	607b      	str	r3, [r7, #4]
		if (htel.LE != htel.LEr) {
 8025642:	4b4a      	ldr	r3, [pc, #296]	; (802576c <CommandParser+0x214>)
 8025644:	785a      	ldrb	r2, [r3, #1]
 8025646:	4b49      	ldr	r3, [pc, #292]	; (802576c <CommandParser+0x214>)
 8025648:	789b      	ldrb	r3, [r3, #2]
 802564a:	429a      	cmp	r2, r3
 802564c:	d001      	beq.n	8025652 <CommandParser+0xfa>
			return FRAME_ERR;
 802564e:	2306      	movs	r3, #6
 8025650:	e088      	b.n	8025764 <CommandParser+0x20c>
		}
		if (CalculateFCS(buf, htel.LE) != *(buf + htel.LE)) {
 8025652:	4b46      	ldr	r3, [pc, #280]	; (802576c <CommandParser+0x214>)
 8025654:	785b      	ldrb	r3, [r3, #1]
 8025656:	4619      	mov	r1, r3
 8025658:	6878      	ldr	r0, [r7, #4]
 802565a:	f7ff ff09 	bl	8025470 <CalculateFCS>
 802565e:	4603      	mov	r3, r0
 8025660:	461a      	mov	r2, r3
 8025662:	4b42      	ldr	r3, [pc, #264]	; (802576c <CommandParser+0x214>)
 8025664:	785b      	ldrb	r3, [r3, #1]
 8025666:	4619      	mov	r1, r3
 8025668:	687b      	ldr	r3, [r7, #4]
 802566a:	440b      	add	r3, r1
 802566c:	781b      	ldrb	r3, [r3, #0]
 802566e:	429a      	cmp	r2, r3
 8025670:	d001      	beq.n	8025676 <CommandParser+0x11e>
			return FCS_ERR;
 8025672:	2307      	movs	r3, #7
 8025674:	e076      	b.n	8025764 <CommandParser+0x20c>
		}
		htel.DA = *buf++;
 8025676:	687b      	ldr	r3, [r7, #4]
 8025678:	1c5a      	adds	r2, r3, #1
 802567a:	607a      	str	r2, [r7, #4]
 802567c:	781a      	ldrb	r2, [r3, #0]
 802567e:	4b3b      	ldr	r3, [pc, #236]	; (802576c <CommandParser+0x214>)
 8025680:	70da      	strb	r2, [r3, #3]
		if ((htel.DA & 0x7F) != hprot.own_address) { /* Broadcast message */
 8025682:	4b3a      	ldr	r3, [pc, #232]	; (802576c <CommandParser+0x214>)
 8025684:	78db      	ldrb	r3, [r3, #3]
 8025686:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802568a:	4a39      	ldr	r2, [pc, #228]	; (8025770 <CommandParser+0x218>)
 802568c:	7812      	ldrb	r2, [r2, #0]
 802568e:	4293      	cmp	r3, r2
 8025690:	d001      	beq.n	8025696 <CommandParser+0x13e>
			return NO_ERR;
 8025692:	2300      	movs	r3, #0
 8025694:	e066      	b.n	8025764 <CommandParser+0x20c>
		}
		htel.SA = *buf++;
 8025696:	687b      	ldr	r3, [r7, #4]
 8025698:	1c5a      	adds	r2, r3, #1
 802569a:	607a      	str	r2, [r7, #4]
 802569c:	781a      	ldrb	r2, [r3, #0]
 802569e:	4b33      	ldr	r3, [pc, #204]	; (802576c <CommandParser+0x214>)
 80256a0:	711a      	strb	r2, [r3, #4]
		htel.FC = *buf++;
 80256a2:	687b      	ldr	r3, [r7, #4]
 80256a4:	1c5a      	adds	r2, r3, #1
 80256a6:	607a      	str	r2, [r7, #4]
 80256a8:	781a      	ldrb	r2, [r3, #0]
 80256aa:	4b30      	ldr	r3, [pc, #192]	; (802576c <CommandParser+0x214>)
 80256ac:	715a      	strb	r2, [r3, #5]
		htel.DSAP = *buf++;
 80256ae:	687b      	ldr	r3, [r7, #4]
 80256b0:	1c5a      	adds	r2, r3, #1
 80256b2:	607a      	str	r2, [r7, #4]
 80256b4:	781a      	ldrb	r2, [r3, #0]
 80256b6:	4b2d      	ldr	r3, [pc, #180]	; (802576c <CommandParser+0x214>)
 80256b8:	719a      	strb	r2, [r3, #6]
		htel.SSAP = *buf++;
 80256ba:	687b      	ldr	r3, [r7, #4]
 80256bc:	1c5a      	adds	r2, r3, #1
 80256be:	607a      	str	r2, [r7, #4]
 80256c0:	781a      	ldrb	r2, [r3, #0]
 80256c2:	4b2a      	ldr	r3, [pc, #168]	; (802576c <CommandParser+0x214>)
 80256c4:	71da      	strb	r2, [r3, #7]
		htel.UK1 = *buf++;
 80256c6:	687b      	ldr	r3, [r7, #4]
 80256c8:	1c5a      	adds	r2, r3, #1
 80256ca:	607a      	str	r2, [r7, #4]
 80256cc:	781a      	ldrb	r2, [r3, #0]
 80256ce:	4b27      	ldr	r3, [pc, #156]	; (802576c <CommandParser+0x214>)
 80256d0:	721a      	strb	r2, [r3, #8]
		if (htel.UK1 == 0xB0) {
 80256d2:	4b26      	ldr	r3, [pc, #152]	; (802576c <CommandParser+0x214>)
 80256d4:	7a1b      	ldrb	r3, [r3, #8]
 80256d6:	2bb0      	cmp	r3, #176	; 0xb0
 80256d8:	d116      	bne.n	8025708 <CommandParser+0x1b0>
			htel.UK2 = *buf++;
 80256da:	687b      	ldr	r3, [r7, #4]
 80256dc:	1c5a      	adds	r2, r3, #1
 80256de:	607a      	str	r2, [r7, #4]
 80256e0:	781a      	ldrb	r2, [r3, #0]
 80256e2:	4b22      	ldr	r3, [pc, #136]	; (802576c <CommandParser+0x214>)
 80256e4:	725a      	strb	r2, [r3, #9]
			htel.RN = *buf++;
 80256e6:	687b      	ldr	r3, [r7, #4]
 80256e8:	1c5a      	adds	r2, r3, #1
 80256ea:	607a      	str	r2, [r7, #4]
 80256ec:	781a      	ldrb	r2, [r3, #0]
 80256ee:	4b1f      	ldr	r3, [pc, #124]	; (802576c <CommandParser+0x214>)
 80256f0:	729a      	strb	r2, [r3, #10]
			htel.FCS = *buf++;
 80256f2:	687b      	ldr	r3, [r7, #4]
 80256f4:	1c5a      	adds	r2, r3, #1
 80256f6:	607a      	str	r2, [r7, #4]
 80256f8:	781a      	ldrb	r2, [r3, #0]
 80256fa:	4b1c      	ldr	r3, [pc, #112]	; (802576c <CommandParser+0x214>)
 80256fc:	741a      	strb	r2, [r3, #16]
			htel.ED = *buf;
 80256fe:	687b      	ldr	r3, [r7, #4]
 8025700:	781a      	ldrb	r2, [r3, #0]
 8025702:	4b1a      	ldr	r3, [pc, #104]	; (802576c <CommandParser+0x214>)
 8025704:	745a      	strb	r2, [r3, #17]
 8025706:	e024      	b.n	8025752 <CommandParser+0x1fa>
		} else {
			htel.RN = *buf++;
 8025708:	687b      	ldr	r3, [r7, #4]
 802570a:	1c5a      	adds	r2, r3, #1
 802570c:	607a      	str	r2, [r7, #4]
 802570e:	781a      	ldrb	r2, [r3, #0]
 8025710:	4b16      	ldr	r3, [pc, #88]	; (802576c <CommandParser+0x214>)
 8025712:	729a      	strb	r2, [r3, #10]
			uint pdu_size = htel.LE - 7;
 8025714:	4b15      	ldr	r3, [pc, #84]	; (802576c <CommandParser+0x214>)
 8025716:	785b      	ldrb	r3, [r3, #1]
 8025718:	3b07      	subs	r3, #7
 802571a:	60fb      	str	r3, [r7, #12]
			htel.PDU = (uint8_t*) pvPortMalloc(pdu_size);
 802571c:	68f8      	ldr	r0, [r7, #12]
 802571e:	f7ef fd57 	bl	80151d0 <pvPortMalloc>
 8025722:	4602      	mov	r2, r0
 8025724:	4b11      	ldr	r3, [pc, #68]	; (802576c <CommandParser+0x214>)
 8025726:	60da      	str	r2, [r3, #12]
			memcpy(htel.PDU, buf, pdu_size);
 8025728:	4b10      	ldr	r3, [pc, #64]	; (802576c <CommandParser+0x214>)
 802572a:	68db      	ldr	r3, [r3, #12]
 802572c:	68fa      	ldr	r2, [r7, #12]
 802572e:	6879      	ldr	r1, [r7, #4]
 8025730:	4618      	mov	r0, r3
 8025732:	f001 f8b0 	bl	8026896 <memcpy>
			buf += pdu_size;
 8025736:	687a      	ldr	r2, [r7, #4]
 8025738:	68fb      	ldr	r3, [r7, #12]
 802573a:	4413      	add	r3, r2
 802573c:	607b      	str	r3, [r7, #4]
			htel.FCS = *buf++;
 802573e:	687b      	ldr	r3, [r7, #4]
 8025740:	1c5a      	adds	r2, r3, #1
 8025742:	607a      	str	r2, [r7, #4]
 8025744:	781a      	ldrb	r2, [r3, #0]
 8025746:	4b09      	ldr	r3, [pc, #36]	; (802576c <CommandParser+0x214>)
 8025748:	741a      	strb	r2, [r3, #16]
			htel.ED = *buf;
 802574a:	687b      	ldr	r3, [r7, #4]
 802574c:	781a      	ldrb	r2, [r3, #0]
 802574e:	4b07      	ldr	r3, [pc, #28]	; (802576c <CommandParser+0x214>)
 8025750:	745a      	strb	r2, [r3, #17]
		}
		return VarDataCmdProcessing(&htel);
 8025752:	4806      	ldr	r0, [pc, #24]	; (802576c <CommandParser+0x214>)
 8025754:	f7ff feeb 	bl	802552e <VarDataCmdProcessing>
 8025758:	4603      	mov	r3, r0
 802575a:	e003      	b.n	8025764 <CommandParser+0x20c>
		break;
	case 0xA2:
		/* Fixed length data */
		break;
	default:
		return UNKNOWN_SD_ERR;
 802575c:	2305      	movs	r3, #5
 802575e:	e001      	b.n	8025764 <CommandParser+0x20c>
		break;
 8025760:	bf00      	nop
	}
	return NO_ERR;
 8025762:	2300      	movs	r3, #0
}
 8025764:	4618      	mov	r0, r3
 8025766:	3710      	adds	r7, #16
 8025768:	46bd      	mov	sp, r7
 802576a:	bd80      	pop	{r7, pc}
 802576c:	20009ea8 	.word	0x20009ea8
 8025770:	20011a2c 	.word	0x20011a2c

08025774 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8025774:	b580      	push	{r7, lr}
 8025776:	b082      	sub	sp, #8
 8025778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802577a:	2300      	movs	r3, #0
 802577c:	607b      	str	r3, [r7, #4]
 802577e:	4a12      	ldr	r2, [pc, #72]	; (80257c8 <HAL_MspInit+0x54>)
 8025780:	4b11      	ldr	r3, [pc, #68]	; (80257c8 <HAL_MspInit+0x54>)
 8025782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8025784:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8025788:	6453      	str	r3, [r2, #68]	; 0x44
 802578a:	4b0f      	ldr	r3, [pc, #60]	; (80257c8 <HAL_MspInit+0x54>)
 802578c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802578e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8025792:	607b      	str	r3, [r7, #4]
 8025794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8025796:	2300      	movs	r3, #0
 8025798:	603b      	str	r3, [r7, #0]
 802579a:	4a0b      	ldr	r2, [pc, #44]	; (80257c8 <HAL_MspInit+0x54>)
 802579c:	4b0a      	ldr	r3, [pc, #40]	; (80257c8 <HAL_MspInit+0x54>)
 802579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80257a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80257a4:	6413      	str	r3, [r2, #64]	; 0x40
 80257a6:	4b08      	ldr	r3, [pc, #32]	; (80257c8 <HAL_MspInit+0x54>)
 80257a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80257aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80257ae:	603b      	str	r3, [r7, #0]
 80257b0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80257b2:	2200      	movs	r2, #0
 80257b4:	210f      	movs	r1, #15
 80257b6:	f06f 0001 	mvn.w	r0, #1
 80257ba:	f7ea ff0b 	bl	80105d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80257be:	bf00      	nop
 80257c0:	3708      	adds	r7, #8
 80257c2:	46bd      	mov	sp, r7
 80257c4:	bd80      	pop	{r7, pc}
 80257c6:	bf00      	nop
 80257c8:	40023800 	.word	0x40023800

080257cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80257cc:	b580      	push	{r7, lr}
 80257ce:	b08c      	sub	sp, #48	; 0x30
 80257d0:	af00      	add	r7, sp, #0
 80257d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80257d4:	2300      	movs	r3, #0
 80257d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80257d8:	2300      	movs	r3, #0
 80257da:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 80257dc:	2200      	movs	r2, #0
 80257de:	6879      	ldr	r1, [r7, #4]
 80257e0:	2019      	movs	r0, #25
 80257e2:	f7ea fef7 	bl	80105d4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 80257e6:	2019      	movs	r0, #25
 80257e8:	f7ea ff10 	bl	801060c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80257ec:	2300      	movs	r3, #0
 80257ee:	60fb      	str	r3, [r7, #12]
 80257f0:	4a1f      	ldr	r2, [pc, #124]	; (8025870 <HAL_InitTick+0xa4>)
 80257f2:	4b1f      	ldr	r3, [pc, #124]	; (8025870 <HAL_InitTick+0xa4>)
 80257f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80257f6:	f043 0301 	orr.w	r3, r3, #1
 80257fa:	6453      	str	r3, [r2, #68]	; 0x44
 80257fc:	4b1c      	ldr	r3, [pc, #112]	; (8025870 <HAL_InitTick+0xa4>)
 80257fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8025800:	f003 0301 	and.w	r3, r3, #1
 8025804:	60fb      	str	r3, [r7, #12]
 8025806:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8025808:	f107 0210 	add.w	r2, r7, #16
 802580c:	f107 0314 	add.w	r3, r7, #20
 8025810:	4611      	mov	r1, r2
 8025812:	4618      	mov	r0, r3
 8025814:	f7ed fc9c 	bl	8013150 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8025818:	f7ed fc86 	bl	8013128 <HAL_RCC_GetPCLK2Freq>
 802581c:	4603      	mov	r3, r0
 802581e:	005b      	lsls	r3, r3, #1
 8025820:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8025822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025824:	4a13      	ldr	r2, [pc, #76]	; (8025874 <HAL_InitTick+0xa8>)
 8025826:	fba2 2303 	umull	r2, r3, r2, r3
 802582a:	0c9b      	lsrs	r3, r3, #18
 802582c:	3b01      	subs	r3, #1
 802582e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8025830:	4b11      	ldr	r3, [pc, #68]	; (8025878 <HAL_InitTick+0xac>)
 8025832:	4a12      	ldr	r2, [pc, #72]	; (802587c <HAL_InitTick+0xb0>)
 8025834:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8025836:	4b10      	ldr	r3, [pc, #64]	; (8025878 <HAL_InitTick+0xac>)
 8025838:	f240 32e7 	movw	r2, #999	; 0x3e7
 802583c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 802583e:	4a0e      	ldr	r2, [pc, #56]	; (8025878 <HAL_InitTick+0xac>)
 8025840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8025842:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8025844:	4b0c      	ldr	r3, [pc, #48]	; (8025878 <HAL_InitTick+0xac>)
 8025846:	2200      	movs	r2, #0
 8025848:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 802584a:	4b0b      	ldr	r3, [pc, #44]	; (8025878 <HAL_InitTick+0xac>)
 802584c:	2200      	movs	r2, #0
 802584e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8025850:	4809      	ldr	r0, [pc, #36]	; (8025878 <HAL_InitTick+0xac>)
 8025852:	f7ed fcaf 	bl	80131b4 <HAL_TIM_Base_Init>
 8025856:	4603      	mov	r3, r0
 8025858:	2b00      	cmp	r3, #0
 802585a:	d104      	bne.n	8025866 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 802585c:	4806      	ldr	r0, [pc, #24]	; (8025878 <HAL_InitTick+0xac>)
 802585e:	f7ed fcd4 	bl	801320a <HAL_TIM_Base_Start_IT>
 8025862:	4603      	mov	r3, r0
 8025864:	e000      	b.n	8025868 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8025866:	2301      	movs	r3, #1
}
 8025868:	4618      	mov	r0, r3
 802586a:	3730      	adds	r7, #48	; 0x30
 802586c:	46bd      	mov	sp, r7
 802586e:	bd80      	pop	{r7, pc}
 8025870:	40023800 	.word	0x40023800
 8025874:	431bde83 	.word	0x431bde83
 8025878:	20011a3c 	.word	0x20011a3c
 802587c:	40010000 	.word	0x40010000

08025880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8025880:	b480      	push	{r7}
 8025882:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8025884:	bf00      	nop
 8025886:	46bd      	mov	sp, r7
 8025888:	f85d 7b04 	ldr.w	r7, [sp], #4
 802588c:	4770      	bx	lr

0802588e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802588e:	b480      	push	{r7}
 8025890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8025892:	e7fe      	b.n	8025892 <HardFault_Handler+0x4>

08025894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8025894:	b480      	push	{r7}
 8025896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8025898:	e7fe      	b.n	8025898 <MemManage_Handler+0x4>

0802589a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 802589a:	b480      	push	{r7}
 802589c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802589e:	e7fe      	b.n	802589e <BusFault_Handler+0x4>

080258a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80258a0:	b480      	push	{r7}
 80258a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80258a4:	e7fe      	b.n	80258a4 <UsageFault_Handler+0x4>

080258a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80258a6:	b480      	push	{r7}
 80258a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80258aa:	bf00      	nop
 80258ac:	46bd      	mov	sp, r7
 80258ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80258b2:	4770      	bx	lr

080258b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80258b4:	b580      	push	{r7, lr}
 80258b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80258b8:	4802      	ldr	r0, [pc, #8]	; (80258c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80258ba:	f7ed fcec 	bl	8013296 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80258be:	bf00      	nop
 80258c0:	bd80      	pop	{r7, pc}
 80258c2:	bf00      	nop
 80258c4:	20011a3c 	.word	0x20011a3c

080258c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80258c8:	b580      	push	{r7, lr}
 80258ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80258cc:	4802      	ldr	r0, [pc, #8]	; (80258d8 <USART1_IRQHandler+0x10>)
 80258ce:	f7ee f9c3 	bl	8013c58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80258d2:	bf00      	nop
 80258d4:	bd80      	pop	{r7, pc}
 80258d6:	bf00      	nop
 80258d8:	20011b90 	.word	0x20011b90

080258dc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80258dc:	b580      	push	{r7, lr}
 80258de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80258e0:	4802      	ldr	r0, [pc, #8]	; (80258ec <TIM8_UP_TIM13_IRQHandler+0x10>)
 80258e2:	f7ed fcd8 	bl	8013296 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80258e6:	bf00      	nop
 80258e8:	bd80      	pop	{r7, pc}
 80258ea:	bf00      	nop
 80258ec:	20011a78 	.word	0x20011a78

080258f0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80258f0:	b580      	push	{r7, lr}
 80258f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 80258f4:	4802      	ldr	r0, [pc, #8]	; (8025900 <DMA1_Stream7_IRQHandler+0x10>)
 80258f6:	f7eb f821 	bl	801093c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80258fa:	bf00      	nop
 80258fc:	bd80      	pop	{r7, pc}
 80258fe:	bf00      	nop
 8025900:	20011bd0 	.word	0x20011bd0

08025904 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8025904:	b580      	push	{r7, lr}
 8025906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8025908:	4802      	ldr	r0, [pc, #8]	; (8025914 <UART5_IRQHandler+0x10>)
 802590a:	f7ee f9a5 	bl	8013c58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 802590e:	bf00      	nop
 8025910:	bd80      	pop	{r7, pc}
 8025912:	bf00      	nop
 8025914:	20011b50 	.word	0x20011b50

08025918 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8025918:	b580      	push	{r7, lr}
 802591a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 802591c:	4802      	ldr	r0, [pc, #8]	; (8025928 <TIM7_IRQHandler+0x10>)
 802591e:	f7ed fcba 	bl	8013296 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8025922:	bf00      	nop
 8025924:	bd80      	pop	{r7, pc}
 8025926:	bf00      	nop
 8025928:	20011ab4 	.word	0x20011ab4

0802592c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 802592c:	b580      	push	{r7, lr}
 802592e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8025930:	4802      	ldr	r0, [pc, #8]	; (802593c <ETH_IRQHandler+0x10>)
 8025932:	f7eb fe51 	bl	80115d8 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8025936:	bf00      	nop
 8025938:	bd80      	pop	{r7, pc}
 802593a:	bf00      	nop
 802593c:	20010190 	.word	0x20010190

08025940 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8025940:	b580      	push	{r7, lr}
 8025942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8025944:	4802      	ldr	r0, [pc, #8]	; (8025950 <DMA2_Stream7_IRQHandler+0x10>)
 8025946:	f7ea fff9 	bl	801093c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 802594a:	bf00      	nop
 802594c:	bd80      	pop	{r7, pc}
 802594e:	bf00      	nop
 8025950:	20011af0 	.word	0x20011af0

08025954 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8025954:	b480      	push	{r7}
 8025956:	b083      	sub	sp, #12
 8025958:	af00      	add	r7, sp, #0
 802595a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 802595c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8025960:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8025964:	f003 0301 	and.w	r3, r3, #1
 8025968:	2b00      	cmp	r3, #0
 802596a:	d013      	beq.n	8025994 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 802596c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8025970:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8025974:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8025978:	2b00      	cmp	r3, #0
 802597a:	d00b      	beq.n	8025994 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 802597c:	e000      	b.n	8025980 <ITM_SendChar+0x2c>
  __ASM volatile ("nop");
 802597e:	bf00      	nop
 8025980:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8025984:	681b      	ldr	r3, [r3, #0]
 8025986:	2b00      	cmp	r3, #0
 8025988:	d0f9      	beq.n	802597e <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 802598a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 802598e:	687a      	ldr	r2, [r7, #4]
 8025990:	b2d2      	uxtb	r2, r2
 8025992:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8025994:	687b      	ldr	r3, [r7, #4]
}
 8025996:	4618      	mov	r0, r3
 8025998:	370c      	adds	r7, #12
 802599a:	46bd      	mov	sp, r7
 802599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80259a0:	4770      	bx	lr

080259a2 <_write>:
	}

	return len;
}

int _write(int file, char *ptr, int len) {
 80259a2:	b580      	push	{r7, lr}
 80259a4:	b086      	sub	sp, #24
 80259a6:	af00      	add	r7, sp, #0
 80259a8:	60f8      	str	r0, [r7, #12]
 80259aa:	60b9      	str	r1, [r7, #8]
 80259ac:	607a      	str	r2, [r7, #4]
	int i = 0;
 80259ae:	2300      	movs	r3, #0
 80259b0:	617b      	str	r3, [r7, #20]
	for (i = 0; i < len; i++)
 80259b2:	2300      	movs	r3, #0
 80259b4:	617b      	str	r3, [r7, #20]
 80259b6:	e009      	b.n	80259cc <_write+0x2a>
		ITM_SendChar((*ptr++));
 80259b8:	68bb      	ldr	r3, [r7, #8]
 80259ba:	1c5a      	adds	r2, r3, #1
 80259bc:	60ba      	str	r2, [r7, #8]
 80259be:	781b      	ldrb	r3, [r3, #0]
 80259c0:	4618      	mov	r0, r3
 80259c2:	f7ff ffc7 	bl	8025954 <ITM_SendChar>
	for (i = 0; i < len; i++)
 80259c6:	697b      	ldr	r3, [r7, #20]
 80259c8:	3301      	adds	r3, #1
 80259ca:	617b      	str	r3, [r7, #20]
 80259cc:	697a      	ldr	r2, [r7, #20]
 80259ce:	687b      	ldr	r3, [r7, #4]
 80259d0:	429a      	cmp	r2, r3
 80259d2:	dbf1      	blt.n	80259b8 <_write+0x16>
	return len;
 80259d4:	687b      	ldr	r3, [r7, #4]
}
 80259d6:	4618      	mov	r0, r3
 80259d8:	3718      	adds	r7, #24
 80259da:	46bd      	mov	sp, r7
 80259dc:	bd80      	pop	{r7, pc}
	...

080259e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80259e0:	b480      	push	{r7}
 80259e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80259e4:	4a16      	ldr	r2, [pc, #88]	; (8025a40 <SystemInit+0x60>)
 80259e6:	4b16      	ldr	r3, [pc, #88]	; (8025a40 <SystemInit+0x60>)
 80259e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80259ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80259f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80259f4:	4a13      	ldr	r2, [pc, #76]	; (8025a44 <SystemInit+0x64>)
 80259f6:	4b13      	ldr	r3, [pc, #76]	; (8025a44 <SystemInit+0x64>)
 80259f8:	681b      	ldr	r3, [r3, #0]
 80259fa:	f043 0301 	orr.w	r3, r3, #1
 80259fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8025a00:	4b10      	ldr	r3, [pc, #64]	; (8025a44 <SystemInit+0x64>)
 8025a02:	2200      	movs	r2, #0
 8025a04:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8025a06:	4a0f      	ldr	r2, [pc, #60]	; (8025a44 <SystemInit+0x64>)
 8025a08:	4b0e      	ldr	r3, [pc, #56]	; (8025a44 <SystemInit+0x64>)
 8025a0a:	681b      	ldr	r3, [r3, #0]
 8025a0c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8025a10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8025a14:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8025a16:	4b0b      	ldr	r3, [pc, #44]	; (8025a44 <SystemInit+0x64>)
 8025a18:	4a0b      	ldr	r2, [pc, #44]	; (8025a48 <SystemInit+0x68>)
 8025a1a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8025a1c:	4a09      	ldr	r2, [pc, #36]	; (8025a44 <SystemInit+0x64>)
 8025a1e:	4b09      	ldr	r3, [pc, #36]	; (8025a44 <SystemInit+0x64>)
 8025a20:	681b      	ldr	r3, [r3, #0]
 8025a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8025a26:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8025a28:	4b06      	ldr	r3, [pc, #24]	; (8025a44 <SystemInit+0x64>)
 8025a2a:	2200      	movs	r2, #0
 8025a2c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8025a2e:	4b04      	ldr	r3, [pc, #16]	; (8025a40 <SystemInit+0x60>)
 8025a30:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8025a34:	609a      	str	r2, [r3, #8]
#endif
}
 8025a36:	bf00      	nop
 8025a38:	46bd      	mov	sp, r7
 8025a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a3e:	4770      	bx	lr
 8025a40:	e000ed00 	.word	0xe000ed00
 8025a44:	40023800 	.word	0x40023800
 8025a48:	24003010 	.word	0x24003010

08025a4c <MX_TIM7_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8025a4c:	b580      	push	{r7, lr}
 8025a4e:	b082      	sub	sp, #8
 8025a50:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8025a52:	463b      	mov	r3, r7
 8025a54:	2200      	movs	r2, #0
 8025a56:	601a      	str	r2, [r3, #0]
 8025a58:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 8025a5a:	4b13      	ldr	r3, [pc, #76]	; (8025aa8 <MX_TIM7_Init+0x5c>)
 8025a5c:	4a13      	ldr	r2, [pc, #76]	; (8025aac <MX_TIM7_Init+0x60>)
 8025a5e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8025a60:	4b11      	ldr	r3, [pc, #68]	; (8025aa8 <MX_TIM7_Init+0x5c>)
 8025a62:	2200      	movs	r2, #0
 8025a64:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8025a66:	4b10      	ldr	r3, [pc, #64]	; (8025aa8 <MX_TIM7_Init+0x5c>)
 8025a68:	2200      	movs	r2, #0
 8025a6a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 840;
 8025a6c:	4b0e      	ldr	r3, [pc, #56]	; (8025aa8 <MX_TIM7_Init+0x5c>)
 8025a6e:	f44f 7252 	mov.w	r2, #840	; 0x348
 8025a72:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8025a74:	480c      	ldr	r0, [pc, #48]	; (8025aa8 <MX_TIM7_Init+0x5c>)
 8025a76:	f7ed fb9d 	bl	80131b4 <HAL_TIM_Base_Init>
 8025a7a:	4603      	mov	r3, r0
 8025a7c:	2b00      	cmp	r3, #0
 8025a7e:	d001      	beq.n	8025a84 <MX_TIM7_Init+0x38>
  {
    Error_Handler();
 8025a80:	f7ff faa2 	bl	8024fc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8025a84:	2300      	movs	r3, #0
 8025a86:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8025a88:	2300      	movs	r3, #0
 8025a8a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8025a8c:	463b      	mov	r3, r7
 8025a8e:	4619      	mov	r1, r3
 8025a90:	4805      	ldr	r0, [pc, #20]	; (8025aa8 <MX_TIM7_Init+0x5c>)
 8025a92:	f7ed ff5e 	bl	8013952 <HAL_TIMEx_MasterConfigSynchronization>
 8025a96:	4603      	mov	r3, r0
 8025a98:	2b00      	cmp	r3, #0
 8025a9a:	d001      	beq.n	8025aa0 <MX_TIM7_Init+0x54>
  {
    Error_Handler();
 8025a9c:	f7ff fa94 	bl	8024fc8 <Error_Handler>
  }

}
 8025aa0:	bf00      	nop
 8025aa2:	3708      	adds	r7, #8
 8025aa4:	46bd      	mov	sp, r7
 8025aa6:	bd80      	pop	{r7, pc}
 8025aa8:	20011ab4 	.word	0x20011ab4
 8025aac:	40001400 	.word	0x40001400

08025ab0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8025ab0:	b580      	push	{r7, lr}
 8025ab2:	b086      	sub	sp, #24
 8025ab4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8025ab6:	f107 0308 	add.w	r3, r7, #8
 8025aba:	2200      	movs	r2, #0
 8025abc:	601a      	str	r2, [r3, #0]
 8025abe:	605a      	str	r2, [r3, #4]
 8025ac0:	609a      	str	r2, [r3, #8]
 8025ac2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8025ac4:	463b      	mov	r3, r7
 8025ac6:	2200      	movs	r2, #0
 8025ac8:	601a      	str	r2, [r3, #0]
 8025aca:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 8025acc:	4b1d      	ldr	r3, [pc, #116]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025ace:	4a1e      	ldr	r2, [pc, #120]	; (8025b48 <MX_TIM8_Init+0x98>)
 8025ad0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8025ad2:	4b1c      	ldr	r3, [pc, #112]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025ad4:	2200      	movs	r2, #0
 8025ad6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8025ad8:	4b1a      	ldr	r3, [pc, #104]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025ada:	2200      	movs	r2, #0
 8025adc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 27720;
 8025ade:	4b19      	ldr	r3, [pc, #100]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025ae0:	f646 4248 	movw	r2, #27720	; 0x6c48
 8025ae4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8025ae6:	4b17      	ldr	r3, [pc, #92]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025ae8:	2200      	movs	r2, #0
 8025aea:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8025aec:	4b15      	ldr	r3, [pc, #84]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025aee:	2200      	movs	r2, #0
 8025af0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8025af2:	4814      	ldr	r0, [pc, #80]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025af4:	f7ed fb5e 	bl	80131b4 <HAL_TIM_Base_Init>
 8025af8:	4603      	mov	r3, r0
 8025afa:	2b00      	cmp	r3, #0
 8025afc:	d001      	beq.n	8025b02 <MX_TIM8_Init+0x52>
  {
    Error_Handler();
 8025afe:	f7ff fa63 	bl	8024fc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8025b02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8025b06:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8025b08:	f107 0308 	add.w	r3, r7, #8
 8025b0c:	4619      	mov	r1, r3
 8025b0e:	480d      	ldr	r0, [pc, #52]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025b10:	f7ed fcc9 	bl	80134a6 <HAL_TIM_ConfigClockSource>
 8025b14:	4603      	mov	r3, r0
 8025b16:	2b00      	cmp	r3, #0
 8025b18:	d001      	beq.n	8025b1e <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8025b1a:	f7ff fa55 	bl	8024fc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8025b1e:	2300      	movs	r3, #0
 8025b20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8025b22:	2300      	movs	r3, #0
 8025b24:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8025b26:	463b      	mov	r3, r7
 8025b28:	4619      	mov	r1, r3
 8025b2a:	4806      	ldr	r0, [pc, #24]	; (8025b44 <MX_TIM8_Init+0x94>)
 8025b2c:	f7ed ff11 	bl	8013952 <HAL_TIMEx_MasterConfigSynchronization>
 8025b30:	4603      	mov	r3, r0
 8025b32:	2b00      	cmp	r3, #0
 8025b34:	d001      	beq.n	8025b3a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8025b36:	f7ff fa47 	bl	8024fc8 <Error_Handler>
  }

}
 8025b3a:	bf00      	nop
 8025b3c:	3718      	adds	r7, #24
 8025b3e:	46bd      	mov	sp, r7
 8025b40:	bd80      	pop	{r7, pc}
 8025b42:	bf00      	nop
 8025b44:	20011a78 	.word	0x20011a78
 8025b48:	40010400 	.word	0x40010400

08025b4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8025b4c:	b580      	push	{r7, lr}
 8025b4e:	b084      	sub	sp, #16
 8025b50:	af00      	add	r7, sp, #0
 8025b52:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8025b54:	687b      	ldr	r3, [r7, #4]
 8025b56:	681b      	ldr	r3, [r3, #0]
 8025b58:	4a1c      	ldr	r2, [pc, #112]	; (8025bcc <HAL_TIM_Base_MspInit+0x80>)
 8025b5a:	4293      	cmp	r3, r2
 8025b5c:	d116      	bne.n	8025b8c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8025b5e:	2300      	movs	r3, #0
 8025b60:	60fb      	str	r3, [r7, #12]
 8025b62:	4a1b      	ldr	r2, [pc, #108]	; (8025bd0 <HAL_TIM_Base_MspInit+0x84>)
 8025b64:	4b1a      	ldr	r3, [pc, #104]	; (8025bd0 <HAL_TIM_Base_MspInit+0x84>)
 8025b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025b68:	f043 0320 	orr.w	r3, r3, #32
 8025b6c:	6413      	str	r3, [r2, #64]	; 0x40
 8025b6e:	4b18      	ldr	r3, [pc, #96]	; (8025bd0 <HAL_TIM_Base_MspInit+0x84>)
 8025b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025b72:	f003 0320 	and.w	r3, r3, #32
 8025b76:	60fb      	str	r3, [r7, #12]
 8025b78:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8025b7a:	2200      	movs	r2, #0
 8025b7c:	2105      	movs	r1, #5
 8025b7e:	2037      	movs	r0, #55	; 0x37
 8025b80:	f7ea fd28 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8025b84:	2037      	movs	r0, #55	; 0x37
 8025b86:	f7ea fd41 	bl	801060c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8025b8a:	e01a      	b.n	8025bc2 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM8)
 8025b8c:	687b      	ldr	r3, [r7, #4]
 8025b8e:	681b      	ldr	r3, [r3, #0]
 8025b90:	4a10      	ldr	r2, [pc, #64]	; (8025bd4 <HAL_TIM_Base_MspInit+0x88>)
 8025b92:	4293      	cmp	r3, r2
 8025b94:	d115      	bne.n	8025bc2 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8025b96:	2300      	movs	r3, #0
 8025b98:	60bb      	str	r3, [r7, #8]
 8025b9a:	4a0d      	ldr	r2, [pc, #52]	; (8025bd0 <HAL_TIM_Base_MspInit+0x84>)
 8025b9c:	4b0c      	ldr	r3, [pc, #48]	; (8025bd0 <HAL_TIM_Base_MspInit+0x84>)
 8025b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8025ba0:	f043 0302 	orr.w	r3, r3, #2
 8025ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8025ba6:	4b0a      	ldr	r3, [pc, #40]	; (8025bd0 <HAL_TIM_Base_MspInit+0x84>)
 8025ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8025baa:	f003 0302 	and.w	r3, r3, #2
 8025bae:	60bb      	str	r3, [r7, #8]
 8025bb0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8025bb2:	2200      	movs	r2, #0
 8025bb4:	2105      	movs	r1, #5
 8025bb6:	202c      	movs	r0, #44	; 0x2c
 8025bb8:	f7ea fd0c 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8025bbc:	202c      	movs	r0, #44	; 0x2c
 8025bbe:	f7ea fd25 	bl	801060c <HAL_NVIC_EnableIRQ>
}
 8025bc2:	bf00      	nop
 8025bc4:	3710      	adds	r7, #16
 8025bc6:	46bd      	mov	sp, r7
 8025bc8:	bd80      	pop	{r7, pc}
 8025bca:	bf00      	nop
 8025bcc:	40001400 	.word	0x40001400
 8025bd0:	40023800 	.word	0x40023800
 8025bd4:	40010400 	.word	0x40010400

08025bd8 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8025bd8:	b480      	push	{r7}
 8025bda:	b087      	sub	sp, #28
 8025bdc:	af00      	add	r7, sp, #0
 8025bde:	60f8      	str	r0, [r7, #12]
 8025be0:	60b9      	str	r1, [r7, #8]
 8025be2:	607a      	str	r2, [r7, #4]
	int div = 1;
 8025be4:	2301      	movs	r3, #1
 8025be6:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8025be8:	e004      	b.n	8025bf4 <ts_itoa+0x1c>
		div *= base;
 8025bea:	697b      	ldr	r3, [r7, #20]
 8025bec:	687a      	ldr	r2, [r7, #4]
 8025bee:	fb02 f303 	mul.w	r3, r2, r3
 8025bf2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8025bf4:	697b      	ldr	r3, [r7, #20]
 8025bf6:	68ba      	ldr	r2, [r7, #8]
 8025bf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8025bfc:	687b      	ldr	r3, [r7, #4]
 8025bfe:	429a      	cmp	r2, r3
 8025c00:	d2f3      	bcs.n	8025bea <ts_itoa+0x12>

	while (div != 0)
 8025c02:	e029      	b.n	8025c58 <ts_itoa+0x80>
	{
		int num = d/div;
 8025c04:	697b      	ldr	r3, [r7, #20]
 8025c06:	68ba      	ldr	r2, [r7, #8]
 8025c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8025c0c:	613b      	str	r3, [r7, #16]
		d = d%div;
 8025c0e:	697a      	ldr	r2, [r7, #20]
 8025c10:	68bb      	ldr	r3, [r7, #8]
 8025c12:	fbb3 f1f2 	udiv	r1, r3, r2
 8025c16:	fb02 f201 	mul.w	r2, r2, r1
 8025c1a:	1a9b      	subs	r3, r3, r2
 8025c1c:	60bb      	str	r3, [r7, #8]
		div /= base;
 8025c1e:	697a      	ldr	r2, [r7, #20]
 8025c20:	687b      	ldr	r3, [r7, #4]
 8025c22:	fb92 f3f3 	sdiv	r3, r2, r3
 8025c26:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8025c28:	693b      	ldr	r3, [r7, #16]
 8025c2a:	2b09      	cmp	r3, #9
 8025c2c:	dd0a      	ble.n	8025c44 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8025c2e:	68fb      	ldr	r3, [r7, #12]
 8025c30:	681b      	ldr	r3, [r3, #0]
 8025c32:	1c59      	adds	r1, r3, #1
 8025c34:	68fa      	ldr	r2, [r7, #12]
 8025c36:	6011      	str	r1, [r2, #0]
 8025c38:	693a      	ldr	r2, [r7, #16]
 8025c3a:	b2d2      	uxtb	r2, r2
 8025c3c:	3237      	adds	r2, #55	; 0x37
 8025c3e:	b2d2      	uxtb	r2, r2
 8025c40:	701a      	strb	r2, [r3, #0]
 8025c42:	e009      	b.n	8025c58 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8025c44:	68fb      	ldr	r3, [r7, #12]
 8025c46:	681b      	ldr	r3, [r3, #0]
 8025c48:	1c59      	adds	r1, r3, #1
 8025c4a:	68fa      	ldr	r2, [r7, #12]
 8025c4c:	6011      	str	r1, [r2, #0]
 8025c4e:	693a      	ldr	r2, [r7, #16]
 8025c50:	b2d2      	uxtb	r2, r2
 8025c52:	3230      	adds	r2, #48	; 0x30
 8025c54:	b2d2      	uxtb	r2, r2
 8025c56:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8025c58:	697b      	ldr	r3, [r7, #20]
 8025c5a:	2b00      	cmp	r3, #0
 8025c5c:	d1d2      	bne.n	8025c04 <ts_itoa+0x2c>
	}
}
 8025c5e:	bf00      	nop
 8025c60:	371c      	adds	r7, #28
 8025c62:	46bd      	mov	sp, r7
 8025c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025c68:	4770      	bx	lr

08025c6a <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8025c6a:	b580      	push	{r7, lr}
 8025c6c:	b088      	sub	sp, #32
 8025c6e:	af00      	add	r7, sp, #0
 8025c70:	60f8      	str	r0, [r7, #12]
 8025c72:	60b9      	str	r1, [r7, #8]
 8025c74:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8025c76:	68fb      	ldr	r3, [r7, #12]
 8025c78:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8025c7a:	e07d      	b.n	8025d78 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8025c7c:	68bb      	ldr	r3, [r7, #8]
 8025c7e:	781b      	ldrb	r3, [r3, #0]
 8025c80:	2b25      	cmp	r3, #37	; 0x25
 8025c82:	d171      	bne.n	8025d68 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8025c84:	68bb      	ldr	r3, [r7, #8]
 8025c86:	3301      	adds	r3, #1
 8025c88:	60bb      	str	r3, [r7, #8]
 8025c8a:	68bb      	ldr	r3, [r7, #8]
 8025c8c:	781b      	ldrb	r3, [r3, #0]
 8025c8e:	2b64      	cmp	r3, #100	; 0x64
 8025c90:	d01e      	beq.n	8025cd0 <ts_formatstring+0x66>
 8025c92:	2b64      	cmp	r3, #100	; 0x64
 8025c94:	dc06      	bgt.n	8025ca4 <ts_formatstring+0x3a>
 8025c96:	2b58      	cmp	r3, #88	; 0x58
 8025c98:	d050      	beq.n	8025d3c <ts_formatstring+0xd2>
 8025c9a:	2b63      	cmp	r3, #99	; 0x63
 8025c9c:	d00e      	beq.n	8025cbc <ts_formatstring+0x52>
 8025c9e:	2b25      	cmp	r3, #37	; 0x25
 8025ca0:	d058      	beq.n	8025d54 <ts_formatstring+0xea>
 8025ca2:	e05d      	b.n	8025d60 <ts_formatstring+0xf6>
 8025ca4:	2b73      	cmp	r3, #115	; 0x73
 8025ca6:	d02b      	beq.n	8025d00 <ts_formatstring+0x96>
 8025ca8:	2b73      	cmp	r3, #115	; 0x73
 8025caa:	dc02      	bgt.n	8025cb2 <ts_formatstring+0x48>
 8025cac:	2b69      	cmp	r3, #105	; 0x69
 8025cae:	d00f      	beq.n	8025cd0 <ts_formatstring+0x66>
 8025cb0:	e056      	b.n	8025d60 <ts_formatstring+0xf6>
 8025cb2:	2b75      	cmp	r3, #117	; 0x75
 8025cb4:	d037      	beq.n	8025d26 <ts_formatstring+0xbc>
 8025cb6:	2b78      	cmp	r3, #120	; 0x78
 8025cb8:	d040      	beq.n	8025d3c <ts_formatstring+0xd2>
 8025cba:	e051      	b.n	8025d60 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8025cbc:	68fb      	ldr	r3, [r7, #12]
 8025cbe:	1c5a      	adds	r2, r3, #1
 8025cc0:	60fa      	str	r2, [r7, #12]
 8025cc2:	687a      	ldr	r2, [r7, #4]
 8025cc4:	1d11      	adds	r1, r2, #4
 8025cc6:	6079      	str	r1, [r7, #4]
 8025cc8:	6812      	ldr	r2, [r2, #0]
 8025cca:	b2d2      	uxtb	r2, r2
 8025ccc:	701a      	strb	r2, [r3, #0]
				break;
 8025cce:	e047      	b.n	8025d60 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8025cd0:	687b      	ldr	r3, [r7, #4]
 8025cd2:	1d1a      	adds	r2, r3, #4
 8025cd4:	607a      	str	r2, [r7, #4]
 8025cd6:	681b      	ldr	r3, [r3, #0]
 8025cd8:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8025cda:	69fb      	ldr	r3, [r7, #28]
 8025cdc:	2b00      	cmp	r3, #0
 8025cde:	da07      	bge.n	8025cf0 <ts_formatstring+0x86>
					{
						val *= -1;
 8025ce0:	69fb      	ldr	r3, [r7, #28]
 8025ce2:	425b      	negs	r3, r3
 8025ce4:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8025ce6:	68fb      	ldr	r3, [r7, #12]
 8025ce8:	1c5a      	adds	r2, r3, #1
 8025cea:	60fa      	str	r2, [r7, #12]
 8025cec:	222d      	movs	r2, #45	; 0x2d
 8025cee:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8025cf0:	69f9      	ldr	r1, [r7, #28]
 8025cf2:	f107 030c 	add.w	r3, r7, #12
 8025cf6:	220a      	movs	r2, #10
 8025cf8:	4618      	mov	r0, r3
 8025cfa:	f7ff ff6d 	bl	8025bd8 <ts_itoa>
				}
				break;
 8025cfe:	e02f      	b.n	8025d60 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8025d00:	687b      	ldr	r3, [r7, #4]
 8025d02:	1d1a      	adds	r2, r3, #4
 8025d04:	607a      	str	r2, [r7, #4]
 8025d06:	681b      	ldr	r3, [r3, #0]
 8025d08:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8025d0a:	e007      	b.n	8025d1c <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8025d0c:	68fb      	ldr	r3, [r7, #12]
 8025d0e:	1c5a      	adds	r2, r3, #1
 8025d10:	60fa      	str	r2, [r7, #12]
 8025d12:	69ba      	ldr	r2, [r7, #24]
 8025d14:	1c51      	adds	r1, r2, #1
 8025d16:	61b9      	str	r1, [r7, #24]
 8025d18:	7812      	ldrb	r2, [r2, #0]
 8025d1a:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8025d1c:	69bb      	ldr	r3, [r7, #24]
 8025d1e:	781b      	ldrb	r3, [r3, #0]
 8025d20:	2b00      	cmp	r3, #0
 8025d22:	d1f3      	bne.n	8025d0c <ts_formatstring+0xa2>
					}
				}
				break;
 8025d24:	e01c      	b.n	8025d60 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8025d26:	687b      	ldr	r3, [r7, #4]
 8025d28:	1d1a      	adds	r2, r3, #4
 8025d2a:	607a      	str	r2, [r7, #4]
 8025d2c:	6819      	ldr	r1, [r3, #0]
 8025d2e:	f107 030c 	add.w	r3, r7, #12
 8025d32:	220a      	movs	r2, #10
 8025d34:	4618      	mov	r0, r3
 8025d36:	f7ff ff4f 	bl	8025bd8 <ts_itoa>
				break;
 8025d3a:	e011      	b.n	8025d60 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8025d3c:	687b      	ldr	r3, [r7, #4]
 8025d3e:	1d1a      	adds	r2, r3, #4
 8025d40:	607a      	str	r2, [r7, #4]
 8025d42:	681b      	ldr	r3, [r3, #0]
 8025d44:	4619      	mov	r1, r3
 8025d46:	f107 030c 	add.w	r3, r7, #12
 8025d4a:	2210      	movs	r2, #16
 8025d4c:	4618      	mov	r0, r3
 8025d4e:	f7ff ff43 	bl	8025bd8 <ts_itoa>
				break;
 8025d52:	e005      	b.n	8025d60 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8025d54:	68fb      	ldr	r3, [r7, #12]
 8025d56:	1c5a      	adds	r2, r3, #1
 8025d58:	60fa      	str	r2, [r7, #12]
 8025d5a:	2225      	movs	r2, #37	; 0x25
 8025d5c:	701a      	strb	r2, [r3, #0]
				  break;
 8025d5e:	bf00      	nop
			}
			fmt++;
 8025d60:	68bb      	ldr	r3, [r7, #8]
 8025d62:	3301      	adds	r3, #1
 8025d64:	60bb      	str	r3, [r7, #8]
 8025d66:	e007      	b.n	8025d78 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8025d68:	68fb      	ldr	r3, [r7, #12]
 8025d6a:	1c5a      	adds	r2, r3, #1
 8025d6c:	60fa      	str	r2, [r7, #12]
 8025d6e:	68ba      	ldr	r2, [r7, #8]
 8025d70:	1c51      	adds	r1, r2, #1
 8025d72:	60b9      	str	r1, [r7, #8]
 8025d74:	7812      	ldrb	r2, [r2, #0]
 8025d76:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8025d78:	68bb      	ldr	r3, [r7, #8]
 8025d7a:	781b      	ldrb	r3, [r3, #0]
 8025d7c:	2b00      	cmp	r3, #0
 8025d7e:	f47f af7d 	bne.w	8025c7c <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8025d82:	68fb      	ldr	r3, [r7, #12]
 8025d84:	2200      	movs	r2, #0
 8025d86:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8025d88:	68fb      	ldr	r3, [r7, #12]
 8025d8a:	461a      	mov	r2, r3
 8025d8c:	697b      	ldr	r3, [r7, #20]
 8025d8e:	1ad3      	subs	r3, r2, r3
}
 8025d90:	4618      	mov	r0, r3
 8025d92:	3720      	adds	r7, #32
 8025d94:	46bd      	mov	sp, r7
 8025d96:	bd80      	pop	{r7, pc}

08025d98 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 8025d98:	b480      	push	{r7}
 8025d9a:	b085      	sub	sp, #20
 8025d9c:	af00      	add	r7, sp, #0
 8025d9e:	6078      	str	r0, [r7, #4]
 8025da0:	6039      	str	r1, [r7, #0]
	int length = 0;
 8025da2:	2300      	movs	r3, #0
 8025da4:	60fb      	str	r3, [r7, #12]
	while (*fmt)
 8025da6:	e081      	b.n	8025eac <ts_formatlength+0x114>
	{
		if (*fmt == '%')
 8025da8:	687b      	ldr	r3, [r7, #4]
 8025daa:	781b      	ldrb	r3, [r3, #0]
 8025dac:	2b25      	cmp	r3, #37	; 0x25
 8025dae:	d177      	bne.n	8025ea0 <ts_formatlength+0x108>
		{
			++fmt;
 8025db0:	687b      	ldr	r3, [r7, #4]
 8025db2:	3301      	adds	r3, #1
 8025db4:	607b      	str	r3, [r7, #4]
			switch (*fmt)
 8025db6:	687b      	ldr	r3, [r7, #4]
 8025db8:	781b      	ldrb	r3, [r3, #0]
 8025dba:	3b58      	subs	r3, #88	; 0x58
 8025dbc:	2b20      	cmp	r3, #32
 8025dbe:	d86a      	bhi.n	8025e96 <ts_formatlength+0xfe>
 8025dc0:	a201      	add	r2, pc, #4	; (adr r2, 8025dc8 <ts_formatlength+0x30>)
 8025dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8025dc6:	bf00      	nop
 8025dc8:	08025e89 	.word	0x08025e89
 8025dcc:	08025e97 	.word	0x08025e97
 8025dd0:	08025e97 	.word	0x08025e97
 8025dd4:	08025e97 	.word	0x08025e97
 8025dd8:	08025e97 	.word	0x08025e97
 8025ddc:	08025e97 	.word	0x08025e97
 8025de0:	08025e97 	.word	0x08025e97
 8025de4:	08025e97 	.word	0x08025e97
 8025de8:	08025e97 	.word	0x08025e97
 8025dec:	08025e97 	.word	0x08025e97
 8025df0:	08025e97 	.word	0x08025e97
 8025df4:	08025e4d 	.word	0x08025e4d
 8025df8:	08025e5b 	.word	0x08025e5b
 8025dfc:	08025e97 	.word	0x08025e97
 8025e00:	08025e97 	.word	0x08025e97
 8025e04:	08025e97 	.word	0x08025e97
 8025e08:	08025e97 	.word	0x08025e97
 8025e0c:	08025e5b 	.word	0x08025e5b
 8025e10:	08025e97 	.word	0x08025e97
 8025e14:	08025e97 	.word	0x08025e97
 8025e18:	08025e97 	.word	0x08025e97
 8025e1c:	08025e97 	.word	0x08025e97
 8025e20:	08025e97 	.word	0x08025e97
 8025e24:	08025e97 	.word	0x08025e97
 8025e28:	08025e97 	.word	0x08025e97
 8025e2c:	08025e97 	.word	0x08025e97
 8025e30:	08025e97 	.word	0x08025e97
 8025e34:	08025e69 	.word	0x08025e69
 8025e38:	08025e97 	.word	0x08025e97
 8025e3c:	08025e5b 	.word	0x08025e5b
 8025e40:	08025e97 	.word	0x08025e97
 8025e44:	08025e97 	.word	0x08025e97
 8025e48:	08025e89 	.word	0x08025e89
			{
			  case 'c':
		  		  va_arg(va, int);
 8025e4c:	683b      	ldr	r3, [r7, #0]
 8025e4e:	3304      	adds	r3, #4
 8025e50:	603b      	str	r3, [r7, #0]
				  ++length;
 8025e52:	68fb      	ldr	r3, [r7, #12]
 8025e54:	3301      	adds	r3, #1
 8025e56:	60fb      	str	r3, [r7, #12]
				  break;
 8025e58:	e025      	b.n	8025ea6 <ts_formatlength+0x10e>
			  case 'd':
			  case 'i':
			  case 'u':
				  /* 32 bits integer is max 11 characters with minus sign */
				  length += 11;
 8025e5a:	68fb      	ldr	r3, [r7, #12]
 8025e5c:	330b      	adds	r3, #11
 8025e5e:	60fb      	str	r3, [r7, #12]
				  va_arg(va, int);
 8025e60:	683b      	ldr	r3, [r7, #0]
 8025e62:	3304      	adds	r3, #4
 8025e64:	603b      	str	r3, [r7, #0]
				  break;
 8025e66:	e01e      	b.n	8025ea6 <ts_formatlength+0x10e>
			  case 's':
			  	  {
			  		  char * str = va_arg(va, char *);
 8025e68:	683b      	ldr	r3, [r7, #0]
 8025e6a:	1d1a      	adds	r2, r3, #4
 8025e6c:	603a      	str	r2, [r7, #0]
 8025e6e:	681b      	ldr	r3, [r3, #0]
 8025e70:	60bb      	str	r3, [r7, #8]
			  		  while (*str++)
 8025e72:	e002      	b.n	8025e7a <ts_formatlength+0xe2>
			  			  ++length;
 8025e74:	68fb      	ldr	r3, [r7, #12]
 8025e76:	3301      	adds	r3, #1
 8025e78:	60fb      	str	r3, [r7, #12]
			  		  while (*str++)
 8025e7a:	68bb      	ldr	r3, [r7, #8]
 8025e7c:	1c5a      	adds	r2, r3, #1
 8025e7e:	60ba      	str	r2, [r7, #8]
 8025e80:	781b      	ldrb	r3, [r3, #0]
 8025e82:	2b00      	cmp	r3, #0
 8025e84:	d1f6      	bne.n	8025e74 <ts_formatlength+0xdc>
			  	  }
				  break;
 8025e86:	e00e      	b.n	8025ea6 <ts_formatlength+0x10e>
			  case 'x':
			  case 'X':
				  /* 32 bits integer as hex is max 8 characters */
				  length += 8;
 8025e88:	68fb      	ldr	r3, [r7, #12]
 8025e8a:	3308      	adds	r3, #8
 8025e8c:	60fb      	str	r3, [r7, #12]
				  va_arg(va, unsigned int);
 8025e8e:	683b      	ldr	r3, [r7, #0]
 8025e90:	3304      	adds	r3, #4
 8025e92:	603b      	str	r3, [r7, #0]
				  break;
 8025e94:	e007      	b.n	8025ea6 <ts_formatlength+0x10e>
			  default:
				  ++length;
 8025e96:	68fb      	ldr	r3, [r7, #12]
 8025e98:	3301      	adds	r3, #1
 8025e9a:	60fb      	str	r3, [r7, #12]
				  break;
 8025e9c:	bf00      	nop
 8025e9e:	e002      	b.n	8025ea6 <ts_formatlength+0x10e>
			}
		}
		else
		{
			++length;
 8025ea0:	68fb      	ldr	r3, [r7, #12]
 8025ea2:	3301      	adds	r3, #1
 8025ea4:	60fb      	str	r3, [r7, #12]
		}
		++fmt;
 8025ea6:	687b      	ldr	r3, [r7, #4]
 8025ea8:	3301      	adds	r3, #1
 8025eaa:	607b      	str	r3, [r7, #4]
	while (*fmt)
 8025eac:	687b      	ldr	r3, [r7, #4]
 8025eae:	781b      	ldrb	r3, [r3, #0]
 8025eb0:	2b00      	cmp	r3, #0
 8025eb2:	f47f af79 	bne.w	8025da8 <ts_formatlength+0x10>
	}
	return length;
 8025eb6:	68fb      	ldr	r3, [r7, #12]
}
 8025eb8:	4618      	mov	r0, r3
 8025eba:	3714      	adds	r7, #20
 8025ebc:	46bd      	mov	sp, r7
 8025ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025ec2:	4770      	bx	lr

08025ec4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8025ec4:	b40e      	push	{r1, r2, r3}
 8025ec6:	b580      	push	{r7, lr}
 8025ec8:	b085      	sub	sp, #20
 8025eca:	af00      	add	r7, sp, #0
 8025ecc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8025ece:	f107 0320 	add.w	r3, r7, #32
 8025ed2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8025ed4:	68ba      	ldr	r2, [r7, #8]
 8025ed6:	69f9      	ldr	r1, [r7, #28]
 8025ed8:	6878      	ldr	r0, [r7, #4]
 8025eda:	f7ff fec6 	bl	8025c6a <ts_formatstring>
 8025ede:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8025ee0:	68fb      	ldr	r3, [r7, #12]
}
 8025ee2:	4618      	mov	r0, r3
 8025ee4:	3714      	adds	r7, #20
 8025ee6:	46bd      	mov	sp, r7
 8025ee8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8025eec:	b003      	add	sp, #12
 8025eee:	4770      	bx	lr

08025ef0 <iprintf>:
**  Returns:  Number of bytes written
**
**===========================================================================
*/
int iprintf(const char *fmt, ...)
{
 8025ef0:	b40f      	push	{r0, r1, r2, r3}
 8025ef2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8025ef6:	b085      	sub	sp, #20
 8025ef8:	af00      	add	r7, sp, #0
	int length = 0;
 8025efa:	2300      	movs	r3, #0
 8025efc:	60fb      	str	r3, [r7, #12]
	va_list va;
	va_start(va, fmt);
 8025efe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8025f02:	603b      	str	r3, [r7, #0]
	length = ts_formatlength(fmt, va);
 8025f04:	6839      	ldr	r1, [r7, #0]
 8025f06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8025f08:	f7ff ff46 	bl	8025d98 <ts_formatlength>
 8025f0c:	60f8      	str	r0, [r7, #12]
	va_end(va);
	{
 8025f0e:	466b      	mov	r3, sp
 8025f10:	461e      	mov	r6, r3
		char buf[length];
 8025f12:	68f9      	ldr	r1, [r7, #12]
 8025f14:	1e4b      	subs	r3, r1, #1
 8025f16:	60bb      	str	r3, [r7, #8]
 8025f18:	460b      	mov	r3, r1
 8025f1a:	461a      	mov	r2, r3
 8025f1c:	f04f 0300 	mov.w	r3, #0
 8025f20:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 8025f24:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 8025f28:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 8025f2c:	460b      	mov	r3, r1
 8025f2e:	461a      	mov	r2, r3
 8025f30:	f04f 0300 	mov.w	r3, #0
 8025f34:	00dd      	lsls	r5, r3, #3
 8025f36:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8025f3a:	00d4      	lsls	r4, r2, #3
 8025f3c:	460b      	mov	r3, r1
 8025f3e:	3307      	adds	r3, #7
 8025f40:	08db      	lsrs	r3, r3, #3
 8025f42:	00db      	lsls	r3, r3, #3
 8025f44:	ebad 0d03 	sub.w	sp, sp, r3
 8025f48:	466b      	mov	r3, sp
 8025f4a:	3300      	adds	r3, #0
 8025f4c:	607b      	str	r3, [r7, #4]
		va_start(va, fmt);
 8025f4e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8025f52:	603b      	str	r3, [r7, #0]
		length = ts_formatstring(buf, fmt, va);
 8025f54:	687b      	ldr	r3, [r7, #4]
 8025f56:	683a      	ldr	r2, [r7, #0]
 8025f58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8025f5a:	4618      	mov	r0, r3
 8025f5c:	f7ff fe85 	bl	8025c6a <ts_formatstring>
 8025f60:	60f8      	str	r0, [r7, #12]
		length = _write(1, buf, length);
 8025f62:	687b      	ldr	r3, [r7, #4]
 8025f64:	68fa      	ldr	r2, [r7, #12]
 8025f66:	4619      	mov	r1, r3
 8025f68:	2001      	movs	r0, #1
 8025f6a:	f7ff fd1a 	bl	80259a2 <_write>
 8025f6e:	60f8      	str	r0, [r7, #12]
 8025f70:	46b5      	mov	sp, r6
		va_end(va);
	}
	return length;
 8025f72:	68fb      	ldr	r3, [r7, #12]
}
 8025f74:	4618      	mov	r0, r3
 8025f76:	3714      	adds	r7, #20
 8025f78:	46bd      	mov	sp, r7
 8025f7a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8025f7e:	b004      	add	sp, #16
 8025f80:	4770      	bx	lr
	...

08025f84 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8025f84:	b580      	push	{r7, lr}
 8025f86:	b086      	sub	sp, #24
 8025f88:	af00      	add	r7, sp, #0
 8025f8a:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8025f8c:	6878      	ldr	r0, [r7, #4]
 8025f8e:	f7ea f861 	bl	8010054 <strlen>
 8025f92:	4603      	mov	r3, r0
 8025f94:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8025f96:	2300      	movs	r3, #0
 8025f98:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8025f9a:	693a      	ldr	r2, [r7, #16]
 8025f9c:	6879      	ldr	r1, [r7, #4]
 8025f9e:	2001      	movs	r0, #1
 8025fa0:	f7ff fcff 	bl	80259a2 <_write>
 8025fa4:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8025fa6:	2201      	movs	r2, #1
 8025fa8:	490b      	ldr	r1, [pc, #44]	; (8025fd8 <puts+0x54>)
 8025faa:	2001      	movs	r0, #1
 8025fac:	f7ff fcf9 	bl	80259a2 <_write>
 8025fb0:	4602      	mov	r2, r0
 8025fb2:	68fb      	ldr	r3, [r7, #12]
 8025fb4:	4413      	add	r3, r2
 8025fb6:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8025fb8:	693b      	ldr	r3, [r7, #16]
 8025fba:	1c5a      	adds	r2, r3, #1
 8025fbc:	68fb      	ldr	r3, [r7, #12]
 8025fbe:	429a      	cmp	r2, r3
 8025fc0:	d102      	bne.n	8025fc8 <puts+0x44>
	{
		res = 0;
 8025fc2:	2300      	movs	r3, #0
 8025fc4:	617b      	str	r3, [r7, #20]
 8025fc6:	e002      	b.n	8025fce <puts+0x4a>
	}
	else
	{
		res = EOF;
 8025fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8025fcc:	617b      	str	r3, [r7, #20]
	}

	return res;
 8025fce:	697b      	ldr	r3, [r7, #20]
}
 8025fd0:	4618      	mov	r0, r3
 8025fd2:	3718      	adds	r7, #24
 8025fd4:	46bd      	mov	sp, r7
 8025fd6:	bd80      	pop	{r7, pc}
 8025fd8:	08029364 	.word	0x08029364

08025fdc <MX_UART5_Init>:
DMA_HandleTypeDef hdma_uart5_tx;
DMA_HandleTypeDef hdma_usart1_tx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8025fdc:	b580      	push	{r7, lr}
 8025fde:	af00      	add	r7, sp, #0

  huart5.Instance = UART5;
 8025fe0:	4b11      	ldr	r3, [pc, #68]	; (8026028 <MX_UART5_Init+0x4c>)
 8025fe2:	4a12      	ldr	r2, [pc, #72]	; (802602c <MX_UART5_Init+0x50>)
 8025fe4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 187500;
 8025fe6:	4b10      	ldr	r3, [pc, #64]	; (8026028 <MX_UART5_Init+0x4c>)
 8025fe8:	4a11      	ldr	r2, [pc, #68]	; (8026030 <MX_UART5_Init+0x54>)
 8025fea:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_9B;
 8025fec:	4b0e      	ldr	r3, [pc, #56]	; (8026028 <MX_UART5_Init+0x4c>)
 8025fee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8025ff2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8025ff4:	4b0c      	ldr	r3, [pc, #48]	; (8026028 <MX_UART5_Init+0x4c>)
 8025ff6:	2200      	movs	r2, #0
 8025ff8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_EVEN;
 8025ffa:	4b0b      	ldr	r3, [pc, #44]	; (8026028 <MX_UART5_Init+0x4c>)
 8025ffc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8026000:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8026002:	4b09      	ldr	r3, [pc, #36]	; (8026028 <MX_UART5_Init+0x4c>)
 8026004:	220c      	movs	r2, #12
 8026006:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8026008:	4b07      	ldr	r3, [pc, #28]	; (8026028 <MX_UART5_Init+0x4c>)
 802600a:	2200      	movs	r2, #0
 802600c:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 802600e:	4b06      	ldr	r3, [pc, #24]	; (8026028 <MX_UART5_Init+0x4c>)
 8026010:	2200      	movs	r2, #0
 8026012:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8026014:	4804      	ldr	r0, [pc, #16]	; (8026028 <MX_UART5_Init+0x4c>)
 8026016:	f7ed fcf5 	bl	8013a04 <HAL_UART_Init>
 802601a:	4603      	mov	r3, r0
 802601c:	2b00      	cmp	r3, #0
 802601e:	d001      	beq.n	8026024 <MX_UART5_Init+0x48>
  {
    Error_Handler();
 8026020:	f7fe ffd2 	bl	8024fc8 <Error_Handler>
  }

}
 8026024:	bf00      	nop
 8026026:	bd80      	pop	{r7, pc}
 8026028:	20011b50 	.word	0x20011b50
 802602c:	40005000 	.word	0x40005000
 8026030:	0002dc6c 	.word	0x0002dc6c

08026034 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8026034:	b580      	push	{r7, lr}
 8026036:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8026038:	4b11      	ldr	r3, [pc, #68]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 802603a:	4a12      	ldr	r2, [pc, #72]	; (8026084 <MX_USART1_UART_Init+0x50>)
 802603c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 802603e:	4b10      	ldr	r3, [pc, #64]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 8026040:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8026044:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8026046:	4b0e      	ldr	r3, [pc, #56]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 8026048:	2200      	movs	r2, #0
 802604a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 802604c:	4b0c      	ldr	r3, [pc, #48]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 802604e:	2200      	movs	r2, #0
 8026050:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8026052:	4b0b      	ldr	r3, [pc, #44]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 8026054:	2200      	movs	r2, #0
 8026056:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8026058:	4b09      	ldr	r3, [pc, #36]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 802605a:	2208      	movs	r2, #8
 802605c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802605e:	4b08      	ldr	r3, [pc, #32]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 8026060:	2200      	movs	r2, #0
 8026062:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8026064:	4b06      	ldr	r3, [pc, #24]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 8026066:	2200      	movs	r2, #0
 8026068:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 802606a:	4805      	ldr	r0, [pc, #20]	; (8026080 <MX_USART1_UART_Init+0x4c>)
 802606c:	f7ed fcca 	bl	8013a04 <HAL_UART_Init>
 8026070:	4603      	mov	r3, r0
 8026072:	2b00      	cmp	r3, #0
 8026074:	d001      	beq.n	802607a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8026076:	f7fe ffa7 	bl	8024fc8 <Error_Handler>
  }

}
 802607a:	bf00      	nop
 802607c:	bd80      	pop	{r7, pc}
 802607e:	bf00      	nop
 8026080:	20011b90 	.word	0x20011b90
 8026084:	40011000 	.word	0x40011000

08026088 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8026088:	b580      	push	{r7, lr}
 802608a:	b08c      	sub	sp, #48	; 0x30
 802608c:	af00      	add	r7, sp, #0
 802608e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8026090:	f107 031c 	add.w	r3, r7, #28
 8026094:	2200      	movs	r2, #0
 8026096:	601a      	str	r2, [r3, #0]
 8026098:	605a      	str	r2, [r3, #4]
 802609a:	609a      	str	r2, [r3, #8]
 802609c:	60da      	str	r2, [r3, #12]
 802609e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 80260a0:	687b      	ldr	r3, [r7, #4]
 80260a2:	681b      	ldr	r3, [r3, #0]
 80260a4:	4a79      	ldr	r2, [pc, #484]	; (802628c <HAL_UART_MspInit+0x204>)
 80260a6:	4293      	cmp	r3, r2
 80260a8:	f040 8082 	bne.w	80261b0 <HAL_UART_MspInit+0x128>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80260ac:	2300      	movs	r3, #0
 80260ae:	61bb      	str	r3, [r7, #24]
 80260b0:	4a77      	ldr	r2, [pc, #476]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260b2:	4b77      	ldr	r3, [pc, #476]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80260b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80260ba:	6413      	str	r3, [r2, #64]	; 0x40
 80260bc:	4b74      	ldr	r3, [pc, #464]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80260c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80260c4:	61bb      	str	r3, [r7, #24]
 80260c6:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80260c8:	2300      	movs	r3, #0
 80260ca:	617b      	str	r3, [r7, #20]
 80260cc:	4a70      	ldr	r2, [pc, #448]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260ce:	4b70      	ldr	r3, [pc, #448]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80260d2:	f043 0304 	orr.w	r3, r3, #4
 80260d6:	6313      	str	r3, [r2, #48]	; 0x30
 80260d8:	4b6d      	ldr	r3, [pc, #436]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80260dc:	f003 0304 	and.w	r3, r3, #4
 80260e0:	617b      	str	r3, [r7, #20]
 80260e2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80260e4:	2300      	movs	r3, #0
 80260e6:	613b      	str	r3, [r7, #16]
 80260e8:	4a69      	ldr	r2, [pc, #420]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260ea:	4b69      	ldr	r3, [pc, #420]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80260ee:	f043 0308 	orr.w	r3, r3, #8
 80260f2:	6313      	str	r3, [r2, #48]	; 0x30
 80260f4:	4b66      	ldr	r3, [pc, #408]	; (8026290 <HAL_UART_MspInit+0x208>)
 80260f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80260f8:	f003 0308 	and.w	r3, r3, #8
 80260fc:	613b      	str	r3, [r7, #16]
 80260fe:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8026100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8026104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8026106:	2302      	movs	r3, #2
 8026108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802610a:	2301      	movs	r3, #1
 802610c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802610e:	2303      	movs	r3, #3
 8026110:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8026112:	2308      	movs	r3, #8
 8026114:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8026116:	f107 031c 	add.w	r3, r7, #28
 802611a:	4619      	mov	r1, r3
 802611c:	485d      	ldr	r0, [pc, #372]	; (8026294 <HAL_UART_MspInit+0x20c>)
 802611e:	f7ec f947 	bl	80123b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8026122:	2304      	movs	r3, #4
 8026124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8026126:	2302      	movs	r3, #2
 8026128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 802612a:	2301      	movs	r3, #1
 802612c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802612e:	2303      	movs	r3, #3
 8026130:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8026132:	2308      	movs	r3, #8
 8026134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8026136:	f107 031c 	add.w	r3, r7, #28
 802613a:	4619      	mov	r1, r3
 802613c:	4856      	ldr	r0, [pc, #344]	; (8026298 <HAL_UART_MspInit+0x210>)
 802613e:	f7ec f937 	bl	80123b0 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_TX Init */
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8026142:	4b56      	ldr	r3, [pc, #344]	; (802629c <HAL_UART_MspInit+0x214>)
 8026144:	4a56      	ldr	r2, [pc, #344]	; (80262a0 <HAL_UART_MspInit+0x218>)
 8026146:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8026148:	4b54      	ldr	r3, [pc, #336]	; (802629c <HAL_UART_MspInit+0x214>)
 802614a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 802614e:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8026150:	4b52      	ldr	r3, [pc, #328]	; (802629c <HAL_UART_MspInit+0x214>)
 8026152:	2240      	movs	r2, #64	; 0x40
 8026154:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8026156:	4b51      	ldr	r3, [pc, #324]	; (802629c <HAL_UART_MspInit+0x214>)
 8026158:	2200      	movs	r2, #0
 802615a:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 802615c:	4b4f      	ldr	r3, [pc, #316]	; (802629c <HAL_UART_MspInit+0x214>)
 802615e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8026162:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8026164:	4b4d      	ldr	r3, [pc, #308]	; (802629c <HAL_UART_MspInit+0x214>)
 8026166:	2200      	movs	r2, #0
 8026168:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802616a:	4b4c      	ldr	r3, [pc, #304]	; (802629c <HAL_UART_MspInit+0x214>)
 802616c:	2200      	movs	r2, #0
 802616e:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8026170:	4b4a      	ldr	r3, [pc, #296]	; (802629c <HAL_UART_MspInit+0x214>)
 8026172:	2200      	movs	r2, #0
 8026174:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8026176:	4b49      	ldr	r3, [pc, #292]	; (802629c <HAL_UART_MspInit+0x214>)
 8026178:	2200      	movs	r2, #0
 802617a:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 802617c:	4b47      	ldr	r3, [pc, #284]	; (802629c <HAL_UART_MspInit+0x214>)
 802617e:	2200      	movs	r2, #0
 8026180:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8026182:	4846      	ldr	r0, [pc, #280]	; (802629c <HAL_UART_MspInit+0x214>)
 8026184:	f7ea fa5e 	bl	8010644 <HAL_DMA_Init>
 8026188:	4603      	mov	r3, r0
 802618a:	2b00      	cmp	r3, #0
 802618c:	d001      	beq.n	8026192 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 802618e:	f7fe ff1b 	bl	8024fc8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 8026192:	687b      	ldr	r3, [r7, #4]
 8026194:	4a41      	ldr	r2, [pc, #260]	; (802629c <HAL_UART_MspInit+0x214>)
 8026196:	631a      	str	r2, [r3, #48]	; 0x30
 8026198:	4a40      	ldr	r2, [pc, #256]	; (802629c <HAL_UART_MspInit+0x214>)
 802619a:	687b      	ldr	r3, [r7, #4]
 802619c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 802619e:	2200      	movs	r2, #0
 80261a0:	2105      	movs	r1, #5
 80261a2:	2035      	movs	r0, #53	; 0x35
 80261a4:	f7ea fa16 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80261a8:	2035      	movs	r0, #53	; 0x35
 80261aa:	f7ea fa2f 	bl	801060c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80261ae:	e068      	b.n	8026282 <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART1)
 80261b0:	687b      	ldr	r3, [r7, #4]
 80261b2:	681b      	ldr	r3, [r3, #0]
 80261b4:	4a3b      	ldr	r2, [pc, #236]	; (80262a4 <HAL_UART_MspInit+0x21c>)
 80261b6:	4293      	cmp	r3, r2
 80261b8:	d163      	bne.n	8026282 <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART1_CLK_ENABLE();
 80261ba:	2300      	movs	r3, #0
 80261bc:	60fb      	str	r3, [r7, #12]
 80261be:	4a34      	ldr	r2, [pc, #208]	; (8026290 <HAL_UART_MspInit+0x208>)
 80261c0:	4b33      	ldr	r3, [pc, #204]	; (8026290 <HAL_UART_MspInit+0x208>)
 80261c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80261c4:	f043 0310 	orr.w	r3, r3, #16
 80261c8:	6453      	str	r3, [r2, #68]	; 0x44
 80261ca:	4b31      	ldr	r3, [pc, #196]	; (8026290 <HAL_UART_MspInit+0x208>)
 80261cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80261ce:	f003 0310 	and.w	r3, r3, #16
 80261d2:	60fb      	str	r3, [r7, #12]
 80261d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80261d6:	2300      	movs	r3, #0
 80261d8:	60bb      	str	r3, [r7, #8]
 80261da:	4a2d      	ldr	r2, [pc, #180]	; (8026290 <HAL_UART_MspInit+0x208>)
 80261dc:	4b2c      	ldr	r3, [pc, #176]	; (8026290 <HAL_UART_MspInit+0x208>)
 80261de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80261e0:	f043 0301 	orr.w	r3, r3, #1
 80261e4:	6313      	str	r3, [r2, #48]	; 0x30
 80261e6:	4b2a      	ldr	r3, [pc, #168]	; (8026290 <HAL_UART_MspInit+0x208>)
 80261e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80261ea:	f003 0301 	and.w	r3, r3, #1
 80261ee:	60bb      	str	r3, [r7, #8]
 80261f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80261f2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80261f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80261f8:	2302      	movs	r3, #2
 80261fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80261fc:	2301      	movs	r3, #1
 80261fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8026200:	2303      	movs	r3, #3
 8026202:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8026204:	2307      	movs	r3, #7
 8026206:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8026208:	f107 031c 	add.w	r3, r7, #28
 802620c:	4619      	mov	r1, r3
 802620e:	4826      	ldr	r0, [pc, #152]	; (80262a8 <HAL_UART_MspInit+0x220>)
 8026210:	f7ec f8ce 	bl	80123b0 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8026214:	4b25      	ldr	r3, [pc, #148]	; (80262ac <HAL_UART_MspInit+0x224>)
 8026216:	4a26      	ldr	r2, [pc, #152]	; (80262b0 <HAL_UART_MspInit+0x228>)
 8026218:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 802621a:	4b24      	ldr	r3, [pc, #144]	; (80262ac <HAL_UART_MspInit+0x224>)
 802621c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8026220:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8026222:	4b22      	ldr	r3, [pc, #136]	; (80262ac <HAL_UART_MspInit+0x224>)
 8026224:	2240      	movs	r2, #64	; 0x40
 8026226:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8026228:	4b20      	ldr	r3, [pc, #128]	; (80262ac <HAL_UART_MspInit+0x224>)
 802622a:	2200      	movs	r2, #0
 802622c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 802622e:	4b1f      	ldr	r3, [pc, #124]	; (80262ac <HAL_UART_MspInit+0x224>)
 8026230:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8026234:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8026236:	4b1d      	ldr	r3, [pc, #116]	; (80262ac <HAL_UART_MspInit+0x224>)
 8026238:	2200      	movs	r2, #0
 802623a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 802623c:	4b1b      	ldr	r3, [pc, #108]	; (80262ac <HAL_UART_MspInit+0x224>)
 802623e:	2200      	movs	r2, #0
 8026240:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8026242:	4b1a      	ldr	r3, [pc, #104]	; (80262ac <HAL_UART_MspInit+0x224>)
 8026244:	2200      	movs	r2, #0
 8026246:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8026248:	4b18      	ldr	r3, [pc, #96]	; (80262ac <HAL_UART_MspInit+0x224>)
 802624a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 802624e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8026250:	4b16      	ldr	r3, [pc, #88]	; (80262ac <HAL_UART_MspInit+0x224>)
 8026252:	2200      	movs	r2, #0
 8026254:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8026256:	4815      	ldr	r0, [pc, #84]	; (80262ac <HAL_UART_MspInit+0x224>)
 8026258:	f7ea f9f4 	bl	8010644 <HAL_DMA_Init>
 802625c:	4603      	mov	r3, r0
 802625e:	2b00      	cmp	r3, #0
 8026260:	d001      	beq.n	8026266 <HAL_UART_MspInit+0x1de>
      Error_Handler();
 8026262:	f7fe feb1 	bl	8024fc8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8026266:	687b      	ldr	r3, [r7, #4]
 8026268:	4a10      	ldr	r2, [pc, #64]	; (80262ac <HAL_UART_MspInit+0x224>)
 802626a:	631a      	str	r2, [r3, #48]	; 0x30
 802626c:	4a0f      	ldr	r2, [pc, #60]	; (80262ac <HAL_UART_MspInit+0x224>)
 802626e:	687b      	ldr	r3, [r7, #4]
 8026270:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8026272:	2200      	movs	r2, #0
 8026274:	2105      	movs	r1, #5
 8026276:	2025      	movs	r0, #37	; 0x25
 8026278:	f7ea f9ac 	bl	80105d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 802627c:	2025      	movs	r0, #37	; 0x25
 802627e:	f7ea f9c5 	bl	801060c <HAL_NVIC_EnableIRQ>
}
 8026282:	bf00      	nop
 8026284:	3730      	adds	r7, #48	; 0x30
 8026286:	46bd      	mov	sp, r7
 8026288:	bd80      	pop	{r7, pc}
 802628a:	bf00      	nop
 802628c:	40005000 	.word	0x40005000
 8026290:	40023800 	.word	0x40023800
 8026294:	40020800 	.word	0x40020800
 8026298:	40020c00 	.word	0x40020c00
 802629c:	20011bd0 	.word	0x20011bd0
 80262a0:	400260b8 	.word	0x400260b8
 80262a4:	40011000 	.word	0x40011000
 80262a8:	40020000 	.word	0x40020000
 80262ac:	20011af0 	.word	0x20011af0
 80262b0:	400264b8 	.word	0x400264b8

080262b4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80262b4:	b580      	push	{r7, lr}
 80262b6:	b082      	sub	sp, #8
 80262b8:	af00      	add	r7, sp, #0
 80262ba:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==UART5)
 80262bc:	687b      	ldr	r3, [r7, #4]
 80262be:	681b      	ldr	r3, [r3, #0]
 80262c0:	4a1b      	ldr	r2, [pc, #108]	; (8026330 <HAL_UART_MspDeInit+0x7c>)
 80262c2:	4293      	cmp	r3, r2
 80262c4:	d117      	bne.n	80262f6 <HAL_UART_MspDeInit+0x42>
  {
  /* USER CODE BEGIN UART5_MspDeInit 0 */

  /* USER CODE END UART5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART5_CLK_DISABLE();
 80262c6:	4a1b      	ldr	r2, [pc, #108]	; (8026334 <HAL_UART_MspDeInit+0x80>)
 80262c8:	4b1a      	ldr	r3, [pc, #104]	; (8026334 <HAL_UART_MspDeInit+0x80>)
 80262ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80262cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80262d0:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 80262d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80262d6:	4818      	ldr	r0, [pc, #96]	; (8026338 <HAL_UART_MspDeInit+0x84>)
 80262d8:	f7ec fa04 	bl	80126e4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 80262dc:	2104      	movs	r1, #4
 80262de:	4817      	ldr	r0, [pc, #92]	; (802633c <HAL_UART_MspDeInit+0x88>)
 80262e0:	f7ec fa00 	bl	80126e4 <HAL_GPIO_DeInit>

    /* UART5 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80262e4:	687b      	ldr	r3, [r7, #4]
 80262e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80262e8:	4618      	mov	r0, r3
 80262ea:	f7ea fa59 	bl	80107a0 <HAL_DMA_DeInit>

    /* UART5 interrupt Deinit */
    HAL_NVIC_DisableIRQ(UART5_IRQn);
 80262ee:	2035      	movs	r0, #53	; 0x35
 80262f0:	f7ea f99a 	bl	8010628 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
} 
 80262f4:	e017      	b.n	8026326 <HAL_UART_MspDeInit+0x72>
  else if(uartHandle->Instance==USART1)
 80262f6:	687b      	ldr	r3, [r7, #4]
 80262f8:	681b      	ldr	r3, [r3, #0]
 80262fa:	4a11      	ldr	r2, [pc, #68]	; (8026340 <HAL_UART_MspDeInit+0x8c>)
 80262fc:	4293      	cmp	r3, r2
 80262fe:	d112      	bne.n	8026326 <HAL_UART_MspDeInit+0x72>
    __HAL_RCC_USART1_CLK_DISABLE();
 8026300:	4a0c      	ldr	r2, [pc, #48]	; (8026334 <HAL_UART_MspDeInit+0x80>)
 8026302:	4b0c      	ldr	r3, [pc, #48]	; (8026334 <HAL_UART_MspDeInit+0x80>)
 8026304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8026306:	f023 0310 	bic.w	r3, r3, #16
 802630a:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 802630c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8026310:	480c      	ldr	r0, [pc, #48]	; (8026344 <HAL_UART_MspDeInit+0x90>)
 8026312:	f7ec f9e7 	bl	80126e4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8026316:	687b      	ldr	r3, [r7, #4]
 8026318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802631a:	4618      	mov	r0, r3
 802631c:	f7ea fa40 	bl	80107a0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8026320:	2025      	movs	r0, #37	; 0x25
 8026322:	f7ea f981 	bl	8010628 <HAL_NVIC_DisableIRQ>
} 
 8026326:	bf00      	nop
 8026328:	3708      	adds	r7, #8
 802632a:	46bd      	mov	sp, r7
 802632c:	bd80      	pop	{r7, pc}
 802632e:	bf00      	nop
 8026330:	40005000 	.word	0x40005000
 8026334:	40023800 	.word	0x40023800
 8026338:	40020800 	.word	0x40020800
 802633c:	40020c00 	.word	0x40020c00
 8026340:	40011000 	.word	0x40011000
 8026344:	40020000 	.word	0x40020000

08026348 <read_param>:
extern UART_HandleTypeDef huart5;

static void form_data_parser(char * in_buf);
static uint read_param(char * out_buf, const char * const in_buf, const uint max_len);

static uint read_param(char * out_buf, const char * const  in_buf, const uint max_len){
 8026348:	b480      	push	{r7}
 802634a:	b087      	sub	sp, #28
 802634c:	af00      	add	r7, sp, #0
 802634e:	60f8      	str	r0, [r7, #12]
 8026350:	60b9      	str	r1, [r7, #8]
 8026352:	607a      	str	r2, [r7, #4]
	const char* tmp_p =  in_buf;
 8026354:	68bb      	ldr	r3, [r7, #8]
 8026356:	617b      	str	r3, [r7, #20]
	uint len = 0;
 8026358:	2300      	movs	r3, #0
 802635a:	613b      	str	r3, [r7, #16]
	while (*tmp_p != ' ' && *tmp_p != '&' && len <= max_len) {
 802635c:	e00b      	b.n	8026376 <read_param+0x2e>
		*out_buf++ = *tmp_p;
 802635e:	68fb      	ldr	r3, [r7, #12]
 8026360:	1c5a      	adds	r2, r3, #1
 8026362:	60fa      	str	r2, [r7, #12]
 8026364:	697a      	ldr	r2, [r7, #20]
 8026366:	7812      	ldrb	r2, [r2, #0]
 8026368:	701a      	strb	r2, [r3, #0]
		len++;
 802636a:	693b      	ldr	r3, [r7, #16]
 802636c:	3301      	adds	r3, #1
 802636e:	613b      	str	r3, [r7, #16]
		tmp_p++;
 8026370:	697b      	ldr	r3, [r7, #20]
 8026372:	3301      	adds	r3, #1
 8026374:	617b      	str	r3, [r7, #20]
	while (*tmp_p != ' ' && *tmp_p != '&' && len <= max_len) {
 8026376:	697b      	ldr	r3, [r7, #20]
 8026378:	781b      	ldrb	r3, [r3, #0]
 802637a:	2b20      	cmp	r3, #32
 802637c:	d007      	beq.n	802638e <read_param+0x46>
 802637e:	697b      	ldr	r3, [r7, #20]
 8026380:	781b      	ldrb	r3, [r3, #0]
 8026382:	2b26      	cmp	r3, #38	; 0x26
 8026384:	d003      	beq.n	802638e <read_param+0x46>
 8026386:	693a      	ldr	r2, [r7, #16]
 8026388:	687b      	ldr	r3, [r7, #4]
 802638a:	429a      	cmp	r2, r3
 802638c:	d9e7      	bls.n	802635e <read_param+0x16>
	}
	return len;
 802638e:	693b      	ldr	r3, [r7, #16]
}
 8026390:	4618      	mov	r0, r3
 8026392:	371c      	adds	r7, #28
 8026394:	46bd      	mov	sp, r7
 8026396:	f85d 7b04 	ldr.w	r7, [sp], #4
 802639a:	4770      	bx	lr

0802639c <form_data_parser>:



static void form_data_parser(char * in_buf) {
 802639c:	b580      	push	{r7, lr}
 802639e:	b08a      	sub	sp, #40	; 0x28
 80263a0:	af00      	add	r7, sp, #0
 80263a2:	6078      	str	r0, [r7, #4]
	char par_str[16];
	uint par_len;
	uint baudrate = 0;
 80263a4:	2300      	movs	r3, #0
 80263a6:	627b      	str	r3, [r7, #36]	; 0x24
	while (*in_buf != ' ') {
 80263a8:	e07d      	b.n	80264a6 <form_data_parser+0x10a>
		if (*in_buf == '&') {
 80263aa:	687b      	ldr	r3, [r7, #4]
 80263ac:	781b      	ldrb	r3, [r3, #0]
 80263ae:	2b26      	cmp	r3, #38	; 0x26
 80263b0:	d102      	bne.n	80263b8 <form_data_parser+0x1c>
			in_buf++;
 80263b2:	687b      	ldr	r3, [r7, #4]
 80263b4:	3301      	adds	r3, #1
 80263b6:	607b      	str	r3, [r7, #4]
		}
		int param_num = atoi(in_buf);
 80263b8:	6878      	ldr	r0, [r7, #4]
 80263ba:	f000 fa34 	bl	8026826 <atoi>
 80263be:	6238      	str	r0, [r7, #32]
		if (param_num < 9){
 80263c0:	6a3b      	ldr	r3, [r7, #32]
 80263c2:	2b08      	cmp	r3, #8
 80263c4:	dc03      	bgt.n	80263ce <form_data_parser+0x32>
			in_buf += 2;
 80263c6:	687b      	ldr	r3, [r7, #4]
 80263c8:	3302      	adds	r3, #2
 80263ca:	607b      	str	r3, [r7, #4]
 80263cc:	e002      	b.n	80263d4 <form_data_parser+0x38>
		} else {
			in_buf += 3;
 80263ce:	687b      	ldr	r3, [r7, #4]
 80263d0:	3303      	adds	r3, #3
 80263d2:	607b      	str	r3, [r7, #4]
		}
		switch(param_num){
 80263d4:	6a3b      	ldr	r3, [r7, #32]
 80263d6:	2b01      	cmp	r3, #1
 80263d8:	d002      	beq.n	80263e0 <form_data_parser+0x44>
 80263da:	2b02      	cmp	r3, #2
 80263dc:	d02e      	beq.n	802643c <form_data_parser+0xa0>
 80263de:	e062      	b.n	80264a6 <form_data_parser+0x10a>
		case 1:                                        //IP-address
			par_len = read_param(par_str,in_buf,15);
 80263e0:	f107 030c 	add.w	r3, r7, #12
 80263e4:	220f      	movs	r2, #15
 80263e6:	6879      	ldr	r1, [r7, #4]
 80263e8:	4618      	mov	r0, r3
 80263ea:	f7ff ffad 	bl	8026348 <read_param>
 80263ee:	61f8      	str	r0, [r7, #28]
			par_str[par_len] = '\0';
 80263f0:	f107 020c 	add.w	r2, r7, #12
 80263f4:	69fb      	ldr	r3, [r7, #28]
 80263f6:	4413      	add	r3, r2
 80263f8:	2200      	movs	r2, #0
 80263fa:	701a      	strb	r2, [r3, #0]
			ip4_addr_t new_ip;
			ipaddr_aton(par_str,&new_ip);
 80263fc:	f107 0208 	add.w	r2, r7, #8
 8026400:	f107 030c 	add.w	r3, r7, #12
 8026404:	4611      	mov	r1, r2
 8026406:	4618      	mov	r0, r3
 8026408:	f7f4 fcc0 	bl	801ad8c <ip4addr_aton>
			EE_WriteVariable(IP_02_01_ADDR,(uint16_t)(new_ip.addr & 0x0000FFFF));
 802640c:	68bb      	ldr	r3, [r7, #8]
 802640e:	b29b      	uxth	r3, r3
 8026410:	4619      	mov	r1, r3
 8026412:	2001      	movs	r0, #1
 8026414:	f7fd fc8e 	bl	8023d34 <EE_WriteVariable>
			EE_WriteVariable(IP_04_03_ADDR,(uint16_t)((new_ip.addr >> 16) & 0x0000FFFF));
 8026418:	68bb      	ldr	r3, [r7, #8]
 802641a:	0c1b      	lsrs	r3, r3, #16
 802641c:	b29b      	uxth	r3, r3
 802641e:	4619      	mov	r1, r3
 8026420:	2002      	movs	r0, #2
 8026422:	f7fd fc87 	bl	8023d34 <EE_WriteVariable>
			netif_set_ipaddr(&gnetif,&new_ip);
 8026426:	f107 0308 	add.w	r3, r7, #8
 802642a:	4619      	mov	r1, r3
 802642c:	4822      	ldr	r0, [pc, #136]	; (80264b8 <form_data_parser+0x11c>)
 802642e:	f7f6 f8fb 	bl	801c628 <netif_set_ipaddr>
			in_buf += par_len;
 8026432:	687a      	ldr	r2, [r7, #4]
 8026434:	69fb      	ldr	r3, [r7, #28]
 8026436:	4413      	add	r3, r2
 8026438:	607b      	str	r3, [r7, #4]
			break;
 802643a:	e034      	b.n	80264a6 <form_data_parser+0x10a>
		case 2:                                       //Baudrate
			par_len = read_param(par_str,in_buf,15);
 802643c:	f107 030c 	add.w	r3, r7, #12
 8026440:	220f      	movs	r2, #15
 8026442:	6879      	ldr	r1, [r7, #4]
 8026444:	4618      	mov	r0, r3
 8026446:	f7ff ff7f 	bl	8026348 <read_param>
 802644a:	61f8      	str	r0, [r7, #28]
			par_str[par_len] = '\0';
 802644c:	f107 020c 	add.w	r2, r7, #12
 8026450:	69fb      	ldr	r3, [r7, #28]
 8026452:	4413      	add	r3, r2
 8026454:	2200      	movs	r2, #0
 8026456:	701a      	strb	r2, [r3, #0]
			baudrate = atoi(par_str);
 8026458:	f107 030c 	add.w	r3, r7, #12
 802645c:	4618      	mov	r0, r3
 802645e:	f000 f9e2 	bl	8026826 <atoi>
 8026462:	4603      	mov	r3, r0
 8026464:	627b      	str	r3, [r7, #36]	; 0x24
			HAL_UART_DeInit(&huart5);
 8026466:	4815      	ldr	r0, [pc, #84]	; (80264bc <form_data_parser+0x120>)
 8026468:	f7ed fb19 	bl	8013a9e <HAL_UART_DeInit>
			huart5.Init.BaudRate = baudrate;
 802646c:	4a13      	ldr	r2, [pc, #76]	; (80264bc <form_data_parser+0x120>)
 802646e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026470:	6053      	str	r3, [r2, #4]
			EE_WriteVariable(BR_LS_ADDR,(uint16_t)(baudrate & 0x0000FFFF));
 8026472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026474:	b29b      	uxth	r3, r3
 8026476:	4619      	mov	r1, r3
 8026478:	2004      	movs	r0, #4
 802647a:	f7fd fc5b 	bl	8023d34 <EE_WriteVariable>
			EE_WriteVariable(BR_MS_ADDR,(uint16_t)((baudrate >> 16) & 0x0000FFFF));
 802647e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8026480:	0c1b      	lsrs	r3, r3, #16
 8026482:	b29b      	uxth	r3, r3
 8026484:	4619      	mov	r1, r3
 8026486:	2003      	movs	r0, #3
 8026488:	f7fd fc54 	bl	8023d34 <EE_WriteVariable>
			if (HAL_UART_Init(&huart5) != HAL_OK)
 802648c:	480b      	ldr	r0, [pc, #44]	; (80264bc <form_data_parser+0x120>)
 802648e:	f7ed fab9 	bl	8013a04 <HAL_UART_Init>
 8026492:	4603      	mov	r3, r0
 8026494:	2b00      	cmp	r3, #0
 8026496:	d001      	beq.n	802649c <form_data_parser+0x100>
			{
			   Error_Handler();
 8026498:	f7fe fd96 	bl	8024fc8 <Error_Handler>
			}
			in_buf += par_len;
 802649c:	687a      	ldr	r2, [r7, #4]
 802649e:	69fb      	ldr	r3, [r7, #28]
 80264a0:	4413      	add	r3, r2
 80264a2:	607b      	str	r3, [r7, #4]
			break;
 80264a4:	bf00      	nop
	while (*in_buf != ' ') {
 80264a6:	687b      	ldr	r3, [r7, #4]
 80264a8:	781b      	ldrb	r3, [r3, #0]
 80264aa:	2b20      	cmp	r3, #32
 80264ac:	f47f af7d 	bne.w	80263aa <form_data_parser+0xe>
		}
	}
}
 80264b0:	bf00      	nop
 80264b2:	3728      	adds	r7, #40	; 0x28
 80264b4:	46bd      	mov	sp, r7
 80264b6:	bd80      	pop	{r7, pc}
 80264b8:	200119d4 	.word	0x200119d4
 80264bc:	20011b50 	.word	0x20011b50

080264c0 <web_server_thread>:

void web_server_thread(void *arg) {
 80264c0:	b590      	push	{r4, r7, lr}
 80264c2:	b091      	sub	sp, #68	; 0x44
 80264c4:	af02      	add	r7, sp, #8
 80264c6:	6078      	str	r0, [r7, #4]
	err_t err, recv_err;
	struct netbuf *inbuf;
	struct netconn *newconn;
	struct netconn *arg_conn;
	arg_conn = (struct netconn *) arg;
 80264c8:	687b      	ldr	r3, [r7, #4]
 80264ca:	637b      	str	r3, [r7, #52]	; 0x34
	u16_t buflen;
	char* buf;
	struct fs_file file;

	printf("Net task created.\n");
 80264cc:	48a9      	ldr	r0, [pc, #676]	; (8026774 <web_server_thread+0x2b4>)
 80264ce:	f7ff fd59 	bl	8025f84 <puts>
	osDelay(1);
 80264d2:	2001      	movs	r0, #1
 80264d4:	f7ee f929 	bl	801472a <osDelay>
	for (;;) {
		err = netconn_accept(arg_conn, &newconn);
 80264d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80264dc:	4619      	mov	r1, r3
 80264de:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80264e0:	f7f0 ffe4 	bl	80174ac <netconn_accept>
 80264e4:	4603      	mov	r3, r0
 80264e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		if (err == ERR_OK) {
 80264ea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80264ee:	2b00      	cmp	r3, #0
 80264f0:	d1f2      	bne.n	80264d8 <web_server_thread+0x18>
			printf("Accept.\n");
 80264f2:	48a1      	ldr	r0, [pc, #644]	; (8026778 <web_server_thread+0x2b8>)
 80264f4:	f7ff fd46 	bl	8025f84 <puts>
			recv_err = netconn_recv(newconn, &inbuf);
 80264f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80264fa:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80264fe:	4611      	mov	r1, r2
 8026500:	4618      	mov	r0, r3
 8026502:	f7f1 f921 	bl	8017748 <netconn_recv>
 8026506:	4603      	mov	r3, r0
 8026508:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
			if (recv_err == ERR_OK) {
 802650c:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8026510:	2b00      	cmp	r3, #0
 8026512:	f040 8122 	bne.w	802675a <web_server_thread+0x29a>
				if (netconn_err(newconn) == ERR_OK) {
 8026516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8026518:	f993 3008 	ldrsb.w	r3, [r3, #8]
 802651c:	2b00      	cmp	r3, #0
 802651e:	f040 811c 	bne.w	802675a <web_server_thread+0x29a>
					netbuf_data(inbuf, (void**) &buf, &buflen);
 8026522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026524:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8026528:	f107 0120 	add.w	r1, r7, #32
 802652c:	4618      	mov	r0, r3
 802652e:	f7f2 fe8b 	bl	8019248 <netbuf_data>
					if ((buflen >= 5) && (strncmp(buf, "GET /", 5) == 0)) {
 8026532:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8026534:	2b04      	cmp	r3, #4
 8026536:	f240 8110 	bls.w	802675a <web_server_thread+0x29a>
 802653a:	6a3b      	ldr	r3, [r7, #32]
 802653c:	2205      	movs	r2, #5
 802653e:	498f      	ldr	r1, [pc, #572]	; (802677c <web_server_thread+0x2bc>)
 8026540:	4618      	mov	r0, r3
 8026542:	f000 f9c3 	bl	80268cc <strncmp>
 8026546:	4603      	mov	r3, r0
 8026548:	2b00      	cmp	r3, #0
 802654a:	f040 8106 	bne.w	802675a <web_server_thread+0x29a>
						buf += 5;
 802654e:	6a3b      	ldr	r3, [r7, #32]
 8026550:	3305      	adds	r3, #5
 8026552:	623b      	str	r3, [r7, #32]
						if ((strncmp((char const *) buf, " ", 1) == 0)
 8026554:	6a3b      	ldr	r3, [r7, #32]
 8026556:	781a      	ldrb	r2, [r3, #0]
 8026558:	4b89      	ldr	r3, [pc, #548]	; (8026780 <web_server_thread+0x2c0>)
 802655a:	781b      	ldrb	r3, [r3, #0]
 802655c:	429a      	cmp	r2, r3
 802655e:	d008      	beq.n	8026572 <web_server_thread+0xb2>
								|| (strncmp((char const *) buf, "index.shtml",
 8026560:	6a3b      	ldr	r3, [r7, #32]
 8026562:	220b      	movs	r2, #11
 8026564:	4987      	ldr	r1, [pc, #540]	; (8026784 <web_server_thread+0x2c4>)
 8026566:	4618      	mov	r0, r3
 8026568:	f000 f9b0 	bl	80268cc <strncmp>
 802656c:	4603      	mov	r3, r0
 802656e:	2b00      	cmp	r3, #0
 8026570:	d114      	bne.n	802659c <web_server_thread+0xdc>
										11) == 0)) {
							fs_open(&file, "/index.shtml");
 8026572:	f107 030c 	add.w	r3, r7, #12
 8026576:	4984      	ldr	r1, [pc, #528]	; (8026788 <web_server_thread+0x2c8>)
 8026578:	4618      	mov	r0, r3
 802657a:	f7f3 f825 	bl	80195c8 <fs_open>
							netconn_write(newconn,
 802657e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8026580:	68f9      	ldr	r1, [r7, #12]
 8026582:	693b      	ldr	r3, [r7, #16]
 8026584:	461a      	mov	r2, r3
 8026586:	2300      	movs	r3, #0
 8026588:	9300      	str	r3, [sp, #0]
 802658a:	2300      	movs	r3, #0
 802658c:	f7f1 f954 	bl	8017838 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8026590:	f107 030c 	add.w	r3, r7, #12
 8026594:	4618      	mov	r0, r3
 8026596:	f7f3 f855 	bl	8019644 <fs_close>
 802659a:	e0de      	b.n	802675a <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "img/logo.png",
 802659c:	6a3b      	ldr	r3, [r7, #32]
 802659e:	220c      	movs	r2, #12
 80265a0:	497a      	ldr	r1, [pc, #488]	; (802678c <web_server_thread+0x2cc>)
 80265a2:	4618      	mov	r0, r3
 80265a4:	f000 f992 	bl	80268cc <strncmp>
 80265a8:	4603      	mov	r3, r0
 80265aa:	2b00      	cmp	r3, #0
 80265ac:	d114      	bne.n	80265d8 <web_server_thread+0x118>
								12) == 0) {
							fs_open(&file, "/img/logo.png");
 80265ae:	f107 030c 	add.w	r3, r7, #12
 80265b2:	4977      	ldr	r1, [pc, #476]	; (8026790 <web_server_thread+0x2d0>)
 80265b4:	4618      	mov	r0, r3
 80265b6:	f7f3 f807 	bl	80195c8 <fs_open>
							netconn_write(newconn,
 80265ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80265bc:	68f9      	ldr	r1, [r7, #12]
 80265be:	693b      	ldr	r3, [r7, #16]
 80265c0:	461a      	mov	r2, r3
 80265c2:	2300      	movs	r3, #0
 80265c4:	9300      	str	r3, [sp, #0]
 80265c6:	2300      	movs	r3, #0
 80265c8:	f7f1 f936 	bl	8017838 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 80265cc:	f107 030c 	add.w	r3, r7, #12
 80265d0:	4618      	mov	r0, r3
 80265d2:	f7f3 f837 	bl	8019644 <fs_close>
 80265d6:	e0c0      	b.n	802675a <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "img/icon.png",
 80265d8:	6a3b      	ldr	r3, [r7, #32]
 80265da:	220c      	movs	r2, #12
 80265dc:	496d      	ldr	r1, [pc, #436]	; (8026794 <web_server_thread+0x2d4>)
 80265de:	4618      	mov	r0, r3
 80265e0:	f000 f974 	bl	80268cc <strncmp>
 80265e4:	4603      	mov	r3, r0
 80265e6:	2b00      	cmp	r3, #0
 80265e8:	d114      	bne.n	8026614 <web_server_thread+0x154>
								12) == 0) {
							fs_open(&file, "/img/icon.png");
 80265ea:	f107 030c 	add.w	r3, r7, #12
 80265ee:	496a      	ldr	r1, [pc, #424]	; (8026798 <web_server_thread+0x2d8>)
 80265f0:	4618      	mov	r0, r3
 80265f2:	f7f2 ffe9 	bl	80195c8 <fs_open>
							netconn_write(newconn,
 80265f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80265f8:	68f9      	ldr	r1, [r7, #12]
 80265fa:	693b      	ldr	r3, [r7, #16]
 80265fc:	461a      	mov	r2, r3
 80265fe:	2300      	movs	r3, #0
 8026600:	9300      	str	r3, [sp, #0]
 8026602:	2300      	movs	r3, #0
 8026604:	f7f1 f918 	bl	8017838 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8026608:	f107 030c 	add.w	r3, r7, #12
 802660c:	4618      	mov	r0, r3
 802660e:	f7f3 f819 	bl	8019644 <fs_close>
 8026612:	e0a2      	b.n	802675a <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "style.css", 9)
 8026614:	6a3b      	ldr	r3, [r7, #32]
 8026616:	2209      	movs	r2, #9
 8026618:	4960      	ldr	r1, [pc, #384]	; (802679c <web_server_thread+0x2dc>)
 802661a:	4618      	mov	r0, r3
 802661c:	f000 f956 	bl	80268cc <strncmp>
 8026620:	4603      	mov	r3, r0
 8026622:	2b00      	cmp	r3, #0
 8026624:	d114      	bne.n	8026650 <web_server_thread+0x190>
								== 0) {
							fs_open(&file, "/style.css");
 8026626:	f107 030c 	add.w	r3, r7, #12
 802662a:	495d      	ldr	r1, [pc, #372]	; (80267a0 <web_server_thread+0x2e0>)
 802662c:	4618      	mov	r0, r3
 802662e:	f7f2 ffcb 	bl	80195c8 <fs_open>
							netconn_write(newconn,
 8026632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8026634:	68f9      	ldr	r1, [r7, #12]
 8026636:	693b      	ldr	r3, [r7, #16]
 8026638:	461a      	mov	r2, r3
 802663a:	2300      	movs	r3, #0
 802663c:	9300      	str	r3, [sp, #0]
 802663e:	2300      	movs	r3, #0
 8026640:	f7f1 f8fa 	bl	8017838 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8026644:	f107 030c 	add.w	r3, r7, #12
 8026648:	4618      	mov	r0, r3
 802664a:	f7f2 fffb 	bl	8019644 <fs_close>
 802664e:	e084      	b.n	802675a <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "AI.shtml?led=1",
 8026650:	6a3b      	ldr	r3, [r7, #32]
 8026652:	220e      	movs	r2, #14
 8026654:	4953      	ldr	r1, [pc, #332]	; (80267a4 <web_server_thread+0x2e4>)
 8026656:	4618      	mov	r0, r3
 8026658:	f000 f938 	bl	80268cc <strncmp>
 802665c:	4603      	mov	r3, r0
 802665e:	2b00      	cmp	r3, #0
 8026660:	d105      	bne.n	802666e <web_server_thread+0x1ae>
								14) == 0) {
							HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8026662:	f44f 7100 	mov.w	r1, #512	; 0x200
 8026666:	4850      	ldr	r0, [pc, #320]	; (80267a8 <web_server_thread+0x2e8>)
 8026668:	f7ec f951 	bl	801290e <HAL_GPIO_TogglePin>
 802666c:	e075      	b.n	802675a <web_server_thread+0x29a>
						} else if (strncmp((char const *) buf, "AI.shtml?IP=",
 802666e:	6a3b      	ldr	r3, [r7, #32]
 8026670:	220c      	movs	r2, #12
 8026672:	494e      	ldr	r1, [pc, #312]	; (80267ac <web_server_thread+0x2ec>)
 8026674:	4618      	mov	r0, r3
 8026676:	f000 f929 	bl	80268cc <strncmp>
 802667a:	4603      	mov	r3, r0
 802667c:	2b00      	cmp	r3, #0
 802667e:	d115      	bne.n	80266ac <web_server_thread+0x1ec>
								12) == 0) {
							sprintf(PAGE_BODY, "%s%s", PAGE_HEADER,
 8026680:	484b      	ldr	r0, [pc, #300]	; (80267b0 <web_server_thread+0x2f0>)
 8026682:	f7f4 fcc3 	bl	801b00c <ip4addr_ntoa>
 8026686:	4603      	mov	r3, r0
 8026688:	4a4a      	ldr	r2, [pc, #296]	; (80267b4 <web_server_thread+0x2f4>)
 802668a:	494b      	ldr	r1, [pc, #300]	; (80267b8 <web_server_thread+0x2f8>)
 802668c:	484b      	ldr	r0, [pc, #300]	; (80267bc <web_server_thread+0x2fc>)
 802668e:	f7ff fc19 	bl	8025ec4 <siprintf>
									ip4addr_ntoa(&gnetif.ip_addr));
							netconn_write(newconn, PAGE_BODY,
 8026692:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8026694:	4849      	ldr	r0, [pc, #292]	; (80267bc <web_server_thread+0x2fc>)
 8026696:	f7e9 fcdd 	bl	8010054 <strlen>
 802669a:	4602      	mov	r2, r0
 802669c:	2300      	movs	r3, #0
 802669e:	9300      	str	r3, [sp, #0]
 80266a0:	2301      	movs	r3, #1
 80266a2:	4946      	ldr	r1, [pc, #280]	; (80267bc <web_server_thread+0x2fc>)
 80266a4:	4620      	mov	r0, r4
 80266a6:	f7f1 f8c7 	bl	8017838 <netconn_write_partly>
 80266aa:	e056      	b.n	802675a <web_server_thread+0x29a>
									strlen((char* )PAGE_BODY), NETCONN_COPY);
						} else if (strncmp((char const *) buf, "AI.shtml?BR=",
 80266ac:	6a3b      	ldr	r3, [r7, #32]
 80266ae:	220c      	movs	r2, #12
 80266b0:	4943      	ldr	r1, [pc, #268]	; (80267c0 <web_server_thread+0x300>)
 80266b2:	4618      	mov	r0, r3
 80266b4:	f000 f90a 	bl	80268cc <strncmp>
 80266b8:	4603      	mov	r3, r0
 80266ba:	2b00      	cmp	r3, #0
 80266bc:	d113      	bne.n	80266e6 <web_server_thread+0x226>
								12) == 0) {

							sprintf(PAGE_BODY, "%s%u", PAGE_HEADER,(uint)huart5.Init.BaudRate);
 80266be:	4b41      	ldr	r3, [pc, #260]	; (80267c4 <web_server_thread+0x304>)
 80266c0:	685b      	ldr	r3, [r3, #4]
 80266c2:	4a3c      	ldr	r2, [pc, #240]	; (80267b4 <web_server_thread+0x2f4>)
 80266c4:	4940      	ldr	r1, [pc, #256]	; (80267c8 <web_server_thread+0x308>)
 80266c6:	483d      	ldr	r0, [pc, #244]	; (80267bc <web_server_thread+0x2fc>)
 80266c8:	f7ff fbfc 	bl	8025ec4 <siprintf>
							netconn_write(newconn, PAGE_BODY,
 80266cc:	6abc      	ldr	r4, [r7, #40]	; 0x28
 80266ce:	483b      	ldr	r0, [pc, #236]	; (80267bc <web_server_thread+0x2fc>)
 80266d0:	f7e9 fcc0 	bl	8010054 <strlen>
 80266d4:	4602      	mov	r2, r0
 80266d6:	2300      	movs	r3, #0
 80266d8:	9300      	str	r3, [sp, #0]
 80266da:	2301      	movs	r3, #1
 80266dc:	4937      	ldr	r1, [pc, #220]	; (80267bc <web_server_thread+0x2fc>)
 80266de:	4620      	mov	r0, r4
 80266e0:	f7f1 f8aa 	bl	8017838 <netconn_write_partly>
 80266e4:	e039      	b.n	802675a <web_server_thread+0x29a>
									strlen((char* )PAGE_BODY), NETCONN_COPY);
						} else if (*buf == '?') {
 80266e6:	6a3b      	ldr	r3, [r7, #32]
 80266e8:	781b      	ldrb	r3, [r3, #0]
 80266ea:	2b3f      	cmp	r3, #63	; 0x3f
 80266ec:	d11b      	bne.n	8026726 <web_server_thread+0x266>
							form_data_parser(++buf);
 80266ee:	6a3b      	ldr	r3, [r7, #32]
 80266f0:	3301      	adds	r3, #1
 80266f2:	623b      	str	r3, [r7, #32]
 80266f4:	6a3b      	ldr	r3, [r7, #32]
 80266f6:	4618      	mov	r0, r3
 80266f8:	f7ff fe50 	bl	802639c <form_data_parser>
							fs_open(&file, "/index.shtml");
 80266fc:	f107 030c 	add.w	r3, r7, #12
 8026700:	4921      	ldr	r1, [pc, #132]	; (8026788 <web_server_thread+0x2c8>)
 8026702:	4618      	mov	r0, r3
 8026704:	f7f2 ff60 	bl	80195c8 <fs_open>
							netconn_write(newconn,
 8026708:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 802670a:	68f9      	ldr	r1, [r7, #12]
 802670c:	693b      	ldr	r3, [r7, #16]
 802670e:	461a      	mov	r2, r3
 8026710:	2300      	movs	r3, #0
 8026712:	9300      	str	r3, [sp, #0]
 8026714:	2300      	movs	r3, #0
 8026716:	f7f1 f88f 	bl	8017838 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 802671a:	f107 030c 	add.w	r3, r7, #12
 802671e:	4618      	mov	r0, r3
 8026720:	f7f2 ff90 	bl	8019644 <fs_close>
 8026724:	e019      	b.n	802675a <web_server_thread+0x29a>
						} else {
							fs_open(&file, "/404.html");
 8026726:	f107 030c 	add.w	r3, r7, #12
 802672a:	4928      	ldr	r1, [pc, #160]	; (80267cc <web_server_thread+0x30c>)
 802672c:	4618      	mov	r0, r3
 802672e:	f7f2 ff4b 	bl	80195c8 <fs_open>
							netconn_write(newconn,
 8026732:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8026734:	68f9      	ldr	r1, [r7, #12]
 8026736:	693b      	ldr	r3, [r7, #16]
 8026738:	461a      	mov	r2, r3
 802673a:	2300      	movs	r3, #0
 802673c:	9300      	str	r3, [sp, #0]
 802673e:	2300      	movs	r3, #0
 8026740:	f7f1 f87a 	bl	8017838 <netconn_write_partly>
									(const unsigned char* )(file.data),
									(size_t )file.len, NETCONN_NOCOPY);
							fs_close(&file);
 8026744:	f107 030c 	add.w	r3, r7, #12
 8026748:	4618      	mov	r0, r3
 802674a:	f7f2 ff7b 	bl	8019644 <fs_close>
							printf("File not found\n");
 802674e:	4820      	ldr	r0, [pc, #128]	; (80267d0 <web_server_thread+0x310>)
 8026750:	f7ff fc18 	bl	8025f84 <puts>
							osDelay(1);
 8026754:	2001      	movs	r0, #1
 8026756:	f7ed ffe8 	bl	801472a <osDelay>
						}
					}
				}
			}
			netconn_close(newconn);
 802675a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802675c:	4618      	mov	r0, r3
 802675e:	f7f1 f913 	bl	8017988 <netconn_close>
			netbuf_delete(inbuf);
 8026762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8026764:	4618      	mov	r0, r3
 8026766:	f7f2 fd4f 	bl	8019208 <netbuf_delete>
			netconn_delete(newconn);
 802676a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802676c:	4618      	mov	r0, r3
 802676e:	f7f0 fe13 	bl	8017398 <netconn_delete>
		err = netconn_accept(arg_conn, &newconn);
 8026772:	e6b1      	b.n	80264d8 <web_server_thread+0x18>
 8026774:	08029368 	.word	0x08029368
 8026778:	0802937c 	.word	0x0802937c
 802677c:	08029384 	.word	0x08029384
 8026780:	0802938c 	.word	0x0802938c
 8026784:	08029390 	.word	0x08029390
 8026788:	0802939c 	.word	0x0802939c
 802678c:	080293ac 	.word	0x080293ac
 8026790:	080293bc 	.word	0x080293bc
 8026794:	080293cc 	.word	0x080293cc
 8026798:	080293dc 	.word	0x080293dc
 802679c:	080293ec 	.word	0x080293ec
 80267a0:	080293f8 	.word	0x080293f8
 80267a4:	08029404 	.word	0x08029404
 80267a8:	40020400 	.word	0x40020400
 80267ac:	08029414 	.word	0x08029414
 80267b0:	200119d8 	.word	0x200119d8
 80267b4:	0802b868 	.word	0x0802b868
 80267b8:	08029424 	.word	0x08029424
 80267bc:	20009ebc 	.word	0x20009ebc
 80267c0:	0802942c 	.word	0x0802942c
 80267c4:	20011b50 	.word	0x20011b50
 80267c8:	0802943c 	.word	0x0802943c
 80267cc:	08029444 	.word	0x08029444
 80267d0:	08029450 	.word	0x08029450

080267d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80267d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 802680c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80267d8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80267da:	e003      	b.n	80267e4 <LoopCopyDataInit>

080267dc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80267dc:	4b0c      	ldr	r3, [pc, #48]	; (8026810 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80267de:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80267e0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80267e2:	3104      	adds	r1, #4

080267e4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80267e4:	480b      	ldr	r0, [pc, #44]	; (8026814 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80267e6:	4b0c      	ldr	r3, [pc, #48]	; (8026818 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80267e8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80267ea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80267ec:	d3f6      	bcc.n	80267dc <CopyDataInit>
  ldr  r2, =_sbss
 80267ee:	4a0b      	ldr	r2, [pc, #44]	; (802681c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80267f0:	e002      	b.n	80267f8 <LoopFillZerobss>

080267f2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80267f2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80267f4:	f842 3b04 	str.w	r3, [r2], #4

080267f8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80267f8:	4b09      	ldr	r3, [pc, #36]	; (8026820 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80267fa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80267fc:	d3f9      	bcc.n	80267f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80267fe:	f7ff f8ef 	bl	80259e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8026802:	f000 f815 	bl	8026830 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8026806:	f7fe fb1b 	bl	8024e40 <main>
  bx  lr    
 802680a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 802680c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8026810:	0802b9f0 	.word	0x0802b9f0
  ldr  r0, =_sdata
 8026814:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8026818:	20000224 	.word	0x20000224
  ldr  r2, =_sbss
 802681c:	20000224 	.word	0x20000224
  ldr  r3, = _ebss
 8026820:	20011c30 	.word	0x20011c30

08026824 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8026824:	e7fe      	b.n	8026824 <ADC_IRQHandler>

08026826 <atoi>:
 8026826:	220a      	movs	r2, #10
 8026828:	2100      	movs	r1, #0
 802682a:	f000 b8e1 	b.w	80269f0 <strtol>
	...

08026830 <__libc_init_array>:
 8026830:	b570      	push	{r4, r5, r6, lr}
 8026832:	4e0d      	ldr	r6, [pc, #52]	; (8026868 <__libc_init_array+0x38>)
 8026834:	4c0d      	ldr	r4, [pc, #52]	; (802686c <__libc_init_array+0x3c>)
 8026836:	1ba4      	subs	r4, r4, r6
 8026838:	10a4      	asrs	r4, r4, #2
 802683a:	2500      	movs	r5, #0
 802683c:	42a5      	cmp	r5, r4
 802683e:	d109      	bne.n	8026854 <__libc_init_array+0x24>
 8026840:	4e0b      	ldr	r6, [pc, #44]	; (8026870 <__libc_init_array+0x40>)
 8026842:	4c0c      	ldr	r4, [pc, #48]	; (8026874 <__libc_init_array+0x44>)
 8026844:	f000 f90c 	bl	8026a60 <_init>
 8026848:	1ba4      	subs	r4, r4, r6
 802684a:	10a4      	asrs	r4, r4, #2
 802684c:	2500      	movs	r5, #0
 802684e:	42a5      	cmp	r5, r4
 8026850:	d105      	bne.n	802685e <__libc_init_array+0x2e>
 8026852:	bd70      	pop	{r4, r5, r6, pc}
 8026854:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8026858:	4798      	blx	r3
 802685a:	3501      	adds	r5, #1
 802685c:	e7ee      	b.n	802683c <__libc_init_array+0xc>
 802685e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8026862:	4798      	blx	r3
 8026864:	3501      	adds	r5, #1
 8026866:	e7f2      	b.n	802684e <__libc_init_array+0x1e>
 8026868:	0802b9e8 	.word	0x0802b9e8
 802686c:	0802b9e8 	.word	0x0802b9e8
 8026870:	0802b9e8 	.word	0x0802b9e8
 8026874:	0802b9ec 	.word	0x0802b9ec

08026878 <memcmp>:
 8026878:	b510      	push	{r4, lr}
 802687a:	3901      	subs	r1, #1
 802687c:	4402      	add	r2, r0
 802687e:	4290      	cmp	r0, r2
 8026880:	d101      	bne.n	8026886 <memcmp+0xe>
 8026882:	2000      	movs	r0, #0
 8026884:	bd10      	pop	{r4, pc}
 8026886:	f810 3b01 	ldrb.w	r3, [r0], #1
 802688a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 802688e:	42a3      	cmp	r3, r4
 8026890:	d0f5      	beq.n	802687e <memcmp+0x6>
 8026892:	1b18      	subs	r0, r3, r4
 8026894:	bd10      	pop	{r4, pc}

08026896 <memcpy>:
 8026896:	b510      	push	{r4, lr}
 8026898:	1e43      	subs	r3, r0, #1
 802689a:	440a      	add	r2, r1
 802689c:	4291      	cmp	r1, r2
 802689e:	d100      	bne.n	80268a2 <memcpy+0xc>
 80268a0:	bd10      	pop	{r4, pc}
 80268a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80268a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80268aa:	e7f7      	b.n	802689c <memcpy+0x6>

080268ac <memset>:
 80268ac:	4402      	add	r2, r0
 80268ae:	4603      	mov	r3, r0
 80268b0:	4293      	cmp	r3, r2
 80268b2:	d100      	bne.n	80268b6 <memset+0xa>
 80268b4:	4770      	bx	lr
 80268b6:	f803 1b01 	strb.w	r1, [r3], #1
 80268ba:	e7f9      	b.n	80268b0 <memset+0x4>

080268bc <strcpy>:
 80268bc:	4603      	mov	r3, r0
 80268be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80268c2:	f803 2b01 	strb.w	r2, [r3], #1
 80268c6:	2a00      	cmp	r2, #0
 80268c8:	d1f9      	bne.n	80268be <strcpy+0x2>
 80268ca:	4770      	bx	lr

080268cc <strncmp>:
 80268cc:	b510      	push	{r4, lr}
 80268ce:	b16a      	cbz	r2, 80268ec <strncmp+0x20>
 80268d0:	3901      	subs	r1, #1
 80268d2:	1884      	adds	r4, r0, r2
 80268d4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80268d8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80268dc:	4293      	cmp	r3, r2
 80268de:	d103      	bne.n	80268e8 <strncmp+0x1c>
 80268e0:	42a0      	cmp	r0, r4
 80268e2:	d001      	beq.n	80268e8 <strncmp+0x1c>
 80268e4:	2b00      	cmp	r3, #0
 80268e6:	d1f5      	bne.n	80268d4 <strncmp+0x8>
 80268e8:	1a98      	subs	r0, r3, r2
 80268ea:	bd10      	pop	{r4, pc}
 80268ec:	4610      	mov	r0, r2
 80268ee:	bd10      	pop	{r4, pc}

080268f0 <_strtol_l.isra.0>:
 80268f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80268f4:	4680      	mov	r8, r0
 80268f6:	4689      	mov	r9, r1
 80268f8:	4692      	mov	sl, r2
 80268fa:	461f      	mov	r7, r3
 80268fc:	468b      	mov	fp, r1
 80268fe:	465d      	mov	r5, fp
 8026900:	980a      	ldr	r0, [sp, #40]	; 0x28
 8026902:	f815 4b01 	ldrb.w	r4, [r5], #1
 8026906:	f000 f889 	bl	8026a1c <__locale_ctype_ptr_l>
 802690a:	4420      	add	r0, r4
 802690c:	7846      	ldrb	r6, [r0, #1]
 802690e:	f016 0608 	ands.w	r6, r6, #8
 8026912:	d10b      	bne.n	802692c <_strtol_l.isra.0+0x3c>
 8026914:	2c2d      	cmp	r4, #45	; 0x2d
 8026916:	d10b      	bne.n	8026930 <_strtol_l.isra.0+0x40>
 8026918:	782c      	ldrb	r4, [r5, #0]
 802691a:	2601      	movs	r6, #1
 802691c:	f10b 0502 	add.w	r5, fp, #2
 8026920:	b167      	cbz	r7, 802693c <_strtol_l.isra.0+0x4c>
 8026922:	2f10      	cmp	r7, #16
 8026924:	d114      	bne.n	8026950 <_strtol_l.isra.0+0x60>
 8026926:	2c30      	cmp	r4, #48	; 0x30
 8026928:	d00a      	beq.n	8026940 <_strtol_l.isra.0+0x50>
 802692a:	e011      	b.n	8026950 <_strtol_l.isra.0+0x60>
 802692c:	46ab      	mov	fp, r5
 802692e:	e7e6      	b.n	80268fe <_strtol_l.isra.0+0xe>
 8026930:	2c2b      	cmp	r4, #43	; 0x2b
 8026932:	bf04      	itt	eq
 8026934:	782c      	ldrbeq	r4, [r5, #0]
 8026936:	f10b 0502 	addeq.w	r5, fp, #2
 802693a:	e7f1      	b.n	8026920 <_strtol_l.isra.0+0x30>
 802693c:	2c30      	cmp	r4, #48	; 0x30
 802693e:	d127      	bne.n	8026990 <_strtol_l.isra.0+0xa0>
 8026940:	782b      	ldrb	r3, [r5, #0]
 8026942:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8026946:	2b58      	cmp	r3, #88	; 0x58
 8026948:	d14b      	bne.n	80269e2 <_strtol_l.isra.0+0xf2>
 802694a:	786c      	ldrb	r4, [r5, #1]
 802694c:	2710      	movs	r7, #16
 802694e:	3502      	adds	r5, #2
 8026950:	2e00      	cmp	r6, #0
 8026952:	bf0c      	ite	eq
 8026954:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8026958:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 802695c:	2200      	movs	r2, #0
 802695e:	fbb1 fef7 	udiv	lr, r1, r7
 8026962:	4610      	mov	r0, r2
 8026964:	fb07 1c1e 	mls	ip, r7, lr, r1
 8026968:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 802696c:	2b09      	cmp	r3, #9
 802696e:	d811      	bhi.n	8026994 <_strtol_l.isra.0+0xa4>
 8026970:	461c      	mov	r4, r3
 8026972:	42a7      	cmp	r7, r4
 8026974:	dd1d      	ble.n	80269b2 <_strtol_l.isra.0+0xc2>
 8026976:	1c53      	adds	r3, r2, #1
 8026978:	d007      	beq.n	802698a <_strtol_l.isra.0+0x9a>
 802697a:	4586      	cmp	lr, r0
 802697c:	d316      	bcc.n	80269ac <_strtol_l.isra.0+0xbc>
 802697e:	d101      	bne.n	8026984 <_strtol_l.isra.0+0x94>
 8026980:	45a4      	cmp	ip, r4
 8026982:	db13      	blt.n	80269ac <_strtol_l.isra.0+0xbc>
 8026984:	fb00 4007 	mla	r0, r0, r7, r4
 8026988:	2201      	movs	r2, #1
 802698a:	f815 4b01 	ldrb.w	r4, [r5], #1
 802698e:	e7eb      	b.n	8026968 <_strtol_l.isra.0+0x78>
 8026990:	270a      	movs	r7, #10
 8026992:	e7dd      	b.n	8026950 <_strtol_l.isra.0+0x60>
 8026994:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8026998:	2b19      	cmp	r3, #25
 802699a:	d801      	bhi.n	80269a0 <_strtol_l.isra.0+0xb0>
 802699c:	3c37      	subs	r4, #55	; 0x37
 802699e:	e7e8      	b.n	8026972 <_strtol_l.isra.0+0x82>
 80269a0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80269a4:	2b19      	cmp	r3, #25
 80269a6:	d804      	bhi.n	80269b2 <_strtol_l.isra.0+0xc2>
 80269a8:	3c57      	subs	r4, #87	; 0x57
 80269aa:	e7e2      	b.n	8026972 <_strtol_l.isra.0+0x82>
 80269ac:	f04f 32ff 	mov.w	r2, #4294967295
 80269b0:	e7eb      	b.n	802698a <_strtol_l.isra.0+0x9a>
 80269b2:	1c53      	adds	r3, r2, #1
 80269b4:	d108      	bne.n	80269c8 <_strtol_l.isra.0+0xd8>
 80269b6:	2322      	movs	r3, #34	; 0x22
 80269b8:	f8c8 3000 	str.w	r3, [r8]
 80269bc:	4608      	mov	r0, r1
 80269be:	f1ba 0f00 	cmp.w	sl, #0
 80269c2:	d107      	bne.n	80269d4 <_strtol_l.isra.0+0xe4>
 80269c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80269c8:	b106      	cbz	r6, 80269cc <_strtol_l.isra.0+0xdc>
 80269ca:	4240      	negs	r0, r0
 80269cc:	f1ba 0f00 	cmp.w	sl, #0
 80269d0:	d00c      	beq.n	80269ec <_strtol_l.isra.0+0xfc>
 80269d2:	b122      	cbz	r2, 80269de <_strtol_l.isra.0+0xee>
 80269d4:	3d01      	subs	r5, #1
 80269d6:	f8ca 5000 	str.w	r5, [sl]
 80269da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80269de:	464d      	mov	r5, r9
 80269e0:	e7f9      	b.n	80269d6 <_strtol_l.isra.0+0xe6>
 80269e2:	2430      	movs	r4, #48	; 0x30
 80269e4:	2f00      	cmp	r7, #0
 80269e6:	d1b3      	bne.n	8026950 <_strtol_l.isra.0+0x60>
 80269e8:	2708      	movs	r7, #8
 80269ea:	e7b1      	b.n	8026950 <_strtol_l.isra.0+0x60>
 80269ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080269f0 <strtol>:
 80269f0:	4b08      	ldr	r3, [pc, #32]	; (8026a14 <strtol+0x24>)
 80269f2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80269f4:	681c      	ldr	r4, [r3, #0]
 80269f6:	4d08      	ldr	r5, [pc, #32]	; (8026a18 <strtol+0x28>)
 80269f8:	6a23      	ldr	r3, [r4, #32]
 80269fa:	2b00      	cmp	r3, #0
 80269fc:	bf08      	it	eq
 80269fe:	462b      	moveq	r3, r5
 8026a00:	9300      	str	r3, [sp, #0]
 8026a02:	4613      	mov	r3, r2
 8026a04:	460a      	mov	r2, r1
 8026a06:	4601      	mov	r1, r0
 8026a08:	4620      	mov	r0, r4
 8026a0a:	f7ff ff71 	bl	80268f0 <_strtol_l.isra.0>
 8026a0e:	b003      	add	sp, #12
 8026a10:	bd30      	pop	{r4, r5, pc}
 8026a12:	bf00      	nop
 8026a14:	20000054 	.word	0x20000054
 8026a18:	200000b8 	.word	0x200000b8

08026a1c <__locale_ctype_ptr_l>:
 8026a1c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8026a20:	4770      	bx	lr

08026a22 <__ascii_mbtowc>:
 8026a22:	b082      	sub	sp, #8
 8026a24:	b901      	cbnz	r1, 8026a28 <__ascii_mbtowc+0x6>
 8026a26:	a901      	add	r1, sp, #4
 8026a28:	b142      	cbz	r2, 8026a3c <__ascii_mbtowc+0x1a>
 8026a2a:	b14b      	cbz	r3, 8026a40 <__ascii_mbtowc+0x1e>
 8026a2c:	7813      	ldrb	r3, [r2, #0]
 8026a2e:	600b      	str	r3, [r1, #0]
 8026a30:	7812      	ldrb	r2, [r2, #0]
 8026a32:	1c10      	adds	r0, r2, #0
 8026a34:	bf18      	it	ne
 8026a36:	2001      	movne	r0, #1
 8026a38:	b002      	add	sp, #8
 8026a3a:	4770      	bx	lr
 8026a3c:	4610      	mov	r0, r2
 8026a3e:	e7fb      	b.n	8026a38 <__ascii_mbtowc+0x16>
 8026a40:	f06f 0001 	mvn.w	r0, #1
 8026a44:	e7f8      	b.n	8026a38 <__ascii_mbtowc+0x16>

08026a46 <__ascii_wctomb>:
 8026a46:	b149      	cbz	r1, 8026a5c <__ascii_wctomb+0x16>
 8026a48:	2aff      	cmp	r2, #255	; 0xff
 8026a4a:	bf85      	ittet	hi
 8026a4c:	238a      	movhi	r3, #138	; 0x8a
 8026a4e:	6003      	strhi	r3, [r0, #0]
 8026a50:	700a      	strbls	r2, [r1, #0]
 8026a52:	f04f 30ff 	movhi.w	r0, #4294967295
 8026a56:	bf98      	it	ls
 8026a58:	2001      	movls	r0, #1
 8026a5a:	4770      	bx	lr
 8026a5c:	4608      	mov	r0, r1
 8026a5e:	4770      	bx	lr

08026a60 <_init>:
 8026a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026a62:	bf00      	nop
 8026a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8026a66:	bc08      	pop	{r3}
 8026a68:	469e      	mov	lr, r3
 8026a6a:	4770      	bx	lr

08026a6c <_fini>:
 8026a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026a6e:	bf00      	nop
 8026a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8026a72:	bc08      	pop	{r3}
 8026a74:	469e      	mov	lr, r3
 8026a76:	4770      	bx	lr
