Analysis & Synthesis report for DE10_Standard_GHRD
Sat Feb 19 18:22:43 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat Feb 19 18:22:43 2022           ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; DE10_Standard_GHRD                          ;
; Top-level Entity Name       ; top                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; top                ; DE10_Standard_GHRD ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Feb 19 18:21:27 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_system.qsys"
Info (12250): 2022.02.19.18:21:41 Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Info (12250): 2022.02.19.18:21:41 Progress: Reading input file
Info (12250): 2022.02.19.18:21:42 Progress: Adding ILC [interrupt_latency_counter 18.1]
Warning (12251): ILC: Used interrupt_latency_counter 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:42 Progress: Parameterizing module ILC
Info (12250): 2022.02.19.18:21:42 Progress: Adding alu_avalon_0 [alu_avalon 1.0]
Info (12250): 2022.02.19.18:21:42 Progress: Parameterizing module alu_avalon_0
Info (12250): 2022.02.19.18:21:42 Progress: Adding button_pio [altera_avalon_pio 18.1]
Warning (12251): Button_pio: Used altera_avalon_pio 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:42 Progress: Parameterizing module button_pio
Info (12250): 2022.02.19.18:21:42 Progress: Adding clk_0 [clock_source 18.1]
Warning (12251): Clk_0: Used clock_source 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:42 Progress: Parameterizing module clk_0
Info (12250): 2022.02.19.18:21:42 Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Warning (12251): Dipsw_pio: Used altera_avalon_pio 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:42 Progress: Parameterizing module dipsw_pio
Info (12250): 2022.02.19.18:21:42 Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Warning (12251): F2sdram_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:42 Progress: Parameterizing module f2sdram_only_master
Info (12250): 2022.02.19.18:21:42 Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Warning (12251): Fpga_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:42 Progress: Parameterizing module fpga_only_master
Info (12250): 2022.02.19.18:21:42 Progress: Adding hps_0 [altera_hps 18.1]
Warning (12251): Hps_0: Used altera_hps 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:43 Progress: Parameterizing module hps_0
Info (12250): 2022.02.19.18:21:43 Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Warning (12251): Hps_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:43 Progress: Parameterizing module hps_only_master
Info (12250): 2022.02.19.18:21:43 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Warning (12251): Jtag_uart: Used altera_avalon_jtag_uart 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:43 Progress: Parameterizing module jtag_uart
Info (12250): 2022.02.19.18:21:43 Progress: Adding led_pio [altera_avalon_pio 18.1]
Warning (12251): Led_pio: Used altera_avalon_pio 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:43 Progress: Parameterizing module led_pio
Info (12250): 2022.02.19.18:21:43 Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Warning (12251): Mm_bridge_0: Used altera_avalon_mm_bridge 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:43 Progress: Parameterizing module mm_bridge_0
Info (12250): 2022.02.19.18:21:43 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Warning (12251): Sysid_qsys: Used altera_avalon_sysid_qsys 21.1 (instead of 18.1)
Info (12250): 2022.02.19.18:21:43 Progress: Parameterizing module sysid_qsys
Info (12250): 2022.02.19.18:21:43 Progress: Building connections
Info (12250): 2022.02.19.18:21:44 Progress: Parameterizing connections
Info (12250): 2022.02.19.18:21:44 Progress: Validating
Info (12250): 2022.02.19.18:21:54 Progress: Done reading input file
Info (12250): Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info (12250): Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info (12250): Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning (12251): Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning (12251): Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning (12251): Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info (12250): ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info (12250): Alu_avalon_0: "soc_system" instantiated alu_avalon "alu_avalon_0"
Info (12250): Button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info (12250): Button_pio:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0004_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Button_pio: Done RTL generation for module 'soc_system_button_pio'
Info (12250): Button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info (12250): Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info (12250): Dipsw_pio:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info (12250): Dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info (12250): F2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "soc_system" instantiated altera_hps "hps_0"
Info (12250): Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info (12250): Jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info (12250): Led_pio:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led_pio: Done RTL generation for module 'soc_system_led_pio'
Info (12250): Led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info (12250): Mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info (12250): Sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info (12250): Irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info (12250): Rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info (12250): Hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info (12250): Mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info (12250): Mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info (12250): Mm_bridge_0_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "mm_bridge_0_m0_limiter"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Alu_avalon_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "alu_avalon_0_avalon_slave_0_rsp_width_adapter"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info (12250): Hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again.
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_2861234647186410935.dir/0004_seq_gen/hps_AC_ROM.hex
Error (12252): Border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error (12252): Border: Execution of script generate_hps_sdram.tcl failed
Error (12252): Border: 2022.02.19.18:22:20 Info:
Error (12252): Border: ********************************************************************************************************************
Error (12252): Border: 
Error (12252): Border: Use qsys-generate for a simpler command-line interface for generating IP.
Error (12252): Border: 
Error (12252): Border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error (12252): Border: 
Error (12252): Border: ********************************************************************************************************************
Warning (12251): Ignored parameter assignment device=5CSXFC6D6F31C6
Warning (12251): Ignored parameter assignment extended_family_support=true
Warning (12251): Hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning (12251): Hps_sdram.seq: This module has no ports or interfaces
Warning (12251): Hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Warning (12251): Hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Info (12250): Hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Info (12250): Pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Info (12250): P0: Generating clock pair generator
Info (12250): P0: Generating hps_sdram_p0_altdqdqs
Info (12250): P0:
Info (12250): P0: *****************************
Info (12250): P0:
Info (12250): P0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Info (12250): P0: script after running Synthesis and before Fitting.
Info (12250): P0:
Info (12250): P0: *****************************
Info (12250): P0:
Info (12250): P0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error (12252): Border: 2022.02.19.18:22:34 Error: seq: Error during execution of "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error (12252): Border: 2022.02.19.18:22:34 Error: seq: Execution of command "{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error (12252): Border: 2022.02.19.18:22:34 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error (12252): Border: 2022.02.19.18:22:34 Error: seq: Please install WSL and try again.
Error (12252): Border: 2022.02.19.18:22:34 Error: seq: child process exited abnormally
Error (12252): Border: 2022.02.19.18:22:34 Error: seq: add_fileset_file: No such file C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_2861234647186410935.dir/0004_seq_gen/hps_AC_ROM.hex
Error (12252): Border: while executing
Error (12252): Border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error (12252): Border: ("foreach" body line 4)
Error (12252): Border: invoked from within
Error (12252): Border: "foreach file_pathname $return_files_sw {
Error (12252): Border:         _dprint 1 "Preparing to add $file_pathname"
Error (12252): Border:         set file_name [file tail $file_pathname]
Error (12252): Border:         add_fileset_file $..."
Error (12252): Border: (procedure "generate_sw" line 18)
Error (12252): Border: invoked from within
Error (12252): Border: "generate_sw $name $fileset"
Error (12252): Border: ("if" then script line 4)
Error (12252): Border: invoked from within
Error (12252): Border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error (12252): Border:         set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error (12252): Border:         add_fileset_file $top_level_fi..."
Error (12252): Border: (procedure "generate_files" line 4)
Error (12252): Border: invoked from within
Error (12252): Border: "generate_files $name QUARTUS_SYNTH"
Error (12252): Border: (procedure "generate_synth" line 3)
Error (12252): Border: invoked from within
Error (12252): Border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Info (12250): Seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error (12252): Border: 2022.02.19.18:22:34 Error: Generation stopped, 3 or more modules remaining
Info (12250): Hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Error (12252): Generation stopped, 3 or more modules remaining
Info (12250): Soc_system: Done "soc_system" with 74 modules, 131 files
Info (12249): Finished elaborating Platform Designer system entity "soc_system.qsys"
Info (12248): Elaborating Platform Designer system entity "soc_system.BAK.qsys"
Error (12252): The system could not be opened: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system.BAK.qsys.  "soc_system.BAK" is not a valid HDL name.
Info (12249): Finished elaborating Platform Designer system entity "soc_system.BAK.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/top.v
    Info (12023): Found entity 1: top File: C:/Users/joseluisjimenez/Documents/Final Project/V files/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/synch.v
    Info (12023): Found entity 1: synch File: C:/Users/joseluisjimenez/Documents/Final Project/V files/synch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/shiftreg2.v
    Info (12023): Found entity 1: shiftreg2 File: C:/Users/joseluisjimenez/Documents/Final Project/V files/shiftreg2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/shiftreg.v
    Info (12023): Found entity 1: shiftreg File: C:/Users/joseluisjimenez/Documents/Final Project/V files/shiftreg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/regfile.v
    Info (12023): Found entity 1: regFile File: C:/Users/joseluisjimenez/Documents/Final Project/V files/regFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/reg8.v
    Info (12023): Found entity 1: reg8 File: C:/Users/joseluisjimenez/Documents/Final Project/V files/reg8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/reg_slave_interface.v
    Info (12023): Found entity 1: reg_slave_interface File: C:/Users/joseluisjimenez/Documents/Final Project/V files/reg_slave_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/ps2_7segment.v
    Info (12023): Found entity 1: ps2_7segment File: C:/Users/joseluisjimenez/Documents/Final Project/V files/ps2_7segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/operands.v
    Info (12023): Found entity 1: operands File: C:/Users/joseluisjimenez/Documents/Final Project/V files/operands.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/joseluisjimenez/Documents/Final Project/V files/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/counter_3b.v
    Info (12023): Found entity 1: counter_3b File: C:/Users/joseluisjimenez/Documents/Final Project/V files/counter_3b.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/joseluisjimenez/Documents/Final Project/V files/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/joseluisjimenez/Documents/Final Project/V files/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_ghrd.v
    Info (12023): Found entity 1: DE10_Standard_GHRD File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/DE10_Standard_GHRD.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v Line: 1
Warning (12019): Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_002 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_3 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_rsp_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_cmd_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_cmd_demux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_3_router_001 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_3_router_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_3_router File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_2 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_demux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router_001 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_002 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux_001 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux_001 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_004_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_004 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_001 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v
    Info (12023): Found entity 1: soc_system_led_pio File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v
    Info (12023): Found entity 1: soc_system_f2sdram_only_master File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_f2sdram_only_master_p2b_adapter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_f2sdram_only_master_b2p_adapter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv
    Info (12023): Found entity 1: soc_system_f2sdram_only_master_timing_adt File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v
    Info (12023): Found entity 1: soc_system_dipsw_pio File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v
    Info (12023): Found entity 1: soc_system_button_pio File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v Line: 21
Warning (12019): Can't analyze file -- file soc_system/synthesis/submodules/VGA.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/interrupt_latency_counter.v
    Info (12023): Found entity 1: interrupt_latency_counter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/irq_detector.v
    Info (12023): Found entity 1: irq_detector File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/state_machine_counter.v
    Info (12023): Found entity 1: state_machine_counter File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v Line: 18
Error (10228): Verilog HDL error at soc_system.v(6): module "soc_system" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/soc_system.v Line: 6
Info (10499): HDL info at soc_system.v(6): see declaration for object "soc_system" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/soc_system.v
Error (10228): Verilog HDL error at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(19): module "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (10499): HDL info at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(19): see declaration for object "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Error (10228): Verilog HDL error at altera_avalon_mm_bridge.v(25): module "altera_avalon_mm_bridge" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v Line: 25
Info (10499): HDL info at altera_avalon_mm_bridge.v(25): see declaration for object "altera_avalon_mm_bridge" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_mm_bridge.v
Error (10228): Verilog HDL error at altera_avalon_packets_to_master.v(22): module "altera_avalon_packets_to_master" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v Line: 22
Info (10499): HDL info at altera_avalon_packets_to_master.v(22): see declaration for object "altera_avalon_packets_to_master" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
Error (10112): Ignored design unit "packets_to_fifo" at altera_avalon_packets_to_master.v(142) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v Line: 142
Error (10112): Ignored design unit "fifo_buffer_single_clock_fifo" at altera_avalon_packets_to_master.v(512) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v Line: 512
Error (10112): Ignored design unit "fifo_buffer_scfifo_with_controls" at altera_avalon_packets_to_master.v(573) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v Line: 573
Error (10112): Ignored design unit "fifo_buffer" at altera_avalon_packets_to_master.v(627) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v Line: 627
Error (10112): Ignored design unit "fifo_to_packet" at altera_avalon_packets_to_master.v(697) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v Line: 697
Error (10112): Ignored design unit "packets_to_master" at altera_avalon_packets_to_master.v(851) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_packets_to_master.v
Info (15248): File "c:/users/joseluisjimenez/documents/final project/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" is a duplicate of already analyzed file "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v
Error (10228): Verilog HDL error at altera_avalon_st_bytes_to_packets.v(19): module "altera_avalon_st_bytes_to_packets" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (10499): HDL info at altera_avalon_st_bytes_to_packets.v(19): see declaration for object "altera_avalon_st_bytes_to_packets" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v
Error (10228): Verilog HDL error at altera_avalon_st_clock_crosser.v(22): module "altera_avalon_st_clock_crosser" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (10499): HDL info at altera_avalon_st_clock_crosser.v(22): see declaration for object "altera_avalon_st_clock_crosser" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v
Error (10228): Verilog HDL error at altera_avalon_st_idle_inserter.v(19): module "altera_avalon_st_idle_inserter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (10499): HDL info at altera_avalon_st_idle_inserter.v(19): see declaration for object "altera_avalon_st_idle_inserter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v
Error (10228): Verilog HDL error at altera_avalon_st_idle_remover.v(19): module "altera_avalon_st_idle_remover" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (10499): HDL info at altera_avalon_st_idle_remover.v(19): see declaration for object "altera_avalon_st_idle_remover" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v
Error (10228): Verilog HDL error at altera_avalon_st_jtag_interface.v(20): module "altera_avalon_st_jtag_interface" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (10499): HDL info at altera_avalon_st_jtag_interface.v(20): see declaration for object "altera_avalon_st_jtag_interface" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v
Error (10228): Verilog HDL error at altera_avalon_st_packets_to_bytes.v(19): module "altera_avalon_st_packets_to_bytes" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (10499): HDL info at altera_avalon_st_packets_to_bytes.v(19): see declaration for object "altera_avalon_st_packets_to_bytes" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v
Error (10228): Verilog HDL error at altera_avalon_st_pipeline_base.v(22): module "altera_avalon_st_pipeline_base" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (10499): HDL info at altera_avalon_st_pipeline_base.v(22): see declaration for object "altera_avalon_st_pipeline_base" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v
Error (10228): Verilog HDL error at altera_avalon_st_pipeline_stage.sv(22): module "altera_avalon_st_pipeline_stage" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (10499): HDL info at altera_avalon_st_pipeline_stage.sv(22): see declaration for object "altera_avalon_st_pipeline_stage" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv
Error (10228): Verilog HDL error at altera_default_burst_converter.sv(30): module "altera_default_burst_converter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_default_burst_converter.sv Line: 30
Info (10499): HDL info at altera_default_burst_converter.sv(30): see declaration for object "altera_default_burst_converter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv
Error (10228): Verilog HDL error at altera_incr_burst_converter.sv(28): module "altera_incr_burst_converter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (10499): HDL info at altera_incr_burst_converter.sv(28): see declaration for object "altera_incr_burst_converter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv
Error (10228): Verilog HDL error at altera_jtag_dc_streaming.v(30): module "altera_jtag_control_signal_crosser" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v Line: 30
Info (10499): HDL info at altera_jtag_dc_streaming.v(30): see declaration for object "altera_jtag_control_signal_crosser" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
Error (10112): Ignored design unit "altera_jtag_src_crosser" at altera_jtag_dc_streaming.v(72) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v Line: 72
Error (10112): Ignored design unit "altera_jtag_dc_streaming" at altera_jtag_dc_streaming.v(135) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_dc_streaming.v
Error (10228): Verilog HDL error at altera_jtag_sld_node.v(17): module "altera_jtag_sld_node" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_sld_node.v Line: 17
Info (10499): HDL info at altera_jtag_sld_node.v(17): see declaration for object "altera_jtag_sld_node" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_sld_node.v
Error (10228): Verilog HDL error at altera_jtag_streaming.v(18): module "altera_jtag_streaming" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_streaming.v Line: 18
Info (10499): HDL info at altera_jtag_streaming.v(18): see declaration for object "altera_jtag_streaming" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_streaming.v
Error (10228): Verilog HDL error at altera_mem_if_hhp_qseq_synth_top.v(15): module "altera_mem_if_hhp_qseq_synth_top" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (10499): HDL info at altera_mem_if_hhp_qseq_synth_top.v(15): see declaration for object "altera_mem_if_hhp_qseq_synth_top" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
Error (10228): Verilog HDL error at altera_merlin_address_alignment.sv(26): module "altera_merlin_address_alignment" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (10499): HDL info at altera_merlin_address_alignment.sv(26): see declaration for object "altera_merlin_address_alignment" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv
Error (10228): Verilog HDL error at altera_merlin_arbitrator.sv(103): module "altera_merlin_arbitrator" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 103
Info (10499): HDL info at altera_merlin_arbitrator.sv(103): see declaration for object "altera_merlin_arbitrator" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
Error (10112): Ignored design unit "altera_merlin_arb_adder" at altera_merlin_arbitrator.sv(228) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv
Error (10228): Verilog HDL error at altera_merlin_axi_master_ni.sv(27): module "altera_merlin_axi_master_ni" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (10499): HDL info at altera_merlin_axi_master_ni.sv(27): see declaration for object "altera_merlin_axi_master_ni" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv
Error (10228): Verilog HDL error at altera_merlin_axi_slave_ni.sv(22): module "altera_merlin_axi_slave_ni" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (10499): HDL info at altera_merlin_axi_slave_ni.sv(22): see declaration for object "altera_merlin_axi_slave_ni" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv
Error (10228): Verilog HDL error at altera_merlin_burst_adapter.sv(21): module "altera_merlin_burst_adapter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (10499): HDL info at altera_merlin_burst_adapter.sv(21): see declaration for object "altera_merlin_burst_adapter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv
Error (10228): Verilog HDL error at altera_merlin_burst_adapter_13_1.sv(40): module "altera_merlin_burst_adapter_burstwrap_increment" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
Info (10499): HDL info at altera_merlin_burst_adapter_13_1.sv(40): see declaration for object "altera_merlin_burst_adapter_burstwrap_increment" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
Error (10112): Ignored design unit "altera_merlin_burst_adapter_adder" at altera_merlin_burst_adapter_13_1.sv(55) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
Error (10112): Ignored design unit "altera_merlin_burst_adapter_subtractor" at altera_merlin_burst_adapter_13_1.sv(77) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
Error (10112): Ignored design unit "altera_merlin_burst_adapter_min" at altera_merlin_burst_adapter_13_1.sv(98) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
Error (10112): Ignored design unit "altera_merlin_burst_adapter_13_1" at altera_merlin_burst_adapter_13_1.sv(264) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv
Error (10228): Verilog HDL error at altera_merlin_burst_adapter_new.sv(25): module "altera_merlin_burst_adapter_new" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (10499): HDL info at altera_merlin_burst_adapter_new.sv(25): see declaration for object "altera_merlin_burst_adapter_new" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv
Error (10228): Verilog HDL error at altera_merlin_burst_adapter_uncmpr.sv(39): module "altera_merlin_burst_adapter_uncompressed_only" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (10499): HDL info at altera_merlin_burst_adapter_uncmpr.sv(39): see declaration for object "altera_merlin_burst_adapter_uncompressed_only" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
Error (10228): Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module "altera_merlin_burst_uncompressor" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (10499): HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object "altera_merlin_burst_uncompressor" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv
Error (10228): Verilog HDL error at altera_merlin_master_agent.sv(28): module "altera_merlin_master_agent" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (10499): HDL info at altera_merlin_master_agent.sv(28): see declaration for object "altera_merlin_master_agent" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv
Error (10228): Verilog HDL error at altera_merlin_master_translator.sv(32): module "altera_merlin_master_translator" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (10499): HDL info at altera_merlin_master_translator.sv(32): see declaration for object "altera_merlin_master_translator" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv
Error (10228): Verilog HDL error at altera_merlin_reorder_memory.sv(28): module "altera_merlin_reorder_memory" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 28
Info (10499): HDL info at altera_merlin_reorder_memory.sv(28): see declaration for object "altera_merlin_reorder_memory" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
Error (10112): Ignored design unit "memory_pointer_controller" at altera_merlin_reorder_memory.sv(185) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv
Error (10228): Verilog HDL error at altera_merlin_slave_agent.sv(34): module "altera_merlin_slave_agent" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (10499): HDL info at altera_merlin_slave_agent.sv(34): see declaration for object "altera_merlin_slave_agent" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv
Error (10228): Verilog HDL error at altera_merlin_slave_translator.sv(35): module "altera_merlin_slave_translator" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (10499): HDL info at altera_merlin_slave_translator.sv(35): see declaration for object "altera_merlin_slave_translator" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv
Error (10228): Verilog HDL error at altera_merlin_traffic_limiter.sv(49): module "altera_merlin_traffic_limiter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (10499): HDL info at altera_merlin_traffic_limiter.sv(49): see declaration for object "altera_merlin_traffic_limiter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv
Error (10228): Verilog HDL error at altera_merlin_width_adapter.sv(25): module "altera_merlin_width_adapter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (10499): HDL info at altera_merlin_width_adapter.sv(25): see declaration for object "altera_merlin_width_adapter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv
Error (10228): Verilog HDL error at altera_reset_controller.v(42): module "altera_reset_controller" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_reset_controller.v Line: 42
Info (10499): HDL info at altera_reset_controller.v(42): see declaration for object "altera_reset_controller" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v
Error (10228): Verilog HDL error at altera_reset_synchronizer.v(24): module "altera_reset_synchronizer" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_reset_synchronizer.v Line: 24
Info (10499): HDL info at altera_reset_synchronizer.v(24): see declaration for object "altera_reset_synchronizer" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v
Error (10228): Verilog HDL error at altera_std_synchronizer_nocut.v(44): module "altera_std_synchronizer_nocut" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (10499): HDL info at altera_std_synchronizer_nocut.v(44): see declaration for object "altera_std_synchronizer_nocut" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v
Error (10228): Verilog HDL error at altera_wrap_burst_converter.sv(27): module "altera_wrap_burst_converter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (10499): HDL info at altera_wrap_burst_converter.sv(27): see declaration for object "altera_wrap_burst_converter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv
Error (10228): Verilog HDL error at hps_sdram.v(9): module "hps_sdram" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram.v Line: 9
Info (10499): HDL info at hps_sdram.v(9): see declaration for object "hps_sdram" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram.v
Error (10228): Verilog HDL error at hps_sdram_p0.sv(18): module "hps_sdram_p0" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sv Line: 18
Info (10499): HDL info at hps_sdram_p0.sv(18): see declaration for object "hps_sdram_p0" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv
Error (10228): Verilog HDL error at hps_sdram_p0_acv_hard_addr_cmd_pads.v(17): module "hps_sdram_p0_acv_hard_addr_cmd_pads" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (10499): HDL info at hps_sdram_p0_acv_hard_addr_cmd_pads.v(17): see declaration for object "hps_sdram_p0_acv_hard_addr_cmd_pads" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Error (10228): Verilog HDL error at hps_sdram_p0_acv_hard_io_pads.v(17): module "hps_sdram_p0_acv_hard_io_pads" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (10499): HDL info at hps_sdram_p0_acv_hard_io_pads.v(17): see declaration for object "hps_sdram_p0_acv_hard_io_pads" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
Error (10228): Verilog HDL error at hps_sdram_p0_acv_hard_memphy.v(21): module "hps_sdram_p0_acv_hard_memphy" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (10499): HDL info at hps_sdram_p0_acv_hard_memphy.v(21): see declaration for object "hps_sdram_p0_acv_hard_memphy" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v
Error (10228): Verilog HDL error at hps_sdram_p0_acv_ldc.v(17): module "hps_sdram_p0_acv_ldc" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (10499): HDL info at hps_sdram_p0_acv_ldc.v(17): see declaration for object "hps_sdram_p0_acv_ldc" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v
Error (10228): Verilog HDL error at hps_sdram_p0_altdqdqs.v(17): module "hps_sdram_p0_altdqdqs" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (10499): HDL info at hps_sdram_p0_altdqdqs.v(17): see declaration for object "hps_sdram_p0_altdqdqs" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v
Error (10228): Verilog HDL error at hps_sdram_p0_clock_pair_generator.v(29): module "hps_sdram_p0_clock_pair_generator" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (10499): HDL info at hps_sdram_p0_clock_pair_generator.v(28): see declaration for object "hps_sdram_p0_clock_pair_generator" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v
Error (10228): Verilog HDL error at hps_sdram_p0_generic_ddio.v(17): module "hps_sdram_p0_generic_ddio" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (10499): HDL info at hps_sdram_p0_generic_ddio.v(17): see declaration for object "hps_sdram_p0_generic_ddio" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v
Error (10228): Verilog HDL error at hps_sdram_p0_iss_probe.v(17): module "hps_sdram_p0_iss_probe" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (10499): HDL info at hps_sdram_p0_iss_probe.v(17): see declaration for object "hps_sdram_p0_iss_probe" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v
Error (10228): Verilog HDL error at hps_sdram_p0_phy_csr.sv(31): module "hps_sdram_p0_phy_csr" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (10499): HDL info at hps_sdram_p0_phy_csr.sv(31): see declaration for object "hps_sdram_p0_phy_csr" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv
Error (10228): Verilog HDL error at hps_sdram_p0_reset.v(18): module "hps_sdram_p0_reset" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_reset.v Line: 18
Info (10499): HDL info at hps_sdram_p0_reset.v(18): see declaration for object "hps_sdram_p0_reset" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v
Error (10228): Verilog HDL error at hps_sdram_p0_reset_sync.v(17): module "hps_sdram_p0_reset_sync" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (10499): HDL info at hps_sdram_p0_reset_sync.v(17): see declaration for object "hps_sdram_p0_reset_sync" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v
Error (10228): Verilog HDL error at hps_sdram_pll.sv(25): module "hps_sdram_pll" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_pll.sv Line: 25
Info (10499): HDL info at hps_sdram_pll.sv(25): see declaration for object "hps_sdram_pll" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv
Error (10228): Verilog HDL error at interrupt_latency_counter.v(18): module "interrupt_latency_counter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/interrupt_latency_counter.v Line: 18
Info (10499): HDL info at interrupt_latency_counter.v(18): see declaration for object "interrupt_latency_counter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/interrupt_latency_counter.v
Error (10228): Verilog HDL error at irq_detector.v(18): module "irq_detector" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/irq_detector.v Line: 18
Info (10499): HDL info at irq_detector.v(18): see declaration for object "irq_detector" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/irq_detector.v
Error (10228): Verilog HDL error at soc_system_button_pio.v(21): module "soc_system_button_pio" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_button_pio.v Line: 21
Info (10499): HDL info at soc_system_button_pio.v(21): see declaration for object "soc_system_button_pio" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_button_pio.v
Error (10228): Verilog HDL error at soc_system_dipsw_pio.v(21): module "soc_system_dipsw_pio" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_dipsw_pio.v Line: 21
Info (10499): HDL info at soc_system_dipsw_pio.v(21): see declaration for object "soc_system_dipsw_pio" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_dipsw_pio.v
Error (10228): Verilog HDL error at soc_system_f2sdram_only_master.v(9): module "soc_system_f2sdram_only_master" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v Line: 9
Info (10499): HDL info at soc_system_f2sdram_only_master.v(9): see declaration for object "soc_system_f2sdram_only_master" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v
Error (10228): Verilog HDL error at soc_system_f2sdram_only_master_b2p_adapter.sv(55): module "soc_system_f2sdram_only_master_b2p_adapter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv Line: 55
Info (10499): HDL info at soc_system_f2sdram_only_master_b2p_adapter.sv(55): see declaration for object "soc_system_f2sdram_only_master_b2p_adapter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv
Error (10228): Verilog HDL error at soc_system_f2sdram_only_master_p2b_adapter.sv(55): module "soc_system_f2sdram_only_master_p2b_adapter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv Line: 55
Info (10499): HDL info at soc_system_f2sdram_only_master_p2b_adapter.sv(55): see declaration for object "soc_system_f2sdram_only_master_p2b_adapter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv
Error (10228): Verilog HDL error at soc_system_f2sdram_only_master_timing_adt.sv(60): module "soc_system_f2sdram_only_master_timing_adt" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv Line: 60
Info (10499): HDL info at soc_system_f2sdram_only_master_timing_adt.sv(60): see declaration for object "soc_system_f2sdram_only_master_timing_adt" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv Line: 60
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv
Error (10228): Verilog HDL error at soc_system_hps_0.v(9): module "soc_system_hps_0" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0.v Line: 9
Info (10499): HDL info at soc_system_hps_0.v(9): see declaration for object "soc_system_hps_0" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v
Error (10228): Verilog HDL error at soc_system_hps_0_fpga_interfaces.sv(14): module "soc_system_hps_0_fpga_interfaces" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (10499): HDL info at soc_system_hps_0_fpga_interfaces.sv(14): see declaration for object "soc_system_hps_0_fpga_interfaces" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv
Error (10228): Verilog HDL error at soc_system_hps_0_hps_io.v(9): module "soc_system_hps_0_hps_io" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (10499): HDL info at soc_system_hps_0_hps_io.v(9): see declaration for object "soc_system_hps_0_hps_io" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v
Error (10228): Verilog HDL error at soc_system_hps_0_hps_io_border.sv(14): module "soc_system_hps_0_hps_io_border" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (10499): HDL info at soc_system_hps_0_hps_io_border.sv(14): see declaration for object "soc_system_hps_0_hps_io_border" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv
Error (10228): Verilog HDL error at soc_system_irq_mapper.sv(31): module "soc_system_irq_mapper" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_irq_mapper.sv Line: 31
Info (10499): HDL info at soc_system_irq_mapper.sv(31): see declaration for object "soc_system_irq_mapper" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv
Error (10228): Verilog HDL error at soc_system_irq_mapper_001.sv(31): module "soc_system_irq_mapper_001" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (10499): HDL info at soc_system_irq_mapper_001.sv(31): see declaration for object "soc_system_irq_mapper_001" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv
Error (10228): Verilog HDL error at soc_system_irq_mapper_002.sv(31): module "soc_system_irq_mapper_002" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (10499): HDL info at soc_system_irq_mapper_002.sv(31): see declaration for object "soc_system_irq_mapper_002" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv
Error (10228): Verilog HDL error at soc_system_jtag_uart.v(21): module "soc_system_jtag_uart_sim_scfifo_w" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v Line: 21
Info (10499): HDL info at soc_system_jtag_uart.v(21): see declaration for object "soc_system_jtag_uart_sim_scfifo_w" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 21
Error (10112): Ignored design unit "soc_system_jtag_uart_scfifo_w" at soc_system_jtag_uart.v(78) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v Line: 78
Error (10112): Ignored design unit "soc_system_jtag_uart_sim_scfifo_r" at soc_system_jtag_uart.v(164) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v Line: 164
Error (10112): Ignored design unit "soc_system_jtag_uart_scfifo_r" at soc_system_jtag_uart.v(243) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v Line: 243
Error (10112): Ignored design unit "soc_system_jtag_uart" at soc_system_jtag_uart.v(331) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart.v
Error (10228): Verilog HDL error at soc_system_led_pio.v(21): module "soc_system_led_pio" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_led_pio.v Line: 21
Info (10499): HDL info at soc_system_led_pio.v(21): see declaration for object "soc_system_led_pio" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_led_pio.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0.v(9): module "soc_system_mm_interconnect_0" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (10499): HDL info at soc_system_mm_interconnect_0.v(9): see declaration for object "soc_system_mm_interconnect_0" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0_avalon_st_adapter.v(9): module "soc_system_mm_interconnect_0_avalon_st_adapter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (10499): HDL info at soc_system_mm_interconnect_0_avalon_st_adapter.v(9): see declaration for object "soc_system_mm_interconnect_0_avalon_st_adapter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0_cmd_demux.sv(43): module "soc_system_mm_interconnect_0_cmd_demux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_0_cmd_demux.sv(43): see declaration for object "soc_system_mm_interconnect_0_cmd_demux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0_cmd_mux.sv(51): module "soc_system_mm_interconnect_0_cmd_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_0_cmd_mux.sv(51): see declaration for object "soc_system_mm_interconnect_0_cmd_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0_router.sv(45): module "soc_system_mm_interconnect_0_router_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_0_router.sv(45): see declaration for object "soc_system_mm_interconnect_0_router_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_0_router" at soc_system_mm_interconnect_0_router.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0_router_002.sv(45): module "soc_system_mm_interconnect_0_router_002_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_0_router_002.sv(45): see declaration for object "soc_system_mm_interconnect_0_router_002_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_0_router_002" at soc_system_mm_interconnect_0_router_002.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0_rsp_demux.sv(43): module "soc_system_mm_interconnect_0_rsp_demux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_0_rsp_demux.sv(43): see declaration for object "soc_system_mm_interconnect_0_rsp_demux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_0_rsp_mux.sv(51): module "soc_system_mm_interconnect_0_rsp_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_0_rsp_mux.sv(51): see declaration for object "soc_system_mm_interconnect_0_rsp_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1.v(9): module "soc_system_mm_interconnect_1" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (10499): HDL info at soc_system_mm_interconnect_1.v(9): see declaration for object "soc_system_mm_interconnect_1" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_avalon_st_adapter_002.v(9): module "soc_system_mm_interconnect_1_avalon_st_adapter_002" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v Line: 9
Info (10499): HDL info at soc_system_mm_interconnect_1_avalon_st_adapter_002.v(9): see declaration for object "soc_system_mm_interconnect_1_avalon_st_adapter_002" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_cmd_demux.sv(43): module "soc_system_mm_interconnect_1_cmd_demux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_1_cmd_demux.sv(43): see declaration for object "soc_system_mm_interconnect_1_cmd_demux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_cmd_demux_001.sv(43): module "soc_system_mm_interconnect_1_cmd_demux_001" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_1_cmd_demux_001.sv(43): see declaration for object "soc_system_mm_interconnect_1_cmd_demux_001" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_cmd_mux.sv(51): module "soc_system_mm_interconnect_1_cmd_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_1_cmd_mux.sv(51): see declaration for object "soc_system_mm_interconnect_1_cmd_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_cmd_mux_002.sv(51): module "soc_system_mm_interconnect_1_cmd_mux_002" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_1_cmd_mux_002.sv(51): see declaration for object "soc_system_mm_interconnect_1_cmd_mux_002" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_router.sv(45): module "soc_system_mm_interconnect_1_router_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_1_router.sv(45): see declaration for object "soc_system_mm_interconnect_1_router_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_1_router" at soc_system_mm_interconnect_1_router.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_router_001.sv(45): module "soc_system_mm_interconnect_1_router_001_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_1_router_001.sv(45): see declaration for object "soc_system_mm_interconnect_1_router_001_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_1_router_001" at soc_system_mm_interconnect_1_router_001.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_router_002.sv(45): module "soc_system_mm_interconnect_1_router_002_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_1_router_002.sv(45): see declaration for object "soc_system_mm_interconnect_1_router_002_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_1_router_002" at soc_system_mm_interconnect_1_router_002.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_router_004.sv(45): module "soc_system_mm_interconnect_1_router_004_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_1_router_004.sv(45): see declaration for object "soc_system_mm_interconnect_1_router_004_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_1_router_004" at soc_system_mm_interconnect_1_router_004.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_rsp_demux.sv(43): module "soc_system_mm_interconnect_1_rsp_demux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_1_rsp_demux.sv(43): see declaration for object "soc_system_mm_interconnect_1_rsp_demux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_rsp_demux_002.sv(43): module "soc_system_mm_interconnect_1_rsp_demux_002" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_1_rsp_demux_002.sv(43): see declaration for object "soc_system_mm_interconnect_1_rsp_demux_002" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_rsp_mux.sv(51): module "soc_system_mm_interconnect_1_rsp_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_1_rsp_mux.sv(51): see declaration for object "soc_system_mm_interconnect_1_rsp_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_1_rsp_mux_001.sv(51): module "soc_system_mm_interconnect_1_rsp_mux_001" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_1_rsp_mux_001.sv(51): see declaration for object "soc_system_mm_interconnect_1_rsp_mux_001" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_2.v(9): module "soc_system_mm_interconnect_2" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (10499): HDL info at soc_system_mm_interconnect_2.v(9): see declaration for object "soc_system_mm_interconnect_2" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_2_cmd_demux.sv(43): module "soc_system_mm_interconnect_2_cmd_demux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_2_cmd_demux.sv(43): see declaration for object "soc_system_mm_interconnect_2_cmd_demux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_2_cmd_mux.sv(51): module "soc_system_mm_interconnect_2_cmd_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_2_cmd_mux.sv(51): see declaration for object "soc_system_mm_interconnect_2_cmd_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_2_router.sv(45): module "soc_system_mm_interconnect_2_router_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_2_router.sv(45): see declaration for object "soc_system_mm_interconnect_2_router_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_2_router" at soc_system_mm_interconnect_2_router.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_2_router_001.sv(45): module "soc_system_mm_interconnect_2_router_001_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_2_router_001.sv(45): see declaration for object "soc_system_mm_interconnect_2_router_001_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_2_router_001" at soc_system_mm_interconnect_2_router_001.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_2_rsp_demux.sv(43): module "soc_system_mm_interconnect_2_rsp_demux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_2_rsp_demux.sv(43): see declaration for object "soc_system_mm_interconnect_2_rsp_demux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_2_rsp_mux.sv(51): module "soc_system_mm_interconnect_2_rsp_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_2_rsp_mux.sv(51): see declaration for object "soc_system_mm_interconnect_2_rsp_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_3.v(9): module "soc_system_mm_interconnect_3" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v Line: 9
Info (10499): HDL info at soc_system_mm_interconnect_3.v(9): see declaration for object "soc_system_mm_interconnect_3" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_3_avalon_st_adapter.v(9): module "soc_system_mm_interconnect_3_avalon_st_adapter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v Line: 9
Info (10499): HDL info at soc_system_mm_interconnect_3_avalon_st_adapter.v(9): see declaration for object "soc_system_mm_interconnect_3_avalon_st_adapter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v
Error (10228): Verilog HDL error at soc_system_mm_interconnect_3_cmd_demux.sv(43): module "soc_system_mm_interconnect_3_cmd_demux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv Line: 43
Info (10499): HDL info at soc_system_mm_interconnect_3_cmd_demux.sv(43): see declaration for object "soc_system_mm_interconnect_3_cmd_demux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv Line: 43
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_3_cmd_mux.sv(51): module "soc_system_mm_interconnect_3_cmd_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_3_cmd_mux.sv(51): see declaration for object "soc_system_mm_interconnect_3_cmd_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_3_router.sv(45): module "soc_system_mm_interconnect_3_router_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_3_router.sv(45): see declaration for object "soc_system_mm_interconnect_3_router_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_3_router" at soc_system_mm_interconnect_3_router.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_3_router_001.sv(45): module "soc_system_mm_interconnect_3_router_001_default_decode" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 45
Info (10499): HDL info at soc_system_mm_interconnect_3_router_001.sv(45): see declaration for object "soc_system_mm_interconnect_3_router_001_default_decode" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 45
Error (10112): Ignored design unit "soc_system_mm_interconnect_3_router_001" at soc_system_mm_interconnect_3_router_001.sv(84) due to previous errors File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 84
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv
Error (10228): Verilog HDL error at soc_system_mm_interconnect_3_rsp_mux.sv(51): module "soc_system_mm_interconnect_3_rsp_mux" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv Line: 51
Info (10499): HDL info at soc_system_mm_interconnect_3_rsp_mux.sv(51): see declaration for object "soc_system_mm_interconnect_3_rsp_mux" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv Line: 51
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv
Error (10228): Verilog HDL error at soc_system_sysid_qsys.v(34): module "soc_system_sysid_qsys" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_sysid_qsys.v Line: 34
Info (10499): HDL info at soc_system_sysid_qsys.v(34): see declaration for object "soc_system_sysid_qsys" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_sysid_qsys.v
Error (10228): Verilog HDL error at state_machine_counter.v(18): module "state_machine_counter" cannot be declared more than once File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/state_machine_counter.v Line: 18
Info (10499): HDL info at state_machine_counter.v(18): see declaration for object "state_machine_counter" File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v Line: 18
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/state_machine_counter.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/top.v
    Info (12023): Found entity 1: top File: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/top.v Line: 1
Info (144001): Generated suppressed messages file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 182 errors, 34 warnings
    Error: Peak virtual memory: 4831 megabytes
    Error: Processing ended: Sat Feb 19 18:22:43 2022
    Error: Elapsed time: 00:01:16
    Error: Total CPU time (on all processors): 00:02:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg.


