// Seed: 3313067715
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wire id_2,
    output uwire id_3,
    input tri id_4,
    output tri id_5
);
  tri0 id_7 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5
);
  id_7(
      .id_0(id_4), .id_1(id_1), .id_2(1), .id_3(1'd0)
  ); module_0(
      id_3, id_4, id_5, id_4, id_5, id_4
  ); id_8 :
  assert property (@(negedge 1) 1'h0)
  else
    assert (id_2)
    else;
endmodule
