{
    "instruction": "[INST] Analyze this file to learn MacBook motherboard repair. The 'definitions' section explains key technical terms. The 'threads' section contains real-world repair discussions. Use both sections to understand and learn how to troubleshoot MacBook issues. Posts from username 'larossmann' , 'dukefawks' , and '2informaticos' are posts from trusted experts.[/INST]",
    "definitions": {
        "820-01700": "What is 820-01700? a LOGIC BOARD PART NUMBER.",
        "U5800": "What is U5800? a CHIP.",
        "PPBUS_G3H": "What is PPBUS_G3H? Main system power rail that charges the battery, or is power from the battery, that everything else is powered from. .",
        "PPDCIN_G3H": "What is PPDCIN_G3H? PPDCIN_G3H Is a power rail that comes directly from the laptop charger..",
        "PPVCC_S0_CPU": "What is PPVCC_S0_CPU? The \"PPVCC_S0_CPU\" power rail is responsible for supplying power to the CPU when the MacBook is fully on, or in the S0 state. This rail is one of the main voltages that the CPU requires for operation. .",
        "PP5V_G3S": "What is PP5V_G3S? PP5V_G3S is a 5v power rail present when the system is in a G3S standby state.",
        "PP1V8_SLPS2R": "What is PP1V8_SLPS2R? PP1V8_SLPS2R is a 1.8v power rail present when the system is in a SLPS2R state. .",
        "PP3V3_UPC_XB_LDO": "What is PP3V3_UPC_XB_LDO? PP3V3_UPC_XB_LDO is an LDO coming out of the CD3215 USB-C muxing/charging chip. This can be shorted to ground by the capacitor on its line, and when this happens, the chip can stop functioning which causes the charger to not turn on..",
        "PP3V3_UPC_XA_LDO": "What is PP3V3_UPC_XA_LDO? PP3V3_UPC_XA_LDO is an LDO coming out of the CD3215 USB-C muxing chip. When this is missing, either a capacitor on the line has shorted, PP3V3_G3H is missing, or the CD3215 is bad..",
        "PMU_ONOFF_L": "What is PMU_ONOFF_L? a SIGNAL.",
        "PP1V8_G3S": "What is PP1V8_G3S? a SIGNAL.",
        "PP2V5_NAND_SSD1": "What is PP2V5_NAND_SSD1? PP2V5_NAND_SSD1 is a power rail that powers the soldered on SSDs.",
        "PP3V3_G3H_RTC_X": "What is PP3V3_G3H_RTC_X? a SIGNAL.",
        "PP3V3_UPC_TA_LDO": "What is PP3V3_UPC_TA_LDO? PP3V3_UPC_TA_LDO is an LDO coming out of the CD3215 USB-C muxing chip. When this is missing, either a capacitor on the line has shorted, PP3V3_G3H is missing, or the CD3215 is bad..",
        "PP3V3_UPC_TB_LDO": "What is PP3V3_UPC_TB_LDO? a SIGNAL.",
        "PP0V9_SSD0": "What is PP0V9_SSD0? This is a power rail for the soldered on SSD on newer Macbooks. .",
        "PP3V3_G3H_T": "What is PP3V3_G3H_T? a SIGNAL.",
        "PP1V8_SSD0": "What is PP1V8_SSD0? PP1V8_SSD0 is a power rail responsible for powering the soldered on NAND memory for the SSD on newer Macbook Pros.",
        "PP1V8_S5": "What is PP1V8_S5? PP1V8_S5 is a 1.8v power rail present when the machine is in an S5 soft off state. .",
        "PPBUS_HS_OTH5V": "What is PPBUS_HS_OTH5V? a SIGNAL.",
        "PPBUS_HS_GPU": "What is PPBUS_HS_GPU? a SIGNAL.",
        "PCH_RTC_RESET_L": "What is PCH_RTC_RESET_L? a SIGNAL.",
        "PP1V5_UPC_TB_LDO_CORE": "What is PP1V5_UPC_TB_LDO_CORE? a SIGNAL.",
        "PPBUS_HS_3V3G3H_T": "What is PPBUS_HS_3V3G3H_T? a SIGNAL.",
        "PP0V9_SSD1": "What is PP0V9_SSD1? a SIGNAL.",
        "PPBUS_HS_3V3G3HRTC_X": "What is PPBUS_HS_3V3G3HRTC_X? a SIGNAL.",
        "PP1V5_UPC_TA_LDO_CORE": "What is PP1V5_UPC_TA_LDO_CORE? a SIGNAL.",
        "PP1V8_SSD1": "What is PP1V8_SSD1? a SIGNAL.",
        "PP1V5_UPC_XA_LDO_CORE": "What is PP1V5_UPC_XA_LDO_CORE? a SIGNAL.",
        "PP1V5_UPC_XB_LDO_CORE": "What is PP1V5_UPC_XB_LDO_CORE? a SIGNAL.",
        "PPVBUS_USBC_XB": "What is PPVBUS_USBC_XB? a SIGNAL.",
        "PPVBUS_USBC_XA": "What is PPVBUS_USBC_XA? a SIGNAL.",
        "TBT_WAKE_L": "What is TBT_WAKE_L? a SIGNAL.",
        "TBT_WAKE_3V3_L": "What is TBT_WAKE_3V3_L? a SIGNAL.",
        "PPDCIN_XA_G3H_F": "What is PPDCIN_XA_G3H_F? a SIGNAL.",
        "PPDCIN_XB_G3H_F": "What is PPDCIN_XB_G3H_F? a SIGNAL.",
        "R8601": "What is R8601? a RESISTOR.",
        "C9081": "What is C9081? a CAPACITOR.",
        "PP2V5_NAND_SSD0": "What is PP2V5_NAND_SSD0? PP2V5_NAND_SSD0 This is a power rail that powers the NAND on Macbooks where the solid state drive is soldered directly to the board. .",
        "PP3V3_G3H_SSD0_SNS": "What is PP3V3_G3H_SSD0_SNS? a SIGNAL.",
        "PP3V3_G3H_SSD1_SNS": "What is PP3V3_G3H_SSD1_SNS? a SIGNAL.",
        "SSD0_S4E0_VPP": "What is SSD0_S4E0_VPP? a SIGNAL.",
        "SSD1_S4E0_VPP": "What is SSD1_S4E0_VPP? a SIGNAL."
    },
    "threads": [
        {
            "post_id": 82130,
            "thread_id": 61915,
            "title": "<LOGIC BOARD PART NUMBER>820-01700</LOGIC BOARD PART NUMBER>-A 5V 297mA",
            "user_id": 27092,
            "username": "mbcontrol",
            "post_date": "2021-11-02 20:59:21",
            "message": "I need help with a <LOGIC BOARD PART NUMBER>820-01700</LOGIC BOARD PART NUMBER>-A. It came with liquid damage and one completely dead usb-c port. Three usb-c ports was working with 20v and booting into the login mask. I fixed the liquid damage areas on the board. The most liquid damage was around UB300, UB400, UB700, QB701, LB700, <RESISTOR>R8601</RESISTOR>, <CAPACITOR>C9081</CAPACITOR> and <CHIP>U5800</CHIP>.\n\nAfter changing the UB400 (CD3217B12) for the dead usb-c port, all four ports are stacking now at 5v and ca. 297mA.\nBecause UB300 was also liquid damaged, i changed it renewed it also - so UB300 and UB400 are new.\n\nI bought the \"new\" CD3217B12 chips from CN/Ali. They look like really new - not reballed. I hope they didn't sell me fake-chips. I Didn't see chips like this before - normaly they look reballed and used.\n\nHere are my measurements (sorry for the long list):\n\n<SIGNAL>PPBUS_G3H</SIGNAL> = 12,29V\n<SIGNAL>PPBUS_HS_GPU</SIGNAL> = 12,29V\n<SIGNAL>PPBUS_HS_GPU</SIGNAL> = 12,29V\n<SIGNAL>PPBUS_HS_OTH5V</SIGNAL> = 12,29V\n<SIGNAL>PPBUS_HS_3V3G3H_T</SIGNAL> = 12,29V\n<SIGNAL>PPBUS_HS_3V3G3HRTC_X</SIGNAL> = 12,29V\n<SIGNAL>PP5V_G3S</SIGNAL> = 12,29V\n\n<SIGNAL>PP3V3_G3H_RTC_X</SIGNAL> = 3,36V\n<SIGNAL>PP1V8_SLPS2R</SIGNAL> = 1,80V\n<SIGNAL>TBT_WAKE_L</SIGNAL> = 1,79V\n<SIGNAL>TBT_WAKE_3V3_L</SIGNAL> = 3,31V\n\n<SIGNAL>PPDCIN_G3H</SIGNAL> = 5,10V\n<SIGNAL>PPDCIN_XA_G3H_F</SIGNAL> = 5,10V\n<SIGNAL>PPDCIN_XB_G3H_F</SIGNAL> = 5,10V\n\n<SIGNAL>PCH_RTC_RESET_L</SIGNAL> = 3,00V\n<SIGNAL>PP3V3_G3H_T</SIGNAL> = 3,30V\n<SIGNAL>PMU_ONOFF_L</SIGNAL> = 3,30V\n\n<SIGNAL>PPVBUS_USBC_XB</SIGNAL> = 5,11V\n<SIGNAL>PPVBUS_USBC_XA</SIGNAL> = 5,11V\n\n<SIGNAL>PP3V3_UPC_TA_LDO</SIGNAL> = 3,35V\n<SIGNAL>PP3V3_UPC_TB_LDO</SIGNAL> = 3,35V\n<SIGNAL>PP3V3_UPC_XA_LDO</SIGNAL> = 3,38V\n<SIGNAL>PP3V3_UPC_XB_LDO</SIGNAL> = 3,38V\n\n<SIGNAL>PP1V5_UPC_XA_LDO_CORE</SIGNAL> = 1,58V\n<SIGNAL>PP1V5_UPC_XB_LDO_CORE</SIGNAL> = 1,58V\n<SIGNAL>PP1V5_UPC_TA_LDO_CORE</SIGNAL> = 1,58V\n<SIGNAL>PP1V5_UPC_TB_LDO_CORE</SIGNAL> = 1,59V\n\nHere comes the rails without voltage:\n<SIGNAL>PPVCC_S0_CPU</SIGNAL> = 0V / 2,92Ohm\n<SIGNAL>PP1V8_G3S</SIGNAL> = 0V / ca. 205Ohm\n<SIGNAL>PP1V8_S5</SIGNAL> = 0V\n\nL9520 Pin2 (<SIGNAL>PP0V9_SSD0</SIGNAL>) = 0V (Diod = 0,34V\nL9530 Pin2 (<SIGNAL>PP1V8_SSD0</SIGNAL>) = 0V (Diod = 0,35V\nL9020 Pin2 (<SIGNAL>PP0V9_SSD1</SIGNAL>) = 0V (Diod = 0,14V, after a while second measurement 0,43V)\nL9030 Pin2 (<SIGNAL>PP1V8_SSD1</SIGNAL>) = 0V (Diod = 0,25V, after a while second measurement 0,40V)\nL9080 Pin2 (<SIGNAL>PP2V5_NAND_SSD1</SIGNAL>) = 0V (Diod = 0,08V, after a while second measurement 0,41V)\n\nEnter in DFU-Mode is possible."
        },
        {
            "post_id": 82137,
            "thread_id": 61915,
            "title": "<LOGIC BOARD PART NUMBER>820-01700</LOGIC BOARD PART NUMBER>-A 5V 297mA",
            "user_id": 682,
            "username": "2informaticos",
            "post_date": "2021-11-03 05:44:27",
            "message": "\"Enter in DFU-Mode is possible.\"\nCan you do revive?\nT2 requires SSD voltages; compare diode mode readings for the power rails between both channels SSD0/1.\nNot good to get liquid sign around SSD power supply..."
        },
        {
            "post_id": 82175,
            "thread_id": 61915,
            "title": "<LOGIC BOARD PART NUMBER>820-01700</LOGIC BOARD PART NUMBER>-A 5V 297mA",
            "user_id": 27092,
            "username": "mbcontrol",
            "post_date": "2021-11-03 18:31:03",
            "message": "DFU-Mode revive: It runs over the 4 steps and then it takes a minute or two showing this error message ...\n\"Gave up waiting for device to transition from DFU state to DFU state. com.apple.MobileDevice.MobileRestore - 0xFA (4005)\"\n\nDiode-Mode measurements:\n<SIGNAL>PP1V8_SSD0</SIGNAL> = 0,35V\n<SIGNAL>PP0V9_SSD0</SIGNAL> = 0,36V\n<SIGNAL>PP2V5_NAND_SSD0</SIGNAL> = 0,39V\n<SIGNAL>SSD0_S4E0_VPP</SIGNAL> = 0,56V\n\n<SIGNAL>PP1V8_SSD1</SIGNAL> = 0,41V\n<SIGNAL>PP0V9_SSD1</SIGNAL> = 0,46V\n<SIGNAL>PP2V5_NAND_SSD1</SIGNAL> = 0,43V\n<SIGNAL>SSD1_S4E0_VPP</SIGNAL> = 0,56V\n\nMeasuring this rails i found out something:\nThe first measurement (Diode-Mode) showed me ...\n<SIGNAL>PP3V3_G3H_SSD1_SNS</SIGNAL> = 0,37V\n<SIGNAL>PP3V3_G3H_SSD0_SNS</SIGNAL> = 0,39V\n\nShortly after connecting and disconnecting the charger, the measurement shows me ...\n<SIGNAL>PP3V3_G3H_SSD1_SNS</SIGNAL> = [COLOR=rgb(209, 72, 65)]-0,49V[/COLOR]\n<SIGNAL>PP3V3_G3H_SSD0_SNS</SIGNAL> = [COLOR=rgb(209, 72, 65)]0,05V[/COLOR]\n\n<SIGNAL>PP3V3_G3H_SSD1_SNS</SIGNAL> climbs up to 0,37V while measuring in 2-3 seconds.\n<SIGNAL>PP3V3_G3H_SSD0_SNS</SIGNAL> stays for minutes at 0,05V and climbs up slowly to 0,39V.\n\nWhat do you think - could this be the issue? What can i do next?"
        },
        {
            "post_id": 82176,
            "thread_id": 61915,
            "title": "<LOGIC BOARD PART NUMBER>820-01700</LOGIC BOARD PART NUMBER>-A 5V 297mA",
            "user_id": 682,
            "username": "2informaticos",
            "post_date": "2021-11-04 00:37:47",
            "message": "Allow 10-15s to discharge remanent voltage, before checking diode mode, or resistance on the board.\n\nDoesn't seem to have short, nor low resistance on SSD power rails.\nHowever, there is a problem.\nT2 cannot complete DFU, because couldn't get access to its dedicated firmware partition on SSD.\nIf you check the power sequence from a T2 platform board, you can see the SSD voltages MUST appear before S5 state, immediately after G3S.\n\nSomething happened when you've changed UB300/400; the heat affected SSD0 area.\nSSD was working before, as you've got into login screen.\nCheck for knocked off components, or broken traces."
        }
    ]
}