{
  "design": {
    "design_info": {
      "boundary_crc": "0xF6B5736CC601A578",
      "design_src": "SYSGEN",
      "device": "xc7z020clg484-1",
      "name": "awgn_inv_mapping_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "awgn_inv_mapping_1": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "awgn_inv_mapping_bd_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "llr": {
        "type": "data",
        "direction": "O",
        "left": "9",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}",
            "value_src": "const_prop"
          }
        }
      },
      "noise_en": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "snr": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "x": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "y": {
        "type": "data",
        "direction": "O",
        "left": "18",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "awgn_inv_mapping_1": {
        "vlnv": "User_Company:SysGen:awgn_inv_mapping:1.0",
        "xci_name": "awgn_inv_mapping_bd_awgn_inv_mapping_1_0"
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "awgn_inv_mapping_1/clk"
        ]
      },
      "awgn_inv_mapping_1_llr": {
        "ports": [
          "awgn_inv_mapping_1/llr",
          "llr"
        ]
      },
      "noise_en_1": {
        "ports": [
          "noise_en",
          "awgn_inv_mapping_1/noise_en"
        ]
      },
      "snr_1": {
        "ports": [
          "snr",
          "awgn_inv_mapping_1/snr"
        ]
      },
      "x_1": {
        "ports": [
          "x",
          "awgn_inv_mapping_1/x"
        ]
      },
      "awgn_inv_mapping_1_y": {
        "ports": [
          "awgn_inv_mapping_1/y",
          "y"
        ]
      }
    }
  }
}