;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* A */
A__0__DR EQU CYREG_GPIO_PRT0_DR
A__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A__0__HSIOM_MASK EQU 0x00000F00
A__0__HSIOM_SHIFT EQU 8
A__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A__0__INTR EQU CYREG_GPIO_PRT0_INTR
A__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A__0__MASK EQU 0x04
A__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
A__0__OUT_SEL_SHIFT EQU 4
A__0__OUT_SEL_VAL EQU 2
A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__0__PC EQU CYREG_GPIO_PRT0_PC
A__0__PC2 EQU CYREG_GPIO_PRT0_PC2
A__0__PORT EQU 0
A__0__PS EQU CYREG_GPIO_PRT0_PS
A__0__SHIFT EQU 2
A__DR EQU CYREG_GPIO_PRT0_DR
A__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A__INTR EQU CYREG_GPIO_PRT0_INTR
A__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A__MASK EQU 0x04
A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__PC EQU CYREG_GPIO_PRT0_PC
A__PC2 EQU CYREG_GPIO_PRT0_PC2
A__PORT EQU 0
A__PS EQU CYREG_GPIO_PRT0_PS
A__SHIFT EQU 2

/* B */
B__0__DR EQU CYREG_GPIO_PRT0_DR
B__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B__0__HSIOM_MASK EQU 0x0000F000
B__0__HSIOM_SHIFT EQU 12
B__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B__0__INTR EQU CYREG_GPIO_PRT0_INTR
B__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B__0__MASK EQU 0x08
B__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
B__0__OUT_SEL_SHIFT EQU 6
B__0__OUT_SEL_VAL EQU 3
B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__0__PC EQU CYREG_GPIO_PRT0_PC
B__0__PC2 EQU CYREG_GPIO_PRT0_PC2
B__0__PORT EQU 0
B__0__PS EQU CYREG_GPIO_PRT0_PS
B__0__SHIFT EQU 3
B__DR EQU CYREG_GPIO_PRT0_DR
B__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B__INTR EQU CYREG_GPIO_PRT0_INTR
B__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B__MASK EQU 0x08
B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__PC EQU CYREG_GPIO_PRT0_PC
B__PC2 EQU CYREG_GPIO_PRT0_PC2
B__PORT EQU 0
B__PS EQU CYREG_GPIO_PRT0_PS
B__SHIFT EQU 3

/* A1 */
A1__0__DR EQU CYREG_GPIO_PRT0_DR
A1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A1__0__HSIOM_MASK EQU 0x000000F0
A1__0__HSIOM_SHIFT EQU 4
A1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__0__INTR EQU CYREG_GPIO_PRT0_INTR
A1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A1__0__MASK EQU 0x02
A1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
A1__0__OUT_SEL_SHIFT EQU 2
A1__0__OUT_SEL_VAL EQU 0
A1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A1__0__PC EQU CYREG_GPIO_PRT0_PC
A1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
A1__0__PORT EQU 0
A1__0__PS EQU CYREG_GPIO_PRT0_PS
A1__0__SHIFT EQU 1
A1__DR EQU CYREG_GPIO_PRT0_DR
A1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
A1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
A1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
A1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__INTR EQU CYREG_GPIO_PRT0_INTR
A1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
A1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
A1__MASK EQU 0x02
A1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A1__PC EQU CYREG_GPIO_PRT0_PC
A1__PC2 EQU CYREG_GPIO_PRT0_PC2
A1__PORT EQU 0
A1__PS EQU CYREG_GPIO_PRT0_PS
A1__SHIFT EQU 1

/* B1 */
B1__0__DR EQU CYREG_GPIO_PRT0_DR
B1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B1__0__HSIOM_MASK EQU 0x0000000F
B1__0__HSIOM_SHIFT EQU 0
B1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__0__INTR EQU CYREG_GPIO_PRT0_INTR
B1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B1__0__MASK EQU 0x01
B1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
B1__0__OUT_SEL_SHIFT EQU 0
B1__0__OUT_SEL_VAL EQU 1
B1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B1__0__PC EQU CYREG_GPIO_PRT0_PC
B1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
B1__0__PORT EQU 0
B1__0__PS EQU CYREG_GPIO_PRT0_PS
B1__0__SHIFT EQU 0
B1__DR EQU CYREG_GPIO_PRT0_DR
B1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__INTR EQU CYREG_GPIO_PRT0_INTR
B1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B1__MASK EQU 0x01
B1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B1__PC EQU CYREG_GPIO_PRT0_PC
B1__PC2 EQU CYREG_GPIO_PRT0_PC2
B1__PORT EQU 0
B1__PS EQU CYREG_GPIO_PRT0_PS
B1__SHIFT EQU 0

/* DIR */
DIR__0__DR EQU CYREG_GPIO_PRT0_DR
DIR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DIR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DIR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DIR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
DIR__0__HSIOM_MASK EQU 0x00F00000
DIR__0__HSIOM_SHIFT EQU 20
DIR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIR__0__INTR EQU CYREG_GPIO_PRT0_INTR
DIR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DIR__0__MASK EQU 0x20
DIR__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR__0__PC EQU CYREG_GPIO_PRT0_PC
DIR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
DIR__0__PORT EQU 0
DIR__0__PS EQU CYREG_GPIO_PRT0_PS
DIR__0__SHIFT EQU 5
DIR__DR EQU CYREG_GPIO_PRT0_DR
DIR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
DIR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
DIR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
DIR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIR__INTR EQU CYREG_GPIO_PRT0_INTR
DIR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
DIR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
DIR__MASK EQU 0x20
DIR__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
DIR__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
DIR__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
DIR__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
DIR__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
DIR__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
DIR__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
DIR__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
DIR__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
DIR__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
DIR__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
DIR__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
DIR__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
DIR__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
DIR__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
DIR__PC EQU CYREG_GPIO_PRT0_PC
DIR__PC2 EQU CYREG_GPIO_PRT0_PC2
DIR__PORT EQU 0
DIR__PS EQU CYREG_GPIO_PRT0_PS
DIR__SHIFT EQU 5

/* RST */
RST__0__DR EQU CYREG_GPIO_PRT0_DR
RST__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RST__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RST__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RST__0__HSIOM_MASK EQU 0x0F000000
RST__0__HSIOM_SHIFT EQU 24
RST__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RST__0__INTR EQU CYREG_GPIO_PRT0_INTR
RST__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RST__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RST__0__MASK EQU 0x40
RST__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RST__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RST__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RST__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RST__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RST__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RST__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RST__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RST__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RST__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RST__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RST__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RST__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RST__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RST__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RST__0__PC EQU CYREG_GPIO_PRT0_PC
RST__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RST__0__PORT EQU 0
RST__0__PS EQU CYREG_GPIO_PRT0_PS
RST__0__SHIFT EQU 6
RST__DR EQU CYREG_GPIO_PRT0_DR
RST__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RST__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RST__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RST__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RST__INTR EQU CYREG_GPIO_PRT0_INTR
RST__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RST__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RST__MASK EQU 0x40
RST__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RST__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RST__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RST__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RST__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RST__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RST__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RST__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RST__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RST__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RST__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RST__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RST__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RST__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RST__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RST__PC EQU CYREG_GPIO_PRT0_PC
RST__PC2 EQU CYREG_GPIO_PRT0_PC2
RST__PORT EQU 0
RST__PS EQU CYREG_GPIO_PRT0_PS
RST__SHIFT EQU 6

/* ck_1 */
ck_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
ck_1__DIV_ID EQU 0x00000040
ck_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ck_1__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
