<html>
<head>
<title>Welcome to Georgia Tech MARS Lab aka Microprocessor Architecture Research Soldiers</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#1f4f22>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/2_03.gif'></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/MARS/img/2_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>
				<tr>
					<td>
						<table width=100% cellpadding=0 cellspacing=0>
							<tr>
								<td align=left>
									<img src='/MARS/img/2_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/MARS/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/w_bg.gif' width=1px height=3px><br>
						<img src='/MARS/img/2_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars2_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/MARS/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars2_>[ <a href='/MARS/mars.html'>MARS</a> | <a href='/MARS/people.html'>People</a> | <a href='/MARS/research.html'>Research</a> | <a href='/MARS/publications.html'>Publications</a> | <a href='/MARS/software.html'>Software</a> | <a href='/MARS/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td width=100%>
									<img src='/MARS//MARS/img/w_bg.gif' width=1px height=50px><br>
									<table width=100%>
										<tr>
											<td valign=top>
												<table width=100%>
													<tr valign=top height=50px>
														<td><span class=mars2t><b>Taeweon Suh, Ph.D.</b></span></td>
													</tr>
													<tr valign=bottom>
														<td>
<table width=100%>
<tr>
	<td width=25%>
		<span class=mars2_>Email</span>
	</td>
	<td><img src='/MARS/img/Taeweon-email.gif'></td>
</tr>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Personal webpage</span>
	</td>
	<td>
		<span class=mars2_><a href='http://esca.korea.ac.kr/'>Korea University, Department of CSE</a></span>
	</td>
</tr>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Research interest</span>
	</td>
	<td>
		<span class=mars2_>Multiprocessor System-on-a-Chips (MPSoCs)<br>Parallel computer architecture</span>
	</td>
</tr>
</table>

														</td>
													</tr>
												</table>
											</td>
											<td align=right>
												<img src='/MARS/img/Taeweon.jpg'>
											</td>
										</tr>
									</table>
								</td>
							</tr>
							<tr>
								<td>
									<table>
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/MARS/pub/fpl07.pdf'>pdf</a>] [<a href='/MARS/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://conferences.ece.ubc.ca/isfpga2007/' target=_blank>FPGA07</a></span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "Coherence Traffic Considered Harmful - An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems." In <i>the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays</i>, Monterey, CA, February, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.sigda.org/daforum/' target=_blank>SIGDA Ph.D. forum</a></span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b> and Hsien-Hsin S. Lee. "Integration of Cache Coherence Protocols for MPSoCs and Coherence Traffic Evaluation using FPGA." In <i>the 9th SIGDA Ph.D. forum in conjunction with the 43rd Design Automation Conference</i>, San Francisco, CA, July, 2006.</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cag.csail.mit.edu/warfp2006/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Hsien-Hsin S. Lee, Shih-Lien Lu, and John Shen. "Initial Observations of Hardware/Software Co-Simulation using FPGA in Architecture Research." In <i>Workshop on Architecture Research using FPGA Platforms in conjunction with International Symposium on High-Performance Computer Architecture</i>, Austin, Texas, February, 2006.<br>[<a href='/MARS/pub/warfp06.pdf'>pdf</a>] [<a href='/MARS/present/warfp06.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Daehyun Kim, and Hsien-Hsin S. Lee. "Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/MARS/pub/dac05.pdf'>pdf</a>] [<a href='/MARS/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cag.csail.mit.edu/warfp2005/' target=_blank>WARFP</a></span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Hsien-Hsin S. Lee, Sally A. McKee, and Martin Schulz. "Evaluating System-wide Monitoring Capsule Design Using Xilinx Virtex-II Pro FPGA." In <i>Workshop on Architecture Research using FPGA Platforms  in conjunction with International Symposium on High-Performance Computer Architecture</i>, San Francisco, CA, February, 2005.<br>[<a href='/MARS/pub/warfp05-1.pdf'>pdf</a>] [<a href='/MARS/present/warfp05-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>IEEE MICRO</span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Hsien-Hsin S. Lee, and Douglas M. Blough. "Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/MARS/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>IEEE MICRO</span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Hsien-Hsin S. Lee, and Douglas M. Blough. "Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/MARS/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>DATE</span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>, Douglas M. Blough, and Hsien-Hsin S. Lee. "Supporting Cache Coherence in Heterogeneous Multiprocessor Systems." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/MARS/pub/date04.pdf'>pdf</a>] [<a href='/MARS/present/date04.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>Ph.D. Dissertation<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_></span></td><td align='justify'><span class=mars2_><b>Taeweon Suh</b>. "Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/MARS/pub/tsuh.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
									</table>
								</td>
							</tr>
							<tr>
								<td>
									<img src='/MARS/img/w_bg.gif' width=1px height=50px>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<img src='/MARS/img/2_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars2_>
									100 Binney Street<br>
									Cambridge, MA 02142
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars2_>
									<script type="text/javascript" src="https://freehitcounters.org/count/3ba8"></script><br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars2_>
									http://hsienhsinlee.github.io<br>
									650-709-9452
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>
		</td>
		<td background='/MARS/img/2_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/MARS/img/2_10.gif'></td>
		<td></td>
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>
	</tr>
</table>
</body>
</html>
