
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000074fc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004074fc  004074fc  000174fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00407504  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000034c  204009d8  00407ee0  000209d8  2**3
                  ALLOC
  4 .stack        00002004  20400d24  0040822c  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402d28  0040a230  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001bc4e  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003e8e  00000000  00000000  0003c6ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006b7d  00000000  00000000  0004053b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a88  00000000  00000000  000470b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b40  00000000  00000000  00047b40  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002257d  00000000  00000000  00048680  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000109a3  00000000  00000000  0006abfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090a40  00000000  00000000  0007b5a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000023bc  00000000  00000000  0010bfe0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	28 2d 40 20 f1 13 40 00 ed 13 40 00 ed 13 40 00     (-@ ..@...@...@.
  400010:	ed 13 40 00 ed 13 40 00 ed 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ed 13 40 00 ed 13 40 00 00 00 00 00 ed 13 40 00     ..@...@.......@.
  40003c:	ed 13 40 00 ed 13 40 00 ed 13 40 00 89 18 40 00     ..@...@...@...@.
  40004c:	51 18 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     Q.@...@...@...@.
  40005c:	ed 13 40 00 ed 13 40 00 00 00 00 00 51 0f 40 00     ..@...@.....Q.@.
  40006c:	65 0f 40 00 79 0f 40 00 ed 13 40 00 ed 13 40 00     e.@.y.@...@...@.
  40007c:	ed 13 40 00 8d 0f 40 00 a1 0f 40 00 ed 13 40 00     ..@...@...@...@.
  40008c:	ed 13 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ..@...@...@...@.
  40009c:	ed 13 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ..@...@...@...@.
  4000ac:	ed 13 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ..@...@...@...@.
  4000bc:	ed 13 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ..@...@...@...@.
  4000cc:	ed 13 40 00 00 00 00 00 ed 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	ed 13 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ..@...@...@...@.
  4000ec:	ed 13 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ..@...@...@...@.
  4000fc:	cd 1b 40 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ..@...@...@...@.
  40010c:	ed 13 40 00 ed 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 ed 13 40 00 ed 13 40 00 ed 13 40 00     ......@...@...@.
  40012c:	ed 13 40 00 ed 13 40 00 00 00 00 00 ed 13 40 00     ..@...@.......@.
  40013c:	ed 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	00407504 	.word	0x00407504

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407504 	.word	0x00407504
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	00407504 	.word	0x00407504
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4001ac:	6980      	ldr	r0, [r0, #24]
}
  4001ae:	4770      	bx	lr

004001b0 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4001b0:	61c1      	str	r1, [r0, #28]
  4001b2:	4770      	bx	lr

004001b4 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <rtt_init+0x10>)
  4001b6:	681b      	ldr	r3, [r3, #0]
  4001b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001bc:	4319      	orrs	r1, r3
  4001be:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001c0:	2000      	movs	r0, #0
  4001c2:	4770      	bx	lr
  4001c4:	204009f4 	.word	0x204009f4

004001c8 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c8:	b941      	cbnz	r1, 4001dc <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001ca:	4a09      	ldr	r2, [pc, #36]	; (4001f0 <rtt_sel_source+0x28>)
  4001cc:	6813      	ldr	r3, [r2, #0]
  4001ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001d2:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001d4:	6802      	ldr	r2, [r0, #0]
  4001d6:	4313      	orrs	r3, r2
  4001d8:	6003      	str	r3, [r0, #0]
  4001da:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001dc:	4a04      	ldr	r2, [pc, #16]	; (4001f0 <rtt_sel_source+0x28>)
  4001de:	6813      	ldr	r3, [r2, #0]
  4001e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001e4:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001e6:	6802      	ldr	r2, [r0, #0]
  4001e8:	4313      	orrs	r3, r2
  4001ea:	6003      	str	r3, [r0, #0]
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop
  4001f0:	204009f4 	.word	0x204009f4

004001f4 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001f4:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001f6:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001fa:	4b02      	ldr	r3, [pc, #8]	; (400204 <rtt_disable_interrupt+0x10>)
  4001fc:	681b      	ldr	r3, [r3, #0]
  4001fe:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  400200:	6001      	str	r1, [r0, #0]
  400202:	4770      	bx	lr
  400204:	204009f4 	.word	0x204009f4

00400208 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	429a      	cmp	r2, r3
  40020e:	d003      	beq.n	400218 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400210:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  400212:	6883      	ldr	r3, [r0, #8]
  400214:	4293      	cmp	r3, r2
  400216:	d1fb      	bne.n	400210 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400218:	4618      	mov	r0, r3
  40021a:	4770      	bx	lr

0040021c <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  40021c:	68c0      	ldr	r0, [r0, #12]
}
  40021e:	4770      	bx	lr

00400220 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400220:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400222:	4b07      	ldr	r3, [pc, #28]	; (400240 <spi_enable_clock+0x20>)
  400224:	4298      	cmp	r0, r3
  400226:	d003      	beq.n	400230 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400228:	4b06      	ldr	r3, [pc, #24]	; (400244 <spi_enable_clock+0x24>)
  40022a:	4298      	cmp	r0, r3
  40022c:	d004      	beq.n	400238 <spi_enable_clock+0x18>
  40022e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400230:	2015      	movs	r0, #21
  400232:	4b05      	ldr	r3, [pc, #20]	; (400248 <spi_enable_clock+0x28>)
  400234:	4798      	blx	r3
  400236:	bd08      	pop	{r3, pc}
  400238:	202a      	movs	r0, #42	; 0x2a
  40023a:	4b03      	ldr	r3, [pc, #12]	; (400248 <spi_enable_clock+0x28>)
  40023c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40023e:	e7f6      	b.n	40022e <spi_enable_clock+0xe>
  400240:	40008000 	.word	0x40008000
  400244:	40058000 	.word	0x40058000
  400248:	004010d5 	.word	0x004010d5

0040024c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400252:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400254:	6843      	ldr	r3, [r0, #4]
  400256:	0409      	lsls	r1, r1, #16
  400258:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40025c:	4319      	orrs	r1, r3
  40025e:	6041      	str	r1, [r0, #4]
  400260:	4770      	bx	lr

00400262 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400262:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400264:	f643 2499 	movw	r4, #15001	; 0x3a99
  400268:	6905      	ldr	r5, [r0, #16]
  40026a:	f015 0f02 	tst.w	r5, #2
  40026e:	d103      	bne.n	400278 <spi_write+0x16>
		if (!timeout--) {
  400270:	3c01      	subs	r4, #1
  400272:	d1f9      	bne.n	400268 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400274:	2001      	movs	r0, #1
  400276:	e00c      	b.n	400292 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400278:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40027a:	f014 0f02 	tst.w	r4, #2
  40027e:	d006      	beq.n	40028e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400280:	0412      	lsls	r2, r2, #16
  400282:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400286:	4311      	orrs	r1, r2
		if (uc_last) {
  400288:	b10b      	cbz	r3, 40028e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40028a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40028e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400290:	2000      	movs	r0, #0
}
  400292:	bc30      	pop	{r4, r5}
  400294:	4770      	bx	lr

00400296 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400296:	b932      	cbnz	r2, 4002a6 <spi_set_clock_polarity+0x10>
  400298:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40029c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029e:	f023 0301 	bic.w	r3, r3, #1
  4002a2:	6303      	str	r3, [r0, #48]	; 0x30
  4002a4:	4770      	bx	lr
  4002a6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002aa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ac:	f043 0301 	orr.w	r3, r3, #1
  4002b0:	6303      	str	r3, [r0, #48]	; 0x30
  4002b2:	4770      	bx	lr

004002b4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002b4:	b932      	cbnz	r2, 4002c4 <spi_set_clock_phase+0x10>
  4002b6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002bc:	f023 0302 	bic.w	r3, r3, #2
  4002c0:	6303      	str	r3, [r0, #48]	; 0x30
  4002c2:	4770      	bx	lr
  4002c4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002c8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ca:	f043 0302 	orr.w	r3, r3, #2
  4002ce:	6303      	str	r3, [r0, #48]	; 0x30
  4002d0:	4770      	bx	lr

004002d2 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002d2:	2a04      	cmp	r2, #4
  4002d4:	d003      	beq.n	4002de <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002d6:	b16a      	cbz	r2, 4002f4 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002d8:	2a08      	cmp	r2, #8
  4002da:	d016      	beq.n	40030a <spi_configure_cs_behavior+0x38>
  4002dc:	4770      	bx	lr
  4002de:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e4:	f023 0308 	bic.w	r3, r3, #8
  4002e8:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ec:	f043 0304 	orr.w	r3, r3, #4
  4002f0:	6303      	str	r3, [r0, #48]	; 0x30
  4002f2:	4770      	bx	lr
  4002f4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002f8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fa:	f023 0308 	bic.w	r3, r3, #8
  4002fe:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400300:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400302:	f023 0304 	bic.w	r3, r3, #4
  400306:	6303      	str	r3, [r0, #48]	; 0x30
  400308:	4770      	bx	lr
  40030a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40030e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400310:	f043 0308 	orr.w	r3, r3, #8
  400314:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400316:	e7e1      	b.n	4002dc <spi_configure_cs_behavior+0xa>

00400318 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400318:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40031c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400322:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400324:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400326:	431a      	orrs	r2, r3
  400328:	630a      	str	r2, [r1, #48]	; 0x30
  40032a:	4770      	bx	lr

0040032c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40032c:	1e43      	subs	r3, r0, #1
  40032e:	4419      	add	r1, r3
  400330:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400334:	1e43      	subs	r3, r0, #1
  400336:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400338:	bf94      	ite	ls
  40033a:	b200      	sxthls	r0, r0
		return -1;
  40033c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400340:	4770      	bx	lr

00400342 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400342:	b17a      	cbz	r2, 400364 <spi_set_baudrate_div+0x22>
{
  400344:	b410      	push	{r4}
  400346:	4614      	mov	r4, r2
  400348:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40034c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40034e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400352:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400354:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400356:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40035a:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40035c:	2000      	movs	r0, #0
}
  40035e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400362:	4770      	bx	lr
        return -1;
  400364:	f04f 30ff 	mov.w	r0, #4294967295
  400368:	4770      	bx	lr

0040036a <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40036a:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40036c:	0189      	lsls	r1, r1, #6
  40036e:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400370:	2402      	movs	r4, #2
  400372:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400374:	f04f 31ff 	mov.w	r1, #4294967295
  400378:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40037a:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40037c:	605a      	str	r2, [r3, #4]
}
  40037e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400382:	4770      	bx	lr

00400384 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400384:	0189      	lsls	r1, r1, #6
  400386:	2305      	movs	r3, #5
  400388:	5043      	str	r3, [r0, r1]
  40038a:	4770      	bx	lr

0040038c <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  40038c:	0189      	lsls	r1, r1, #6
  40038e:	2302      	movs	r3, #2
  400390:	5043      	str	r3, [r0, r1]
  400392:	4770      	bx	lr

00400394 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400394:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400398:	61ca      	str	r2, [r1, #28]
  40039a:	4770      	bx	lr

0040039c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40039c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4003a0:	624a      	str	r2, [r1, #36]	; 0x24
  4003a2:	4770      	bx	lr

004003a4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003a4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003a8:	6a08      	ldr	r0, [r1, #32]
}
  4003aa:	4770      	bx	lr

004003ac <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003ac:	b4f0      	push	{r4, r5, r6, r7}
  4003ae:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003b0:	2402      	movs	r4, #2
  4003b2:	9401      	str	r4, [sp, #4]
  4003b4:	2408      	movs	r4, #8
  4003b6:	9402      	str	r4, [sp, #8]
  4003b8:	2420      	movs	r4, #32
  4003ba:	9403      	str	r4, [sp, #12]
  4003bc:	2480      	movs	r4, #128	; 0x80
  4003be:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4003c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4003c2:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003c4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4003c6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4003ca:	d814      	bhi.n	4003f6 <tc_find_mck_divisor+0x4a>
  4003cc:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4003ce:	42a0      	cmp	r0, r4
  4003d0:	d217      	bcs.n	400402 <tc_find_mck_divisor+0x56>
  4003d2:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4003d4:	af01      	add	r7, sp, #4
  4003d6:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4003da:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4003de:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4003e0:	4284      	cmp	r4, r0
  4003e2:	d30a      	bcc.n	4003fa <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4003e4:	4286      	cmp	r6, r0
  4003e6:	d90d      	bls.n	400404 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4003e8:	3501      	adds	r5, #1
	for (ul_index = 0;
  4003ea:	2d05      	cmp	r5, #5
  4003ec:	d1f3      	bne.n	4003d6 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4003ee:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4003f0:	b006      	add	sp, #24
  4003f2:	bcf0      	pop	{r4, r5, r6, r7}
  4003f4:	4770      	bx	lr
			return 0;
  4003f6:	2000      	movs	r0, #0
  4003f8:	e7fa      	b.n	4003f0 <tc_find_mck_divisor+0x44>
  4003fa:	2000      	movs	r0, #0
  4003fc:	e7f8      	b.n	4003f0 <tc_find_mck_divisor+0x44>
	return 1;
  4003fe:	2001      	movs	r0, #1
  400400:	e7f6      	b.n	4003f0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400402:	2500      	movs	r5, #0
	if (p_uldiv) {
  400404:	b12a      	cbz	r2, 400412 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400406:	a906      	add	r1, sp, #24
  400408:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40040c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400410:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400412:	2b00      	cmp	r3, #0
  400414:	d0f3      	beq.n	4003fe <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400416:	601d      	str	r5, [r3, #0]
	return 1;
  400418:	2001      	movs	r0, #1
  40041a:	e7e9      	b.n	4003f0 <tc_find_mck_divisor+0x44>

0040041c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  40041c:	4b01      	ldr	r3, [pc, #4]	; (400424 <gfx_mono_set_framebuffer+0x8>)
  40041e:	6018      	str	r0, [r3, #0]
  400420:	4770      	bx	lr
  400422:	bf00      	nop
  400424:	204009f8 	.word	0x204009f8

00400428 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400428:	4b02      	ldr	r3, [pc, #8]	; (400434 <gfx_mono_framebuffer_put_byte+0xc>)
  40042a:	681b      	ldr	r3, [r3, #0]
  40042c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400430:	5442      	strb	r2, [r0, r1]
  400432:	4770      	bx	lr
  400434:	204009f8 	.word	0x204009f8

00400438 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400438:	4b02      	ldr	r3, [pc, #8]	; (400444 <gfx_mono_framebuffer_get_byte+0xc>)
  40043a:	681b      	ldr	r3, [r3, #0]
  40043c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400440:	5c40      	ldrb	r0, [r0, r1]
  400442:	4770      	bx	lr
  400444:	204009f8 	.word	0x204009f8

00400448 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40044c:	1884      	adds	r4, r0, r2
  40044e:	2c80      	cmp	r4, #128	; 0x80
  400450:	dd02      	ble.n	400458 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400452:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400456:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400458:	b322      	cbz	r2, 4004a4 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40045a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40045c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400460:	2601      	movs	r6, #1
  400462:	fa06 f101 	lsl.w	r1, r6, r1
  400466:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400468:	2b01      	cmp	r3, #1
  40046a:	d01d      	beq.n	4004a8 <gfx_mono_generic_draw_horizontal_line+0x60>
  40046c:	2b00      	cmp	r3, #0
  40046e:	d035      	beq.n	4004dc <gfx_mono_generic_draw_horizontal_line+0x94>
  400470:	2b02      	cmp	r3, #2
  400472:	d117      	bne.n	4004a4 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400474:	3801      	subs	r0, #1
  400476:	b2c7      	uxtb	r7, r0
  400478:	19d4      	adds	r4, r2, r7
  40047a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40047c:	f8df a090 	ldr.w	sl, [pc, #144]	; 400510 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400480:	f04f 0900 	mov.w	r9, #0
  400484:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400514 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400488:	4621      	mov	r1, r4
  40048a:	4628      	mov	r0, r5
  40048c:	47d0      	blx	sl
			temp ^= pixelmask;
  40048e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400492:	464b      	mov	r3, r9
  400494:	b2d2      	uxtb	r2, r2
  400496:	4621      	mov	r1, r4
  400498:	4628      	mov	r0, r5
  40049a:	47c0      	blx	r8
  40049c:	3c01      	subs	r4, #1
  40049e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004a0:	42bc      	cmp	r4, r7
  4004a2:	d1f1      	bne.n	400488 <gfx_mono_generic_draw_horizontal_line+0x40>
  4004a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004a8:	3801      	subs	r0, #1
  4004aa:	b2c7      	uxtb	r7, r0
  4004ac:	19d4      	adds	r4, r2, r7
  4004ae:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004b0:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400510 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4004b4:	f04f 0900 	mov.w	r9, #0
  4004b8:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400514 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004bc:	4621      	mov	r1, r4
  4004be:	4628      	mov	r0, r5
  4004c0:	47d0      	blx	sl
			temp |= pixelmask;
  4004c2:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004c6:	464b      	mov	r3, r9
  4004c8:	b2d2      	uxtb	r2, r2
  4004ca:	4621      	mov	r1, r4
  4004cc:	4628      	mov	r0, r5
  4004ce:	47c0      	blx	r8
  4004d0:	3c01      	subs	r4, #1
  4004d2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004d4:	42bc      	cmp	r4, r7
  4004d6:	d1f1      	bne.n	4004bc <gfx_mono_generic_draw_horizontal_line+0x74>
  4004d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004dc:	3801      	subs	r0, #1
  4004de:	b2c7      	uxtb	r7, r0
  4004e0:	19d4      	adds	r4, r2, r7
  4004e2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004e4:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400510 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4004e8:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4004ea:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400514 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004ee:	4621      	mov	r1, r4
  4004f0:	4628      	mov	r0, r5
  4004f2:	47c0      	blx	r8
			temp &= ~pixelmask;
  4004f4:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004f8:	2300      	movs	r3, #0
  4004fa:	b2d2      	uxtb	r2, r2
  4004fc:	4621      	mov	r1, r4
  4004fe:	4628      	mov	r0, r5
  400500:	47c8      	blx	r9
  400502:	3c01      	subs	r4, #1
  400504:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400506:	42bc      	cmp	r4, r7
  400508:	d1f1      	bne.n	4004ee <gfx_mono_generic_draw_horizontal_line+0xa6>
  40050a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40050e:	bf00      	nop
  400510:	00400839 	.word	0x00400839
  400514:	00400735 	.word	0x00400735

00400518 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  400518:	2a00      	cmp	r2, #0
  40051a:	d048      	beq.n	4005ae <gfx_mono_generic_draw_vertical_line+0x96>
{
  40051c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400520:	4614      	mov	r4, r2
  400522:	461f      	mov	r7, r3
  400524:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  400526:	1e4a      	subs	r2, r1, #1
  400528:	4422      	add	r2, r4
  40052a:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  40052c:	4291      	cmp	r1, r2
  40052e:	d031      	beq.n	400594 <gfx_mono_generic_draw_vertical_line+0x7c>
  400530:	2a1f      	cmp	r2, #31
  400532:	bf28      	it	cs
  400534:	221f      	movcs	r2, #31
  400536:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  400538:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  40053a:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  40053e:	f001 0207 	and.w	r2, r1, #7
  400542:	23ff      	movs	r3, #255	; 0xff
  400544:	fa03 f202 	lsl.w	r2, r3, r2
  400548:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  40054a:	f005 0507 	and.w	r5, r5, #7
  40054e:	f1c5 0507 	rsb	r5, r5, #7
  400552:	fa43 f505 	asr.w	r5, r3, r5
  400556:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  400558:	4544      	cmp	r4, r8
  40055a:	d020      	beq.n	40059e <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  40055c:	463b      	mov	r3, r7
  40055e:	4601      	mov	r1, r0
  400560:	4620      	mov	r0, r4
  400562:	f8df 904c 	ldr.w	r9, [pc, #76]	; 4005b0 <gfx_mono_generic_draw_vertical_line+0x98>
  400566:	47c8      	blx	r9

		while (++y1page < y2page) {
  400568:	3401      	adds	r4, #1
  40056a:	45a0      	cmp	r8, r4
  40056c:	d90a      	bls.n	400584 <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  40056e:	f04f 0aff 	mov.w	sl, #255	; 0xff
  400572:	463b      	mov	r3, r7
  400574:	4652      	mov	r2, sl
  400576:	4631      	mov	r1, r6
  400578:	4620      	mov	r0, r4
  40057a:	47c8      	blx	r9
		while (++y1page < y2page) {
  40057c:	3401      	adds	r4, #1
  40057e:	b2e4      	uxtb	r4, r4
  400580:	45a0      	cmp	r8, r4
  400582:	d8f6      	bhi.n	400572 <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400584:	463b      	mov	r3, r7
  400586:	462a      	mov	r2, r5
  400588:	4631      	mov	r1, r6
  40058a:	4640      	mov	r0, r8
  40058c:	4c08      	ldr	r4, [pc, #32]	; (4005b0 <gfx_mono_generic_draw_vertical_line+0x98>)
  40058e:	47a0      	blx	r4
  400590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  400594:	461a      	mov	r2, r3
  400596:	4b07      	ldr	r3, [pc, #28]	; (4005b4 <gfx_mono_generic_draw_vertical_line+0x9c>)
  400598:	4798      	blx	r3
		return;
  40059a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  40059e:	463b      	mov	r3, r7
  4005a0:	402a      	ands	r2, r5
  4005a2:	4601      	mov	r1, r0
  4005a4:	4620      	mov	r0, r4
  4005a6:	4c02      	ldr	r4, [pc, #8]	; (4005b0 <gfx_mono_generic_draw_vertical_line+0x98>)
  4005a8:	47a0      	blx	r4
  4005aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4005ae:	4770      	bx	lr
  4005b0:	00400845 	.word	0x00400845
  4005b4:	004007d5 	.word	0x004007d5

004005b8 <gfx_mono_generic_draw_rect>:
 * \param[in] color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4005b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005bc:	4604      	mov	r4, r0
  4005be:	460f      	mov	r7, r1
  4005c0:	4616      	mov	r6, r2
  4005c2:	4698      	mov	r8, r3
  4005c4:	f89d 5020 	ldrb.w	r5, [sp, #32]
	gfx_mono_draw_horizontal_line(x, y, width, color);
  4005c8:	462b      	mov	r3, r5
  4005ca:	f8df 9034 	ldr.w	r9, [pc, #52]	; 400600 <gfx_mono_generic_draw_rect+0x48>
  4005ce:	47c8      	blx	r9
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
  4005d0:	f108 31ff 	add.w	r1, r8, #4294967295
  4005d4:	4439      	add	r1, r7
  4005d6:	462b      	mov	r3, r5
  4005d8:	4632      	mov	r2, r6
  4005da:	b2c9      	uxtb	r1, r1
  4005dc:	4620      	mov	r0, r4
  4005de:	47c8      	blx	r9

	gfx_mono_draw_vertical_line(x, y, height, color);
  4005e0:	462b      	mov	r3, r5
  4005e2:	4642      	mov	r2, r8
  4005e4:	4639      	mov	r1, r7
  4005e6:	4620      	mov	r0, r4
  4005e8:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400604 <gfx_mono_generic_draw_rect+0x4c>
  4005ec:	47c8      	blx	r9
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
  4005ee:	1e70      	subs	r0, r6, #1
  4005f0:	4420      	add	r0, r4
  4005f2:	462b      	mov	r3, r5
  4005f4:	4642      	mov	r2, r8
  4005f6:	4639      	mov	r1, r7
  4005f8:	b2c0      	uxtb	r0, r0
  4005fa:	47c8      	blx	r9
  4005fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400600:	00400449 	.word	0x00400449
  400604:	00400519 	.word	0x00400519

00400608 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40060c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400610:	b18b      	cbz	r3, 400636 <gfx_mono_generic_draw_filled_rect+0x2e>
  400612:	461c      	mov	r4, r3
  400614:	4690      	mov	r8, r2
  400616:	4606      	mov	r6, r0
  400618:	1e4d      	subs	r5, r1, #1
  40061a:	b2ed      	uxtb	r5, r5
  40061c:	442c      	add	r4, r5
  40061e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400620:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40063c <gfx_mono_generic_draw_filled_rect+0x34>
  400624:	463b      	mov	r3, r7
  400626:	4642      	mov	r2, r8
  400628:	4621      	mov	r1, r4
  40062a:	4630      	mov	r0, r6
  40062c:	47c8      	blx	r9
  40062e:	3c01      	subs	r4, #1
  400630:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400632:	42ac      	cmp	r4, r5
  400634:	d1f6      	bne.n	400624 <gfx_mono_generic_draw_filled_rect+0x1c>
  400636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40063a:	bf00      	nop
  40063c:	00400449 	.word	0x00400449

00400640 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400644:	b083      	sub	sp, #12
  400646:	4604      	mov	r4, r0
  400648:	4688      	mov	r8, r1
  40064a:	4691      	mov	r9, r2
  40064c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40064e:	7a5b      	ldrb	r3, [r3, #9]
  400650:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400654:	2100      	movs	r1, #0
  400656:	9100      	str	r1, [sp, #0]
  400658:	4649      	mov	r1, r9
  40065a:	4640      	mov	r0, r8
  40065c:	4d21      	ldr	r5, [pc, #132]	; (4006e4 <gfx_mono_draw_char+0xa4>)
  40065e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400660:	f89b 3000 	ldrb.w	r3, [fp]
  400664:	b113      	cbz	r3, 40066c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400666:	b003      	add	sp, #12
  400668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40066c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400670:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400672:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400676:	bf18      	it	ne
  400678:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40067a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40067e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  400682:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  400684:	fb17 f70a 	smulbb	r7, r7, sl
  400688:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  40068c:	f8db 3004 	ldr.w	r3, [fp, #4]
  400690:	fa13 f787 	uxtah	r7, r3, r7
  400694:	e01f      	b.n	4006d6 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400696:	0064      	lsls	r4, r4, #1
  400698:	b2e4      	uxtb	r4, r4
  40069a:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  40069c:	b2eb      	uxtb	r3, r5
  40069e:	429e      	cmp	r6, r3
  4006a0:	d910      	bls.n	4006c4 <gfx_mono_draw_char+0x84>
  4006a2:	b2eb      	uxtb	r3, r5
  4006a4:	eb08 0003 	add.w	r0, r8, r3
  4006a8:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4006aa:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4006ae:	bf08      	it	eq
  4006b0:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4006b4:	f014 0f80 	tst.w	r4, #128	; 0x80
  4006b8:	d0ed      	beq.n	400696 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4006ba:	2201      	movs	r2, #1
  4006bc:	4649      	mov	r1, r9
  4006be:	4b0a      	ldr	r3, [pc, #40]	; (4006e8 <gfx_mono_draw_char+0xa8>)
  4006c0:	4798      	blx	r3
  4006c2:	e7e8      	b.n	400696 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4006c4:	f109 0901 	add.w	r9, r9, #1
  4006c8:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4006cc:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4006d0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4006d4:	d0c7      	beq.n	400666 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4006d6:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4006da:	2e00      	cmp	r6, #0
  4006dc:	d0f2      	beq.n	4006c4 <gfx_mono_draw_char+0x84>
  4006de:	2500      	movs	r5, #0
  4006e0:	462c      	mov	r4, r5
  4006e2:	e7de      	b.n	4006a2 <gfx_mono_draw_char+0x62>
  4006e4:	00400609 	.word	0x00400609
  4006e8:	004007d5 	.word	0x004007d5

004006ec <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4006ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4006f0:	4604      	mov	r4, r0
  4006f2:	4690      	mov	r8, r2
  4006f4:	461d      	mov	r5, r3
  4006f6:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4006f8:	4f0d      	ldr	r7, [pc, #52]	; (400730 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  4006fa:	460e      	mov	r6, r1
  4006fc:	e008      	b.n	400710 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  4006fe:	7a6a      	ldrb	r2, [r5, #9]
  400700:	3201      	adds	r2, #1
  400702:	4442      	add	r2, r8
  400704:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400708:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40070a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40070e:	b16b      	cbz	r3, 40072c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400710:	7820      	ldrb	r0, [r4, #0]
  400712:	280a      	cmp	r0, #10
  400714:	d0f3      	beq.n	4006fe <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400716:	280d      	cmp	r0, #13
  400718:	d0f7      	beq.n	40070a <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40071a:	462b      	mov	r3, r5
  40071c:	4642      	mov	r2, r8
  40071e:	4649      	mov	r1, r9
  400720:	47b8      	blx	r7
			x += font->width;
  400722:	7a2b      	ldrb	r3, [r5, #8]
  400724:	4499      	add	r9, r3
  400726:	fa5f f989 	uxtb.w	r9, r9
  40072a:	e7ee      	b.n	40070a <gfx_mono_draw_string+0x1e>
}
  40072c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400730:	00400641 	.word	0x00400641

00400734 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400734:	b570      	push	{r4, r5, r6, lr}
  400736:	4604      	mov	r4, r0
  400738:	460d      	mov	r5, r1
  40073a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40073c:	b91b      	cbnz	r3, 400746 <gfx_mono_ssd1306_put_byte+0x12>
  40073e:	4b0d      	ldr	r3, [pc, #52]	; (400774 <gfx_mono_ssd1306_put_byte+0x40>)
  400740:	4798      	blx	r3
  400742:	42b0      	cmp	r0, r6
  400744:	d015      	beq.n	400772 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400746:	4632      	mov	r2, r6
  400748:	4629      	mov	r1, r5
  40074a:	4620      	mov	r0, r4
  40074c:	4b0a      	ldr	r3, [pc, #40]	; (400778 <gfx_mono_ssd1306_put_byte+0x44>)
  40074e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400750:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400754:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400758:	4c08      	ldr	r4, [pc, #32]	; (40077c <gfx_mono_ssd1306_put_byte+0x48>)
  40075a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40075c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400760:	f040 0010 	orr.w	r0, r0, #16
  400764:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400766:	f005 000f 	and.w	r0, r5, #15
  40076a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40076c:	4630      	mov	r0, r6
  40076e:	4b04      	ldr	r3, [pc, #16]	; (400780 <gfx_mono_ssd1306_put_byte+0x4c>)
  400770:	4798      	blx	r3
  400772:	bd70      	pop	{r4, r5, r6, pc}
  400774:	00400439 	.word	0x00400439
  400778:	00400429 	.word	0x00400429
  40077c:	00400889 	.word	0x00400889
  400780:	00400aa9 	.word	0x00400aa9

00400784 <gfx_mono_ssd1306_init>:
{
  400784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  400788:	480d      	ldr	r0, [pc, #52]	; (4007c0 <gfx_mono_ssd1306_init+0x3c>)
  40078a:	4b0e      	ldr	r3, [pc, #56]	; (4007c4 <gfx_mono_ssd1306_init+0x40>)
  40078c:	4798      	blx	r3
	ssd1306_init();
  40078e:	4b0e      	ldr	r3, [pc, #56]	; (4007c8 <gfx_mono_ssd1306_init+0x44>)
  400790:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400792:	2040      	movs	r0, #64	; 0x40
  400794:	4b0d      	ldr	r3, [pc, #52]	; (4007cc <gfx_mono_ssd1306_init+0x48>)
  400796:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400798:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  40079a:	f04f 0801 	mov.w	r8, #1
  40079e:	462f      	mov	r7, r5
  4007a0:	4e0b      	ldr	r6, [pc, #44]	; (4007d0 <gfx_mono_ssd1306_init+0x4c>)
{
  4007a2:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4007a4:	4643      	mov	r3, r8
  4007a6:	463a      	mov	r2, r7
  4007a8:	b2e1      	uxtb	r1, r4
  4007aa:	4628      	mov	r0, r5
  4007ac:	47b0      	blx	r6
  4007ae:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4007b0:	2c80      	cmp	r4, #128	; 0x80
  4007b2:	d1f7      	bne.n	4007a4 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4007b4:	3501      	adds	r5, #1
  4007b6:	b2ed      	uxtb	r5, r5
  4007b8:	2d04      	cmp	r5, #4
  4007ba:	d1f2      	bne.n	4007a2 <gfx_mono_ssd1306_init+0x1e>
  4007bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007c0:	204009fc 	.word	0x204009fc
  4007c4:	0040041d 	.word	0x0040041d
  4007c8:	004008c9 	.word	0x004008c9
  4007cc:	00400889 	.word	0x00400889
  4007d0:	00400735 	.word	0x00400735

004007d4 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4007d4:	09c3      	lsrs	r3, r0, #7
  4007d6:	d12a      	bne.n	40082e <gfx_mono_ssd1306_draw_pixel+0x5a>
  4007d8:	291f      	cmp	r1, #31
  4007da:	d828      	bhi.n	40082e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4007dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007e0:	4614      	mov	r4, r2
  4007e2:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4007e4:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4007e6:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4007ea:	2201      	movs	r2, #1
  4007ec:	fa02 f701 	lsl.w	r7, r2, r1
  4007f0:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4007f4:	4601      	mov	r1, r0
  4007f6:	4630      	mov	r0, r6
  4007f8:	4b0d      	ldr	r3, [pc, #52]	; (400830 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  4007fa:	4798      	blx	r3
  4007fc:	4602      	mov	r2, r0
	switch (color) {
  4007fe:	2c01      	cmp	r4, #1
  400800:	d009      	beq.n	400816 <gfx_mono_ssd1306_draw_pixel+0x42>
  400802:	b164      	cbz	r4, 40081e <gfx_mono_ssd1306_draw_pixel+0x4a>
  400804:	2c02      	cmp	r4, #2
  400806:	d00e      	beq.n	400826 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400808:	2300      	movs	r3, #0
  40080a:	4629      	mov	r1, r5
  40080c:	4630      	mov	r0, r6
  40080e:	4c09      	ldr	r4, [pc, #36]	; (400834 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400810:	47a0      	blx	r4
  400812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400816:	ea48 0200 	orr.w	r2, r8, r0
  40081a:	b2d2      	uxtb	r2, r2
		break;
  40081c:	e7f4      	b.n	400808 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40081e:	ea20 0207 	bic.w	r2, r0, r7
  400822:	b2d2      	uxtb	r2, r2
		break;
  400824:	e7f0      	b.n	400808 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400826:	ea88 0200 	eor.w	r2, r8, r0
  40082a:	b2d2      	uxtb	r2, r2
		break;
  40082c:	e7ec      	b.n	400808 <gfx_mono_ssd1306_draw_pixel+0x34>
  40082e:	4770      	bx	lr
  400830:	00400439 	.word	0x00400439
  400834:	00400735 	.word	0x00400735

00400838 <gfx_mono_ssd1306_get_byte>:
{
  400838:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  40083a:	4b01      	ldr	r3, [pc, #4]	; (400840 <gfx_mono_ssd1306_get_byte+0x8>)
  40083c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40083e:	bd08      	pop	{r3, pc}
  400840:	00400439 	.word	0x00400439

00400844 <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  400844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400846:	4605      	mov	r5, r0
  400848:	460e      	mov	r6, r1
  40084a:	4617      	mov	r7, r2
  40084c:	461c      	mov	r4, r3
	return gfx_mono_framebuffer_get_byte(page, column);
  40084e:	4b0c      	ldr	r3, [pc, #48]	; (400880 <gfx_mono_ssd1306_mask_byte+0x3c>)
  400850:	4798      	blx	r3
  400852:	4602      	mov	r2, r0
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);

	switch (color) {
  400854:	2c01      	cmp	r4, #1
  400856:	d008      	beq.n	40086a <gfx_mono_ssd1306_mask_byte+0x26>
  400858:	b154      	cbz	r4, 400870 <gfx_mono_ssd1306_mask_byte+0x2c>
  40085a:	2c02      	cmp	r4, #2
  40085c:	d00c      	beq.n	400878 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  40085e:	2300      	movs	r3, #0
  400860:	4631      	mov	r1, r6
  400862:	4628      	mov	r0, r5
  400864:	4c07      	ldr	r4, [pc, #28]	; (400884 <gfx_mono_ssd1306_mask_byte+0x40>)
  400866:	47a0      	blx	r4
  400868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  40086a:	433a      	orrs	r2, r7
  40086c:	b2d2      	uxtb	r2, r2
		break;
  40086e:	e7f6      	b.n	40085e <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  400870:	ea20 0207 	bic.w	r2, r0, r7
  400874:	b2d2      	uxtb	r2, r2
		break;
  400876:	e7f2      	b.n	40085e <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  400878:	407a      	eors	r2, r7
  40087a:	b2d2      	uxtb	r2, r2
		break;
  40087c:	e7ef      	b.n	40085e <gfx_mono_ssd1306_mask_byte+0x1a>
  40087e:	bf00      	nop
  400880:	00400439 	.word	0x00400439
  400884:	00400735 	.word	0x00400735

00400888 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400888:	b538      	push	{r3, r4, r5, lr}
  40088a:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40088c:	2208      	movs	r2, #8
  40088e:	4b09      	ldr	r3, [pc, #36]	; (4008b4 <ssd1306_write_command+0x2c>)
  400890:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400892:	4c09      	ldr	r4, [pc, #36]	; (4008b8 <ssd1306_write_command+0x30>)
  400894:	2101      	movs	r1, #1
  400896:	4620      	mov	r0, r4
  400898:	4b08      	ldr	r3, [pc, #32]	; (4008bc <ssd1306_write_command+0x34>)
  40089a:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  40089c:	2301      	movs	r3, #1
  40089e:	461a      	mov	r2, r3
  4008a0:	4629      	mov	r1, r5
  4008a2:	4620      	mov	r0, r4
  4008a4:	4c06      	ldr	r4, [pc, #24]	; (4008c0 <ssd1306_write_command+0x38>)
  4008a6:	47a0      	blx	r4
	delay_us(10);
  4008a8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4008ac:	4b05      	ldr	r3, [pc, #20]	; (4008c4 <ssd1306_write_command+0x3c>)
  4008ae:	4798      	blx	r3
  4008b0:	bd38      	pop	{r3, r4, r5, pc}
  4008b2:	bf00      	nop
  4008b4:	400e1000 	.word	0x400e1000
  4008b8:	40008000 	.word	0x40008000
  4008bc:	0040024d 	.word	0x0040024d
  4008c0:	00400263 	.word	0x00400263
  4008c4:	20400001 	.word	0x20400001

004008c8 <ssd1306_init>:
{
  4008c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008cc:	4d66      	ldr	r5, [pc, #408]	; (400a68 <ssd1306_init+0x1a0>)
  4008ce:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4008d2:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008d4:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008d8:	4b64      	ldr	r3, [pc, #400]	; (400a6c <ssd1306_init+0x1a4>)
  4008da:	2708      	movs	r7, #8
  4008dc:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008de:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4008e2:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008e4:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008e8:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4008ea:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4008ec:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4008f0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4008f2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008f6:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4008f8:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4008fa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4008fe:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400900:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400902:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400906:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400908:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40090a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40090e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400910:	f022 0208 	bic.w	r2, r2, #8
  400914:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400916:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400918:	f022 0208 	bic.w	r2, r2, #8
  40091c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40091e:	601f      	str	r7, [r3, #0]
  400920:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400922:	631f      	str	r7, [r3, #48]	; 0x30
  400924:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400926:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400aa4 <ssd1306_init+0x1dc>
  40092a:	2300      	movs	r3, #0
  40092c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400930:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400934:	4640      	mov	r0, r8
  400936:	4c4e      	ldr	r4, [pc, #312]	; (400a70 <ssd1306_init+0x1a8>)
  400938:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40093a:	2300      	movs	r3, #0
  40093c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400940:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400944:	4640      	mov	r0, r8
  400946:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400948:	2300      	movs	r3, #0
  40094a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40094e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400952:	4640      	mov	r0, r8
  400954:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400956:	2300      	movs	r3, #0
  400958:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40095c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400960:	4640      	mov	r0, r8
  400962:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400964:	2300      	movs	r3, #0
  400966:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40096a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40096e:	4640      	mov	r0, r8
  400970:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400972:	2300      	movs	r3, #0
  400974:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400978:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40097c:	4640      	mov	r0, r8
  40097e:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400980:	4c3c      	ldr	r4, [pc, #240]	; (400a74 <ssd1306_init+0x1ac>)
  400982:	f04f 0902 	mov.w	r9, #2
  400986:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40098a:	f04f 0880 	mov.w	r8, #128	; 0x80
  40098e:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400992:	6863      	ldr	r3, [r4, #4]
  400994:	f043 0301 	orr.w	r3, r3, #1
  400998:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  40099a:	463a      	mov	r2, r7
  40099c:	2101      	movs	r1, #1
  40099e:	4620      	mov	r0, r4
  4009a0:	4b35      	ldr	r3, [pc, #212]	; (400a78 <ssd1306_init+0x1b0>)
  4009a2:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4009a4:	2200      	movs	r2, #0
  4009a6:	2101      	movs	r1, #1
  4009a8:	4620      	mov	r0, r4
  4009aa:	4b34      	ldr	r3, [pc, #208]	; (400a7c <ssd1306_init+0x1b4>)
  4009ac:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4009ae:	2200      	movs	r2, #0
  4009b0:	2101      	movs	r1, #1
  4009b2:	4620      	mov	r0, r4
  4009b4:	4b32      	ldr	r3, [pc, #200]	; (400a80 <ssd1306_init+0x1b8>)
  4009b6:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4009b8:	6863      	ldr	r3, [r4, #4]
  4009ba:	f023 0302 	bic.w	r3, r3, #2
  4009be:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4009c0:	2200      	movs	r2, #0
  4009c2:	2101      	movs	r1, #1
  4009c4:	4620      	mov	r0, r4
  4009c6:	4b2f      	ldr	r3, [pc, #188]	; (400a84 <ssd1306_init+0x1bc>)
  4009c8:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4009ca:	6863      	ldr	r3, [r4, #4]
  4009cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4009d0:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4009d2:	6863      	ldr	r3, [r4, #4]
  4009d4:	f043 0310 	orr.w	r3, r3, #16
  4009d8:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4009da:	492b      	ldr	r1, [pc, #172]	; (400a88 <ssd1306_init+0x1c0>)
  4009dc:	482b      	ldr	r0, [pc, #172]	; (400a8c <ssd1306_init+0x1c4>)
  4009de:	4b2c      	ldr	r3, [pc, #176]	; (400a90 <ssd1306_init+0x1c8>)
  4009e0:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4009e2:	b2c2      	uxtb	r2, r0
  4009e4:	2101      	movs	r1, #1
  4009e6:	4620      	mov	r0, r4
  4009e8:	4b2a      	ldr	r3, [pc, #168]	; (400a94 <ssd1306_init+0x1cc>)
  4009ea:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4009ec:	4620      	mov	r0, r4
  4009ee:	4b2a      	ldr	r3, [pc, #168]	; (400a98 <ssd1306_init+0x1d0>)
  4009f0:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4009f2:	2301      	movs	r3, #1
  4009f4:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4009f6:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4009f8:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4009fc:	4c27      	ldr	r4, [pc, #156]	; (400a9c <ssd1306_init+0x1d4>)
  4009fe:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a00:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400a02:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400a06:	47a0      	blx	r4
  400a08:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400a0a:	20a8      	movs	r0, #168	; 0xa8
  400a0c:	4c24      	ldr	r4, [pc, #144]	; (400aa0 <ssd1306_init+0x1d8>)
  400a0e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400a10:	201f      	movs	r0, #31
  400a12:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400a14:	20d3      	movs	r0, #211	; 0xd3
  400a16:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400a18:	2000      	movs	r0, #0
  400a1a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400a1c:	2040      	movs	r0, #64	; 0x40
  400a1e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400a20:	20a1      	movs	r0, #161	; 0xa1
  400a22:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400a24:	20c8      	movs	r0, #200	; 0xc8
  400a26:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400a28:	20da      	movs	r0, #218	; 0xda
  400a2a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400a2c:	4648      	mov	r0, r9
  400a2e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400a30:	2081      	movs	r0, #129	; 0x81
  400a32:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400a34:	208f      	movs	r0, #143	; 0x8f
  400a36:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400a38:	20a4      	movs	r0, #164	; 0xa4
  400a3a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400a3c:	20a6      	movs	r0, #166	; 0xa6
  400a3e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400a40:	20d5      	movs	r0, #213	; 0xd5
  400a42:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400a44:	4640      	mov	r0, r8
  400a46:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400a48:	208d      	movs	r0, #141	; 0x8d
  400a4a:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400a4c:	2014      	movs	r0, #20
  400a4e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400a50:	20db      	movs	r0, #219	; 0xdb
  400a52:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400a54:	2040      	movs	r0, #64	; 0x40
  400a56:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400a58:	20d9      	movs	r0, #217	; 0xd9
  400a5a:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400a5c:	20f1      	movs	r0, #241	; 0xf1
  400a5e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400a60:	20af      	movs	r0, #175	; 0xaf
  400a62:	47a0      	blx	r4
  400a64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400a68:	400e1200 	.word	0x400e1200
  400a6c:	400e1000 	.word	0x400e1000
  400a70:	00400db5 	.word	0x00400db5
  400a74:	40008000 	.word	0x40008000
  400a78:	004002d3 	.word	0x004002d3
  400a7c:	00400297 	.word	0x00400297
  400a80:	004002b5 	.word	0x004002b5
  400a84:	00400319 	.word	0x00400319
  400a88:	08f0d180 	.word	0x08f0d180
  400a8c:	001e8480 	.word	0x001e8480
  400a90:	0040032d 	.word	0x0040032d
  400a94:	00400343 	.word	0x00400343
  400a98:	00400221 	.word	0x00400221
  400a9c:	20400001 	.word	0x20400001
  400aa0:	00400889 	.word	0x00400889
  400aa4:	400e1400 	.word	0x400e1400

00400aa8 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400aa8:	b538      	push	{r3, r4, r5, lr}
  400aaa:	4605      	mov	r5, r0
  400aac:	2208      	movs	r2, #8
  400aae:	4b09      	ldr	r3, [pc, #36]	; (400ad4 <ssd1306_write_data+0x2c>)
  400ab0:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400ab2:	4c09      	ldr	r4, [pc, #36]	; (400ad8 <ssd1306_write_data+0x30>)
  400ab4:	2101      	movs	r1, #1
  400ab6:	4620      	mov	r0, r4
  400ab8:	4b08      	ldr	r3, [pc, #32]	; (400adc <ssd1306_write_data+0x34>)
  400aba:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400abc:	2301      	movs	r3, #1
  400abe:	461a      	mov	r2, r3
  400ac0:	4629      	mov	r1, r5
  400ac2:	4620      	mov	r0, r4
  400ac4:	4c06      	ldr	r4, [pc, #24]	; (400ae0 <ssd1306_write_data+0x38>)
  400ac6:	47a0      	blx	r4
	delay_us(10);
  400ac8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400acc:	4b05      	ldr	r3, [pc, #20]	; (400ae4 <ssd1306_write_data+0x3c>)
  400ace:	4798      	blx	r3
  400ad0:	bd38      	pop	{r3, r4, r5, pc}
  400ad2:	bf00      	nop
  400ad4:	400e1000 	.word	0x400e1000
  400ad8:	40008000 	.word	0x40008000
  400adc:	0040024d 	.word	0x0040024d
  400ae0:	00400263 	.word	0x00400263
  400ae4:	20400001 	.word	0x20400001

00400ae8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400ae8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400aea:	4810      	ldr	r0, [pc, #64]	; (400b2c <sysclk_init+0x44>)
  400aec:	4b10      	ldr	r3, [pc, #64]	; (400b30 <sysclk_init+0x48>)
  400aee:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400af0:	213e      	movs	r1, #62	; 0x3e
  400af2:	2000      	movs	r0, #0
  400af4:	4b0f      	ldr	r3, [pc, #60]	; (400b34 <sysclk_init+0x4c>)
  400af6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400af8:	4c0f      	ldr	r4, [pc, #60]	; (400b38 <sysclk_init+0x50>)
  400afa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400afc:	2800      	cmp	r0, #0
  400afe:	d0fc      	beq.n	400afa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b00:	4b0e      	ldr	r3, [pc, #56]	; (400b3c <sysclk_init+0x54>)
  400b02:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b04:	4a0e      	ldr	r2, [pc, #56]	; (400b40 <sysclk_init+0x58>)
  400b06:	4b0f      	ldr	r3, [pc, #60]	; (400b44 <sysclk_init+0x5c>)
  400b08:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400b0a:	4c0f      	ldr	r4, [pc, #60]	; (400b48 <sysclk_init+0x60>)
  400b0c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b0e:	2800      	cmp	r0, #0
  400b10:	d0fc      	beq.n	400b0c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400b12:	2002      	movs	r0, #2
  400b14:	4b0d      	ldr	r3, [pc, #52]	; (400b4c <sysclk_init+0x64>)
  400b16:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b18:	2000      	movs	r0, #0
  400b1a:	4b0d      	ldr	r3, [pc, #52]	; (400b50 <sysclk_init+0x68>)
  400b1c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b1e:	4b0d      	ldr	r3, [pc, #52]	; (400b54 <sysclk_init+0x6c>)
  400b20:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b22:	4802      	ldr	r0, [pc, #8]	; (400b2c <sysclk_init+0x44>)
  400b24:	4b02      	ldr	r3, [pc, #8]	; (400b30 <sysclk_init+0x48>)
  400b26:	4798      	blx	r3
  400b28:	bd10      	pop	{r4, pc}
  400b2a:	bf00      	nop
  400b2c:	11e1a300 	.word	0x11e1a300
  400b30:	004015c5 	.word	0x004015c5
  400b34:	00401051 	.word	0x00401051
  400b38:	004010a5 	.word	0x004010a5
  400b3c:	004010b5 	.word	0x004010b5
  400b40:	20183f01 	.word	0x20183f01
  400b44:	400e0600 	.word	0x400e0600
  400b48:	004010c5 	.word	0x004010c5
  400b4c:	00400fb5 	.word	0x00400fb5
  400b50:	00400fed 	.word	0x00400fed
  400b54:	004014b9 	.word	0x004014b9

00400b58 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400b5a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b5e:	4b48      	ldr	r3, [pc, #288]	; (400c80 <board_init+0x128>)
  400b60:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b62:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b66:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400b6a:	4b46      	ldr	r3, [pc, #280]	; (400c84 <board_init+0x12c>)
  400b6c:	2200      	movs	r2, #0
  400b6e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400b72:	695a      	ldr	r2, [r3, #20]
  400b74:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400b78:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400b7a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b7e:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400b82:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400b86:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400b8a:	f007 0007 	and.w	r0, r7, #7
  400b8e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400b90:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400b94:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400b98:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400b9c:	f3bf 8f4f 	dsb	sy
  400ba0:	f04f 34ff 	mov.w	r4, #4294967295
  400ba4:	fa04 fc00 	lsl.w	ip, r4, r0
  400ba8:	fa06 f000 	lsl.w	r0, r6, r0
  400bac:	fa04 f40e 	lsl.w	r4, r4, lr
  400bb0:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400bb4:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400bb6:	463a      	mov	r2, r7
  400bb8:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400bba:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400bbe:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400bc2:	3a01      	subs	r2, #1
  400bc4:	4423      	add	r3, r4
  400bc6:	f1b2 3fff 	cmp.w	r2, #4294967295
  400bca:	d1f6      	bne.n	400bba <board_init+0x62>
        } while(sets--);
  400bcc:	3e01      	subs	r6, #1
  400bce:	4460      	add	r0, ip
  400bd0:	f1b6 3fff 	cmp.w	r6, #4294967295
  400bd4:	d1ef      	bne.n	400bb6 <board_init+0x5e>
  400bd6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400bda:	4b2a      	ldr	r3, [pc, #168]	; (400c84 <board_init+0x12c>)
  400bdc:	695a      	ldr	r2, [r3, #20]
  400bde:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400be2:	615a      	str	r2, [r3, #20]
  400be4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400be8:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400bec:	4a26      	ldr	r2, [pc, #152]	; (400c88 <board_init+0x130>)
  400bee:	4927      	ldr	r1, [pc, #156]	; (400c8c <board_init+0x134>)
  400bf0:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400bf2:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400bf6:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400bf8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bfc:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400c00:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400c04:	f022 0201 	bic.w	r2, r2, #1
  400c08:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400c0c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400c10:	f022 0201 	bic.w	r2, r2, #1
  400c14:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400c18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c1c:	f3bf 8f6f 	isb	sy
  400c20:	200a      	movs	r0, #10
  400c22:	4c1b      	ldr	r4, [pc, #108]	; (400c90 <board_init+0x138>)
  400c24:	47a0      	blx	r4
  400c26:	200b      	movs	r0, #11
  400c28:	47a0      	blx	r4
  400c2a:	200c      	movs	r0, #12
  400c2c:	47a0      	blx	r4
  400c2e:	2010      	movs	r0, #16
  400c30:	47a0      	blx	r4
  400c32:	2011      	movs	r0, #17
  400c34:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400c36:	4b17      	ldr	r3, [pc, #92]	; (400c94 <board_init+0x13c>)
  400c38:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c3c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c3e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400c42:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400c44:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400c48:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400c4c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c4e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400c52:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400c54:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400c58:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400c5a:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400c5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400c60:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400c62:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c66:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400c68:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400c6a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400c6e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400c70:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400c74:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400c78:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c7e:	bf00      	nop
  400c80:	400e1850 	.word	0x400e1850
  400c84:	e000ed00 	.word	0xe000ed00
  400c88:	400e0c00 	.word	0x400e0c00
  400c8c:	5a00080c 	.word	0x5a00080c
  400c90:	004010d5 	.word	0x004010d5
  400c94:	400e1200 	.word	0x400e1200

00400c98 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c98:	b90a      	cbnz	r2, 400c9e <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c9a:	6601      	str	r1, [r0, #96]	; 0x60
  400c9c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400c9e:	6641      	str	r1, [r0, #100]	; 0x64
  400ca0:	4770      	bx	lr

00400ca2 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400ca2:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400ca6:	0053      	lsls	r3, r2, #1
  400ca8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400cac:	fbb2 f2f3 	udiv	r2, r2, r3
  400cb0:	3a01      	subs	r2, #1
  400cb2:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400cb6:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400cba:	4770      	bx	lr

00400cbc <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400cbc:	6301      	str	r1, [r0, #48]	; 0x30
  400cbe:	4770      	bx	lr

00400cc0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400cc0:	6341      	str	r1, [r0, #52]	; 0x34
  400cc2:	4770      	bx	lr

00400cc4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400cc4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400cc6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cca:	d03a      	beq.n	400d42 <pio_set_peripheral+0x7e>
  400ccc:	d813      	bhi.n	400cf6 <pio_set_peripheral+0x32>
  400cce:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cd2:	d025      	beq.n	400d20 <pio_set_peripheral+0x5c>
  400cd4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cd8:	d10a      	bne.n	400cf0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cda:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cdc:	4313      	orrs	r3, r2
  400cde:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ce0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ce2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400ce4:	400b      	ands	r3, r1
  400ce6:	ea23 0302 	bic.w	r3, r3, r2
  400cea:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400cec:	6042      	str	r2, [r0, #4]
  400cee:	4770      	bx	lr
	switch (ul_type) {
  400cf0:	2900      	cmp	r1, #0
  400cf2:	d1fb      	bne.n	400cec <pio_set_peripheral+0x28>
  400cf4:	4770      	bx	lr
  400cf6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400cfa:	d021      	beq.n	400d40 <pio_set_peripheral+0x7c>
  400cfc:	d809      	bhi.n	400d12 <pio_set_peripheral+0x4e>
  400cfe:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d02:	d1f3      	bne.n	400cec <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d04:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d06:	4313      	orrs	r3, r2
  400d08:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d0a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d0c:	4313      	orrs	r3, r2
  400d0e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d10:	e7ec      	b.n	400cec <pio_set_peripheral+0x28>
	switch (ul_type) {
  400d12:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d16:	d013      	beq.n	400d40 <pio_set_peripheral+0x7c>
  400d18:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d1c:	d010      	beq.n	400d40 <pio_set_peripheral+0x7c>
  400d1e:	e7e5      	b.n	400cec <pio_set_peripheral+0x28>
{
  400d20:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d22:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d24:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d26:	43d3      	mvns	r3, r2
  400d28:	4021      	ands	r1, r4
  400d2a:	461c      	mov	r4, r3
  400d2c:	4019      	ands	r1, r3
  400d2e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d30:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d32:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d34:	400b      	ands	r3, r1
  400d36:	4023      	ands	r3, r4
  400d38:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d3a:	6042      	str	r2, [r0, #4]
}
  400d3c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d40:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d42:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d44:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d46:	400b      	ands	r3, r1
  400d48:	ea23 0302 	bic.w	r3, r3, r2
  400d4c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d4e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d50:	4313      	orrs	r3, r2
  400d52:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d54:	e7ca      	b.n	400cec <pio_set_peripheral+0x28>

00400d56 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d56:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d58:	f012 0f01 	tst.w	r2, #1
  400d5c:	d10d      	bne.n	400d7a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400d5e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d60:	f012 0f0a 	tst.w	r2, #10
  400d64:	d00b      	beq.n	400d7e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400d66:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400d68:	f012 0f02 	tst.w	r2, #2
  400d6c:	d109      	bne.n	400d82 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400d6e:	f012 0f08 	tst.w	r2, #8
  400d72:	d008      	beq.n	400d86 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400d74:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400d78:	e005      	b.n	400d86 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400d7a:	6641      	str	r1, [r0, #100]	; 0x64
  400d7c:	e7f0      	b.n	400d60 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400d7e:	6241      	str	r1, [r0, #36]	; 0x24
  400d80:	e7f2      	b.n	400d68 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400d82:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400d86:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d88:	6001      	str	r1, [r0, #0]
  400d8a:	4770      	bx	lr

00400d8c <pio_set_output>:
{
  400d8c:	b410      	push	{r4}
  400d8e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400d90:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d92:	b94c      	cbnz	r4, 400da8 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400d94:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400d96:	b14b      	cbz	r3, 400dac <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400d98:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400d9a:	b94a      	cbnz	r2, 400db0 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400d9c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400d9e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400da0:	6001      	str	r1, [r0, #0]
}
  400da2:	f85d 4b04 	ldr.w	r4, [sp], #4
  400da6:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400da8:	6641      	str	r1, [r0, #100]	; 0x64
  400daa:	e7f4      	b.n	400d96 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400dac:	6541      	str	r1, [r0, #84]	; 0x54
  400dae:	e7f4      	b.n	400d9a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400db0:	6301      	str	r1, [r0, #48]	; 0x30
  400db2:	e7f4      	b.n	400d9e <pio_set_output+0x12>

00400db4 <pio_configure>:
{
  400db4:	b570      	push	{r4, r5, r6, lr}
  400db6:	b082      	sub	sp, #8
  400db8:	4605      	mov	r5, r0
  400dba:	4616      	mov	r6, r2
  400dbc:	461c      	mov	r4, r3
	switch (ul_type) {
  400dbe:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dc2:	d014      	beq.n	400dee <pio_configure+0x3a>
  400dc4:	d90a      	bls.n	400ddc <pio_configure+0x28>
  400dc6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400dca:	d024      	beq.n	400e16 <pio_configure+0x62>
  400dcc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400dd0:	d021      	beq.n	400e16 <pio_configure+0x62>
  400dd2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dd6:	d017      	beq.n	400e08 <pio_configure+0x54>
		return 0;
  400dd8:	2000      	movs	r0, #0
  400dda:	e01a      	b.n	400e12 <pio_configure+0x5e>
	switch (ul_type) {
  400ddc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400de0:	d005      	beq.n	400dee <pio_configure+0x3a>
  400de2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400de6:	d002      	beq.n	400dee <pio_configure+0x3a>
  400de8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dec:	d1f4      	bne.n	400dd8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400dee:	4632      	mov	r2, r6
  400df0:	4628      	mov	r0, r5
  400df2:	4b11      	ldr	r3, [pc, #68]	; (400e38 <pio_configure+0x84>)
  400df4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400df6:	f014 0f01 	tst.w	r4, #1
  400dfa:	d102      	bne.n	400e02 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400dfc:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400dfe:	2001      	movs	r0, #1
  400e00:	e007      	b.n	400e12 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400e02:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400e04:	2001      	movs	r0, #1
  400e06:	e004      	b.n	400e12 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400e08:	461a      	mov	r2, r3
  400e0a:	4631      	mov	r1, r6
  400e0c:	4b0b      	ldr	r3, [pc, #44]	; (400e3c <pio_configure+0x88>)
  400e0e:	4798      	blx	r3
	return 1;
  400e10:	2001      	movs	r0, #1
}
  400e12:	b002      	add	sp, #8
  400e14:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400e16:	f004 0301 	and.w	r3, r4, #1
  400e1a:	9300      	str	r3, [sp, #0]
  400e1c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400e20:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e24:	bf14      	ite	ne
  400e26:	2200      	movne	r2, #0
  400e28:	2201      	moveq	r2, #1
  400e2a:	4631      	mov	r1, r6
  400e2c:	4628      	mov	r0, r5
  400e2e:	4c04      	ldr	r4, [pc, #16]	; (400e40 <pio_configure+0x8c>)
  400e30:	47a0      	blx	r4
	return 1;
  400e32:	2001      	movs	r0, #1
		break;
  400e34:	e7ed      	b.n	400e12 <pio_configure+0x5e>
  400e36:	bf00      	nop
  400e38:	00400cc5 	.word	0x00400cc5
  400e3c:	00400d57 	.word	0x00400d57
  400e40:	00400d8d 	.word	0x00400d8d

00400e44 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400e44:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400e46:	420b      	tst	r3, r1
}
  400e48:	bf14      	ite	ne
  400e4a:	2001      	movne	r0, #1
  400e4c:	2000      	moveq	r0, #0
  400e4e:	4770      	bx	lr

00400e50 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400e50:	f012 0f10 	tst.w	r2, #16
  400e54:	d012      	beq.n	400e7c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400e56:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400e5a:	f012 0f20 	tst.w	r2, #32
  400e5e:	d007      	beq.n	400e70 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400e60:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400e64:	f012 0f40 	tst.w	r2, #64	; 0x40
  400e68:	d005      	beq.n	400e76 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400e6a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400e6e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400e70:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400e74:	e7f6      	b.n	400e64 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400e76:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400e7a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400e7c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400e80:	4770      	bx	lr

00400e82 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400e82:	6401      	str	r1, [r0, #64]	; 0x40
  400e84:	4770      	bx	lr

00400e86 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e86:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e88:	4770      	bx	lr

00400e8a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e8a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e8c:	4770      	bx	lr
	...

00400e90 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e94:	4604      	mov	r4, r0
  400e96:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e98:	4b0e      	ldr	r3, [pc, #56]	; (400ed4 <pio_handler_process+0x44>)
  400e9a:	4798      	blx	r3
  400e9c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e9e:	4620      	mov	r0, r4
  400ea0:	4b0d      	ldr	r3, [pc, #52]	; (400ed8 <pio_handler_process+0x48>)
  400ea2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ea4:	4005      	ands	r5, r0
  400ea6:	d013      	beq.n	400ed0 <pio_handler_process+0x40>
  400ea8:	4c0c      	ldr	r4, [pc, #48]	; (400edc <pio_handler_process+0x4c>)
  400eaa:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400eae:	e003      	b.n	400eb8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400eb0:	42b4      	cmp	r4, r6
  400eb2:	d00d      	beq.n	400ed0 <pio_handler_process+0x40>
  400eb4:	3410      	adds	r4, #16
		while (status != 0) {
  400eb6:	b15d      	cbz	r5, 400ed0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400eb8:	6820      	ldr	r0, [r4, #0]
  400eba:	4540      	cmp	r0, r8
  400ebc:	d1f8      	bne.n	400eb0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ebe:	6861      	ldr	r1, [r4, #4]
  400ec0:	4229      	tst	r1, r5
  400ec2:	d0f5      	beq.n	400eb0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400ec4:	68e3      	ldr	r3, [r4, #12]
  400ec6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400ec8:	6863      	ldr	r3, [r4, #4]
  400eca:	ea25 0503 	bic.w	r5, r5, r3
  400ece:	e7ef      	b.n	400eb0 <pio_handler_process+0x20>
  400ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ed4:	00400e87 	.word	0x00400e87
  400ed8:	00400e8b 	.word	0x00400e8b
  400edc:	20400bfc 	.word	0x20400bfc

00400ee0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400ee2:	4c18      	ldr	r4, [pc, #96]	; (400f44 <pio_handler_set+0x64>)
  400ee4:	6826      	ldr	r6, [r4, #0]
  400ee6:	2e06      	cmp	r6, #6
  400ee8:	d82a      	bhi.n	400f40 <pio_handler_set+0x60>
  400eea:	f04f 0c00 	mov.w	ip, #0
  400eee:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ef0:	4f15      	ldr	r7, [pc, #84]	; (400f48 <pio_handler_set+0x68>)
  400ef2:	e004      	b.n	400efe <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ef4:	3401      	adds	r4, #1
  400ef6:	b2e4      	uxtb	r4, r4
  400ef8:	46a4      	mov	ip, r4
  400efa:	42a6      	cmp	r6, r4
  400efc:	d309      	bcc.n	400f12 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400efe:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f00:	0125      	lsls	r5, r4, #4
  400f02:	597d      	ldr	r5, [r7, r5]
  400f04:	428d      	cmp	r5, r1
  400f06:	d1f5      	bne.n	400ef4 <pio_handler_set+0x14>
  400f08:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400f0c:	686d      	ldr	r5, [r5, #4]
  400f0e:	4295      	cmp	r5, r2
  400f10:	d1f0      	bne.n	400ef4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f12:	4d0d      	ldr	r5, [pc, #52]	; (400f48 <pio_handler_set+0x68>)
  400f14:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400f18:	eb05 040e 	add.w	r4, r5, lr
  400f1c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400f20:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400f22:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400f24:	9906      	ldr	r1, [sp, #24]
  400f26:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400f28:	3601      	adds	r6, #1
  400f2a:	4566      	cmp	r6, ip
  400f2c:	d005      	beq.n	400f3a <pio_handler_set+0x5a>
  400f2e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400f30:	461a      	mov	r2, r3
  400f32:	4b06      	ldr	r3, [pc, #24]	; (400f4c <pio_handler_set+0x6c>)
  400f34:	4798      	blx	r3

	return 0;
  400f36:	2000      	movs	r0, #0
  400f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400f3a:	4902      	ldr	r1, [pc, #8]	; (400f44 <pio_handler_set+0x64>)
  400f3c:	600e      	str	r6, [r1, #0]
  400f3e:	e7f6      	b.n	400f2e <pio_handler_set+0x4e>
		return 1;
  400f40:	2001      	movs	r0, #1
}
  400f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f44:	20400c6c 	.word	0x20400c6c
  400f48:	20400bfc 	.word	0x20400bfc
  400f4c:	00400e51 	.word	0x00400e51

00400f50 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f50:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f52:	210a      	movs	r1, #10
  400f54:	4801      	ldr	r0, [pc, #4]	; (400f5c <PIOA_Handler+0xc>)
  400f56:	4b02      	ldr	r3, [pc, #8]	; (400f60 <PIOA_Handler+0x10>)
  400f58:	4798      	blx	r3
  400f5a:	bd08      	pop	{r3, pc}
  400f5c:	400e0e00 	.word	0x400e0e00
  400f60:	00400e91 	.word	0x00400e91

00400f64 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f64:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f66:	210b      	movs	r1, #11
  400f68:	4801      	ldr	r0, [pc, #4]	; (400f70 <PIOB_Handler+0xc>)
  400f6a:	4b02      	ldr	r3, [pc, #8]	; (400f74 <PIOB_Handler+0x10>)
  400f6c:	4798      	blx	r3
  400f6e:	bd08      	pop	{r3, pc}
  400f70:	400e1000 	.word	0x400e1000
  400f74:	00400e91 	.word	0x00400e91

00400f78 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f78:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f7a:	210c      	movs	r1, #12
  400f7c:	4801      	ldr	r0, [pc, #4]	; (400f84 <PIOC_Handler+0xc>)
  400f7e:	4b02      	ldr	r3, [pc, #8]	; (400f88 <PIOC_Handler+0x10>)
  400f80:	4798      	blx	r3
  400f82:	bd08      	pop	{r3, pc}
  400f84:	400e1200 	.word	0x400e1200
  400f88:	00400e91 	.word	0x00400e91

00400f8c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f8c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f8e:	2110      	movs	r1, #16
  400f90:	4801      	ldr	r0, [pc, #4]	; (400f98 <PIOD_Handler+0xc>)
  400f92:	4b02      	ldr	r3, [pc, #8]	; (400f9c <PIOD_Handler+0x10>)
  400f94:	4798      	blx	r3
  400f96:	bd08      	pop	{r3, pc}
  400f98:	400e1400 	.word	0x400e1400
  400f9c:	00400e91 	.word	0x00400e91

00400fa0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400fa0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400fa2:	2111      	movs	r1, #17
  400fa4:	4801      	ldr	r0, [pc, #4]	; (400fac <PIOE_Handler+0xc>)
  400fa6:	4b02      	ldr	r3, [pc, #8]	; (400fb0 <PIOE_Handler+0x10>)
  400fa8:	4798      	blx	r3
  400faa:	bd08      	pop	{r3, pc}
  400fac:	400e1600 	.word	0x400e1600
  400fb0:	00400e91 	.word	0x00400e91

00400fb4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400fb4:	2803      	cmp	r0, #3
  400fb6:	d011      	beq.n	400fdc <pmc_mck_set_division+0x28>
  400fb8:	2804      	cmp	r0, #4
  400fba:	d012      	beq.n	400fe2 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400fbc:	2802      	cmp	r0, #2
  400fbe:	bf0c      	ite	eq
  400fc0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400fc4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400fc6:	4a08      	ldr	r2, [pc, #32]	; (400fe8 <pmc_mck_set_division+0x34>)
  400fc8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400fce:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400fd0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400fd2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fd4:	f013 0f08 	tst.w	r3, #8
  400fd8:	d0fb      	beq.n	400fd2 <pmc_mck_set_division+0x1e>
}
  400fda:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400fdc:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400fe0:	e7f1      	b.n	400fc6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400fe2:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400fe6:	e7ee      	b.n	400fc6 <pmc_mck_set_division+0x12>
  400fe8:	400e0600 	.word	0x400e0600

00400fec <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400fec:	4a17      	ldr	r2, [pc, #92]	; (40104c <pmc_switch_mck_to_pllack+0x60>)
  400fee:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ff0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ff4:	4318      	orrs	r0, r3
  400ff6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ff8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ffa:	f013 0f08 	tst.w	r3, #8
  400ffe:	d10a      	bne.n	401016 <pmc_switch_mck_to_pllack+0x2a>
  401000:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401004:	4911      	ldr	r1, [pc, #68]	; (40104c <pmc_switch_mck_to_pllack+0x60>)
  401006:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401008:	f012 0f08 	tst.w	r2, #8
  40100c:	d103      	bne.n	401016 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40100e:	3b01      	subs	r3, #1
  401010:	d1f9      	bne.n	401006 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401012:	2001      	movs	r0, #1
  401014:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401016:	4a0d      	ldr	r2, [pc, #52]	; (40104c <pmc_switch_mck_to_pllack+0x60>)
  401018:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40101a:	f023 0303 	bic.w	r3, r3, #3
  40101e:	f043 0302 	orr.w	r3, r3, #2
  401022:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401024:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401026:	f013 0f08 	tst.w	r3, #8
  40102a:	d10a      	bne.n	401042 <pmc_switch_mck_to_pllack+0x56>
  40102c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401030:	4906      	ldr	r1, [pc, #24]	; (40104c <pmc_switch_mck_to_pllack+0x60>)
  401032:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401034:	f012 0f08 	tst.w	r2, #8
  401038:	d105      	bne.n	401046 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40103a:	3b01      	subs	r3, #1
  40103c:	d1f9      	bne.n	401032 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40103e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401040:	4770      	bx	lr
	return 0;
  401042:	2000      	movs	r0, #0
  401044:	4770      	bx	lr
  401046:	2000      	movs	r0, #0
  401048:	4770      	bx	lr
  40104a:	bf00      	nop
  40104c:	400e0600 	.word	0x400e0600

00401050 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401050:	b9a0      	cbnz	r0, 40107c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401052:	480e      	ldr	r0, [pc, #56]	; (40108c <pmc_switch_mainck_to_xtal+0x3c>)
  401054:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401056:	0209      	lsls	r1, r1, #8
  401058:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40105a:	4a0d      	ldr	r2, [pc, #52]	; (401090 <pmc_switch_mainck_to_xtal+0x40>)
  40105c:	401a      	ands	r2, r3
  40105e:	4b0d      	ldr	r3, [pc, #52]	; (401094 <pmc_switch_mainck_to_xtal+0x44>)
  401060:	4313      	orrs	r3, r2
  401062:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401064:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401066:	4602      	mov	r2, r0
  401068:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40106a:	f013 0f01 	tst.w	r3, #1
  40106e:	d0fb      	beq.n	401068 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401070:	4a06      	ldr	r2, [pc, #24]	; (40108c <pmc_switch_mainck_to_xtal+0x3c>)
  401072:	6a11      	ldr	r1, [r2, #32]
  401074:	4b08      	ldr	r3, [pc, #32]	; (401098 <pmc_switch_mainck_to_xtal+0x48>)
  401076:	430b      	orrs	r3, r1
  401078:	6213      	str	r3, [r2, #32]
  40107a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40107c:	4903      	ldr	r1, [pc, #12]	; (40108c <pmc_switch_mainck_to_xtal+0x3c>)
  40107e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401080:	4a06      	ldr	r2, [pc, #24]	; (40109c <pmc_switch_mainck_to_xtal+0x4c>)
  401082:	401a      	ands	r2, r3
  401084:	4b06      	ldr	r3, [pc, #24]	; (4010a0 <pmc_switch_mainck_to_xtal+0x50>)
  401086:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401088:	620b      	str	r3, [r1, #32]
  40108a:	4770      	bx	lr
  40108c:	400e0600 	.word	0x400e0600
  401090:	ffc8fffc 	.word	0xffc8fffc
  401094:	00370001 	.word	0x00370001
  401098:	01370000 	.word	0x01370000
  40109c:	fec8fffc 	.word	0xfec8fffc
  4010a0:	01370002 	.word	0x01370002

004010a4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4010a4:	4b02      	ldr	r3, [pc, #8]	; (4010b0 <pmc_osc_is_ready_mainck+0xc>)
  4010a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010a8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4010ac:	4770      	bx	lr
  4010ae:	bf00      	nop
  4010b0:	400e0600 	.word	0x400e0600

004010b4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4010b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4010b8:	4b01      	ldr	r3, [pc, #4]	; (4010c0 <pmc_disable_pllack+0xc>)
  4010ba:	629a      	str	r2, [r3, #40]	; 0x28
  4010bc:	4770      	bx	lr
  4010be:	bf00      	nop
  4010c0:	400e0600 	.word	0x400e0600

004010c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4010c4:	4b02      	ldr	r3, [pc, #8]	; (4010d0 <pmc_is_locked_pllack+0xc>)
  4010c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4010c8:	f000 0002 	and.w	r0, r0, #2
  4010cc:	4770      	bx	lr
  4010ce:	bf00      	nop
  4010d0:	400e0600 	.word	0x400e0600

004010d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4010d4:	283f      	cmp	r0, #63	; 0x3f
  4010d6:	d81e      	bhi.n	401116 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4010d8:	281f      	cmp	r0, #31
  4010da:	d80c      	bhi.n	4010f6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4010dc:	4b11      	ldr	r3, [pc, #68]	; (401124 <pmc_enable_periph_clk+0x50>)
  4010de:	699a      	ldr	r2, [r3, #24]
  4010e0:	2301      	movs	r3, #1
  4010e2:	4083      	lsls	r3, r0
  4010e4:	4393      	bics	r3, r2
  4010e6:	d018      	beq.n	40111a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4010e8:	2301      	movs	r3, #1
  4010ea:	fa03 f000 	lsl.w	r0, r3, r0
  4010ee:	4b0d      	ldr	r3, [pc, #52]	; (401124 <pmc_enable_periph_clk+0x50>)
  4010f0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010f2:	2000      	movs	r0, #0
  4010f4:	4770      	bx	lr
		ul_id -= 32;
  4010f6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010f8:	4b0a      	ldr	r3, [pc, #40]	; (401124 <pmc_enable_periph_clk+0x50>)
  4010fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4010fe:	2301      	movs	r3, #1
  401100:	4083      	lsls	r3, r0
  401102:	4393      	bics	r3, r2
  401104:	d00b      	beq.n	40111e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401106:	2301      	movs	r3, #1
  401108:	fa03 f000 	lsl.w	r0, r3, r0
  40110c:	4b05      	ldr	r3, [pc, #20]	; (401124 <pmc_enable_periph_clk+0x50>)
  40110e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401112:	2000      	movs	r0, #0
  401114:	4770      	bx	lr
		return 1;
  401116:	2001      	movs	r0, #1
  401118:	4770      	bx	lr
	return 0;
  40111a:	2000      	movs	r0, #0
  40111c:	4770      	bx	lr
  40111e:	2000      	movs	r0, #0
}
  401120:	4770      	bx	lr
  401122:	bf00      	nop
  401124:	400e0600 	.word	0x400e0600

00401128 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401128:	4770      	bx	lr
	...

0040112c <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40112c:	4a10      	ldr	r2, [pc, #64]	; (401170 <pmc_enable_waitmode+0x44>)
  40112e:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401130:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401134:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401138:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40113a:	6a11      	ldr	r1, [r2, #32]
  40113c:	4b0d      	ldr	r3, [pc, #52]	; (401174 <pmc_enable_waitmode+0x48>)
  40113e:	430b      	orrs	r3, r1
  401140:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401142:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401144:	f013 0f08 	tst.w	r3, #8
  401148:	d0fb      	beq.n	401142 <pmc_enable_waitmode+0x16>
  40114a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40114e:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401150:	3b01      	subs	r3, #1
  401152:	d1fc      	bne.n	40114e <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401154:	4a06      	ldr	r2, [pc, #24]	; (401170 <pmc_enable_waitmode+0x44>)
  401156:	6a13      	ldr	r3, [r2, #32]
  401158:	f013 0f08 	tst.w	r3, #8
  40115c:	d0fb      	beq.n	401156 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40115e:	4a04      	ldr	r2, [pc, #16]	; (401170 <pmc_enable_waitmode+0x44>)
  401160:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401162:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401166:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40116a:	6713      	str	r3, [r2, #112]	; 0x70
  40116c:	4770      	bx	lr
  40116e:	bf00      	nop
  401170:	400e0600 	.word	0x400e0600
  401174:	00370004 	.word	0x00370004

00401178 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  40117c:	1e43      	subs	r3, r0, #1
  40117e:	2b04      	cmp	r3, #4
  401180:	f200 8107 	bhi.w	401392 <pmc_sleep+0x21a>
  401184:	e8df f013 	tbh	[pc, r3, lsl #1]
  401188:	00050005 	.word	0x00050005
  40118c:	00150015 	.word	0x00150015
  401190:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401192:	4a81      	ldr	r2, [pc, #516]	; (401398 <pmc_sleep+0x220>)
  401194:	6913      	ldr	r3, [r2, #16]
  401196:	f023 0304 	bic.w	r3, r3, #4
  40119a:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  40119c:	2201      	movs	r2, #1
  40119e:	4b7f      	ldr	r3, [pc, #508]	; (40139c <pmc_sleep+0x224>)
  4011a0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4011a2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4011a6:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4011a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4011ac:	bf30      	wfi
  4011ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4011b2:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4011b4:	2803      	cmp	r0, #3
  4011b6:	bf0c      	ite	eq
  4011b8:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4011ba:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4011be:	4b78      	ldr	r3, [pc, #480]	; (4013a0 <pmc_sleep+0x228>)
  4011c0:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4011c2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4011c4:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4011c8:	2200      	movs	r2, #0
  4011ca:	4b74      	ldr	r3, [pc, #464]	; (40139c <pmc_sleep+0x224>)
  4011cc:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4011ce:	2201      	movs	r2, #1
  4011d0:	4b74      	ldr	r3, [pc, #464]	; (4013a4 <pmc_sleep+0x22c>)
  4011d2:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4011d4:	4b74      	ldr	r3, [pc, #464]	; (4013a8 <pmc_sleep+0x230>)
  4011d6:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4011d8:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4011da:	4a74      	ldr	r2, [pc, #464]	; (4013ac <pmc_sleep+0x234>)
  4011dc:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4011e0:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4011e2:	4a73      	ldr	r2, [pc, #460]	; (4013b0 <pmc_sleep+0x238>)
  4011e4:	433a      	orrs	r2, r7
  4011e6:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4011e8:	f005 0903 	and.w	r9, r5, #3
  4011ec:	f1b9 0f01 	cmp.w	r9, #1
  4011f0:	f240 8089 	bls.w	401306 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4011f4:	f025 0103 	bic.w	r1, r5, #3
  4011f8:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4011fc:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011fe:	461a      	mov	r2, r3
  401200:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401202:	f013 0f08 	tst.w	r3, #8
  401206:	d0fb      	beq.n	401200 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401208:	f011 0f70 	tst.w	r1, #112	; 0x70
  40120c:	d008      	beq.n	401220 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40120e:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  401212:	4b65      	ldr	r3, [pc, #404]	; (4013a8 <pmc_sleep+0x230>)
  401214:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401216:	461a      	mov	r2, r3
  401218:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40121a:	f013 0f08 	tst.w	r3, #8
  40121e:	d0fb      	beq.n	401218 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401220:	4b64      	ldr	r3, [pc, #400]	; (4013b4 <pmc_sleep+0x23c>)
  401222:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401224:	4a60      	ldr	r2, [pc, #384]	; (4013a8 <pmc_sleep+0x230>)
  401226:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401228:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40122c:	d0fb      	beq.n	401226 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40122e:	4a5e      	ldr	r2, [pc, #376]	; (4013a8 <pmc_sleep+0x230>)
  401230:	6a11      	ldr	r1, [r2, #32]
  401232:	4b61      	ldr	r3, [pc, #388]	; (4013b8 <pmc_sleep+0x240>)
  401234:	400b      	ands	r3, r1
  401236:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40123a:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40123c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40123e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401242:	d0fb      	beq.n	40123c <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401244:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401248:	4a58      	ldr	r2, [pc, #352]	; (4013ac <pmc_sleep+0x234>)
  40124a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40124c:	2c04      	cmp	r4, #4
  40124e:	d05c      	beq.n	40130a <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401250:	4c52      	ldr	r4, [pc, #328]	; (40139c <pmc_sleep+0x224>)
  401252:	2301      	movs	r3, #1
  401254:	7023      	strb	r3, [r4, #0]
  401256:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40125a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40125c:	4b57      	ldr	r3, [pc, #348]	; (4013bc <pmc_sleep+0x244>)
  40125e:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401260:	b672      	cpsid	i
  401262:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401266:	2300      	movs	r3, #0
  401268:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40126a:	f017 0f02 	tst.w	r7, #2
  40126e:	d055      	beq.n	40131c <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401270:	4a4d      	ldr	r2, [pc, #308]	; (4013a8 <pmc_sleep+0x230>)
  401272:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401274:	4952      	ldr	r1, [pc, #328]	; (4013c0 <pmc_sleep+0x248>)
  401276:	4019      	ands	r1, r3
  401278:	4b52      	ldr	r3, [pc, #328]	; (4013c4 <pmc_sleep+0x24c>)
  40127a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40127c:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40127e:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401280:	4b51      	ldr	r3, [pc, #324]	; (4013c8 <pmc_sleep+0x250>)
  401282:	400b      	ands	r3, r1
  401284:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401288:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40128a:	4b50      	ldr	r3, [pc, #320]	; (4013cc <pmc_sleep+0x254>)
  40128c:	4033      	ands	r3, r6
  40128e:	2b00      	cmp	r3, #0
  401290:	d06e      	beq.n	401370 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401292:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401296:	4b44      	ldr	r3, [pc, #272]	; (4013a8 <pmc_sleep+0x230>)
  401298:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40129a:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40129c:	f1b9 0f02 	cmp.w	r9, #2
  4012a0:	d104      	bne.n	4012ac <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4012a2:	4a41      	ldr	r2, [pc, #260]	; (4013a8 <pmc_sleep+0x230>)
  4012a4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012a6:	f013 0f02 	tst.w	r3, #2
  4012aa:	d0fb      	beq.n	4012a4 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  4012ac:	4a3e      	ldr	r2, [pc, #248]	; (4013a8 <pmc_sleep+0x230>)
  4012ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4012b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4012b4:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4012b8:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4012ba:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012be:	f013 0f08 	tst.w	r3, #8
  4012c2:	d0fb      	beq.n	4012bc <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4012c4:	4b39      	ldr	r3, [pc, #228]	; (4013ac <pmc_sleep+0x234>)
  4012c6:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4012ca:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4012ce:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012d0:	461a      	mov	r2, r3
  4012d2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012d4:	f013 0f08 	tst.w	r3, #8
  4012d8:	d0fb      	beq.n	4012d2 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4012da:	4a33      	ldr	r2, [pc, #204]	; (4013a8 <pmc_sleep+0x230>)
  4012dc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012de:	420b      	tst	r3, r1
  4012e0:	d0fc      	beq.n	4012dc <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4012e2:	2200      	movs	r2, #0
  4012e4:	4b2f      	ldr	r3, [pc, #188]	; (4013a4 <pmc_sleep+0x22c>)
  4012e6:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4012e8:	4b39      	ldr	r3, [pc, #228]	; (4013d0 <pmc_sleep+0x258>)
  4012ea:	681b      	ldr	r3, [r3, #0]
  4012ec:	b11b      	cbz	r3, 4012f6 <pmc_sleep+0x17e>
			callback_clocks_restored();
  4012ee:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4012f0:	2200      	movs	r2, #0
  4012f2:	4b37      	ldr	r3, [pc, #220]	; (4013d0 <pmc_sleep+0x258>)
  4012f4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4012f6:	2201      	movs	r2, #1
  4012f8:	4b28      	ldr	r3, [pc, #160]	; (40139c <pmc_sleep+0x224>)
  4012fa:	701a      	strb	r2, [r3, #0]
  4012fc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401300:	b662      	cpsie	i
  401302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  401306:	4629      	mov	r1, r5
  401308:	e77e      	b.n	401208 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40130a:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  40130e:	6a11      	ldr	r1, [r2, #32]
  401310:	4b30      	ldr	r3, [pc, #192]	; (4013d4 <pmc_sleep+0x25c>)
  401312:	400b      	ands	r3, r1
  401314:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401318:	6213      	str	r3, [r2, #32]
  40131a:	e799      	b.n	401250 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40131c:	f017 0f01 	tst.w	r7, #1
  401320:	d0b3      	beq.n	40128a <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401322:	4b21      	ldr	r3, [pc, #132]	; (4013a8 <pmc_sleep+0x230>)
  401324:	6a1b      	ldr	r3, [r3, #32]
  401326:	f013 0f01 	tst.w	r3, #1
  40132a:	d10b      	bne.n	401344 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40132c:	491e      	ldr	r1, [pc, #120]	; (4013a8 <pmc_sleep+0x230>)
  40132e:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401330:	4a29      	ldr	r2, [pc, #164]	; (4013d8 <pmc_sleep+0x260>)
  401332:	401a      	ands	r2, r3
  401334:	4b29      	ldr	r3, [pc, #164]	; (4013dc <pmc_sleep+0x264>)
  401336:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401338:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40133a:	460a      	mov	r2, r1
  40133c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40133e:	f013 0f01 	tst.w	r3, #1
  401342:	d0fb      	beq.n	40133c <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401344:	4b18      	ldr	r3, [pc, #96]	; (4013a8 <pmc_sleep+0x230>)
  401346:	6a1b      	ldr	r3, [r3, #32]
  401348:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40134c:	d108      	bne.n	401360 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40134e:	4a16      	ldr	r2, [pc, #88]	; (4013a8 <pmc_sleep+0x230>)
  401350:	6a11      	ldr	r1, [r2, #32]
  401352:	4b23      	ldr	r3, [pc, #140]	; (4013e0 <pmc_sleep+0x268>)
  401354:	430b      	orrs	r3, r1
  401356:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401358:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40135a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40135e:	d0fb      	beq.n	401358 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401360:	4a11      	ldr	r2, [pc, #68]	; (4013a8 <pmc_sleep+0x230>)
  401362:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401364:	4b18      	ldr	r3, [pc, #96]	; (4013c8 <pmc_sleep+0x250>)
  401366:	400b      	ands	r3, r1
  401368:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40136c:	6213      	str	r3, [r2, #32]
  40136e:	e78c      	b.n	40128a <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401370:	2100      	movs	r1, #0
  401372:	e793      	b.n	40129c <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401374:	4a08      	ldr	r2, [pc, #32]	; (401398 <pmc_sleep+0x220>)
  401376:	6913      	ldr	r3, [r2, #16]
  401378:	f043 0304 	orr.w	r3, r3, #4
  40137c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40137e:	4a19      	ldr	r2, [pc, #100]	; (4013e4 <pmc_sleep+0x26c>)
  401380:	4b19      	ldr	r3, [pc, #100]	; (4013e8 <pmc_sleep+0x270>)
  401382:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401384:	2201      	movs	r2, #1
  401386:	4b05      	ldr	r3, [pc, #20]	; (40139c <pmc_sleep+0x224>)
  401388:	701a      	strb	r2, [r3, #0]
  40138a:	f3bf 8f5f 	dmb	sy
  40138e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401390:	bf30      	wfi
  401392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401396:	bf00      	nop
  401398:	e000ed00 	.word	0xe000ed00
  40139c:	20400018 	.word	0x20400018
  4013a0:	00401129 	.word	0x00401129
  4013a4:	20400c70 	.word	0x20400c70
  4013a8:	400e0600 	.word	0x400e0600
  4013ac:	400e0c00 	.word	0x400e0c00
  4013b0:	00370008 	.word	0x00370008
  4013b4:	004010b5 	.word	0x004010b5
  4013b8:	fec8ffff 	.word	0xfec8ffff
  4013bc:	0040112d 	.word	0x0040112d
  4013c0:	fec8fffc 	.word	0xfec8fffc
  4013c4:	01370002 	.word	0x01370002
  4013c8:	ffc8ff87 	.word	0xffc8ff87
  4013cc:	07ff0000 	.word	0x07ff0000
  4013d0:	20400c74 	.word	0x20400c74
  4013d4:	ffc8fffe 	.word	0xffc8fffe
  4013d8:	ffc8fffc 	.word	0xffc8fffc
  4013dc:	00370001 	.word	0x00370001
  4013e0:	01370000 	.word	0x01370000
  4013e4:	a5000004 	.word	0xa5000004
  4013e8:	400e1810 	.word	0x400e1810

004013ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013ec:	e7fe      	b.n	4013ec <Dummy_Handler>
	...

004013f0 <Reset_Handler>:
{
  4013f0:	b500      	push	{lr}
  4013f2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4013f4:	4b25      	ldr	r3, [pc, #148]	; (40148c <Reset_Handler+0x9c>)
  4013f6:	4a26      	ldr	r2, [pc, #152]	; (401490 <Reset_Handler+0xa0>)
  4013f8:	429a      	cmp	r2, r3
  4013fa:	d010      	beq.n	40141e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4013fc:	4b25      	ldr	r3, [pc, #148]	; (401494 <Reset_Handler+0xa4>)
  4013fe:	4a23      	ldr	r2, [pc, #140]	; (40148c <Reset_Handler+0x9c>)
  401400:	429a      	cmp	r2, r3
  401402:	d20c      	bcs.n	40141e <Reset_Handler+0x2e>
  401404:	3b01      	subs	r3, #1
  401406:	1a9b      	subs	r3, r3, r2
  401408:	f023 0303 	bic.w	r3, r3, #3
  40140c:	3304      	adds	r3, #4
  40140e:	4413      	add	r3, r2
  401410:	491f      	ldr	r1, [pc, #124]	; (401490 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401412:	f851 0b04 	ldr.w	r0, [r1], #4
  401416:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40141a:	429a      	cmp	r2, r3
  40141c:	d1f9      	bne.n	401412 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40141e:	4b1e      	ldr	r3, [pc, #120]	; (401498 <Reset_Handler+0xa8>)
  401420:	4a1e      	ldr	r2, [pc, #120]	; (40149c <Reset_Handler+0xac>)
  401422:	429a      	cmp	r2, r3
  401424:	d20a      	bcs.n	40143c <Reset_Handler+0x4c>
  401426:	3b01      	subs	r3, #1
  401428:	1a9b      	subs	r3, r3, r2
  40142a:	f023 0303 	bic.w	r3, r3, #3
  40142e:	3304      	adds	r3, #4
  401430:	4413      	add	r3, r2
                *pDest++ = 0;
  401432:	2100      	movs	r1, #0
  401434:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401438:	4293      	cmp	r3, r2
  40143a:	d1fb      	bne.n	401434 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40143c:	4a18      	ldr	r2, [pc, #96]	; (4014a0 <Reset_Handler+0xb0>)
  40143e:	4b19      	ldr	r3, [pc, #100]	; (4014a4 <Reset_Handler+0xb4>)
  401440:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401444:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401446:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40144a:	fab3 f383 	clz	r3, r3
  40144e:	095b      	lsrs	r3, r3, #5
  401450:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401452:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401454:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401458:	2200      	movs	r2, #0
  40145a:	4b13      	ldr	r3, [pc, #76]	; (4014a8 <Reset_Handler+0xb8>)
  40145c:	701a      	strb	r2, [r3, #0]
	return flags;
  40145e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401460:	4a12      	ldr	r2, [pc, #72]	; (4014ac <Reset_Handler+0xbc>)
  401462:	6813      	ldr	r3, [r2, #0]
  401464:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401468:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40146a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40146e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401472:	b129      	cbz	r1, 401480 <Reset_Handler+0x90>
		cpu_irq_enable();
  401474:	2201      	movs	r2, #1
  401476:	4b0c      	ldr	r3, [pc, #48]	; (4014a8 <Reset_Handler+0xb8>)
  401478:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40147a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40147e:	b662      	cpsie	i
        __libc_init_array();
  401480:	4b0b      	ldr	r3, [pc, #44]	; (4014b0 <Reset_Handler+0xc0>)
  401482:	4798      	blx	r3
        main();
  401484:	4b0b      	ldr	r3, [pc, #44]	; (4014b4 <Reset_Handler+0xc4>)
  401486:	4798      	blx	r3
  401488:	e7fe      	b.n	401488 <Reset_Handler+0x98>
  40148a:	bf00      	nop
  40148c:	20400000 	.word	0x20400000
  401490:	00407504 	.word	0x00407504
  401494:	204009d8 	.word	0x204009d8
  401498:	20400d24 	.word	0x20400d24
  40149c:	204009d8 	.word	0x204009d8
  4014a0:	e000ed00 	.word	0xe000ed00
  4014a4:	00400000 	.word	0x00400000
  4014a8:	20400018 	.word	0x20400018
  4014ac:	e000ed88 	.word	0xe000ed88
  4014b0:	00402ae1 	.word	0x00402ae1
  4014b4:	00401cd9 	.word	0x00401cd9

004014b8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4014b8:	4b3b      	ldr	r3, [pc, #236]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  4014ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014bc:	f003 0303 	and.w	r3, r3, #3
  4014c0:	2b01      	cmp	r3, #1
  4014c2:	d01d      	beq.n	401500 <SystemCoreClockUpdate+0x48>
  4014c4:	b183      	cbz	r3, 4014e8 <SystemCoreClockUpdate+0x30>
  4014c6:	2b02      	cmp	r3, #2
  4014c8:	d036      	beq.n	401538 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4014ca:	4b37      	ldr	r3, [pc, #220]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  4014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014d2:	2b70      	cmp	r3, #112	; 0x70
  4014d4:	d05f      	beq.n	401596 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014d6:	4b34      	ldr	r3, [pc, #208]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  4014d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4014da:	4934      	ldr	r1, [pc, #208]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  4014dc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4014e0:	680b      	ldr	r3, [r1, #0]
  4014e2:	40d3      	lsrs	r3, r2
  4014e4:	600b      	str	r3, [r1, #0]
  4014e6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4014e8:	4b31      	ldr	r3, [pc, #196]	; (4015b0 <SystemCoreClockUpdate+0xf8>)
  4014ea:	695b      	ldr	r3, [r3, #20]
  4014ec:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4014f0:	bf14      	ite	ne
  4014f2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4014f6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4014fa:	4b2c      	ldr	r3, [pc, #176]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  4014fc:	601a      	str	r2, [r3, #0]
  4014fe:	e7e4      	b.n	4014ca <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401500:	4b29      	ldr	r3, [pc, #164]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  401502:	6a1b      	ldr	r3, [r3, #32]
  401504:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401508:	d003      	beq.n	401512 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40150a:	4a2a      	ldr	r2, [pc, #168]	; (4015b4 <SystemCoreClockUpdate+0xfc>)
  40150c:	4b27      	ldr	r3, [pc, #156]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  40150e:	601a      	str	r2, [r3, #0]
  401510:	e7db      	b.n	4014ca <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401512:	4a29      	ldr	r2, [pc, #164]	; (4015b8 <SystemCoreClockUpdate+0x100>)
  401514:	4b25      	ldr	r3, [pc, #148]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  401516:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401518:	4b23      	ldr	r3, [pc, #140]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  40151a:	6a1b      	ldr	r3, [r3, #32]
  40151c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401520:	2b10      	cmp	r3, #16
  401522:	d005      	beq.n	401530 <SystemCoreClockUpdate+0x78>
  401524:	2b20      	cmp	r3, #32
  401526:	d1d0      	bne.n	4014ca <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401528:	4a22      	ldr	r2, [pc, #136]	; (4015b4 <SystemCoreClockUpdate+0xfc>)
  40152a:	4b20      	ldr	r3, [pc, #128]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  40152c:	601a      	str	r2, [r3, #0]
          break;
  40152e:	e7cc      	b.n	4014ca <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401530:	4a22      	ldr	r2, [pc, #136]	; (4015bc <SystemCoreClockUpdate+0x104>)
  401532:	4b1e      	ldr	r3, [pc, #120]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  401534:	601a      	str	r2, [r3, #0]
          break;
  401536:	e7c8      	b.n	4014ca <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401538:	4b1b      	ldr	r3, [pc, #108]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  40153a:	6a1b      	ldr	r3, [r3, #32]
  40153c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401540:	d016      	beq.n	401570 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401542:	4a1c      	ldr	r2, [pc, #112]	; (4015b4 <SystemCoreClockUpdate+0xfc>)
  401544:	4b19      	ldr	r3, [pc, #100]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  401546:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401548:	4b17      	ldr	r3, [pc, #92]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  40154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40154c:	f003 0303 	and.w	r3, r3, #3
  401550:	2b02      	cmp	r3, #2
  401552:	d1ba      	bne.n	4014ca <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401554:	4a14      	ldr	r2, [pc, #80]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  401556:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401558:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40155a:	4814      	ldr	r0, [pc, #80]	; (4015ac <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40155c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401560:	6803      	ldr	r3, [r0, #0]
  401562:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401566:	b2d2      	uxtb	r2, r2
  401568:	fbb3 f3f2 	udiv	r3, r3, r2
  40156c:	6003      	str	r3, [r0, #0]
  40156e:	e7ac      	b.n	4014ca <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401570:	4a11      	ldr	r2, [pc, #68]	; (4015b8 <SystemCoreClockUpdate+0x100>)
  401572:	4b0e      	ldr	r3, [pc, #56]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  401574:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401576:	4b0c      	ldr	r3, [pc, #48]	; (4015a8 <SystemCoreClockUpdate+0xf0>)
  401578:	6a1b      	ldr	r3, [r3, #32]
  40157a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40157e:	2b10      	cmp	r3, #16
  401580:	d005      	beq.n	40158e <SystemCoreClockUpdate+0xd6>
  401582:	2b20      	cmp	r3, #32
  401584:	d1e0      	bne.n	401548 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401586:	4a0b      	ldr	r2, [pc, #44]	; (4015b4 <SystemCoreClockUpdate+0xfc>)
  401588:	4b08      	ldr	r3, [pc, #32]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  40158a:	601a      	str	r2, [r3, #0]
          break;
  40158c:	e7dc      	b.n	401548 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40158e:	4a0b      	ldr	r2, [pc, #44]	; (4015bc <SystemCoreClockUpdate+0x104>)
  401590:	4b06      	ldr	r3, [pc, #24]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  401592:	601a      	str	r2, [r3, #0]
          break;
  401594:	e7d8      	b.n	401548 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401596:	4a05      	ldr	r2, [pc, #20]	; (4015ac <SystemCoreClockUpdate+0xf4>)
  401598:	6813      	ldr	r3, [r2, #0]
  40159a:	4909      	ldr	r1, [pc, #36]	; (4015c0 <SystemCoreClockUpdate+0x108>)
  40159c:	fba1 1303 	umull	r1, r3, r1, r3
  4015a0:	085b      	lsrs	r3, r3, #1
  4015a2:	6013      	str	r3, [r2, #0]
  4015a4:	4770      	bx	lr
  4015a6:	bf00      	nop
  4015a8:	400e0600 	.word	0x400e0600
  4015ac:	2040001c 	.word	0x2040001c
  4015b0:	400e1810 	.word	0x400e1810
  4015b4:	00b71b00 	.word	0x00b71b00
  4015b8:	003d0900 	.word	0x003d0900
  4015bc:	007a1200 	.word	0x007a1200
  4015c0:	aaaaaaab 	.word	0xaaaaaaab

004015c4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4015c4:	4b16      	ldr	r3, [pc, #88]	; (401620 <system_init_flash+0x5c>)
  4015c6:	4298      	cmp	r0, r3
  4015c8:	d913      	bls.n	4015f2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4015ca:	4b16      	ldr	r3, [pc, #88]	; (401624 <system_init_flash+0x60>)
  4015cc:	4298      	cmp	r0, r3
  4015ce:	d915      	bls.n	4015fc <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4015d0:	4b15      	ldr	r3, [pc, #84]	; (401628 <system_init_flash+0x64>)
  4015d2:	4298      	cmp	r0, r3
  4015d4:	d916      	bls.n	401604 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4015d6:	4b15      	ldr	r3, [pc, #84]	; (40162c <system_init_flash+0x68>)
  4015d8:	4298      	cmp	r0, r3
  4015da:	d917      	bls.n	40160c <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4015dc:	4b14      	ldr	r3, [pc, #80]	; (401630 <system_init_flash+0x6c>)
  4015de:	4298      	cmp	r0, r3
  4015e0:	d918      	bls.n	401614 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4015e2:	4b14      	ldr	r3, [pc, #80]	; (401634 <system_init_flash+0x70>)
  4015e4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015e6:	bf94      	ite	ls
  4015e8:	4a13      	ldrls	r2, [pc, #76]	; (401638 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4015ea:	4a14      	ldrhi	r2, [pc, #80]	; (40163c <system_init_flash+0x78>)
  4015ec:	4b14      	ldr	r3, [pc, #80]	; (401640 <system_init_flash+0x7c>)
  4015ee:	601a      	str	r2, [r3, #0]
  4015f0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015f2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4015f6:	4b12      	ldr	r3, [pc, #72]	; (401640 <system_init_flash+0x7c>)
  4015f8:	601a      	str	r2, [r3, #0]
  4015fa:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015fc:	4a11      	ldr	r2, [pc, #68]	; (401644 <system_init_flash+0x80>)
  4015fe:	4b10      	ldr	r3, [pc, #64]	; (401640 <system_init_flash+0x7c>)
  401600:	601a      	str	r2, [r3, #0]
  401602:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401604:	4a10      	ldr	r2, [pc, #64]	; (401648 <system_init_flash+0x84>)
  401606:	4b0e      	ldr	r3, [pc, #56]	; (401640 <system_init_flash+0x7c>)
  401608:	601a      	str	r2, [r3, #0]
  40160a:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40160c:	4a0f      	ldr	r2, [pc, #60]	; (40164c <system_init_flash+0x88>)
  40160e:	4b0c      	ldr	r3, [pc, #48]	; (401640 <system_init_flash+0x7c>)
  401610:	601a      	str	r2, [r3, #0]
  401612:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401614:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401618:	4b09      	ldr	r3, [pc, #36]	; (401640 <system_init_flash+0x7c>)
  40161a:	601a      	str	r2, [r3, #0]
  40161c:	4770      	bx	lr
  40161e:	bf00      	nop
  401620:	015ef3bf 	.word	0x015ef3bf
  401624:	02bde77f 	.word	0x02bde77f
  401628:	041cdb3f 	.word	0x041cdb3f
  40162c:	057bceff 	.word	0x057bceff
  401630:	06dac2bf 	.word	0x06dac2bf
  401634:	0839b67f 	.word	0x0839b67f
  401638:	04000500 	.word	0x04000500
  40163c:	04000600 	.word	0x04000600
  401640:	400e0c00 	.word	0x400e0c00
  401644:	04000100 	.word	0x04000100
  401648:	04000200 	.word	0x04000200
  40164c:	04000300 	.word	0x04000300

00401650 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401650:	4b0a      	ldr	r3, [pc, #40]	; (40167c <_sbrk+0x2c>)
  401652:	681b      	ldr	r3, [r3, #0]
  401654:	b153      	cbz	r3, 40166c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401656:	4b09      	ldr	r3, [pc, #36]	; (40167c <_sbrk+0x2c>)
  401658:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40165a:	181a      	adds	r2, r3, r0
  40165c:	4908      	ldr	r1, [pc, #32]	; (401680 <_sbrk+0x30>)
  40165e:	4291      	cmp	r1, r2
  401660:	db08      	blt.n	401674 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401662:	4610      	mov	r0, r2
  401664:	4a05      	ldr	r2, [pc, #20]	; (40167c <_sbrk+0x2c>)
  401666:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401668:	4618      	mov	r0, r3
  40166a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40166c:	4a05      	ldr	r2, [pc, #20]	; (401684 <_sbrk+0x34>)
  40166e:	4b03      	ldr	r3, [pc, #12]	; (40167c <_sbrk+0x2c>)
  401670:	601a      	str	r2, [r3, #0]
  401672:	e7f0      	b.n	401656 <_sbrk+0x6>
		return (caddr_t) -1;	
  401674:	f04f 30ff 	mov.w	r0, #4294967295
}
  401678:	4770      	bx	lr
  40167a:	bf00      	nop
  40167c:	20400c78 	.word	0x20400c78
  401680:	2045fffc 	.word	0x2045fffc
  401684:	20402f28 	.word	0x20402f28

00401688 <but1_callback>:
volatile char flag_but1 = 0;
volatile char flag_but2 = 0;
volatile char flag_but3 = 0;

void but1_callback(void){
	flag_but1 = 1;	
  401688:	2201      	movs	r2, #1
  40168a:	4b01      	ldr	r3, [pc, #4]	; (401690 <but1_callback+0x8>)
  40168c:	701a      	strb	r2, [r3, #0]
  40168e:	4770      	bx	lr
  401690:	20400cb0 	.word	0x20400cb0

00401694 <but2_callback>:
}

void but2_callback(void){
	flag_but2 = 1;
  401694:	2201      	movs	r2, #1
  401696:	4b01      	ldr	r3, [pc, #4]	; (40169c <but2_callback+0x8>)
  401698:	701a      	strb	r2, [r3, #0]
  40169a:	4770      	bx	lr
  40169c:	20400cb1 	.word	0x20400cb1

004016a0 <but3_callback>:
}

void but3_callback(void) {
	flag_but3 = 1;
  4016a0:	2201      	movs	r2, #1
  4016a2:	4b01      	ldr	r3, [pc, #4]	; (4016a8 <but3_callback+0x8>)
  4016a4:	701a      	strb	r2, [r3, #0]
  4016a6:	4770      	bx	lr
  4016a8:	20400cb2 	.word	0x20400cb2

004016ac <oled_init>:
}


void oled_init(void) {
  4016ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016b0:	b083      	sub	sp, #12
	
	pmc_enable_periph_clk(LED_PI1_ID);
  4016b2:	200a      	movs	r0, #10
  4016b4:	4d4b      	ldr	r5, [pc, #300]	; (4017e4 <oled_init+0x138>)
  4016b6:	47a8      	blx	r5
	//Inicializa LED1 como sada
	pio_set_output(LED_PI1, LED_PI1_IDX_MASK, 0, 0, 0);
  4016b8:	2400      	movs	r4, #0
  4016ba:	9400      	str	r4, [sp, #0]
  4016bc:	4623      	mov	r3, r4
  4016be:	4622      	mov	r2, r4
  4016c0:	2101      	movs	r1, #1
  4016c2:	4849      	ldr	r0, [pc, #292]	; (4017e8 <oled_init+0x13c>)
  4016c4:	4f49      	ldr	r7, [pc, #292]	; (4017ec <oled_init+0x140>)
  4016c6:	47b8      	blx	r7
	
	pmc_enable_periph_clk(LED_PI2_ID);
  4016c8:	200c      	movs	r0, #12
  4016ca:	47a8      	blx	r5
	//Inicializa LED2 como sada
	pio_set_output(LED_PI2, LED_PI2_IDX_MASK, 0, 0, 0);
  4016cc:	4e48      	ldr	r6, [pc, #288]	; (4017f0 <oled_init+0x144>)
  4016ce:	9400      	str	r4, [sp, #0]
  4016d0:	4623      	mov	r3, r4
  4016d2:	4622      	mov	r2, r4
  4016d4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4016d8:	4630      	mov	r0, r6
  4016da:	47b8      	blx	r7
	
	pmc_enable_periph_clk(LED_PI1_ID);
  4016dc:	200a      	movs	r0, #10
  4016de:	47a8      	blx	r5
	//Inicializa LED1 como sada
	pio_set_output(LED_PI3, LED_PI3_IDX_MASK, 0, 0, 0);
  4016e0:	9400      	str	r4, [sp, #0]
  4016e2:	4623      	mov	r3, r4
  4016e4:	4622      	mov	r2, r4
  4016e6:	2104      	movs	r1, #4
  4016e8:	4842      	ldr	r0, [pc, #264]	; (4017f4 <oled_init+0x148>)
  4016ea:	47b8      	blx	r7
	
	// Inicializa PIO do BOTAO 1
	pmc_enable_periph_clk(BUT_PI1_ID);
  4016ec:	2010      	movs	r0, #16
  4016ee:	47a8      	blx	r5
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI1,BUT_PI1_IDX_MASK,PIO_DEFAULT);
  4016f0:	4f41      	ldr	r7, [pc, #260]	; (4017f8 <oled_init+0x14c>)
  4016f2:	4622      	mov	r2, r4
  4016f4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4016f8:	4638      	mov	r0, r7
  4016fa:	f8df b118 	ldr.w	fp, [pc, #280]	; 401814 <oled_init+0x168>
  4016fe:	47d8      	blx	fp
	pio_pull_up(BUT_PI1,BUT_PI1_IDX_MASK,1);
  401700:	2201      	movs	r2, #1
  401702:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401706:	4638      	mov	r0, r7
  401708:	f8df a10c 	ldr.w	sl, [pc, #268]	; 401818 <oled_init+0x16c>
  40170c:	47d0      	blx	sl
	pio_set_debounce_filter(BUT_PI1, BUT_PI1_IDX_MASK, 60);
  40170e:	223c      	movs	r2, #60	; 0x3c
  401710:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401714:	4638      	mov	r0, r7
  401716:	f8df 9104 	ldr.w	r9, [pc, #260]	; 40181c <oled_init+0x170>
  40171a:	47c8      	blx	r9
	
	// Inicializa PIO do BOTAO 2
	pmc_enable_periph_clk(BUT_PI2_ID);
  40171c:	200c      	movs	r0, #12
  40171e:	47a8      	blx	r5
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI2,BUT_PI2_IDX_MASK,PIO_DEFAULT);
  401720:	4622      	mov	r2, r4
  401722:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401726:	4630      	mov	r0, r6
  401728:	47d8      	blx	fp
	pio_pull_up(BUT_PI2,BUT_PI2_IDX_MASK,1);
  40172a:	2201      	movs	r2, #1
  40172c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401730:	4630      	mov	r0, r6
  401732:	47d0      	blx	sl
	pio_set_debounce_filter(BUT_PI2, BUT_PI2_IDX_MASK, 60);
  401734:	223c      	movs	r2, #60	; 0x3c
  401736:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40173a:	4630      	mov	r0, r6
  40173c:	47c8      	blx	r9
	
	// Inicializa PIO do BOTAO 2
	pmc_enable_periph_clk(BUT_PI3_ID);
  40173e:	200a      	movs	r0, #10
  401740:	47a8      	blx	r5
	// configura pino ligado ao boto como entrada com um pull-up.
	pio_set_input(BUT_PI3,BUT_PI3_IDX_MASK,PIO_DEFAULT);
  401742:	4622      	mov	r2, r4
  401744:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401748:	4827      	ldr	r0, [pc, #156]	; (4017e8 <oled_init+0x13c>)
  40174a:	47d8      	blx	fp
	pio_pull_up(BUT_PI3,BUT_PI3_IDX_MASK,1);
  40174c:	2201      	movs	r2, #1
  40174e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401752:	4825      	ldr	r0, [pc, #148]	; (4017e8 <oled_init+0x13c>)
  401754:	47d0      	blx	sl
	pio_set_debounce_filter(BUT_PI3, BUT_PI3_IDX_MASK, 60);
  401756:	223c      	movs	r2, #60	; 0x3c
  401758:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40175c:	4822      	ldr	r0, [pc, #136]	; (4017e8 <oled_init+0x13c>)
  40175e:	47c8      	blx	r9
	
	pio_handler_set(BUT_PI1,
  401760:	4b26      	ldr	r3, [pc, #152]	; (4017fc <oled_init+0x150>)
  401762:	9300      	str	r3, [sp, #0]
  401764:	2340      	movs	r3, #64	; 0x40
  401766:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40176a:	2110      	movs	r1, #16
  40176c:	4638      	mov	r0, r7
  40176e:	4c24      	ldr	r4, [pc, #144]	; (401800 <oled_init+0x154>)
  401770:	47a0      	blx	r4
	BUT_PI1_ID,
	BUT_PI1_IDX_MASK,
	PIO_IT_EDGE,
	but1_callback);
	
	pio_handler_set(BUT_PI2,
  401772:	4b24      	ldr	r3, [pc, #144]	; (401804 <oled_init+0x158>)
  401774:	9300      	str	r3, [sp, #0]
  401776:	2370      	movs	r3, #112	; 0x70
  401778:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40177c:	210c      	movs	r1, #12
  40177e:	4630      	mov	r0, r6
  401780:	47a0      	blx	r4
	BUT_PI2_ID,
	BUT_PI2_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but2_callback);
	
	pio_handler_set(BUT_PI3,
  401782:	4b21      	ldr	r3, [pc, #132]	; (401808 <oled_init+0x15c>)
  401784:	9300      	str	r3, [sp, #0]
  401786:	2370      	movs	r3, #112	; 0x70
  401788:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40178c:	210a      	movs	r1, #10
  40178e:	4816      	ldr	r0, [pc, #88]	; (4017e8 <oled_init+0x13c>)
  401790:	47a0      	blx	r4
	BUT_PI3_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but3_callback);
	
	// Ativa interrupo e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(BUT_PI1, BUT_PI1_IDX_MASK);
  401792:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401796:	4638      	mov	r0, r7
  401798:	f8df 8084 	ldr.w	r8, [pc, #132]	; 401820 <oled_init+0x174>
  40179c:	47c0      	blx	r8
	pio_get_interrupt_status(BUT_PI1);
  40179e:	4638      	mov	r0, r7
  4017a0:	4c1a      	ldr	r4, [pc, #104]	; (40180c <oled_init+0x160>)
  4017a2:	47a0      	blx	r4
	
	pio_enable_interrupt(BUT_PI2, BUT_PI2_IDX_MASK);
  4017a4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4017a8:	4630      	mov	r0, r6
  4017aa:	47c0      	blx	r8
	pio_get_interrupt_status(BUT_PI2);
  4017ac:	4630      	mov	r0, r6
  4017ae:	47a0      	blx	r4
	
	pio_enable_interrupt(BUT_PI3, BUT_PI3_IDX_MASK);
  4017b0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4017b4:	480c      	ldr	r0, [pc, #48]	; (4017e8 <oled_init+0x13c>)
  4017b6:	47c0      	blx	r8
	pio_get_interrupt_status(BUT_PI3);
  4017b8:	480b      	ldr	r0, [pc, #44]	; (4017e8 <oled_init+0x13c>)
  4017ba:	47a0      	blx	r4
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017bc:	4b14      	ldr	r3, [pc, #80]	; (401810 <oled_init+0x164>)
  4017be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4017c2:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017c4:	2280      	movs	r2, #128	; 0x80
  4017c6:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017ca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4017ce:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017d0:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4017d8:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4017da:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_SetPriority(BUT_PI2_ID, 4); // Prioridade 4
	
	NVIC_EnableIRQ(BUT_PI3_ID);
	NVIC_SetPriority(BUT_PI3_ID, 4); // Prioridade 4
	
}
  4017de:	b003      	add	sp, #12
  4017e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017e4:	004010d5 	.word	0x004010d5
  4017e8:	400e0e00 	.word	0x400e0e00
  4017ec:	00400d8d 	.word	0x00400d8d
  4017f0:	400e1200 	.word	0x400e1200
  4017f4:	400e1000 	.word	0x400e1000
  4017f8:	400e1400 	.word	0x400e1400
  4017fc:	00401689 	.word	0x00401689
  401800:	00400ee1 	.word	0x00400ee1
  401804:	00401695 	.word	0x00401695
  401808:	004016a1 	.word	0x004016a1
  40180c:	00400e87 	.word	0x00400e87
  401810:	e000e100 	.word	0xe000e100
  401814:	00400d57 	.word	0x00400d57
  401818:	00400c99 	.word	0x00400c99
  40181c:	00400ca3 	.word	0x00400ca3
  401820:	00400e83 	.word	0x00400e83

00401824 <pin_toggle>:


void pin_toggle(Pio *pio, uint32_t mask) {
  401824:	b538      	push	{r3, r4, r5, lr}
  401826:	4604      	mov	r4, r0
  401828:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  40182a:	4b06      	ldr	r3, [pc, #24]	; (401844 <pin_toggle+0x20>)
  40182c:	4798      	blx	r3
  40182e:	b920      	cbnz	r0, 40183a <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  401830:	4629      	mov	r1, r5
  401832:	4620      	mov	r0, r4
  401834:	4b04      	ldr	r3, [pc, #16]	; (401848 <pin_toggle+0x24>)
  401836:	4798      	blx	r3
  401838:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  40183a:	4629      	mov	r1, r5
  40183c:	4620      	mov	r0, r4
  40183e:	4b03      	ldr	r3, [pc, #12]	; (40184c <pin_toggle+0x28>)
  401840:	4798      	blx	r3
  401842:	bd38      	pop	{r3, r4, r5, pc}
  401844:	00400e45 	.word	0x00400e45
  401848:	00400cbd 	.word	0x00400cbd
  40184c:	00400cc1 	.word	0x00400cc1

00401850 <RTT_Handler>:
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}

void RTT_Handler(void) {
  401850:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  401852:	4808      	ldr	r0, [pc, #32]	; (401874 <RTT_Handler+0x24>)
  401854:	4b08      	ldr	r3, [pc, #32]	; (401878 <RTT_Handler+0x28>)
  401856:	4798      	blx	r3

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  401858:	f010 0f02 	tst.w	r0, #2
  40185c:	d008      	beq.n	401870 <RTT_Handler+0x20>
		//pin_toggle(LED_PI2, LED_PI2_IDX_MASK);    // BLINK Led
		tempo_rtt+=1;
  40185e:	4c07      	ldr	r4, [pc, #28]	; (40187c <RTT_Handler+0x2c>)
  401860:	2200      	movs	r2, #0
  401862:	4b07      	ldr	r3, [pc, #28]	; (401880 <RTT_Handler+0x30>)
  401864:	e9d4 0100 	ldrd	r0, r1, [r4]
  401868:	4d06      	ldr	r5, [pc, #24]	; (401884 <RTT_Handler+0x34>)
  40186a:	47a8      	blx	r5
  40186c:	e9c4 0100 	strd	r0, r1, [r4]
  401870:	bd38      	pop	{r3, r4, r5, pc}
  401872:	bf00      	nop
  401874:	400e1830 	.word	0x400e1830
  401878:	0040021d 	.word	0x0040021d
  40187c:	20400cc0 	.word	0x20400cc0
  401880:	3ff00000 	.word	0x3ff00000
  401884:	00401e49 	.word	0x00401e49

00401888 <RTC_Handler>:
	}
}

void RTC_Handler(void) {
  401888:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  40188a:	480f      	ldr	r0, [pc, #60]	; (4018c8 <RTC_Handler+0x40>)
  40188c:	4b0f      	ldr	r3, [pc, #60]	; (4018cc <RTC_Handler+0x44>)
  40188e:	4798      	blx	r3
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
		// o cdigo para irq de segundo vem aqui
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401890:	f010 0f02 	tst.w	r0, #2
  401894:	d002      	beq.n	40189c <RTC_Handler+0x14>
		// o cdigo para irq de alame vem aqui
		flag_rtc_alarm = 1;
  401896:	2201      	movs	r2, #1
  401898:	4b0d      	ldr	r3, [pc, #52]	; (4018d0 <RTC_Handler+0x48>)
  40189a:	701a      	strb	r2, [r3, #0]
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40189c:	4d0a      	ldr	r5, [pc, #40]	; (4018c8 <RTC_Handler+0x40>)
  40189e:	2104      	movs	r1, #4
  4018a0:	4628      	mov	r0, r5
  4018a2:	4c0c      	ldr	r4, [pc, #48]	; (4018d4 <RTC_Handler+0x4c>)
  4018a4:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4018a6:	2102      	movs	r1, #2
  4018a8:	4628      	mov	r0, r5
  4018aa:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  4018ac:	2101      	movs	r1, #1
  4018ae:	4628      	mov	r0, r5
  4018b0:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  4018b2:	2108      	movs	r1, #8
  4018b4:	4628      	mov	r0, r5
  4018b6:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  4018b8:	2110      	movs	r1, #16
  4018ba:	4628      	mov	r0, r5
  4018bc:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  4018be:	2120      	movs	r1, #32
  4018c0:	4628      	mov	r0, r5
  4018c2:	47a0      	blx	r4
  4018c4:	bd38      	pop	{r3, r4, r5, pc}
  4018c6:	bf00      	nop
  4018c8:	400e1860 	.word	0x400e1860
  4018cc:	004001ad 	.word	0x004001ad
  4018d0:	20400cb3 	.word	0x20400cb3
  4018d4:	004001b1 	.word	0x004001b1

004018d8 <TC_init>:

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4018d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4018dc:	b085      	sub	sp, #20
  4018de:	4606      	mov	r6, r0
  4018e0:	460c      	mov	r4, r1
  4018e2:	4617      	mov	r7, r2
  4018e4:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  4018e6:	4608      	mov	r0, r1
  4018e8:	4b1c      	ldr	r3, [pc, #112]	; (40195c <TC_init+0x84>)
  4018ea:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4018ec:	4d1c      	ldr	r5, [pc, #112]	; (401960 <TC_init+0x88>)
  4018ee:	9500      	str	r5, [sp, #0]
  4018f0:	ab02      	add	r3, sp, #8
  4018f2:	aa03      	add	r2, sp, #12
  4018f4:	4629      	mov	r1, r5
  4018f6:	4640      	mov	r0, r8
  4018f8:	f8df 9080 	ldr.w	r9, [pc, #128]	; 40197c <TC_init+0xa4>
  4018fc:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4018fe:	9a02      	ldr	r2, [sp, #8]
  401900:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401904:	4639      	mov	r1, r7
  401906:	4630      	mov	r0, r6
  401908:	4b16      	ldr	r3, [pc, #88]	; (401964 <TC_init+0x8c>)
  40190a:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  40190c:	9a03      	ldr	r2, [sp, #12]
  40190e:	fbb5 f2f2 	udiv	r2, r5, r2
  401912:	fbb2 f2f8 	udiv	r2, r2, r8
  401916:	4639      	mov	r1, r7
  401918:	4630      	mov	r0, r6
  40191a:	4b13      	ldr	r3, [pc, #76]	; (401968 <TC_init+0x90>)
  40191c:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  40191e:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  401920:	2b00      	cmp	r3, #0
  401922:	db13      	blt.n	40194c <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401924:	4a11      	ldr	r2, [pc, #68]	; (40196c <TC_init+0x94>)
  401926:	2180      	movs	r1, #128	; 0x80
  401928:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40192a:	095b      	lsrs	r3, r3, #5
  40192c:	f004 041f 	and.w	r4, r4, #31
  401930:	2201      	movs	r2, #1
  401932:	fa02 f404 	lsl.w	r4, r2, r4
  401936:	4a0e      	ldr	r2, [pc, #56]	; (401970 <TC_init+0x98>)
  401938:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40193c:	2210      	movs	r2, #16
  40193e:	4639      	mov	r1, r7
  401940:	4630      	mov	r0, r6
  401942:	4b0c      	ldr	r3, [pc, #48]	; (401974 <TC_init+0x9c>)
  401944:	4798      	blx	r3
  401946:	b005      	add	sp, #20
  401948:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40194c:	f004 010f 	and.w	r1, r4, #15
  401950:	4a09      	ldr	r2, [pc, #36]	; (401978 <TC_init+0xa0>)
  401952:	440a      	add	r2, r1
  401954:	2180      	movs	r1, #128	; 0x80
  401956:	7611      	strb	r1, [r2, #24]
  401958:	e7e7      	b.n	40192a <TC_init+0x52>
  40195a:	bf00      	nop
  40195c:	004010d5 	.word	0x004010d5
  401960:	11e1a300 	.word	0x11e1a300
  401964:	0040036b 	.word	0x0040036b
  401968:	00400395 	.word	0x00400395
  40196c:	e000e400 	.word	0xe000e400
  401970:	e000e100 	.word	0xe000e100
  401974:	0040039d 	.word	0x0040039d
  401978:	e000ecfc 	.word	0xe000ecfc
  40197c:	004003ad 	.word	0x004003ad

00401980 <echo_callback>:
		}
	}
	
}

void echo_callback(void){
  401980:	b530      	push	{r4, r5, lr}
  401982:	b083      	sub	sp, #12
	//if (!pio_get(ECHO_PI, PIO_INPUT, ECHO_PI_IDX_MASK)) {
		
	if (!echo_flag) {
  401984:	2200      	movs	r2, #0
  401986:	2300      	movs	r3, #0
  401988:	493b      	ldr	r1, [pc, #236]	; (401a78 <echo_callback+0xf8>)
  40198a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40198e:	4c3b      	ldr	r4, [pc, #236]	; (401a7c <echo_callback+0xfc>)
  401990:	47a0      	blx	r4
  401992:	b968      	cbnz	r0, 4019b0 <echo_callback+0x30>
		// 42.5  1/2*TMAX
		int TC_t = 42.5 + 0.2*(tempo);
		TC_init(TC2, ID_TC6, 0, TC_t);
		tc_start(TC2, 0);
		
	} else if (echo_flag && aguardo) {
  401994:	2200      	movs	r2, #0
  401996:	2300      	movs	r3, #0
  401998:	4937      	ldr	r1, [pc, #220]	; (401a78 <echo_callback+0xf8>)
  40199a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40199e:	4c37      	ldr	r4, [pc, #220]	; (401a7c <echo_callback+0xfc>)
  4019a0:	47a0      	blx	r4
  4019a2:	b918      	cbnz	r0, 4019ac <echo_callback+0x2c>
  4019a4:	4b36      	ldr	r3, [pc, #216]	; (401a80 <echo_callback+0x100>)
  4019a6:	781b      	ldrb	r3, [r3, #0]
  4019a8:	2b00      	cmp	r3, #0
  4019aa:	d14c      	bne.n	401a46 <echo_callback+0xc6>
		
		tempo = rtt_read_timer_value(RTT);
		aguardo = 0;
		tc_stop(TC2, 0);
	}
}
  4019ac:	b003      	add	sp, #12
  4019ae:	bd30      	pop	{r4, r5, pc}
		RTT_init(freq, 0, 0);	
  4019b0:	4b34      	ldr	r3, [pc, #208]	; (401a84 <echo_callback+0x104>)
  4019b2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4019b6:	4b34      	ldr	r3, [pc, #208]	; (401a88 <echo_callback+0x108>)
  4019b8:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  4019ba:	ed9f 7a34 	vldr	s14, [pc, #208]	; 401a8c <echo_callback+0x10c>
  4019be:	ee06 0a90 	vmov	s13, r0
  4019c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
  4019c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4019ca:	edcd 7a01 	vstr	s15, [sp, #4]
  4019ce:	f8bd 5004 	ldrh.w	r5, [sp, #4]
	rtt_sel_source(RTT, false);
  4019d2:	4c2f      	ldr	r4, [pc, #188]	; (401a90 <echo_callback+0x110>)
  4019d4:	2100      	movs	r1, #0
  4019d6:	4620      	mov	r0, r4
  4019d8:	4b2e      	ldr	r3, [pc, #184]	; (401a94 <echo_callback+0x114>)
  4019da:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  4019dc:	4629      	mov	r1, r5
  4019de:	4620      	mov	r0, r4
  4019e0:	4b2d      	ldr	r3, [pc, #180]	; (401a98 <echo_callback+0x118>)
  4019e2:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4019e4:	4b2d      	ldr	r3, [pc, #180]	; (401a9c <echo_callback+0x11c>)
  4019e6:	2208      	movs	r2, #8
  4019e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4019ec:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4019f0:	2180      	movs	r1, #128	; 0x80
  4019f2:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019f6:	601a      	str	r2, [r3, #0]
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4019f8:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4019fc:	4620      	mov	r0, r4
  4019fe:	4b28      	ldr	r3, [pc, #160]	; (401aa0 <echo_callback+0x120>)
  401a00:	4798      	blx	r3
		echo_flag = 1;
  401a02:	2000      	movs	r0, #0
  401a04:	4927      	ldr	r1, [pc, #156]	; (401aa4 <echo_callback+0x124>)
  401a06:	4b1c      	ldr	r3, [pc, #112]	; (401a78 <echo_callback+0xf8>)
  401a08:	e9c3 0100 	strd	r0, r1, [r3]
		aguardo = 1;
  401a0c:	2201      	movs	r2, #1
  401a0e:	4b1c      	ldr	r3, [pc, #112]	; (401a80 <echo_callback+0x100>)
  401a10:	701a      	strb	r2, [r3, #0]
		int TC_t = 42.5 + 0.2*(tempo);
  401a12:	a317      	add	r3, pc, #92	; (adr r3, 401a70 <echo_callback+0xf0>)
  401a14:	e9d3 2300 	ldrd	r2, r3, [r3]
  401a18:	4923      	ldr	r1, [pc, #140]	; (401aa8 <echo_callback+0x128>)
  401a1a:	e9d1 0100 	ldrd	r0, r1, [r1]
  401a1e:	4c23      	ldr	r4, [pc, #140]	; (401aac <echo_callback+0x12c>)
  401a20:	47a0      	blx	r4
  401a22:	2200      	movs	r2, #0
  401a24:	4b22      	ldr	r3, [pc, #136]	; (401ab0 <echo_callback+0x130>)
  401a26:	4c23      	ldr	r4, [pc, #140]	; (401ab4 <echo_callback+0x134>)
  401a28:	47a0      	blx	r4
  401a2a:	4b23      	ldr	r3, [pc, #140]	; (401ab8 <echo_callback+0x138>)
  401a2c:	4798      	blx	r3
		TC_init(TC2, ID_TC6, 0, TC_t);
  401a2e:	4c23      	ldr	r4, [pc, #140]	; (401abc <echo_callback+0x13c>)
  401a30:	4603      	mov	r3, r0
  401a32:	2200      	movs	r2, #0
  401a34:	212f      	movs	r1, #47	; 0x2f
  401a36:	4620      	mov	r0, r4
  401a38:	4d21      	ldr	r5, [pc, #132]	; (401ac0 <echo_callback+0x140>)
  401a3a:	47a8      	blx	r5
		tc_start(TC2, 0);
  401a3c:	2100      	movs	r1, #0
  401a3e:	4620      	mov	r0, r4
  401a40:	4b20      	ldr	r3, [pc, #128]	; (401ac4 <echo_callback+0x144>)
  401a42:	4798      	blx	r3
  401a44:	e7b2      	b.n	4019ac <echo_callback+0x2c>
		echo_flag = 0;
  401a46:	2000      	movs	r0, #0
  401a48:	2100      	movs	r1, #0
  401a4a:	4b0b      	ldr	r3, [pc, #44]	; (401a78 <echo_callback+0xf8>)
  401a4c:	e9c3 0100 	strd	r0, r1, [r3]
		tempo = rtt_read_timer_value(RTT);
  401a50:	480f      	ldr	r0, [pc, #60]	; (401a90 <echo_callback+0x110>)
  401a52:	4b1d      	ldr	r3, [pc, #116]	; (401ac8 <echo_callback+0x148>)
  401a54:	4798      	blx	r3
  401a56:	4b1d      	ldr	r3, [pc, #116]	; (401acc <echo_callback+0x14c>)
  401a58:	4798      	blx	r3
  401a5a:	4b13      	ldr	r3, [pc, #76]	; (401aa8 <echo_callback+0x128>)
  401a5c:	e9c3 0100 	strd	r0, r1, [r3]
		aguardo = 0;
  401a60:	2100      	movs	r1, #0
  401a62:	4b07      	ldr	r3, [pc, #28]	; (401a80 <echo_callback+0x100>)
  401a64:	7019      	strb	r1, [r3, #0]
		tc_stop(TC2, 0);
  401a66:	4815      	ldr	r0, [pc, #84]	; (401abc <echo_callback+0x13c>)
  401a68:	4b19      	ldr	r3, [pc, #100]	; (401ad0 <echo_callback+0x150>)
  401a6a:	4798      	blx	r3
}
  401a6c:	e79e      	b.n	4019ac <echo_callback+0x2c>
  401a6e:	bf00      	nop
  401a70:	9999999a 	.word	0x9999999a
  401a74:	3fc99999 	.word	0x3fc99999
  401a78:	20400ca8 	.word	0x20400ca8
  401a7c:	0040267d 	.word	0x0040267d
  401a80:	20400c7c 	.word	0x20400c7c
  401a84:	20400020 	.word	0x20400020
  401a88:	00402731 	.word	0x00402731
  401a8c:	47000000 	.word	0x47000000
  401a90:	400e1830 	.word	0x400e1830
  401a94:	004001c9 	.word	0x004001c9
  401a98:	004001b5 	.word	0x004001b5
  401a9c:	e000e100 	.word	0xe000e100
  401aa0:	004001f5 	.word	0x004001f5
  401aa4:	3ff00000 	.word	0x3ff00000
  401aa8:	20400cb8 	.word	0x20400cb8
  401aac:	004021ad 	.word	0x004021ad
  401ab0:	40454000 	.word	0x40454000
  401ab4:	00401e49 	.word	0x00401e49
  401ab8:	004026e1 	.word	0x004026e1
  401abc:	40014000 	.word	0x40014000
  401ac0:	004018d9 	.word	0x004018d9
  401ac4:	00400385 	.word	0x00400385
  401ac8:	00400209 	.word	0x00400209
  401acc:	004020c1 	.word	0x004020c1
  401ad0:	0040038d 	.word	0x0040038d
  401ad4:	00000000 	.word	0x00000000

00401ad8 <grafico_distancias>:
void grafico_distancias(int dist) {
  401ad8:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
  401adc:	ed2d 8b02 	vpush	{d8}
  401ae0:	b082      	sub	sp, #8
	distancias[contador_vect] = dist;
  401ae2:	4d31      	ldr	r5, [pc, #196]	; (401ba8 <grafico_distancias+0xd0>)
  401ae4:	682b      	ldr	r3, [r5, #0]
  401ae6:	4c31      	ldr	r4, [pc, #196]	; (401bac <grafico_distancias+0xd4>)
  401ae8:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
  401aec:	4b30      	ldr	r3, [pc, #192]	; (401bb0 <grafico_distancias+0xd8>)
  401aee:	4798      	blx	r3
  401af0:	e9c4 0100 	strd	r0, r1, [r4]
	gfx_mono_generic_draw_filled_rect(76, 2, 48, 24, GFX_PIXEL_CLR);
  401af4:	2300      	movs	r3, #0
  401af6:	9300      	str	r3, [sp, #0]
  401af8:	2318      	movs	r3, #24
  401afa:	2230      	movs	r2, #48	; 0x30
  401afc:	2102      	movs	r1, #2
  401afe:	204c      	movs	r0, #76	; 0x4c
  401b00:	4c2c      	ldr	r4, [pc, #176]	; (401bb4 <grafico_distancias+0xdc>)
  401b02:	47a0      	blx	r4
	if (contador_vect < 3) {
  401b04:	682b      	ldr	r3, [r5, #0]
  401b06:	2b02      	cmp	r3, #2
  401b08:	dc0c      	bgt.n	401b24 <grafico_distancias+0x4c>
		contador_vect += 1;
  401b0a:	3301      	adds	r3, #1
  401b0c:	602b      	str	r3, [r5, #0]
  401b0e:	4e27      	ldr	r6, [pc, #156]	; (401bac <grafico_distancias+0xd4>)
void grafico_distancias(int dist) {
  401b10:	2501      	movs	r5, #1
  401b12:	2400      	movs	r4, #0
		int altura = (distancias[i]*19)/400;
  401b14:	4f28      	ldr	r7, [pc, #160]	; (401bb8 <grafico_distancias+0xe0>)
  401b16:	ed9f 8b22 	vldr	d8, [pc, #136]	; 401ba0 <grafico_distancias+0xc8>
  401b1a:	f04f 0a00 	mov.w	sl, #0
  401b1e:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 401bc4 <grafico_distancias+0xec>
  401b22:	e00c      	b.n	401b3e <grafico_distancias+0x66>
		contador_vect = 0;
  401b24:	2200      	movs	r2, #0
  401b26:	4b20      	ldr	r3, [pc, #128]	; (401ba8 <grafico_distancias+0xd0>)
  401b28:	601a      	str	r2, [r3, #0]
  401b2a:	e7f0      	b.n	401b0e <grafico_distancias+0x36>
			gfx_mono_draw_pixel(87, 19 - altura, GFX_PIXEL_SET); //v[0]
  401b2c:	f1c0 0113 	rsb	r1, r0, #19
  401b30:	2201      	movs	r2, #1
  401b32:	b2c9      	uxtb	r1, r1
  401b34:	2057      	movs	r0, #87	; 0x57
  401b36:	4b21      	ldr	r3, [pc, #132]	; (401bbc <grafico_distancias+0xe4>)
  401b38:	4798      	blx	r3
  401b3a:	3401      	adds	r4, #1
  401b3c:	3501      	adds	r5, #1
		int altura = (distancias[i]*19)/400;
  401b3e:	ec53 2b18 	vmov	r2, r3, d8
  401b42:	e8f6 0102 	ldrd	r0, r1, [r6], #8
  401b46:	47b8      	blx	r7
  401b48:	4652      	mov	r2, sl
  401b4a:	465b      	mov	r3, fp
  401b4c:	f8df 8078 	ldr.w	r8, [pc, #120]	; 401bc8 <grafico_distancias+0xf0>
  401b50:	47c0      	blx	r8
  401b52:	4b1b      	ldr	r3, [pc, #108]	; (401bc0 <grafico_distancias+0xe8>)
  401b54:	4798      	blx	r3
		if (i == 0) {
  401b56:	2c00      	cmp	r4, #0
  401b58:	d0e8      	beq.n	401b2c <grafico_distancias+0x54>
		} else if ( i == 1) {
  401b5a:	2c01      	cmp	r4, #1
  401b5c:	d00f      	beq.n	401b7e <grafico_distancias+0xa6>
		} else if (i == 2) {
  401b5e:	2c02      	cmp	r4, #2
  401b60:	d015      	beq.n	401b8e <grafico_distancias+0xb6>
			gfx_mono_draw_pixel(110, 19 - altura, GFX_PIXEL_SET); // v[3]
  401b62:	f1c0 0113 	rsb	r1, r0, #19
  401b66:	2201      	movs	r2, #1
  401b68:	b2c9      	uxtb	r1, r1
  401b6a:	206e      	movs	r0, #110	; 0x6e
  401b6c:	4b13      	ldr	r3, [pc, #76]	; (401bbc <grafico_distancias+0xe4>)
  401b6e:	4798      	blx	r3
	for (int i = 0; i < 4; i++) {
  401b70:	2d03      	cmp	r5, #3
  401b72:	dde2      	ble.n	401b3a <grafico_distancias+0x62>
}
  401b74:	b002      	add	sp, #8
  401b76:	ecbd 8b02 	vpop	{d8}
  401b7a:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
			gfx_mono_draw_pixel(95, 19 - altura, GFX_PIXEL_SET); // v[1]
  401b7e:	f1c0 0113 	rsb	r1, r0, #19
  401b82:	2201      	movs	r2, #1
  401b84:	b2c9      	uxtb	r1, r1
  401b86:	205f      	movs	r0, #95	; 0x5f
  401b88:	4b0c      	ldr	r3, [pc, #48]	; (401bbc <grafico_distancias+0xe4>)
  401b8a:	4798      	blx	r3
  401b8c:	e7d5      	b.n	401b3a <grafico_distancias+0x62>
			gfx_mono_draw_pixel(100, 19 - altura,GFX_PIXEL_SET); //v[2]
  401b8e:	f1c0 0113 	rsb	r1, r0, #19
  401b92:	2201      	movs	r2, #1
  401b94:	b2c9      	uxtb	r1, r1
  401b96:	2064      	movs	r0, #100	; 0x64
  401b98:	4b08      	ldr	r3, [pc, #32]	; (401bbc <grafico_distancias+0xe4>)
  401b9a:	4798      	blx	r3
  401b9c:	e7cd      	b.n	401b3a <grafico_distancias+0x62>
  401b9e:	bf00      	nop
  401ba0:	00000000 	.word	0x00000000
  401ba4:	40330000 	.word	0x40330000
  401ba8:	20400c80 	.word	0x20400c80
  401bac:	20400c88 	.word	0x20400c88
  401bb0:	004020e1 	.word	0x004020e1
  401bb4:	00400609 	.word	0x00400609
  401bb8:	004021ad 	.word	0x004021ad
  401bbc:	004007d5 	.word	0x004007d5
  401bc0:	004026e1 	.word	0x004026e1
  401bc4:	40790000 	.word	0x40790000
  401bc8:	00402401 	.word	0x00402401

00401bcc <TC6_Handler>:

void TC6_Handler(void) {
  401bcc:	b510      	push	{r4, lr}
  401bce:	b082      	sub	sp, #8
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC2, 0);
  401bd0:	2100      	movs	r1, #0
  401bd2:	480f      	ldr	r0, [pc, #60]	; (401c10 <TC6_Handler+0x44>)
  401bd4:	4b0f      	ldr	r3, [pc, #60]	; (401c14 <TC6_Handler+0x48>)
  401bd6:	4798      	blx	r3
  401bd8:	9001      	str	r0, [sp, #4]

	/** Muda o estado do LED (pisca) **/
	
	if (aguardo) {
  401bda:	4b0f      	ldr	r3, [pc, #60]	; (401c18 <TC6_Handler+0x4c>)
  401bdc:	781b      	ldrb	r3, [r3, #0]
  401bde:	b90b      	cbnz	r3, 401be4 <TC6_Handler+0x18>
		tc_stop(TC2, 0);
		gfx_mono_draw_string("Erro!", 0,10, &sysfont);
	}
	
	
}
  401be0:	b002      	add	sp, #8
  401be2:	bd10      	pop	{r4, pc}
		tempo = 0;
  401be4:	2200      	movs	r2, #0
  401be6:	2300      	movs	r3, #0
  401be8:	490c      	ldr	r1, [pc, #48]	; (401c1c <TC6_Handler+0x50>)
  401bea:	e9c1 2300 	strd	r2, r3, [r1]
		aguardo = 0;
  401bee:	2400      	movs	r4, #0
  401bf0:	4909      	ldr	r1, [pc, #36]	; (401c18 <TC6_Handler+0x4c>)
  401bf2:	700c      	strb	r4, [r1, #0]
		echo_flag = 0;
  401bf4:	490a      	ldr	r1, [pc, #40]	; (401c20 <TC6_Handler+0x54>)
  401bf6:	e9c1 2300 	strd	r2, r3, [r1]
		tc_stop(TC2, 0);
  401bfa:	4621      	mov	r1, r4
  401bfc:	4804      	ldr	r0, [pc, #16]	; (401c10 <TC6_Handler+0x44>)
  401bfe:	4b09      	ldr	r3, [pc, #36]	; (401c24 <TC6_Handler+0x58>)
  401c00:	4798      	blx	r3
		gfx_mono_draw_string("Erro!", 0,10, &sysfont);
  401c02:	4b09      	ldr	r3, [pc, #36]	; (401c28 <TC6_Handler+0x5c>)
  401c04:	220a      	movs	r2, #10
  401c06:	4621      	mov	r1, r4
  401c08:	4808      	ldr	r0, [pc, #32]	; (401c2c <TC6_Handler+0x60>)
  401c0a:	4c09      	ldr	r4, [pc, #36]	; (401c30 <TC6_Handler+0x64>)
  401c0c:	47a0      	blx	r4
}
  401c0e:	e7e7      	b.n	401be0 <TC6_Handler+0x14>
  401c10:	40014000 	.word	0x40014000
  401c14:	004003a5 	.word	0x004003a5
  401c18:	20400c7c 	.word	0x20400c7c
  401c1c:	20400cb8 	.word	0x20400cb8
  401c20:	20400ca8 	.word	0x20400ca8
  401c24:	0040038d 	.word	0x0040038d
  401c28:	2040000c 	.word	0x2040000c
  401c2c:	00407238 	.word	0x00407238
  401c30:	004006ed 	.word	0x004006ed

00401c34 <init>:

void init(void) {
  401c34:	b530      	push	{r4, r5, lr}
  401c36:	b083      	sub	sp, #12
	//Initialize the board clock
	sysclk_init();
  401c38:	4b1a      	ldr	r3, [pc, #104]	; (401ca4 <init+0x70>)
  401c3a:	4798      	blx	r3
	oled_init();
  401c3c:	4b1a      	ldr	r3, [pc, #104]	; (401ca8 <init+0x74>)
  401c3e:	4798      	blx	r3
	
	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;
  401c40:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401c44:	4b19      	ldr	r3, [pc, #100]	; (401cac <init+0x78>)
  401c46:	605a      	str	r2, [r3, #4]
	
	//Definindo o ECHO PIO como input
	pmc_enable_periph_clk(ECHO_PI_ID);
  401c48:	2010      	movs	r0, #16
  401c4a:	4d19      	ldr	r5, [pc, #100]	; (401cb0 <init+0x7c>)
  401c4c:	47a8      	blx	r5
	pio_set_input(ECHO_PI,ECHO_PI_IDX_MASK,PIO_DEFAULT);
  401c4e:	4c19      	ldr	r4, [pc, #100]	; (401cb4 <init+0x80>)
  401c50:	2200      	movs	r2, #0
  401c52:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401c56:	4620      	mov	r0, r4
  401c58:	4b17      	ldr	r3, [pc, #92]	; (401cb8 <init+0x84>)
  401c5a:	4798      	blx	r3
	
	//Definindo o ECHO PIO como output
	pmc_enable_periph_clk(TRIG_PI_ID);
  401c5c:	200a      	movs	r0, #10
  401c5e:	47a8      	blx	r5
	pio_configure(TRIG_PI, PIO_OUTPUT_0,TRIG_PI_IDX_MASK, PIO_DEFAULT);
  401c60:	2300      	movs	r3, #0
  401c62:	2240      	movs	r2, #64	; 0x40
  401c64:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401c68:	4814      	ldr	r0, [pc, #80]	; (401cbc <init+0x88>)
  401c6a:	4d15      	ldr	r5, [pc, #84]	; (401cc0 <init+0x8c>)
  401c6c:	47a8      	blx	r5
	
	pio_handler_set(ECHO_PI,
  401c6e:	4b15      	ldr	r3, [pc, #84]	; (401cc4 <init+0x90>)
  401c70:	9300      	str	r3, [sp, #0]
  401c72:	2340      	movs	r3, #64	; 0x40
  401c74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401c78:	2110      	movs	r1, #16
  401c7a:	4620      	mov	r0, r4
  401c7c:	4d12      	ldr	r5, [pc, #72]	; (401cc8 <init+0x94>)
  401c7e:	47a8      	blx	r5
		ECHO_PI_ID,
		ECHO_PI_IDX_MASK,
		PIO_IT_EDGE,
		echo_callback);
		
	pio_enable_interrupt(ECHO_PI, ECHO_PI_IDX_MASK);
  401c80:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401c84:	4620      	mov	r0, r4
  401c86:	4b11      	ldr	r3, [pc, #68]	; (401ccc <init+0x98>)
  401c88:	4798      	blx	r3
	pio_get_interrupt_status(ECHO_PI);
  401c8a:	4620      	mov	r0, r4
  401c8c:	4b10      	ldr	r3, [pc, #64]	; (401cd0 <init+0x9c>)
  401c8e:	4798      	blx	r3
  401c90:	4b10      	ldr	r3, [pc, #64]	; (401cd4 <init+0xa0>)
  401c92:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401c96:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401c98:	2280      	movs	r2, #128	; 0x80
  401c9a:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	
	NVIC_EnableIRQ(ECHO_PI_ID);
	NVIC_SetPriority(ECHO_PI_ID, 4); // Prioridade 4

}
  401c9e:	b003      	add	sp, #12
  401ca0:	bd30      	pop	{r4, r5, pc}
  401ca2:	bf00      	nop
  401ca4:	00400ae9 	.word	0x00400ae9
  401ca8:	004016ad 	.word	0x004016ad
  401cac:	400e1850 	.word	0x400e1850
  401cb0:	004010d5 	.word	0x004010d5
  401cb4:	400e1400 	.word	0x400e1400
  401cb8:	00400d57 	.word	0x00400d57
  401cbc:	400e0e00 	.word	0x400e0e00
  401cc0:	00400db5 	.word	0x00400db5
  401cc4:	00401981 	.word	0x00401981
  401cc8:	00400ee1 	.word	0x00400ee1
  401ccc:	00400e83 	.word	0x00400e83
  401cd0:	00400e87 	.word	0x00400e87
  401cd4:	e000e100 	.word	0xe000e100

00401cd8 <main>:

int main (void)
{
  401cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401cdc:	b0cf      	sub	sp, #316	; 0x13c
	board_init();
  401cde:	4b39      	ldr	r3, [pc, #228]	; (401dc4 <main+0xec>)
  401ce0:	4798      	blx	r3
	sysclk_init();
  401ce2:	4b39      	ldr	r3, [pc, #228]	; (401dc8 <main+0xf0>)
  401ce4:	4798      	blx	r3
	init();
  401ce6:	4b39      	ldr	r3, [pc, #228]	; (401dcc <main+0xf4>)
  401ce8:	4798      	blx	r3
	delay_init();

  // Init OLED
	gfx_mono_ssd1306_init();
  401cea:	4b39      	ldr	r3, [pc, #228]	; (401dd0 <main+0xf8>)
  401cec:	4798      	blx	r3
	gfx_mono_draw_string("Wait!", 0,10, &sysfont);
  401cee:	4b39      	ldr	r3, [pc, #228]	; (401dd4 <main+0xfc>)
  401cf0:	220a      	movs	r2, #10
  401cf2:	2100      	movs	r1, #0
  401cf4:	4838      	ldr	r0, [pc, #224]	; (401dd8 <main+0x100>)
  401cf6:	4c39      	ldr	r4, [pc, #228]	; (401ddc <main+0x104>)
  401cf8:	47a0      	blx	r4
	gfx_mono_generic_draw_rect(75, 1, 50, 26, GFX_PIXEL_SET);
  401cfa:	2101      	movs	r1, #1
  401cfc:	9100      	str	r1, [sp, #0]
  401cfe:	231a      	movs	r3, #26
  401d00:	2232      	movs	r2, #50	; 0x32
  401d02:	204b      	movs	r0, #75	; 0x4b
  401d04:	4c36      	ldr	r4, [pc, #216]	; (401de0 <main+0x108>)
  401d06:	47a0      	blx	r4
	
	while(1) {
			
			if (flag_but1) {
					
					pio_set(TRIG_PI,TRIG_PI_IDX_MASK);
  401d08:	4c36      	ldr	r4, [pc, #216]	; (401de4 <main+0x10c>)
					flag_but1  = 0;
					
				}
			
			
			if (tempo != 0) {
  401d0a:	2600      	movs	r6, #0
  401d0c:	2700      	movs	r7, #0
				
				char str[300];
				double  tempo_real= (float) tempo/freq;
				double distancia_cm = (340*tempo_real*100.0)/2.0;
  401d0e:	f04f 0a00 	mov.w	sl, #0
  401d12:	f8df b120 	ldr.w	fp, [pc, #288]	; 401e34 <main+0x15c>
  401d16:	e01c      	b.n	401d52 <main+0x7a>
					pio_set(TRIG_PI,TRIG_PI_IDX_MASK);
  401d18:	2140      	movs	r1, #64	; 0x40
  401d1a:	4620      	mov	r0, r4
  401d1c:	4b32      	ldr	r3, [pc, #200]	; (401de8 <main+0x110>)
  401d1e:	4798      	blx	r3
					delay_us(10);
  401d20:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401d24:	f8df 8110 	ldr.w	r8, [pc, #272]	; 401e38 <main+0x160>
  401d28:	47c0      	blx	r8
					pio_clear(TRIG_PI,TRIG_PI_IDX_MASK);
  401d2a:	2140      	movs	r1, #64	; 0x40
  401d2c:	4620      	mov	r0, r4
  401d2e:	4b2f      	ldr	r3, [pc, #188]	; (401dec <main+0x114>)
  401d30:	4798      	blx	r3
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
  401d32:	2101      	movs	r1, #1
  401d34:	4620      	mov	r0, r4
  401d36:	4d2e      	ldr	r5, [pc, #184]	; (401df0 <main+0x118>)
  401d38:	47a8      	blx	r5
					delay_ms(300);
  401d3a:	482e      	ldr	r0, [pc, #184]	; (401df4 <main+0x11c>)
  401d3c:	47c0      	blx	r8
					pin_toggle(LED_PI1, LED_PI1_IDX_MASK);
  401d3e:	2101      	movs	r1, #1
  401d40:	4620      	mov	r0, r4
  401d42:	47a8      	blx	r5
					flag_but1  = 0;
  401d44:	2200      	movs	r2, #0
  401d46:	4b2c      	ldr	r3, [pc, #176]	; (401df8 <main+0x120>)
  401d48:	701a      	strb	r2, [r3, #0]
  401d4a:	e006      	b.n	401d5a <main+0x82>
				sprintf(str, "%.1f  ", distancia_cm);
				gfx_mono_draw_string(str, 0,10, &sysfont);	
				grafico_distancias(distancia_cm);
			}
			
			pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401d4c:	2002      	movs	r0, #2
  401d4e:	4b2b      	ldr	r3, [pc, #172]	; (401dfc <main+0x124>)
  401d50:	4798      	blx	r3
			if (flag_but1) {
  401d52:	4b29      	ldr	r3, [pc, #164]	; (401df8 <main+0x120>)
  401d54:	781b      	ldrb	r3, [r3, #0]
  401d56:	2b00      	cmp	r3, #0
  401d58:	d1de      	bne.n	401d18 <main+0x40>
			if (tempo != 0) {
  401d5a:	4632      	mov	r2, r6
  401d5c:	463b      	mov	r3, r7
  401d5e:	4928      	ldr	r1, [pc, #160]	; (401e00 <main+0x128>)
  401d60:	e9d1 0100 	ldrd	r0, r1, [r1]
  401d64:	4d27      	ldr	r5, [pc, #156]	; (401e04 <main+0x12c>)
  401d66:	47a8      	blx	r5
  401d68:	2800      	cmp	r0, #0
  401d6a:	d1ef      	bne.n	401d4c <main+0x74>
				double  tempo_real= (float) tempo/freq;
  401d6c:	4b24      	ldr	r3, [pc, #144]	; (401e00 <main+0x128>)
  401d6e:	e9d3 0100 	ldrd	r0, r1, [r3]
  401d72:	4b25      	ldr	r3, [pc, #148]	; (401e08 <main+0x130>)
  401d74:	4798      	blx	r3
  401d76:	4b25      	ldr	r3, [pc, #148]	; (401e0c <main+0x134>)
  401d78:	4798      	blx	r3
  401d7a:	4b25      	ldr	r3, [pc, #148]	; (401e10 <main+0x138>)
  401d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d80:	4d24      	ldr	r5, [pc, #144]	; (401e14 <main+0x13c>)
  401d82:	47a8      	blx	r5
				double distancia_cm = (340*tempo_real*100.0)/2.0;
  401d84:	4d24      	ldr	r5, [pc, #144]	; (401e18 <main+0x140>)
  401d86:	2200      	movs	r2, #0
  401d88:	4b24      	ldr	r3, [pc, #144]	; (401e1c <main+0x144>)
  401d8a:	47a8      	blx	r5
  401d8c:	2200      	movs	r2, #0
  401d8e:	4b24      	ldr	r3, [pc, #144]	; (401e20 <main+0x148>)
  401d90:	47a8      	blx	r5
  401d92:	4652      	mov	r2, sl
  401d94:	465b      	mov	r3, fp
  401d96:	47a8      	blx	r5
  401d98:	4680      	mov	r8, r0
  401d9a:	4689      	mov	r9, r1
				sprintf(str, "%.1f  ", distancia_cm);
  401d9c:	4602      	mov	r2, r0
  401d9e:	460b      	mov	r3, r1
  401da0:	4920      	ldr	r1, [pc, #128]	; (401e24 <main+0x14c>)
  401da2:	a803      	add	r0, sp, #12
  401da4:	4d20      	ldr	r5, [pc, #128]	; (401e28 <main+0x150>)
  401da6:	47a8      	blx	r5
				gfx_mono_draw_string(str, 0,10, &sysfont);	
  401da8:	4b0a      	ldr	r3, [pc, #40]	; (401dd4 <main+0xfc>)
  401daa:	220a      	movs	r2, #10
  401dac:	2100      	movs	r1, #0
  401dae:	a803      	add	r0, sp, #12
  401db0:	4d0a      	ldr	r5, [pc, #40]	; (401ddc <main+0x104>)
  401db2:	47a8      	blx	r5
				grafico_distancias(distancia_cm);
  401db4:	4640      	mov	r0, r8
  401db6:	4649      	mov	r1, r9
  401db8:	4b1c      	ldr	r3, [pc, #112]	; (401e2c <main+0x154>)
  401dba:	4798      	blx	r3
  401dbc:	4b1c      	ldr	r3, [pc, #112]	; (401e30 <main+0x158>)
  401dbe:	4798      	blx	r3
  401dc0:	e7c4      	b.n	401d4c <main+0x74>
  401dc2:	bf00      	nop
  401dc4:	00400b59 	.word	0x00400b59
  401dc8:	00400ae9 	.word	0x00400ae9
  401dcc:	00401c35 	.word	0x00401c35
  401dd0:	00400785 	.word	0x00400785
  401dd4:	2040000c 	.word	0x2040000c
  401dd8:	00407240 	.word	0x00407240
  401ddc:	004006ed 	.word	0x004006ed
  401de0:	004005b9 	.word	0x004005b9
  401de4:	400e0e00 	.word	0x400e0e00
  401de8:	00400cbd 	.word	0x00400cbd
  401dec:	00400cc1 	.word	0x00400cc1
  401df0:	00401825 	.word	0x00401825
  401df4:	00e7816d 	.word	0x00e7816d
  401df8:	20400cb0 	.word	0x20400cb0
  401dfc:	00401179 	.word	0x00401179
  401e00:	20400cb8 	.word	0x20400cb8
  401e04:	0040267d 	.word	0x0040267d
  401e08:	00402731 	.word	0x00402731
  401e0c:	00402105 	.word	0x00402105
  401e10:	20400020 	.word	0x20400020
  401e14:	00402401 	.word	0x00402401
  401e18:	004021ad 	.word	0x004021ad
  401e1c:	40754000 	.word	0x40754000
  401e20:	40590000 	.word	0x40590000
  401e24:	00407248 	.word	0x00407248
  401e28:	00402bcd 	.word	0x00402bcd
  401e2c:	004026e1 	.word	0x004026e1
  401e30:	00401ad9 	.word	0x00401ad9
  401e34:	3fe00000 	.word	0x3fe00000
  401e38:	20400001 	.word	0x20400001

00401e3c <__aeabi_drsub>:
  401e3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401e40:	e002      	b.n	401e48 <__adddf3>
  401e42:	bf00      	nop

00401e44 <__aeabi_dsub>:
  401e44:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401e48 <__adddf3>:
  401e48:	b530      	push	{r4, r5, lr}
  401e4a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401e4e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401e52:	ea94 0f05 	teq	r4, r5
  401e56:	bf08      	it	eq
  401e58:	ea90 0f02 	teqeq	r0, r2
  401e5c:	bf1f      	itttt	ne
  401e5e:	ea54 0c00 	orrsne.w	ip, r4, r0
  401e62:	ea55 0c02 	orrsne.w	ip, r5, r2
  401e66:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401e6a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401e6e:	f000 80e2 	beq.w	402036 <__adddf3+0x1ee>
  401e72:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401e76:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401e7a:	bfb8      	it	lt
  401e7c:	426d      	neglt	r5, r5
  401e7e:	dd0c      	ble.n	401e9a <__adddf3+0x52>
  401e80:	442c      	add	r4, r5
  401e82:	ea80 0202 	eor.w	r2, r0, r2
  401e86:	ea81 0303 	eor.w	r3, r1, r3
  401e8a:	ea82 0000 	eor.w	r0, r2, r0
  401e8e:	ea83 0101 	eor.w	r1, r3, r1
  401e92:	ea80 0202 	eor.w	r2, r0, r2
  401e96:	ea81 0303 	eor.w	r3, r1, r3
  401e9a:	2d36      	cmp	r5, #54	; 0x36
  401e9c:	bf88      	it	hi
  401e9e:	bd30      	pophi	{r4, r5, pc}
  401ea0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401ea4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401ea8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401eac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401eb0:	d002      	beq.n	401eb8 <__adddf3+0x70>
  401eb2:	4240      	negs	r0, r0
  401eb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401eb8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401ebc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401ec0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401ec4:	d002      	beq.n	401ecc <__adddf3+0x84>
  401ec6:	4252      	negs	r2, r2
  401ec8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401ecc:	ea94 0f05 	teq	r4, r5
  401ed0:	f000 80a7 	beq.w	402022 <__adddf3+0x1da>
  401ed4:	f1a4 0401 	sub.w	r4, r4, #1
  401ed8:	f1d5 0e20 	rsbs	lr, r5, #32
  401edc:	db0d      	blt.n	401efa <__adddf3+0xb2>
  401ede:	fa02 fc0e 	lsl.w	ip, r2, lr
  401ee2:	fa22 f205 	lsr.w	r2, r2, r5
  401ee6:	1880      	adds	r0, r0, r2
  401ee8:	f141 0100 	adc.w	r1, r1, #0
  401eec:	fa03 f20e 	lsl.w	r2, r3, lr
  401ef0:	1880      	adds	r0, r0, r2
  401ef2:	fa43 f305 	asr.w	r3, r3, r5
  401ef6:	4159      	adcs	r1, r3
  401ef8:	e00e      	b.n	401f18 <__adddf3+0xd0>
  401efa:	f1a5 0520 	sub.w	r5, r5, #32
  401efe:	f10e 0e20 	add.w	lr, lr, #32
  401f02:	2a01      	cmp	r2, #1
  401f04:	fa03 fc0e 	lsl.w	ip, r3, lr
  401f08:	bf28      	it	cs
  401f0a:	f04c 0c02 	orrcs.w	ip, ip, #2
  401f0e:	fa43 f305 	asr.w	r3, r3, r5
  401f12:	18c0      	adds	r0, r0, r3
  401f14:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401f18:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401f1c:	d507      	bpl.n	401f2e <__adddf3+0xe6>
  401f1e:	f04f 0e00 	mov.w	lr, #0
  401f22:	f1dc 0c00 	rsbs	ip, ip, #0
  401f26:	eb7e 0000 	sbcs.w	r0, lr, r0
  401f2a:	eb6e 0101 	sbc.w	r1, lr, r1
  401f2e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401f32:	d31b      	bcc.n	401f6c <__adddf3+0x124>
  401f34:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401f38:	d30c      	bcc.n	401f54 <__adddf3+0x10c>
  401f3a:	0849      	lsrs	r1, r1, #1
  401f3c:	ea5f 0030 	movs.w	r0, r0, rrx
  401f40:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401f44:	f104 0401 	add.w	r4, r4, #1
  401f48:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401f4c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401f50:	f080 809a 	bcs.w	402088 <__adddf3+0x240>
  401f54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401f58:	bf08      	it	eq
  401f5a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401f5e:	f150 0000 	adcs.w	r0, r0, #0
  401f62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401f66:	ea41 0105 	orr.w	r1, r1, r5
  401f6a:	bd30      	pop	{r4, r5, pc}
  401f6c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401f70:	4140      	adcs	r0, r0
  401f72:	eb41 0101 	adc.w	r1, r1, r1
  401f76:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f7a:	f1a4 0401 	sub.w	r4, r4, #1
  401f7e:	d1e9      	bne.n	401f54 <__adddf3+0x10c>
  401f80:	f091 0f00 	teq	r1, #0
  401f84:	bf04      	itt	eq
  401f86:	4601      	moveq	r1, r0
  401f88:	2000      	moveq	r0, #0
  401f8a:	fab1 f381 	clz	r3, r1
  401f8e:	bf08      	it	eq
  401f90:	3320      	addeq	r3, #32
  401f92:	f1a3 030b 	sub.w	r3, r3, #11
  401f96:	f1b3 0220 	subs.w	r2, r3, #32
  401f9a:	da0c      	bge.n	401fb6 <__adddf3+0x16e>
  401f9c:	320c      	adds	r2, #12
  401f9e:	dd08      	ble.n	401fb2 <__adddf3+0x16a>
  401fa0:	f102 0c14 	add.w	ip, r2, #20
  401fa4:	f1c2 020c 	rsb	r2, r2, #12
  401fa8:	fa01 f00c 	lsl.w	r0, r1, ip
  401fac:	fa21 f102 	lsr.w	r1, r1, r2
  401fb0:	e00c      	b.n	401fcc <__adddf3+0x184>
  401fb2:	f102 0214 	add.w	r2, r2, #20
  401fb6:	bfd8      	it	le
  401fb8:	f1c2 0c20 	rsble	ip, r2, #32
  401fbc:	fa01 f102 	lsl.w	r1, r1, r2
  401fc0:	fa20 fc0c 	lsr.w	ip, r0, ip
  401fc4:	bfdc      	itt	le
  401fc6:	ea41 010c 	orrle.w	r1, r1, ip
  401fca:	4090      	lslle	r0, r2
  401fcc:	1ae4      	subs	r4, r4, r3
  401fce:	bfa2      	ittt	ge
  401fd0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401fd4:	4329      	orrge	r1, r5
  401fd6:	bd30      	popge	{r4, r5, pc}
  401fd8:	ea6f 0404 	mvn.w	r4, r4
  401fdc:	3c1f      	subs	r4, #31
  401fde:	da1c      	bge.n	40201a <__adddf3+0x1d2>
  401fe0:	340c      	adds	r4, #12
  401fe2:	dc0e      	bgt.n	402002 <__adddf3+0x1ba>
  401fe4:	f104 0414 	add.w	r4, r4, #20
  401fe8:	f1c4 0220 	rsb	r2, r4, #32
  401fec:	fa20 f004 	lsr.w	r0, r0, r4
  401ff0:	fa01 f302 	lsl.w	r3, r1, r2
  401ff4:	ea40 0003 	orr.w	r0, r0, r3
  401ff8:	fa21 f304 	lsr.w	r3, r1, r4
  401ffc:	ea45 0103 	orr.w	r1, r5, r3
  402000:	bd30      	pop	{r4, r5, pc}
  402002:	f1c4 040c 	rsb	r4, r4, #12
  402006:	f1c4 0220 	rsb	r2, r4, #32
  40200a:	fa20 f002 	lsr.w	r0, r0, r2
  40200e:	fa01 f304 	lsl.w	r3, r1, r4
  402012:	ea40 0003 	orr.w	r0, r0, r3
  402016:	4629      	mov	r1, r5
  402018:	bd30      	pop	{r4, r5, pc}
  40201a:	fa21 f004 	lsr.w	r0, r1, r4
  40201e:	4629      	mov	r1, r5
  402020:	bd30      	pop	{r4, r5, pc}
  402022:	f094 0f00 	teq	r4, #0
  402026:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40202a:	bf06      	itte	eq
  40202c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402030:	3401      	addeq	r4, #1
  402032:	3d01      	subne	r5, #1
  402034:	e74e      	b.n	401ed4 <__adddf3+0x8c>
  402036:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40203a:	bf18      	it	ne
  40203c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402040:	d029      	beq.n	402096 <__adddf3+0x24e>
  402042:	ea94 0f05 	teq	r4, r5
  402046:	bf08      	it	eq
  402048:	ea90 0f02 	teqeq	r0, r2
  40204c:	d005      	beq.n	40205a <__adddf3+0x212>
  40204e:	ea54 0c00 	orrs.w	ip, r4, r0
  402052:	bf04      	itt	eq
  402054:	4619      	moveq	r1, r3
  402056:	4610      	moveq	r0, r2
  402058:	bd30      	pop	{r4, r5, pc}
  40205a:	ea91 0f03 	teq	r1, r3
  40205e:	bf1e      	ittt	ne
  402060:	2100      	movne	r1, #0
  402062:	2000      	movne	r0, #0
  402064:	bd30      	popne	{r4, r5, pc}
  402066:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40206a:	d105      	bne.n	402078 <__adddf3+0x230>
  40206c:	0040      	lsls	r0, r0, #1
  40206e:	4149      	adcs	r1, r1
  402070:	bf28      	it	cs
  402072:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402076:	bd30      	pop	{r4, r5, pc}
  402078:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40207c:	bf3c      	itt	cc
  40207e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402082:	bd30      	popcc	{r4, r5, pc}
  402084:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402088:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40208c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402090:	f04f 0000 	mov.w	r0, #0
  402094:	bd30      	pop	{r4, r5, pc}
  402096:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40209a:	bf1a      	itte	ne
  40209c:	4619      	movne	r1, r3
  40209e:	4610      	movne	r0, r2
  4020a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4020a4:	bf1c      	itt	ne
  4020a6:	460b      	movne	r3, r1
  4020a8:	4602      	movne	r2, r0
  4020aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4020ae:	bf06      	itte	eq
  4020b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4020b4:	ea91 0f03 	teqeq	r1, r3
  4020b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4020bc:	bd30      	pop	{r4, r5, pc}
  4020be:	bf00      	nop

004020c0 <__aeabi_ui2d>:
  4020c0:	f090 0f00 	teq	r0, #0
  4020c4:	bf04      	itt	eq
  4020c6:	2100      	moveq	r1, #0
  4020c8:	4770      	bxeq	lr
  4020ca:	b530      	push	{r4, r5, lr}
  4020cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4020d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4020d4:	f04f 0500 	mov.w	r5, #0
  4020d8:	f04f 0100 	mov.w	r1, #0
  4020dc:	e750      	b.n	401f80 <__adddf3+0x138>
  4020de:	bf00      	nop

004020e0 <__aeabi_i2d>:
  4020e0:	f090 0f00 	teq	r0, #0
  4020e4:	bf04      	itt	eq
  4020e6:	2100      	moveq	r1, #0
  4020e8:	4770      	bxeq	lr
  4020ea:	b530      	push	{r4, r5, lr}
  4020ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4020f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4020f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4020f8:	bf48      	it	mi
  4020fa:	4240      	negmi	r0, r0
  4020fc:	f04f 0100 	mov.w	r1, #0
  402100:	e73e      	b.n	401f80 <__adddf3+0x138>
  402102:	bf00      	nop

00402104 <__aeabi_f2d>:
  402104:	0042      	lsls	r2, r0, #1
  402106:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40210a:	ea4f 0131 	mov.w	r1, r1, rrx
  40210e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402112:	bf1f      	itttt	ne
  402114:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402118:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40211c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402120:	4770      	bxne	lr
  402122:	f092 0f00 	teq	r2, #0
  402126:	bf14      	ite	ne
  402128:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40212c:	4770      	bxeq	lr
  40212e:	b530      	push	{r4, r5, lr}
  402130:	f44f 7460 	mov.w	r4, #896	; 0x380
  402134:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402138:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40213c:	e720      	b.n	401f80 <__adddf3+0x138>
  40213e:	bf00      	nop

00402140 <__aeabi_ul2d>:
  402140:	ea50 0201 	orrs.w	r2, r0, r1
  402144:	bf08      	it	eq
  402146:	4770      	bxeq	lr
  402148:	b530      	push	{r4, r5, lr}
  40214a:	f04f 0500 	mov.w	r5, #0
  40214e:	e00a      	b.n	402166 <__aeabi_l2d+0x16>

00402150 <__aeabi_l2d>:
  402150:	ea50 0201 	orrs.w	r2, r0, r1
  402154:	bf08      	it	eq
  402156:	4770      	bxeq	lr
  402158:	b530      	push	{r4, r5, lr}
  40215a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40215e:	d502      	bpl.n	402166 <__aeabi_l2d+0x16>
  402160:	4240      	negs	r0, r0
  402162:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402166:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40216a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40216e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402172:	f43f aedc 	beq.w	401f2e <__adddf3+0xe6>
  402176:	f04f 0203 	mov.w	r2, #3
  40217a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40217e:	bf18      	it	ne
  402180:	3203      	addne	r2, #3
  402182:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402186:	bf18      	it	ne
  402188:	3203      	addne	r2, #3
  40218a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40218e:	f1c2 0320 	rsb	r3, r2, #32
  402192:	fa00 fc03 	lsl.w	ip, r0, r3
  402196:	fa20 f002 	lsr.w	r0, r0, r2
  40219a:	fa01 fe03 	lsl.w	lr, r1, r3
  40219e:	ea40 000e 	orr.w	r0, r0, lr
  4021a2:	fa21 f102 	lsr.w	r1, r1, r2
  4021a6:	4414      	add	r4, r2
  4021a8:	e6c1      	b.n	401f2e <__adddf3+0xe6>
  4021aa:	bf00      	nop

004021ac <__aeabi_dmul>:
  4021ac:	b570      	push	{r4, r5, r6, lr}
  4021ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4021b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4021b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4021ba:	bf1d      	ittte	ne
  4021bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4021c0:	ea94 0f0c 	teqne	r4, ip
  4021c4:	ea95 0f0c 	teqne	r5, ip
  4021c8:	f000 f8de 	bleq	402388 <__aeabi_dmul+0x1dc>
  4021cc:	442c      	add	r4, r5
  4021ce:	ea81 0603 	eor.w	r6, r1, r3
  4021d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4021d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4021da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4021de:	bf18      	it	ne
  4021e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4021e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4021e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4021ec:	d038      	beq.n	402260 <__aeabi_dmul+0xb4>
  4021ee:	fba0 ce02 	umull	ip, lr, r0, r2
  4021f2:	f04f 0500 	mov.w	r5, #0
  4021f6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4021fa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4021fe:	fbe0 e503 	umlal	lr, r5, r0, r3
  402202:	f04f 0600 	mov.w	r6, #0
  402206:	fbe1 5603 	umlal	r5, r6, r1, r3
  40220a:	f09c 0f00 	teq	ip, #0
  40220e:	bf18      	it	ne
  402210:	f04e 0e01 	orrne.w	lr, lr, #1
  402214:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402218:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40221c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402220:	d204      	bcs.n	40222c <__aeabi_dmul+0x80>
  402222:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402226:	416d      	adcs	r5, r5
  402228:	eb46 0606 	adc.w	r6, r6, r6
  40222c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402230:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402234:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402238:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40223c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402240:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402244:	bf88      	it	hi
  402246:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40224a:	d81e      	bhi.n	40228a <__aeabi_dmul+0xde>
  40224c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402250:	bf08      	it	eq
  402252:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402256:	f150 0000 	adcs.w	r0, r0, #0
  40225a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40225e:	bd70      	pop	{r4, r5, r6, pc}
  402260:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402264:	ea46 0101 	orr.w	r1, r6, r1
  402268:	ea40 0002 	orr.w	r0, r0, r2
  40226c:	ea81 0103 	eor.w	r1, r1, r3
  402270:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402274:	bfc2      	ittt	gt
  402276:	ebd4 050c 	rsbsgt	r5, r4, ip
  40227a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40227e:	bd70      	popgt	{r4, r5, r6, pc}
  402280:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402284:	f04f 0e00 	mov.w	lr, #0
  402288:	3c01      	subs	r4, #1
  40228a:	f300 80ab 	bgt.w	4023e4 <__aeabi_dmul+0x238>
  40228e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402292:	bfde      	ittt	le
  402294:	2000      	movle	r0, #0
  402296:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40229a:	bd70      	pople	{r4, r5, r6, pc}
  40229c:	f1c4 0400 	rsb	r4, r4, #0
  4022a0:	3c20      	subs	r4, #32
  4022a2:	da35      	bge.n	402310 <__aeabi_dmul+0x164>
  4022a4:	340c      	adds	r4, #12
  4022a6:	dc1b      	bgt.n	4022e0 <__aeabi_dmul+0x134>
  4022a8:	f104 0414 	add.w	r4, r4, #20
  4022ac:	f1c4 0520 	rsb	r5, r4, #32
  4022b0:	fa00 f305 	lsl.w	r3, r0, r5
  4022b4:	fa20 f004 	lsr.w	r0, r0, r4
  4022b8:	fa01 f205 	lsl.w	r2, r1, r5
  4022bc:	ea40 0002 	orr.w	r0, r0, r2
  4022c0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4022c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4022c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4022cc:	fa21 f604 	lsr.w	r6, r1, r4
  4022d0:	eb42 0106 	adc.w	r1, r2, r6
  4022d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4022d8:	bf08      	it	eq
  4022da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4022de:	bd70      	pop	{r4, r5, r6, pc}
  4022e0:	f1c4 040c 	rsb	r4, r4, #12
  4022e4:	f1c4 0520 	rsb	r5, r4, #32
  4022e8:	fa00 f304 	lsl.w	r3, r0, r4
  4022ec:	fa20 f005 	lsr.w	r0, r0, r5
  4022f0:	fa01 f204 	lsl.w	r2, r1, r4
  4022f4:	ea40 0002 	orr.w	r0, r0, r2
  4022f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4022fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402300:	f141 0100 	adc.w	r1, r1, #0
  402304:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402308:	bf08      	it	eq
  40230a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40230e:	bd70      	pop	{r4, r5, r6, pc}
  402310:	f1c4 0520 	rsb	r5, r4, #32
  402314:	fa00 f205 	lsl.w	r2, r0, r5
  402318:	ea4e 0e02 	orr.w	lr, lr, r2
  40231c:	fa20 f304 	lsr.w	r3, r0, r4
  402320:	fa01 f205 	lsl.w	r2, r1, r5
  402324:	ea43 0302 	orr.w	r3, r3, r2
  402328:	fa21 f004 	lsr.w	r0, r1, r4
  40232c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402330:	fa21 f204 	lsr.w	r2, r1, r4
  402334:	ea20 0002 	bic.w	r0, r0, r2
  402338:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40233c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402340:	bf08      	it	eq
  402342:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402346:	bd70      	pop	{r4, r5, r6, pc}
  402348:	f094 0f00 	teq	r4, #0
  40234c:	d10f      	bne.n	40236e <__aeabi_dmul+0x1c2>
  40234e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402352:	0040      	lsls	r0, r0, #1
  402354:	eb41 0101 	adc.w	r1, r1, r1
  402358:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40235c:	bf08      	it	eq
  40235e:	3c01      	subeq	r4, #1
  402360:	d0f7      	beq.n	402352 <__aeabi_dmul+0x1a6>
  402362:	ea41 0106 	orr.w	r1, r1, r6
  402366:	f095 0f00 	teq	r5, #0
  40236a:	bf18      	it	ne
  40236c:	4770      	bxne	lr
  40236e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402372:	0052      	lsls	r2, r2, #1
  402374:	eb43 0303 	adc.w	r3, r3, r3
  402378:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40237c:	bf08      	it	eq
  40237e:	3d01      	subeq	r5, #1
  402380:	d0f7      	beq.n	402372 <__aeabi_dmul+0x1c6>
  402382:	ea43 0306 	orr.w	r3, r3, r6
  402386:	4770      	bx	lr
  402388:	ea94 0f0c 	teq	r4, ip
  40238c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402390:	bf18      	it	ne
  402392:	ea95 0f0c 	teqne	r5, ip
  402396:	d00c      	beq.n	4023b2 <__aeabi_dmul+0x206>
  402398:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40239c:	bf18      	it	ne
  40239e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4023a2:	d1d1      	bne.n	402348 <__aeabi_dmul+0x19c>
  4023a4:	ea81 0103 	eor.w	r1, r1, r3
  4023a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4023ac:	f04f 0000 	mov.w	r0, #0
  4023b0:	bd70      	pop	{r4, r5, r6, pc}
  4023b2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4023b6:	bf06      	itte	eq
  4023b8:	4610      	moveq	r0, r2
  4023ba:	4619      	moveq	r1, r3
  4023bc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4023c0:	d019      	beq.n	4023f6 <__aeabi_dmul+0x24a>
  4023c2:	ea94 0f0c 	teq	r4, ip
  4023c6:	d102      	bne.n	4023ce <__aeabi_dmul+0x222>
  4023c8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4023cc:	d113      	bne.n	4023f6 <__aeabi_dmul+0x24a>
  4023ce:	ea95 0f0c 	teq	r5, ip
  4023d2:	d105      	bne.n	4023e0 <__aeabi_dmul+0x234>
  4023d4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4023d8:	bf1c      	itt	ne
  4023da:	4610      	movne	r0, r2
  4023dc:	4619      	movne	r1, r3
  4023de:	d10a      	bne.n	4023f6 <__aeabi_dmul+0x24a>
  4023e0:	ea81 0103 	eor.w	r1, r1, r3
  4023e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4023e8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4023ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4023f0:	f04f 0000 	mov.w	r0, #0
  4023f4:	bd70      	pop	{r4, r5, r6, pc}
  4023f6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4023fa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4023fe:	bd70      	pop	{r4, r5, r6, pc}

00402400 <__aeabi_ddiv>:
  402400:	b570      	push	{r4, r5, r6, lr}
  402402:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402406:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40240a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40240e:	bf1d      	ittte	ne
  402410:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402414:	ea94 0f0c 	teqne	r4, ip
  402418:	ea95 0f0c 	teqne	r5, ip
  40241c:	f000 f8a7 	bleq	40256e <__aeabi_ddiv+0x16e>
  402420:	eba4 0405 	sub.w	r4, r4, r5
  402424:	ea81 0e03 	eor.w	lr, r1, r3
  402428:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40242c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402430:	f000 8088 	beq.w	402544 <__aeabi_ddiv+0x144>
  402434:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402438:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40243c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402440:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402444:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402448:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40244c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402450:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402454:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402458:	429d      	cmp	r5, r3
  40245a:	bf08      	it	eq
  40245c:	4296      	cmpeq	r6, r2
  40245e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402462:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402466:	d202      	bcs.n	40246e <__aeabi_ddiv+0x6e>
  402468:	085b      	lsrs	r3, r3, #1
  40246a:	ea4f 0232 	mov.w	r2, r2, rrx
  40246e:	1ab6      	subs	r6, r6, r2
  402470:	eb65 0503 	sbc.w	r5, r5, r3
  402474:	085b      	lsrs	r3, r3, #1
  402476:	ea4f 0232 	mov.w	r2, r2, rrx
  40247a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40247e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402482:	ebb6 0e02 	subs.w	lr, r6, r2
  402486:	eb75 0e03 	sbcs.w	lr, r5, r3
  40248a:	bf22      	ittt	cs
  40248c:	1ab6      	subcs	r6, r6, r2
  40248e:	4675      	movcs	r5, lr
  402490:	ea40 000c 	orrcs.w	r0, r0, ip
  402494:	085b      	lsrs	r3, r3, #1
  402496:	ea4f 0232 	mov.w	r2, r2, rrx
  40249a:	ebb6 0e02 	subs.w	lr, r6, r2
  40249e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024a2:	bf22      	ittt	cs
  4024a4:	1ab6      	subcs	r6, r6, r2
  4024a6:	4675      	movcs	r5, lr
  4024a8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4024ac:	085b      	lsrs	r3, r3, #1
  4024ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4024b2:	ebb6 0e02 	subs.w	lr, r6, r2
  4024b6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024ba:	bf22      	ittt	cs
  4024bc:	1ab6      	subcs	r6, r6, r2
  4024be:	4675      	movcs	r5, lr
  4024c0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4024c4:	085b      	lsrs	r3, r3, #1
  4024c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4024ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4024ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024d2:	bf22      	ittt	cs
  4024d4:	1ab6      	subcs	r6, r6, r2
  4024d6:	4675      	movcs	r5, lr
  4024d8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4024dc:	ea55 0e06 	orrs.w	lr, r5, r6
  4024e0:	d018      	beq.n	402514 <__aeabi_ddiv+0x114>
  4024e2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4024e6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4024ea:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4024ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4024f2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4024f6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4024fa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4024fe:	d1c0      	bne.n	402482 <__aeabi_ddiv+0x82>
  402500:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402504:	d10b      	bne.n	40251e <__aeabi_ddiv+0x11e>
  402506:	ea41 0100 	orr.w	r1, r1, r0
  40250a:	f04f 0000 	mov.w	r0, #0
  40250e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402512:	e7b6      	b.n	402482 <__aeabi_ddiv+0x82>
  402514:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402518:	bf04      	itt	eq
  40251a:	4301      	orreq	r1, r0
  40251c:	2000      	moveq	r0, #0
  40251e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402522:	bf88      	it	hi
  402524:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402528:	f63f aeaf 	bhi.w	40228a <__aeabi_dmul+0xde>
  40252c:	ebb5 0c03 	subs.w	ip, r5, r3
  402530:	bf04      	itt	eq
  402532:	ebb6 0c02 	subseq.w	ip, r6, r2
  402536:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40253a:	f150 0000 	adcs.w	r0, r0, #0
  40253e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402542:	bd70      	pop	{r4, r5, r6, pc}
  402544:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402548:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40254c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402550:	bfc2      	ittt	gt
  402552:	ebd4 050c 	rsbsgt	r5, r4, ip
  402556:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40255a:	bd70      	popgt	{r4, r5, r6, pc}
  40255c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402560:	f04f 0e00 	mov.w	lr, #0
  402564:	3c01      	subs	r4, #1
  402566:	e690      	b.n	40228a <__aeabi_dmul+0xde>
  402568:	ea45 0e06 	orr.w	lr, r5, r6
  40256c:	e68d      	b.n	40228a <__aeabi_dmul+0xde>
  40256e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402572:	ea94 0f0c 	teq	r4, ip
  402576:	bf08      	it	eq
  402578:	ea95 0f0c 	teqeq	r5, ip
  40257c:	f43f af3b 	beq.w	4023f6 <__aeabi_dmul+0x24a>
  402580:	ea94 0f0c 	teq	r4, ip
  402584:	d10a      	bne.n	40259c <__aeabi_ddiv+0x19c>
  402586:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40258a:	f47f af34 	bne.w	4023f6 <__aeabi_dmul+0x24a>
  40258e:	ea95 0f0c 	teq	r5, ip
  402592:	f47f af25 	bne.w	4023e0 <__aeabi_dmul+0x234>
  402596:	4610      	mov	r0, r2
  402598:	4619      	mov	r1, r3
  40259a:	e72c      	b.n	4023f6 <__aeabi_dmul+0x24a>
  40259c:	ea95 0f0c 	teq	r5, ip
  4025a0:	d106      	bne.n	4025b0 <__aeabi_ddiv+0x1b0>
  4025a2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4025a6:	f43f aefd 	beq.w	4023a4 <__aeabi_dmul+0x1f8>
  4025aa:	4610      	mov	r0, r2
  4025ac:	4619      	mov	r1, r3
  4025ae:	e722      	b.n	4023f6 <__aeabi_dmul+0x24a>
  4025b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4025b4:	bf18      	it	ne
  4025b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4025ba:	f47f aec5 	bne.w	402348 <__aeabi_dmul+0x19c>
  4025be:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4025c2:	f47f af0d 	bne.w	4023e0 <__aeabi_dmul+0x234>
  4025c6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4025ca:	f47f aeeb 	bne.w	4023a4 <__aeabi_dmul+0x1f8>
  4025ce:	e712      	b.n	4023f6 <__aeabi_dmul+0x24a>

004025d0 <__gedf2>:
  4025d0:	f04f 3cff 	mov.w	ip, #4294967295
  4025d4:	e006      	b.n	4025e4 <__cmpdf2+0x4>
  4025d6:	bf00      	nop

004025d8 <__ledf2>:
  4025d8:	f04f 0c01 	mov.w	ip, #1
  4025dc:	e002      	b.n	4025e4 <__cmpdf2+0x4>
  4025de:	bf00      	nop

004025e0 <__cmpdf2>:
  4025e0:	f04f 0c01 	mov.w	ip, #1
  4025e4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4025e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4025ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4025f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4025f4:	bf18      	it	ne
  4025f6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4025fa:	d01b      	beq.n	402634 <__cmpdf2+0x54>
  4025fc:	b001      	add	sp, #4
  4025fe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402602:	bf0c      	ite	eq
  402604:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402608:	ea91 0f03 	teqne	r1, r3
  40260c:	bf02      	ittt	eq
  40260e:	ea90 0f02 	teqeq	r0, r2
  402612:	2000      	moveq	r0, #0
  402614:	4770      	bxeq	lr
  402616:	f110 0f00 	cmn.w	r0, #0
  40261a:	ea91 0f03 	teq	r1, r3
  40261e:	bf58      	it	pl
  402620:	4299      	cmppl	r1, r3
  402622:	bf08      	it	eq
  402624:	4290      	cmpeq	r0, r2
  402626:	bf2c      	ite	cs
  402628:	17d8      	asrcs	r0, r3, #31
  40262a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40262e:	f040 0001 	orr.w	r0, r0, #1
  402632:	4770      	bx	lr
  402634:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402638:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40263c:	d102      	bne.n	402644 <__cmpdf2+0x64>
  40263e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402642:	d107      	bne.n	402654 <__cmpdf2+0x74>
  402644:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402648:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40264c:	d1d6      	bne.n	4025fc <__cmpdf2+0x1c>
  40264e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402652:	d0d3      	beq.n	4025fc <__cmpdf2+0x1c>
  402654:	f85d 0b04 	ldr.w	r0, [sp], #4
  402658:	4770      	bx	lr
  40265a:	bf00      	nop

0040265c <__aeabi_cdrcmple>:
  40265c:	4684      	mov	ip, r0
  40265e:	4610      	mov	r0, r2
  402660:	4662      	mov	r2, ip
  402662:	468c      	mov	ip, r1
  402664:	4619      	mov	r1, r3
  402666:	4663      	mov	r3, ip
  402668:	e000      	b.n	40266c <__aeabi_cdcmpeq>
  40266a:	bf00      	nop

0040266c <__aeabi_cdcmpeq>:
  40266c:	b501      	push	{r0, lr}
  40266e:	f7ff ffb7 	bl	4025e0 <__cmpdf2>
  402672:	2800      	cmp	r0, #0
  402674:	bf48      	it	mi
  402676:	f110 0f00 	cmnmi.w	r0, #0
  40267a:	bd01      	pop	{r0, pc}

0040267c <__aeabi_dcmpeq>:
  40267c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402680:	f7ff fff4 	bl	40266c <__aeabi_cdcmpeq>
  402684:	bf0c      	ite	eq
  402686:	2001      	moveq	r0, #1
  402688:	2000      	movne	r0, #0
  40268a:	f85d fb08 	ldr.w	pc, [sp], #8
  40268e:	bf00      	nop

00402690 <__aeabi_dcmplt>:
  402690:	f84d ed08 	str.w	lr, [sp, #-8]!
  402694:	f7ff ffea 	bl	40266c <__aeabi_cdcmpeq>
  402698:	bf34      	ite	cc
  40269a:	2001      	movcc	r0, #1
  40269c:	2000      	movcs	r0, #0
  40269e:	f85d fb08 	ldr.w	pc, [sp], #8
  4026a2:	bf00      	nop

004026a4 <__aeabi_dcmple>:
  4026a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4026a8:	f7ff ffe0 	bl	40266c <__aeabi_cdcmpeq>
  4026ac:	bf94      	ite	ls
  4026ae:	2001      	movls	r0, #1
  4026b0:	2000      	movhi	r0, #0
  4026b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4026b6:	bf00      	nop

004026b8 <__aeabi_dcmpge>:
  4026b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4026bc:	f7ff ffce 	bl	40265c <__aeabi_cdrcmple>
  4026c0:	bf94      	ite	ls
  4026c2:	2001      	movls	r0, #1
  4026c4:	2000      	movhi	r0, #0
  4026c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4026ca:	bf00      	nop

004026cc <__aeabi_dcmpgt>:
  4026cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4026d0:	f7ff ffc4 	bl	40265c <__aeabi_cdrcmple>
  4026d4:	bf34      	ite	cc
  4026d6:	2001      	movcc	r0, #1
  4026d8:	2000      	movcs	r0, #0
  4026da:	f85d fb08 	ldr.w	pc, [sp], #8
  4026de:	bf00      	nop

004026e0 <__aeabi_d2iz>:
  4026e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4026e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4026e8:	d215      	bcs.n	402716 <__aeabi_d2iz+0x36>
  4026ea:	d511      	bpl.n	402710 <__aeabi_d2iz+0x30>
  4026ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4026f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4026f4:	d912      	bls.n	40271c <__aeabi_d2iz+0x3c>
  4026f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4026fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4026fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402702:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402706:	fa23 f002 	lsr.w	r0, r3, r2
  40270a:	bf18      	it	ne
  40270c:	4240      	negne	r0, r0
  40270e:	4770      	bx	lr
  402710:	f04f 0000 	mov.w	r0, #0
  402714:	4770      	bx	lr
  402716:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40271a:	d105      	bne.n	402728 <__aeabi_d2iz+0x48>
  40271c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402720:	bf08      	it	eq
  402722:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  402726:	4770      	bx	lr
  402728:	f04f 0000 	mov.w	r0, #0
  40272c:	4770      	bx	lr
  40272e:	bf00      	nop

00402730 <__aeabi_d2f>:
  402730:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402734:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402738:	bf24      	itt	cs
  40273a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40273e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402742:	d90d      	bls.n	402760 <__aeabi_d2f+0x30>
  402744:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402748:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40274c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402750:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402754:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402758:	bf08      	it	eq
  40275a:	f020 0001 	biceq.w	r0, r0, #1
  40275e:	4770      	bx	lr
  402760:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402764:	d121      	bne.n	4027aa <__aeabi_d2f+0x7a>
  402766:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40276a:	bfbc      	itt	lt
  40276c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402770:	4770      	bxlt	lr
  402772:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402776:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40277a:	f1c2 0218 	rsb	r2, r2, #24
  40277e:	f1c2 0c20 	rsb	ip, r2, #32
  402782:	fa10 f30c 	lsls.w	r3, r0, ip
  402786:	fa20 f002 	lsr.w	r0, r0, r2
  40278a:	bf18      	it	ne
  40278c:	f040 0001 	orrne.w	r0, r0, #1
  402790:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402794:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402798:	fa03 fc0c 	lsl.w	ip, r3, ip
  40279c:	ea40 000c 	orr.w	r0, r0, ip
  4027a0:	fa23 f302 	lsr.w	r3, r3, r2
  4027a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4027a8:	e7cc      	b.n	402744 <__aeabi_d2f+0x14>
  4027aa:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4027ae:	d107      	bne.n	4027c0 <__aeabi_d2f+0x90>
  4027b0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4027b4:	bf1e      	ittt	ne
  4027b6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4027ba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4027be:	4770      	bxne	lr
  4027c0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4027c4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4027c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4027cc:	4770      	bx	lr
  4027ce:	bf00      	nop

004027d0 <__aeabi_uldivmod>:
  4027d0:	b953      	cbnz	r3, 4027e8 <__aeabi_uldivmod+0x18>
  4027d2:	b94a      	cbnz	r2, 4027e8 <__aeabi_uldivmod+0x18>
  4027d4:	2900      	cmp	r1, #0
  4027d6:	bf08      	it	eq
  4027d8:	2800      	cmpeq	r0, #0
  4027da:	bf1c      	itt	ne
  4027dc:	f04f 31ff 	movne.w	r1, #4294967295
  4027e0:	f04f 30ff 	movne.w	r0, #4294967295
  4027e4:	f000 b97a 	b.w	402adc <__aeabi_idiv0>
  4027e8:	f1ad 0c08 	sub.w	ip, sp, #8
  4027ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4027f0:	f000 f806 	bl	402800 <__udivmoddi4>
  4027f4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4027f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4027fc:	b004      	add	sp, #16
  4027fe:	4770      	bx	lr

00402800 <__udivmoddi4>:
  402800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402804:	468c      	mov	ip, r1
  402806:	460d      	mov	r5, r1
  402808:	4604      	mov	r4, r0
  40280a:	9e08      	ldr	r6, [sp, #32]
  40280c:	2b00      	cmp	r3, #0
  40280e:	d151      	bne.n	4028b4 <__udivmoddi4+0xb4>
  402810:	428a      	cmp	r2, r1
  402812:	4617      	mov	r7, r2
  402814:	d96d      	bls.n	4028f2 <__udivmoddi4+0xf2>
  402816:	fab2 fe82 	clz	lr, r2
  40281a:	f1be 0f00 	cmp.w	lr, #0
  40281e:	d00b      	beq.n	402838 <__udivmoddi4+0x38>
  402820:	f1ce 0c20 	rsb	ip, lr, #32
  402824:	fa01 f50e 	lsl.w	r5, r1, lr
  402828:	fa20 fc0c 	lsr.w	ip, r0, ip
  40282c:	fa02 f70e 	lsl.w	r7, r2, lr
  402830:	ea4c 0c05 	orr.w	ip, ip, r5
  402834:	fa00 f40e 	lsl.w	r4, r0, lr
  402838:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40283c:	0c25      	lsrs	r5, r4, #16
  40283e:	fbbc f8fa 	udiv	r8, ip, sl
  402842:	fa1f f987 	uxth.w	r9, r7
  402846:	fb0a cc18 	mls	ip, sl, r8, ip
  40284a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40284e:	fb08 f309 	mul.w	r3, r8, r9
  402852:	42ab      	cmp	r3, r5
  402854:	d90a      	bls.n	40286c <__udivmoddi4+0x6c>
  402856:	19ed      	adds	r5, r5, r7
  402858:	f108 32ff 	add.w	r2, r8, #4294967295
  40285c:	f080 8123 	bcs.w	402aa6 <__udivmoddi4+0x2a6>
  402860:	42ab      	cmp	r3, r5
  402862:	f240 8120 	bls.w	402aa6 <__udivmoddi4+0x2a6>
  402866:	f1a8 0802 	sub.w	r8, r8, #2
  40286a:	443d      	add	r5, r7
  40286c:	1aed      	subs	r5, r5, r3
  40286e:	b2a4      	uxth	r4, r4
  402870:	fbb5 f0fa 	udiv	r0, r5, sl
  402874:	fb0a 5510 	mls	r5, sl, r0, r5
  402878:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40287c:	fb00 f909 	mul.w	r9, r0, r9
  402880:	45a1      	cmp	r9, r4
  402882:	d909      	bls.n	402898 <__udivmoddi4+0x98>
  402884:	19e4      	adds	r4, r4, r7
  402886:	f100 33ff 	add.w	r3, r0, #4294967295
  40288a:	f080 810a 	bcs.w	402aa2 <__udivmoddi4+0x2a2>
  40288e:	45a1      	cmp	r9, r4
  402890:	f240 8107 	bls.w	402aa2 <__udivmoddi4+0x2a2>
  402894:	3802      	subs	r0, #2
  402896:	443c      	add	r4, r7
  402898:	eba4 0409 	sub.w	r4, r4, r9
  40289c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4028a0:	2100      	movs	r1, #0
  4028a2:	2e00      	cmp	r6, #0
  4028a4:	d061      	beq.n	40296a <__udivmoddi4+0x16a>
  4028a6:	fa24 f40e 	lsr.w	r4, r4, lr
  4028aa:	2300      	movs	r3, #0
  4028ac:	6034      	str	r4, [r6, #0]
  4028ae:	6073      	str	r3, [r6, #4]
  4028b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028b4:	428b      	cmp	r3, r1
  4028b6:	d907      	bls.n	4028c8 <__udivmoddi4+0xc8>
  4028b8:	2e00      	cmp	r6, #0
  4028ba:	d054      	beq.n	402966 <__udivmoddi4+0x166>
  4028bc:	2100      	movs	r1, #0
  4028be:	e886 0021 	stmia.w	r6, {r0, r5}
  4028c2:	4608      	mov	r0, r1
  4028c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028c8:	fab3 f183 	clz	r1, r3
  4028cc:	2900      	cmp	r1, #0
  4028ce:	f040 808e 	bne.w	4029ee <__udivmoddi4+0x1ee>
  4028d2:	42ab      	cmp	r3, r5
  4028d4:	d302      	bcc.n	4028dc <__udivmoddi4+0xdc>
  4028d6:	4282      	cmp	r2, r0
  4028d8:	f200 80fa 	bhi.w	402ad0 <__udivmoddi4+0x2d0>
  4028dc:	1a84      	subs	r4, r0, r2
  4028de:	eb65 0503 	sbc.w	r5, r5, r3
  4028e2:	2001      	movs	r0, #1
  4028e4:	46ac      	mov	ip, r5
  4028e6:	2e00      	cmp	r6, #0
  4028e8:	d03f      	beq.n	40296a <__udivmoddi4+0x16a>
  4028ea:	e886 1010 	stmia.w	r6, {r4, ip}
  4028ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4028f2:	b912      	cbnz	r2, 4028fa <__udivmoddi4+0xfa>
  4028f4:	2701      	movs	r7, #1
  4028f6:	fbb7 f7f2 	udiv	r7, r7, r2
  4028fa:	fab7 fe87 	clz	lr, r7
  4028fe:	f1be 0f00 	cmp.w	lr, #0
  402902:	d134      	bne.n	40296e <__udivmoddi4+0x16e>
  402904:	1beb      	subs	r3, r5, r7
  402906:	0c3a      	lsrs	r2, r7, #16
  402908:	fa1f fc87 	uxth.w	ip, r7
  40290c:	2101      	movs	r1, #1
  40290e:	fbb3 f8f2 	udiv	r8, r3, r2
  402912:	0c25      	lsrs	r5, r4, #16
  402914:	fb02 3318 	mls	r3, r2, r8, r3
  402918:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40291c:	fb0c f308 	mul.w	r3, ip, r8
  402920:	42ab      	cmp	r3, r5
  402922:	d907      	bls.n	402934 <__udivmoddi4+0x134>
  402924:	19ed      	adds	r5, r5, r7
  402926:	f108 30ff 	add.w	r0, r8, #4294967295
  40292a:	d202      	bcs.n	402932 <__udivmoddi4+0x132>
  40292c:	42ab      	cmp	r3, r5
  40292e:	f200 80d1 	bhi.w	402ad4 <__udivmoddi4+0x2d4>
  402932:	4680      	mov	r8, r0
  402934:	1aed      	subs	r5, r5, r3
  402936:	b2a3      	uxth	r3, r4
  402938:	fbb5 f0f2 	udiv	r0, r5, r2
  40293c:	fb02 5510 	mls	r5, r2, r0, r5
  402940:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402944:	fb0c fc00 	mul.w	ip, ip, r0
  402948:	45a4      	cmp	ip, r4
  40294a:	d907      	bls.n	40295c <__udivmoddi4+0x15c>
  40294c:	19e4      	adds	r4, r4, r7
  40294e:	f100 33ff 	add.w	r3, r0, #4294967295
  402952:	d202      	bcs.n	40295a <__udivmoddi4+0x15a>
  402954:	45a4      	cmp	ip, r4
  402956:	f200 80b8 	bhi.w	402aca <__udivmoddi4+0x2ca>
  40295a:	4618      	mov	r0, r3
  40295c:	eba4 040c 	sub.w	r4, r4, ip
  402960:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402964:	e79d      	b.n	4028a2 <__udivmoddi4+0xa2>
  402966:	4631      	mov	r1, r6
  402968:	4630      	mov	r0, r6
  40296a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40296e:	f1ce 0420 	rsb	r4, lr, #32
  402972:	fa05 f30e 	lsl.w	r3, r5, lr
  402976:	fa07 f70e 	lsl.w	r7, r7, lr
  40297a:	fa20 f804 	lsr.w	r8, r0, r4
  40297e:	0c3a      	lsrs	r2, r7, #16
  402980:	fa25 f404 	lsr.w	r4, r5, r4
  402984:	ea48 0803 	orr.w	r8, r8, r3
  402988:	fbb4 f1f2 	udiv	r1, r4, r2
  40298c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402990:	fb02 4411 	mls	r4, r2, r1, r4
  402994:	fa1f fc87 	uxth.w	ip, r7
  402998:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40299c:	fb01 f30c 	mul.w	r3, r1, ip
  4029a0:	42ab      	cmp	r3, r5
  4029a2:	fa00 f40e 	lsl.w	r4, r0, lr
  4029a6:	d909      	bls.n	4029bc <__udivmoddi4+0x1bc>
  4029a8:	19ed      	adds	r5, r5, r7
  4029aa:	f101 30ff 	add.w	r0, r1, #4294967295
  4029ae:	f080 808a 	bcs.w	402ac6 <__udivmoddi4+0x2c6>
  4029b2:	42ab      	cmp	r3, r5
  4029b4:	f240 8087 	bls.w	402ac6 <__udivmoddi4+0x2c6>
  4029b8:	3902      	subs	r1, #2
  4029ba:	443d      	add	r5, r7
  4029bc:	1aeb      	subs	r3, r5, r3
  4029be:	fa1f f588 	uxth.w	r5, r8
  4029c2:	fbb3 f0f2 	udiv	r0, r3, r2
  4029c6:	fb02 3310 	mls	r3, r2, r0, r3
  4029ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4029ce:	fb00 f30c 	mul.w	r3, r0, ip
  4029d2:	42ab      	cmp	r3, r5
  4029d4:	d907      	bls.n	4029e6 <__udivmoddi4+0x1e6>
  4029d6:	19ed      	adds	r5, r5, r7
  4029d8:	f100 38ff 	add.w	r8, r0, #4294967295
  4029dc:	d26f      	bcs.n	402abe <__udivmoddi4+0x2be>
  4029de:	42ab      	cmp	r3, r5
  4029e0:	d96d      	bls.n	402abe <__udivmoddi4+0x2be>
  4029e2:	3802      	subs	r0, #2
  4029e4:	443d      	add	r5, r7
  4029e6:	1aeb      	subs	r3, r5, r3
  4029e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4029ec:	e78f      	b.n	40290e <__udivmoddi4+0x10e>
  4029ee:	f1c1 0720 	rsb	r7, r1, #32
  4029f2:	fa22 f807 	lsr.w	r8, r2, r7
  4029f6:	408b      	lsls	r3, r1
  4029f8:	fa05 f401 	lsl.w	r4, r5, r1
  4029fc:	ea48 0303 	orr.w	r3, r8, r3
  402a00:	fa20 fe07 	lsr.w	lr, r0, r7
  402a04:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402a08:	40fd      	lsrs	r5, r7
  402a0a:	ea4e 0e04 	orr.w	lr, lr, r4
  402a0e:	fbb5 f9fc 	udiv	r9, r5, ip
  402a12:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402a16:	fb0c 5519 	mls	r5, ip, r9, r5
  402a1a:	fa1f f883 	uxth.w	r8, r3
  402a1e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402a22:	fb09 f408 	mul.w	r4, r9, r8
  402a26:	42ac      	cmp	r4, r5
  402a28:	fa02 f201 	lsl.w	r2, r2, r1
  402a2c:	fa00 fa01 	lsl.w	sl, r0, r1
  402a30:	d908      	bls.n	402a44 <__udivmoddi4+0x244>
  402a32:	18ed      	adds	r5, r5, r3
  402a34:	f109 30ff 	add.w	r0, r9, #4294967295
  402a38:	d243      	bcs.n	402ac2 <__udivmoddi4+0x2c2>
  402a3a:	42ac      	cmp	r4, r5
  402a3c:	d941      	bls.n	402ac2 <__udivmoddi4+0x2c2>
  402a3e:	f1a9 0902 	sub.w	r9, r9, #2
  402a42:	441d      	add	r5, r3
  402a44:	1b2d      	subs	r5, r5, r4
  402a46:	fa1f fe8e 	uxth.w	lr, lr
  402a4a:	fbb5 f0fc 	udiv	r0, r5, ip
  402a4e:	fb0c 5510 	mls	r5, ip, r0, r5
  402a52:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402a56:	fb00 f808 	mul.w	r8, r0, r8
  402a5a:	45a0      	cmp	r8, r4
  402a5c:	d907      	bls.n	402a6e <__udivmoddi4+0x26e>
  402a5e:	18e4      	adds	r4, r4, r3
  402a60:	f100 35ff 	add.w	r5, r0, #4294967295
  402a64:	d229      	bcs.n	402aba <__udivmoddi4+0x2ba>
  402a66:	45a0      	cmp	r8, r4
  402a68:	d927      	bls.n	402aba <__udivmoddi4+0x2ba>
  402a6a:	3802      	subs	r0, #2
  402a6c:	441c      	add	r4, r3
  402a6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402a72:	eba4 0408 	sub.w	r4, r4, r8
  402a76:	fba0 8902 	umull	r8, r9, r0, r2
  402a7a:	454c      	cmp	r4, r9
  402a7c:	46c6      	mov	lr, r8
  402a7e:	464d      	mov	r5, r9
  402a80:	d315      	bcc.n	402aae <__udivmoddi4+0x2ae>
  402a82:	d012      	beq.n	402aaa <__udivmoddi4+0x2aa>
  402a84:	b156      	cbz	r6, 402a9c <__udivmoddi4+0x29c>
  402a86:	ebba 030e 	subs.w	r3, sl, lr
  402a8a:	eb64 0405 	sbc.w	r4, r4, r5
  402a8e:	fa04 f707 	lsl.w	r7, r4, r7
  402a92:	40cb      	lsrs	r3, r1
  402a94:	431f      	orrs	r7, r3
  402a96:	40cc      	lsrs	r4, r1
  402a98:	6037      	str	r7, [r6, #0]
  402a9a:	6074      	str	r4, [r6, #4]
  402a9c:	2100      	movs	r1, #0
  402a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402aa2:	4618      	mov	r0, r3
  402aa4:	e6f8      	b.n	402898 <__udivmoddi4+0x98>
  402aa6:	4690      	mov	r8, r2
  402aa8:	e6e0      	b.n	40286c <__udivmoddi4+0x6c>
  402aaa:	45c2      	cmp	sl, r8
  402aac:	d2ea      	bcs.n	402a84 <__udivmoddi4+0x284>
  402aae:	ebb8 0e02 	subs.w	lr, r8, r2
  402ab2:	eb69 0503 	sbc.w	r5, r9, r3
  402ab6:	3801      	subs	r0, #1
  402ab8:	e7e4      	b.n	402a84 <__udivmoddi4+0x284>
  402aba:	4628      	mov	r0, r5
  402abc:	e7d7      	b.n	402a6e <__udivmoddi4+0x26e>
  402abe:	4640      	mov	r0, r8
  402ac0:	e791      	b.n	4029e6 <__udivmoddi4+0x1e6>
  402ac2:	4681      	mov	r9, r0
  402ac4:	e7be      	b.n	402a44 <__udivmoddi4+0x244>
  402ac6:	4601      	mov	r1, r0
  402ac8:	e778      	b.n	4029bc <__udivmoddi4+0x1bc>
  402aca:	3802      	subs	r0, #2
  402acc:	443c      	add	r4, r7
  402ace:	e745      	b.n	40295c <__udivmoddi4+0x15c>
  402ad0:	4608      	mov	r0, r1
  402ad2:	e708      	b.n	4028e6 <__udivmoddi4+0xe6>
  402ad4:	f1a8 0802 	sub.w	r8, r8, #2
  402ad8:	443d      	add	r5, r7
  402ada:	e72b      	b.n	402934 <__udivmoddi4+0x134>

00402adc <__aeabi_idiv0>:
  402adc:	4770      	bx	lr
  402ade:	bf00      	nop

00402ae0 <__libc_init_array>:
  402ae0:	b570      	push	{r4, r5, r6, lr}
  402ae2:	4e0f      	ldr	r6, [pc, #60]	; (402b20 <__libc_init_array+0x40>)
  402ae4:	4d0f      	ldr	r5, [pc, #60]	; (402b24 <__libc_init_array+0x44>)
  402ae6:	1b76      	subs	r6, r6, r5
  402ae8:	10b6      	asrs	r6, r6, #2
  402aea:	bf18      	it	ne
  402aec:	2400      	movne	r4, #0
  402aee:	d005      	beq.n	402afc <__libc_init_array+0x1c>
  402af0:	3401      	adds	r4, #1
  402af2:	f855 3b04 	ldr.w	r3, [r5], #4
  402af6:	4798      	blx	r3
  402af8:	42a6      	cmp	r6, r4
  402afa:	d1f9      	bne.n	402af0 <__libc_init_array+0x10>
  402afc:	4e0a      	ldr	r6, [pc, #40]	; (402b28 <__libc_init_array+0x48>)
  402afe:	4d0b      	ldr	r5, [pc, #44]	; (402b2c <__libc_init_array+0x4c>)
  402b00:	1b76      	subs	r6, r6, r5
  402b02:	f004 fce9 	bl	4074d8 <_init>
  402b06:	10b6      	asrs	r6, r6, #2
  402b08:	bf18      	it	ne
  402b0a:	2400      	movne	r4, #0
  402b0c:	d006      	beq.n	402b1c <__libc_init_array+0x3c>
  402b0e:	3401      	adds	r4, #1
  402b10:	f855 3b04 	ldr.w	r3, [r5], #4
  402b14:	4798      	blx	r3
  402b16:	42a6      	cmp	r6, r4
  402b18:	d1f9      	bne.n	402b0e <__libc_init_array+0x2e>
  402b1a:	bd70      	pop	{r4, r5, r6, pc}
  402b1c:	bd70      	pop	{r4, r5, r6, pc}
  402b1e:	bf00      	nop
  402b20:	004074e4 	.word	0x004074e4
  402b24:	004074e4 	.word	0x004074e4
  402b28:	004074ec 	.word	0x004074ec
  402b2c:	004074e4 	.word	0x004074e4

00402b30 <memset>:
  402b30:	b470      	push	{r4, r5, r6}
  402b32:	0786      	lsls	r6, r0, #30
  402b34:	d046      	beq.n	402bc4 <memset+0x94>
  402b36:	1e54      	subs	r4, r2, #1
  402b38:	2a00      	cmp	r2, #0
  402b3a:	d041      	beq.n	402bc0 <memset+0x90>
  402b3c:	b2ca      	uxtb	r2, r1
  402b3e:	4603      	mov	r3, r0
  402b40:	e002      	b.n	402b48 <memset+0x18>
  402b42:	f114 34ff 	adds.w	r4, r4, #4294967295
  402b46:	d33b      	bcc.n	402bc0 <memset+0x90>
  402b48:	f803 2b01 	strb.w	r2, [r3], #1
  402b4c:	079d      	lsls	r5, r3, #30
  402b4e:	d1f8      	bne.n	402b42 <memset+0x12>
  402b50:	2c03      	cmp	r4, #3
  402b52:	d92e      	bls.n	402bb2 <memset+0x82>
  402b54:	b2cd      	uxtb	r5, r1
  402b56:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402b5a:	2c0f      	cmp	r4, #15
  402b5c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402b60:	d919      	bls.n	402b96 <memset+0x66>
  402b62:	f103 0210 	add.w	r2, r3, #16
  402b66:	4626      	mov	r6, r4
  402b68:	3e10      	subs	r6, #16
  402b6a:	2e0f      	cmp	r6, #15
  402b6c:	f842 5c10 	str.w	r5, [r2, #-16]
  402b70:	f842 5c0c 	str.w	r5, [r2, #-12]
  402b74:	f842 5c08 	str.w	r5, [r2, #-8]
  402b78:	f842 5c04 	str.w	r5, [r2, #-4]
  402b7c:	f102 0210 	add.w	r2, r2, #16
  402b80:	d8f2      	bhi.n	402b68 <memset+0x38>
  402b82:	f1a4 0210 	sub.w	r2, r4, #16
  402b86:	f022 020f 	bic.w	r2, r2, #15
  402b8a:	f004 040f 	and.w	r4, r4, #15
  402b8e:	3210      	adds	r2, #16
  402b90:	2c03      	cmp	r4, #3
  402b92:	4413      	add	r3, r2
  402b94:	d90d      	bls.n	402bb2 <memset+0x82>
  402b96:	461e      	mov	r6, r3
  402b98:	4622      	mov	r2, r4
  402b9a:	3a04      	subs	r2, #4
  402b9c:	2a03      	cmp	r2, #3
  402b9e:	f846 5b04 	str.w	r5, [r6], #4
  402ba2:	d8fa      	bhi.n	402b9a <memset+0x6a>
  402ba4:	1f22      	subs	r2, r4, #4
  402ba6:	f022 0203 	bic.w	r2, r2, #3
  402baa:	3204      	adds	r2, #4
  402bac:	4413      	add	r3, r2
  402bae:	f004 0403 	and.w	r4, r4, #3
  402bb2:	b12c      	cbz	r4, 402bc0 <memset+0x90>
  402bb4:	b2c9      	uxtb	r1, r1
  402bb6:	441c      	add	r4, r3
  402bb8:	f803 1b01 	strb.w	r1, [r3], #1
  402bbc:	429c      	cmp	r4, r3
  402bbe:	d1fb      	bne.n	402bb8 <memset+0x88>
  402bc0:	bc70      	pop	{r4, r5, r6}
  402bc2:	4770      	bx	lr
  402bc4:	4614      	mov	r4, r2
  402bc6:	4603      	mov	r3, r0
  402bc8:	e7c2      	b.n	402b50 <memset+0x20>
  402bca:	bf00      	nop

00402bcc <sprintf>:
  402bcc:	b40e      	push	{r1, r2, r3}
  402bce:	b5f0      	push	{r4, r5, r6, r7, lr}
  402bd0:	b09c      	sub	sp, #112	; 0x70
  402bd2:	ab21      	add	r3, sp, #132	; 0x84
  402bd4:	490f      	ldr	r1, [pc, #60]	; (402c14 <sprintf+0x48>)
  402bd6:	f853 2b04 	ldr.w	r2, [r3], #4
  402bda:	9301      	str	r3, [sp, #4]
  402bdc:	4605      	mov	r5, r0
  402bde:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402be2:	6808      	ldr	r0, [r1, #0]
  402be4:	9502      	str	r5, [sp, #8]
  402be6:	f44f 7702 	mov.w	r7, #520	; 0x208
  402bea:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402bee:	a902      	add	r1, sp, #8
  402bf0:	9506      	str	r5, [sp, #24]
  402bf2:	f8ad 7014 	strh.w	r7, [sp, #20]
  402bf6:	9404      	str	r4, [sp, #16]
  402bf8:	9407      	str	r4, [sp, #28]
  402bfa:	f8ad 6016 	strh.w	r6, [sp, #22]
  402bfe:	f000 f80b 	bl	402c18 <_svfprintf_r>
  402c02:	9b02      	ldr	r3, [sp, #8]
  402c04:	2200      	movs	r2, #0
  402c06:	701a      	strb	r2, [r3, #0]
  402c08:	b01c      	add	sp, #112	; 0x70
  402c0a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402c0e:	b003      	add	sp, #12
  402c10:	4770      	bx	lr
  402c12:	bf00      	nop
  402c14:	20400028 	.word	0x20400028

00402c18 <_svfprintf_r>:
  402c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c1c:	b0c3      	sub	sp, #268	; 0x10c
  402c1e:	460c      	mov	r4, r1
  402c20:	910b      	str	r1, [sp, #44]	; 0x2c
  402c22:	4692      	mov	sl, r2
  402c24:	930f      	str	r3, [sp, #60]	; 0x3c
  402c26:	900c      	str	r0, [sp, #48]	; 0x30
  402c28:	f002 fa0e 	bl	405048 <_localeconv_r>
  402c2c:	6803      	ldr	r3, [r0, #0]
  402c2e:	931a      	str	r3, [sp, #104]	; 0x68
  402c30:	4618      	mov	r0, r3
  402c32:	f003 f8e5 	bl	405e00 <strlen>
  402c36:	89a3      	ldrh	r3, [r4, #12]
  402c38:	9019      	str	r0, [sp, #100]	; 0x64
  402c3a:	0619      	lsls	r1, r3, #24
  402c3c:	d503      	bpl.n	402c46 <_svfprintf_r+0x2e>
  402c3e:	6923      	ldr	r3, [r4, #16]
  402c40:	2b00      	cmp	r3, #0
  402c42:	f001 8003 	beq.w	403c4c <_svfprintf_r+0x1034>
  402c46:	2300      	movs	r3, #0
  402c48:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402c4c:	9313      	str	r3, [sp, #76]	; 0x4c
  402c4e:	9315      	str	r3, [sp, #84]	; 0x54
  402c50:	9314      	str	r3, [sp, #80]	; 0x50
  402c52:	9327      	str	r3, [sp, #156]	; 0x9c
  402c54:	9326      	str	r3, [sp, #152]	; 0x98
  402c56:	9318      	str	r3, [sp, #96]	; 0x60
  402c58:	931b      	str	r3, [sp, #108]	; 0x6c
  402c5a:	9309      	str	r3, [sp, #36]	; 0x24
  402c5c:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402c60:	46c8      	mov	r8, r9
  402c62:	9316      	str	r3, [sp, #88]	; 0x58
  402c64:	9317      	str	r3, [sp, #92]	; 0x5c
  402c66:	f89a 3000 	ldrb.w	r3, [sl]
  402c6a:	4654      	mov	r4, sl
  402c6c:	b1e3      	cbz	r3, 402ca8 <_svfprintf_r+0x90>
  402c6e:	2b25      	cmp	r3, #37	; 0x25
  402c70:	d102      	bne.n	402c78 <_svfprintf_r+0x60>
  402c72:	e019      	b.n	402ca8 <_svfprintf_r+0x90>
  402c74:	2b25      	cmp	r3, #37	; 0x25
  402c76:	d003      	beq.n	402c80 <_svfprintf_r+0x68>
  402c78:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402c7c:	2b00      	cmp	r3, #0
  402c7e:	d1f9      	bne.n	402c74 <_svfprintf_r+0x5c>
  402c80:	eba4 050a 	sub.w	r5, r4, sl
  402c84:	b185      	cbz	r5, 402ca8 <_svfprintf_r+0x90>
  402c86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c88:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402c8a:	f8c8 a000 	str.w	sl, [r8]
  402c8e:	3301      	adds	r3, #1
  402c90:	442a      	add	r2, r5
  402c92:	2b07      	cmp	r3, #7
  402c94:	f8c8 5004 	str.w	r5, [r8, #4]
  402c98:	9227      	str	r2, [sp, #156]	; 0x9c
  402c9a:	9326      	str	r3, [sp, #152]	; 0x98
  402c9c:	dc7f      	bgt.n	402d9e <_svfprintf_r+0x186>
  402c9e:	f108 0808 	add.w	r8, r8, #8
  402ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402ca4:	442b      	add	r3, r5
  402ca6:	9309      	str	r3, [sp, #36]	; 0x24
  402ca8:	7823      	ldrb	r3, [r4, #0]
  402caa:	2b00      	cmp	r3, #0
  402cac:	d07f      	beq.n	402dae <_svfprintf_r+0x196>
  402cae:	2300      	movs	r3, #0
  402cb0:	461a      	mov	r2, r3
  402cb2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402cb6:	4619      	mov	r1, r3
  402cb8:	930d      	str	r3, [sp, #52]	; 0x34
  402cba:	469b      	mov	fp, r3
  402cbc:	f04f 30ff 	mov.w	r0, #4294967295
  402cc0:	7863      	ldrb	r3, [r4, #1]
  402cc2:	900a      	str	r0, [sp, #40]	; 0x28
  402cc4:	f104 0a01 	add.w	sl, r4, #1
  402cc8:	f10a 0a01 	add.w	sl, sl, #1
  402ccc:	f1a3 0020 	sub.w	r0, r3, #32
  402cd0:	2858      	cmp	r0, #88	; 0x58
  402cd2:	f200 83c1 	bhi.w	403458 <_svfprintf_r+0x840>
  402cd6:	e8df f010 	tbh	[pc, r0, lsl #1]
  402cda:	0238      	.short	0x0238
  402cdc:	03bf03bf 	.word	0x03bf03bf
  402ce0:	03bf0240 	.word	0x03bf0240
  402ce4:	03bf03bf 	.word	0x03bf03bf
  402ce8:	03bf03bf 	.word	0x03bf03bf
  402cec:	024503bf 	.word	0x024503bf
  402cf0:	03bf0203 	.word	0x03bf0203
  402cf4:	026b005d 	.word	0x026b005d
  402cf8:	028603bf 	.word	0x028603bf
  402cfc:	039d039d 	.word	0x039d039d
  402d00:	039d039d 	.word	0x039d039d
  402d04:	039d039d 	.word	0x039d039d
  402d08:	039d039d 	.word	0x039d039d
  402d0c:	03bf039d 	.word	0x03bf039d
  402d10:	03bf03bf 	.word	0x03bf03bf
  402d14:	03bf03bf 	.word	0x03bf03bf
  402d18:	03bf03bf 	.word	0x03bf03bf
  402d1c:	03bf03bf 	.word	0x03bf03bf
  402d20:	033703bf 	.word	0x033703bf
  402d24:	03bf0357 	.word	0x03bf0357
  402d28:	03bf0357 	.word	0x03bf0357
  402d2c:	03bf03bf 	.word	0x03bf03bf
  402d30:	039803bf 	.word	0x039803bf
  402d34:	03bf03bf 	.word	0x03bf03bf
  402d38:	03bf03ad 	.word	0x03bf03ad
  402d3c:	03bf03bf 	.word	0x03bf03bf
  402d40:	03bf03bf 	.word	0x03bf03bf
  402d44:	03bf0259 	.word	0x03bf0259
  402d48:	031e03bf 	.word	0x031e03bf
  402d4c:	03bf03bf 	.word	0x03bf03bf
  402d50:	03bf03bf 	.word	0x03bf03bf
  402d54:	03bf03bf 	.word	0x03bf03bf
  402d58:	03bf03bf 	.word	0x03bf03bf
  402d5c:	03bf03bf 	.word	0x03bf03bf
  402d60:	02db02c6 	.word	0x02db02c6
  402d64:	03570357 	.word	0x03570357
  402d68:	028b0357 	.word	0x028b0357
  402d6c:	03bf02db 	.word	0x03bf02db
  402d70:	029003bf 	.word	0x029003bf
  402d74:	029d03bf 	.word	0x029d03bf
  402d78:	02b401cc 	.word	0x02b401cc
  402d7c:	03bf0208 	.word	0x03bf0208
  402d80:	03bf01e1 	.word	0x03bf01e1
  402d84:	03bf007e 	.word	0x03bf007e
  402d88:	020d03bf 	.word	0x020d03bf
  402d8c:	980d      	ldr	r0, [sp, #52]	; 0x34
  402d8e:	930f      	str	r3, [sp, #60]	; 0x3c
  402d90:	4240      	negs	r0, r0
  402d92:	900d      	str	r0, [sp, #52]	; 0x34
  402d94:	f04b 0b04 	orr.w	fp, fp, #4
  402d98:	f89a 3000 	ldrb.w	r3, [sl]
  402d9c:	e794      	b.n	402cc8 <_svfprintf_r+0xb0>
  402d9e:	aa25      	add	r2, sp, #148	; 0x94
  402da0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402da2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402da4:	f003 f89a 	bl	405edc <__ssprint_r>
  402da8:	b940      	cbnz	r0, 402dbc <_svfprintf_r+0x1a4>
  402daa:	46c8      	mov	r8, r9
  402dac:	e779      	b.n	402ca2 <_svfprintf_r+0x8a>
  402dae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402db0:	b123      	cbz	r3, 402dbc <_svfprintf_r+0x1a4>
  402db2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402db4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402db6:	aa25      	add	r2, sp, #148	; 0x94
  402db8:	f003 f890 	bl	405edc <__ssprint_r>
  402dbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402dbe:	899b      	ldrh	r3, [r3, #12]
  402dc0:	f013 0f40 	tst.w	r3, #64	; 0x40
  402dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402dc6:	bf18      	it	ne
  402dc8:	f04f 33ff 	movne.w	r3, #4294967295
  402dcc:	9309      	str	r3, [sp, #36]	; 0x24
  402dce:	9809      	ldr	r0, [sp, #36]	; 0x24
  402dd0:	b043      	add	sp, #268	; 0x10c
  402dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402dd6:	f01b 0f20 	tst.w	fp, #32
  402dda:	9311      	str	r3, [sp, #68]	; 0x44
  402ddc:	f040 81dd 	bne.w	40319a <_svfprintf_r+0x582>
  402de0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402de2:	f01b 0f10 	tst.w	fp, #16
  402de6:	4613      	mov	r3, r2
  402de8:	f040 856e 	bne.w	4038c8 <_svfprintf_r+0xcb0>
  402dec:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402df0:	f000 856a 	beq.w	4038c8 <_svfprintf_r+0xcb0>
  402df4:	8814      	ldrh	r4, [r2, #0]
  402df6:	3204      	adds	r2, #4
  402df8:	2500      	movs	r5, #0
  402dfa:	2301      	movs	r3, #1
  402dfc:	920f      	str	r2, [sp, #60]	; 0x3c
  402dfe:	2700      	movs	r7, #0
  402e00:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402e04:	990a      	ldr	r1, [sp, #40]	; 0x28
  402e06:	1c4a      	adds	r2, r1, #1
  402e08:	f000 8265 	beq.w	4032d6 <_svfprintf_r+0x6be>
  402e0c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402e10:	9207      	str	r2, [sp, #28]
  402e12:	ea54 0205 	orrs.w	r2, r4, r5
  402e16:	f040 8264 	bne.w	4032e2 <_svfprintf_r+0x6ca>
  402e1a:	2900      	cmp	r1, #0
  402e1c:	f040 843c 	bne.w	403698 <_svfprintf_r+0xa80>
  402e20:	2b00      	cmp	r3, #0
  402e22:	f040 84d7 	bne.w	4037d4 <_svfprintf_r+0xbbc>
  402e26:	f01b 0301 	ands.w	r3, fp, #1
  402e2a:	930e      	str	r3, [sp, #56]	; 0x38
  402e2c:	f000 8604 	beq.w	403a38 <_svfprintf_r+0xe20>
  402e30:	ae42      	add	r6, sp, #264	; 0x108
  402e32:	2330      	movs	r3, #48	; 0x30
  402e34:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402e3c:	4293      	cmp	r3, r2
  402e3e:	bfb8      	it	lt
  402e40:	4613      	movlt	r3, r2
  402e42:	9308      	str	r3, [sp, #32]
  402e44:	2300      	movs	r3, #0
  402e46:	9312      	str	r3, [sp, #72]	; 0x48
  402e48:	b117      	cbz	r7, 402e50 <_svfprintf_r+0x238>
  402e4a:	9b08      	ldr	r3, [sp, #32]
  402e4c:	3301      	adds	r3, #1
  402e4e:	9308      	str	r3, [sp, #32]
  402e50:	9b07      	ldr	r3, [sp, #28]
  402e52:	f013 0302 	ands.w	r3, r3, #2
  402e56:	9310      	str	r3, [sp, #64]	; 0x40
  402e58:	d002      	beq.n	402e60 <_svfprintf_r+0x248>
  402e5a:	9b08      	ldr	r3, [sp, #32]
  402e5c:	3302      	adds	r3, #2
  402e5e:	9308      	str	r3, [sp, #32]
  402e60:	9b07      	ldr	r3, [sp, #28]
  402e62:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402e66:	f040 830e 	bne.w	403486 <_svfprintf_r+0x86e>
  402e6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e6c:	9a08      	ldr	r2, [sp, #32]
  402e6e:	eba3 0b02 	sub.w	fp, r3, r2
  402e72:	f1bb 0f00 	cmp.w	fp, #0
  402e76:	f340 8306 	ble.w	403486 <_svfprintf_r+0x86e>
  402e7a:	f1bb 0f10 	cmp.w	fp, #16
  402e7e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e80:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402e82:	dd29      	ble.n	402ed8 <_svfprintf_r+0x2c0>
  402e84:	4643      	mov	r3, r8
  402e86:	4621      	mov	r1, r4
  402e88:	46a8      	mov	r8, r5
  402e8a:	2710      	movs	r7, #16
  402e8c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402e8e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402e90:	e006      	b.n	402ea0 <_svfprintf_r+0x288>
  402e92:	f1ab 0b10 	sub.w	fp, fp, #16
  402e96:	f1bb 0f10 	cmp.w	fp, #16
  402e9a:	f103 0308 	add.w	r3, r3, #8
  402e9e:	dd18      	ble.n	402ed2 <_svfprintf_r+0x2ba>
  402ea0:	3201      	adds	r2, #1
  402ea2:	48b7      	ldr	r0, [pc, #732]	; (403180 <_svfprintf_r+0x568>)
  402ea4:	9226      	str	r2, [sp, #152]	; 0x98
  402ea6:	3110      	adds	r1, #16
  402ea8:	2a07      	cmp	r2, #7
  402eaa:	9127      	str	r1, [sp, #156]	; 0x9c
  402eac:	e883 0081 	stmia.w	r3, {r0, r7}
  402eb0:	ddef      	ble.n	402e92 <_svfprintf_r+0x27a>
  402eb2:	aa25      	add	r2, sp, #148	; 0x94
  402eb4:	4629      	mov	r1, r5
  402eb6:	4620      	mov	r0, r4
  402eb8:	f003 f810 	bl	405edc <__ssprint_r>
  402ebc:	2800      	cmp	r0, #0
  402ebe:	f47f af7d 	bne.w	402dbc <_svfprintf_r+0x1a4>
  402ec2:	f1ab 0b10 	sub.w	fp, fp, #16
  402ec6:	f1bb 0f10 	cmp.w	fp, #16
  402eca:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402ecc:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402ece:	464b      	mov	r3, r9
  402ed0:	dce6      	bgt.n	402ea0 <_svfprintf_r+0x288>
  402ed2:	4645      	mov	r5, r8
  402ed4:	460c      	mov	r4, r1
  402ed6:	4698      	mov	r8, r3
  402ed8:	3201      	adds	r2, #1
  402eda:	4ba9      	ldr	r3, [pc, #676]	; (403180 <_svfprintf_r+0x568>)
  402edc:	9226      	str	r2, [sp, #152]	; 0x98
  402ede:	445c      	add	r4, fp
  402ee0:	2a07      	cmp	r2, #7
  402ee2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ee4:	e888 0808 	stmia.w	r8, {r3, fp}
  402ee8:	f300 8498 	bgt.w	40381c <_svfprintf_r+0xc04>
  402eec:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ef0:	f108 0808 	add.w	r8, r8, #8
  402ef4:	b177      	cbz	r7, 402f14 <_svfprintf_r+0x2fc>
  402ef6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ef8:	3301      	adds	r3, #1
  402efa:	3401      	adds	r4, #1
  402efc:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402f00:	2201      	movs	r2, #1
  402f02:	2b07      	cmp	r3, #7
  402f04:	9427      	str	r4, [sp, #156]	; 0x9c
  402f06:	9326      	str	r3, [sp, #152]	; 0x98
  402f08:	e888 0006 	stmia.w	r8, {r1, r2}
  402f0c:	f300 83db 	bgt.w	4036c6 <_svfprintf_r+0xaae>
  402f10:	f108 0808 	add.w	r8, r8, #8
  402f14:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402f16:	b16b      	cbz	r3, 402f34 <_svfprintf_r+0x31c>
  402f18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f1a:	3301      	adds	r3, #1
  402f1c:	3402      	adds	r4, #2
  402f1e:	a91e      	add	r1, sp, #120	; 0x78
  402f20:	2202      	movs	r2, #2
  402f22:	2b07      	cmp	r3, #7
  402f24:	9427      	str	r4, [sp, #156]	; 0x9c
  402f26:	9326      	str	r3, [sp, #152]	; 0x98
  402f28:	e888 0006 	stmia.w	r8, {r1, r2}
  402f2c:	f300 83d6 	bgt.w	4036dc <_svfprintf_r+0xac4>
  402f30:	f108 0808 	add.w	r8, r8, #8
  402f34:	2d80      	cmp	r5, #128	; 0x80
  402f36:	f000 8315 	beq.w	403564 <_svfprintf_r+0x94c>
  402f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f3e:	1a9f      	subs	r7, r3, r2
  402f40:	2f00      	cmp	r7, #0
  402f42:	dd36      	ble.n	402fb2 <_svfprintf_r+0x39a>
  402f44:	2f10      	cmp	r7, #16
  402f46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f48:	4d8e      	ldr	r5, [pc, #568]	; (403184 <_svfprintf_r+0x56c>)
  402f4a:	dd27      	ble.n	402f9c <_svfprintf_r+0x384>
  402f4c:	4642      	mov	r2, r8
  402f4e:	4621      	mov	r1, r4
  402f50:	46b0      	mov	r8, r6
  402f52:	f04f 0b10 	mov.w	fp, #16
  402f56:	462e      	mov	r6, r5
  402f58:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f5a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402f5c:	e004      	b.n	402f68 <_svfprintf_r+0x350>
  402f5e:	3f10      	subs	r7, #16
  402f60:	2f10      	cmp	r7, #16
  402f62:	f102 0208 	add.w	r2, r2, #8
  402f66:	dd15      	ble.n	402f94 <_svfprintf_r+0x37c>
  402f68:	3301      	adds	r3, #1
  402f6a:	3110      	adds	r1, #16
  402f6c:	2b07      	cmp	r3, #7
  402f6e:	9127      	str	r1, [sp, #156]	; 0x9c
  402f70:	9326      	str	r3, [sp, #152]	; 0x98
  402f72:	e882 0840 	stmia.w	r2, {r6, fp}
  402f76:	ddf2      	ble.n	402f5e <_svfprintf_r+0x346>
  402f78:	aa25      	add	r2, sp, #148	; 0x94
  402f7a:	4629      	mov	r1, r5
  402f7c:	4620      	mov	r0, r4
  402f7e:	f002 ffad 	bl	405edc <__ssprint_r>
  402f82:	2800      	cmp	r0, #0
  402f84:	f47f af1a 	bne.w	402dbc <_svfprintf_r+0x1a4>
  402f88:	3f10      	subs	r7, #16
  402f8a:	2f10      	cmp	r7, #16
  402f8c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402f8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f90:	464a      	mov	r2, r9
  402f92:	dce9      	bgt.n	402f68 <_svfprintf_r+0x350>
  402f94:	4635      	mov	r5, r6
  402f96:	460c      	mov	r4, r1
  402f98:	4646      	mov	r6, r8
  402f9a:	4690      	mov	r8, r2
  402f9c:	3301      	adds	r3, #1
  402f9e:	443c      	add	r4, r7
  402fa0:	2b07      	cmp	r3, #7
  402fa2:	9427      	str	r4, [sp, #156]	; 0x9c
  402fa4:	9326      	str	r3, [sp, #152]	; 0x98
  402fa6:	e888 00a0 	stmia.w	r8, {r5, r7}
  402faa:	f300 8381 	bgt.w	4036b0 <_svfprintf_r+0xa98>
  402fae:	f108 0808 	add.w	r8, r8, #8
  402fb2:	9b07      	ldr	r3, [sp, #28]
  402fb4:	05df      	lsls	r7, r3, #23
  402fb6:	f100 8268 	bmi.w	40348a <_svfprintf_r+0x872>
  402fba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fbc:	990e      	ldr	r1, [sp, #56]	; 0x38
  402fbe:	f8c8 6000 	str.w	r6, [r8]
  402fc2:	3301      	adds	r3, #1
  402fc4:	440c      	add	r4, r1
  402fc6:	2b07      	cmp	r3, #7
  402fc8:	9427      	str	r4, [sp, #156]	; 0x9c
  402fca:	f8c8 1004 	str.w	r1, [r8, #4]
  402fce:	9326      	str	r3, [sp, #152]	; 0x98
  402fd0:	f300 834d 	bgt.w	40366e <_svfprintf_r+0xa56>
  402fd4:	f108 0808 	add.w	r8, r8, #8
  402fd8:	9b07      	ldr	r3, [sp, #28]
  402fda:	075b      	lsls	r3, r3, #29
  402fdc:	d53a      	bpl.n	403054 <_svfprintf_r+0x43c>
  402fde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402fe0:	9a08      	ldr	r2, [sp, #32]
  402fe2:	1a9d      	subs	r5, r3, r2
  402fe4:	2d00      	cmp	r5, #0
  402fe6:	dd35      	ble.n	403054 <_svfprintf_r+0x43c>
  402fe8:	2d10      	cmp	r5, #16
  402fea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fec:	dd20      	ble.n	403030 <_svfprintf_r+0x418>
  402fee:	2610      	movs	r6, #16
  402ff0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402ff2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402ff6:	e004      	b.n	403002 <_svfprintf_r+0x3ea>
  402ff8:	3d10      	subs	r5, #16
  402ffa:	2d10      	cmp	r5, #16
  402ffc:	f108 0808 	add.w	r8, r8, #8
  403000:	dd16      	ble.n	403030 <_svfprintf_r+0x418>
  403002:	3301      	adds	r3, #1
  403004:	4a5e      	ldr	r2, [pc, #376]	; (403180 <_svfprintf_r+0x568>)
  403006:	9326      	str	r3, [sp, #152]	; 0x98
  403008:	3410      	adds	r4, #16
  40300a:	2b07      	cmp	r3, #7
  40300c:	9427      	str	r4, [sp, #156]	; 0x9c
  40300e:	e888 0044 	stmia.w	r8, {r2, r6}
  403012:	ddf1      	ble.n	402ff8 <_svfprintf_r+0x3e0>
  403014:	aa25      	add	r2, sp, #148	; 0x94
  403016:	4659      	mov	r1, fp
  403018:	4638      	mov	r0, r7
  40301a:	f002 ff5f 	bl	405edc <__ssprint_r>
  40301e:	2800      	cmp	r0, #0
  403020:	f47f aecc 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403024:	3d10      	subs	r5, #16
  403026:	2d10      	cmp	r5, #16
  403028:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40302a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40302c:	46c8      	mov	r8, r9
  40302e:	dce8      	bgt.n	403002 <_svfprintf_r+0x3ea>
  403030:	3301      	adds	r3, #1
  403032:	4a53      	ldr	r2, [pc, #332]	; (403180 <_svfprintf_r+0x568>)
  403034:	9326      	str	r3, [sp, #152]	; 0x98
  403036:	442c      	add	r4, r5
  403038:	2b07      	cmp	r3, #7
  40303a:	9427      	str	r4, [sp, #156]	; 0x9c
  40303c:	e888 0024 	stmia.w	r8, {r2, r5}
  403040:	dd08      	ble.n	403054 <_svfprintf_r+0x43c>
  403042:	aa25      	add	r2, sp, #148	; 0x94
  403044:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403046:	980c      	ldr	r0, [sp, #48]	; 0x30
  403048:	f002 ff48 	bl	405edc <__ssprint_r>
  40304c:	2800      	cmp	r0, #0
  40304e:	f47f aeb5 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403052:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403054:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403058:	9908      	ldr	r1, [sp, #32]
  40305a:	428a      	cmp	r2, r1
  40305c:	bfac      	ite	ge
  40305e:	189b      	addge	r3, r3, r2
  403060:	185b      	addlt	r3, r3, r1
  403062:	9309      	str	r3, [sp, #36]	; 0x24
  403064:	2c00      	cmp	r4, #0
  403066:	f040 830d 	bne.w	403684 <_svfprintf_r+0xa6c>
  40306a:	2300      	movs	r3, #0
  40306c:	9326      	str	r3, [sp, #152]	; 0x98
  40306e:	46c8      	mov	r8, r9
  403070:	e5f9      	b.n	402c66 <_svfprintf_r+0x4e>
  403072:	9311      	str	r3, [sp, #68]	; 0x44
  403074:	f01b 0320 	ands.w	r3, fp, #32
  403078:	f040 81e3 	bne.w	403442 <_svfprintf_r+0x82a>
  40307c:	f01b 0210 	ands.w	r2, fp, #16
  403080:	f040 842e 	bne.w	4038e0 <_svfprintf_r+0xcc8>
  403084:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403088:	f000 842a 	beq.w	4038e0 <_svfprintf_r+0xcc8>
  40308c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40308e:	4613      	mov	r3, r2
  403090:	460a      	mov	r2, r1
  403092:	3204      	adds	r2, #4
  403094:	880c      	ldrh	r4, [r1, #0]
  403096:	920f      	str	r2, [sp, #60]	; 0x3c
  403098:	2500      	movs	r5, #0
  40309a:	e6b0      	b.n	402dfe <_svfprintf_r+0x1e6>
  40309c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40309e:	9311      	str	r3, [sp, #68]	; 0x44
  4030a0:	6816      	ldr	r6, [r2, #0]
  4030a2:	2400      	movs	r4, #0
  4030a4:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4030a8:	1d15      	adds	r5, r2, #4
  4030aa:	2e00      	cmp	r6, #0
  4030ac:	f000 86a7 	beq.w	403dfe <_svfprintf_r+0x11e6>
  4030b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4030b2:	1c53      	adds	r3, r2, #1
  4030b4:	f000 8609 	beq.w	403cca <_svfprintf_r+0x10b2>
  4030b8:	4621      	mov	r1, r4
  4030ba:	4630      	mov	r0, r6
  4030bc:	f002 fa88 	bl	4055d0 <memchr>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f000 86e1 	beq.w	403e88 <_svfprintf_r+0x1270>
  4030c6:	1b83      	subs	r3, r0, r6
  4030c8:	930e      	str	r3, [sp, #56]	; 0x38
  4030ca:	940a      	str	r4, [sp, #40]	; 0x28
  4030cc:	950f      	str	r5, [sp, #60]	; 0x3c
  4030ce:	f8cd b01c 	str.w	fp, [sp, #28]
  4030d2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030d6:	9308      	str	r3, [sp, #32]
  4030d8:	9412      	str	r4, [sp, #72]	; 0x48
  4030da:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030de:	e6b3      	b.n	402e48 <_svfprintf_r+0x230>
  4030e0:	f89a 3000 	ldrb.w	r3, [sl]
  4030e4:	2201      	movs	r2, #1
  4030e6:	212b      	movs	r1, #43	; 0x2b
  4030e8:	e5ee      	b.n	402cc8 <_svfprintf_r+0xb0>
  4030ea:	f04b 0b20 	orr.w	fp, fp, #32
  4030ee:	f89a 3000 	ldrb.w	r3, [sl]
  4030f2:	e5e9      	b.n	402cc8 <_svfprintf_r+0xb0>
  4030f4:	9311      	str	r3, [sp, #68]	; 0x44
  4030f6:	2a00      	cmp	r2, #0
  4030f8:	f040 8795 	bne.w	404026 <_svfprintf_r+0x140e>
  4030fc:	4b22      	ldr	r3, [pc, #136]	; (403188 <_svfprintf_r+0x570>)
  4030fe:	9318      	str	r3, [sp, #96]	; 0x60
  403100:	f01b 0f20 	tst.w	fp, #32
  403104:	f040 8111 	bne.w	40332a <_svfprintf_r+0x712>
  403108:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40310a:	f01b 0f10 	tst.w	fp, #16
  40310e:	4613      	mov	r3, r2
  403110:	f040 83e1 	bne.w	4038d6 <_svfprintf_r+0xcbe>
  403114:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403118:	f000 83dd 	beq.w	4038d6 <_svfprintf_r+0xcbe>
  40311c:	3304      	adds	r3, #4
  40311e:	8814      	ldrh	r4, [r2, #0]
  403120:	930f      	str	r3, [sp, #60]	; 0x3c
  403122:	2500      	movs	r5, #0
  403124:	f01b 0f01 	tst.w	fp, #1
  403128:	f000 810c 	beq.w	403344 <_svfprintf_r+0x72c>
  40312c:	ea54 0305 	orrs.w	r3, r4, r5
  403130:	f000 8108 	beq.w	403344 <_svfprintf_r+0x72c>
  403134:	2330      	movs	r3, #48	; 0x30
  403136:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40313a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40313e:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403142:	f04b 0b02 	orr.w	fp, fp, #2
  403146:	2302      	movs	r3, #2
  403148:	e659      	b.n	402dfe <_svfprintf_r+0x1e6>
  40314a:	f89a 3000 	ldrb.w	r3, [sl]
  40314e:	2900      	cmp	r1, #0
  403150:	f47f adba 	bne.w	402cc8 <_svfprintf_r+0xb0>
  403154:	2201      	movs	r2, #1
  403156:	2120      	movs	r1, #32
  403158:	e5b6      	b.n	402cc8 <_svfprintf_r+0xb0>
  40315a:	f04b 0b01 	orr.w	fp, fp, #1
  40315e:	f89a 3000 	ldrb.w	r3, [sl]
  403162:	e5b1      	b.n	402cc8 <_svfprintf_r+0xb0>
  403164:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403166:	6823      	ldr	r3, [r4, #0]
  403168:	930d      	str	r3, [sp, #52]	; 0x34
  40316a:	4618      	mov	r0, r3
  40316c:	2800      	cmp	r0, #0
  40316e:	4623      	mov	r3, r4
  403170:	f103 0304 	add.w	r3, r3, #4
  403174:	f6ff ae0a 	blt.w	402d8c <_svfprintf_r+0x174>
  403178:	930f      	str	r3, [sp, #60]	; 0x3c
  40317a:	f89a 3000 	ldrb.w	r3, [sl]
  40317e:	e5a3      	b.n	402cc8 <_svfprintf_r+0xb0>
  403180:	00407298 	.word	0x00407298
  403184:	004072a8 	.word	0x004072a8
  403188:	00407278 	.word	0x00407278
  40318c:	f04b 0b10 	orr.w	fp, fp, #16
  403190:	f01b 0f20 	tst.w	fp, #32
  403194:	9311      	str	r3, [sp, #68]	; 0x44
  403196:	f43f ae23 	beq.w	402de0 <_svfprintf_r+0x1c8>
  40319a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40319c:	3507      	adds	r5, #7
  40319e:	f025 0307 	bic.w	r3, r5, #7
  4031a2:	f103 0208 	add.w	r2, r3, #8
  4031a6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4031aa:	920f      	str	r2, [sp, #60]	; 0x3c
  4031ac:	2301      	movs	r3, #1
  4031ae:	e626      	b.n	402dfe <_svfprintf_r+0x1e6>
  4031b0:	f89a 3000 	ldrb.w	r3, [sl]
  4031b4:	2b2a      	cmp	r3, #42	; 0x2a
  4031b6:	f10a 0401 	add.w	r4, sl, #1
  4031ba:	f000 8727 	beq.w	40400c <_svfprintf_r+0x13f4>
  4031be:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4031c2:	2809      	cmp	r0, #9
  4031c4:	46a2      	mov	sl, r4
  4031c6:	f200 86ad 	bhi.w	403f24 <_svfprintf_r+0x130c>
  4031ca:	2300      	movs	r3, #0
  4031cc:	461c      	mov	r4, r3
  4031ce:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4031d2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4031d6:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4031da:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4031de:	2809      	cmp	r0, #9
  4031e0:	d9f5      	bls.n	4031ce <_svfprintf_r+0x5b6>
  4031e2:	940a      	str	r4, [sp, #40]	; 0x28
  4031e4:	e572      	b.n	402ccc <_svfprintf_r+0xb4>
  4031e6:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4031ea:	f89a 3000 	ldrb.w	r3, [sl]
  4031ee:	e56b      	b.n	402cc8 <_svfprintf_r+0xb0>
  4031f0:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4031f4:	f89a 3000 	ldrb.w	r3, [sl]
  4031f8:	e566      	b.n	402cc8 <_svfprintf_r+0xb0>
  4031fa:	f89a 3000 	ldrb.w	r3, [sl]
  4031fe:	2b6c      	cmp	r3, #108	; 0x6c
  403200:	bf03      	ittte	eq
  403202:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403206:	f04b 0b20 	orreq.w	fp, fp, #32
  40320a:	f10a 0a01 	addeq.w	sl, sl, #1
  40320e:	f04b 0b10 	orrne.w	fp, fp, #16
  403212:	e559      	b.n	402cc8 <_svfprintf_r+0xb0>
  403214:	2a00      	cmp	r2, #0
  403216:	f040 8711 	bne.w	40403c <_svfprintf_r+0x1424>
  40321a:	f01b 0f20 	tst.w	fp, #32
  40321e:	f040 84f9 	bne.w	403c14 <_svfprintf_r+0xffc>
  403222:	f01b 0f10 	tst.w	fp, #16
  403226:	f040 84ac 	bne.w	403b82 <_svfprintf_r+0xf6a>
  40322a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40322e:	f000 84a8 	beq.w	403b82 <_svfprintf_r+0xf6a>
  403232:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403234:	6813      	ldr	r3, [r2, #0]
  403236:	3204      	adds	r2, #4
  403238:	920f      	str	r2, [sp, #60]	; 0x3c
  40323a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40323e:	801a      	strh	r2, [r3, #0]
  403240:	e511      	b.n	402c66 <_svfprintf_r+0x4e>
  403242:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403244:	4bb3      	ldr	r3, [pc, #716]	; (403514 <_svfprintf_r+0x8fc>)
  403246:	680c      	ldr	r4, [r1, #0]
  403248:	9318      	str	r3, [sp, #96]	; 0x60
  40324a:	2230      	movs	r2, #48	; 0x30
  40324c:	2378      	movs	r3, #120	; 0x78
  40324e:	3104      	adds	r1, #4
  403250:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403254:	9311      	str	r3, [sp, #68]	; 0x44
  403256:	f04b 0b02 	orr.w	fp, fp, #2
  40325a:	910f      	str	r1, [sp, #60]	; 0x3c
  40325c:	2500      	movs	r5, #0
  40325e:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403262:	2302      	movs	r3, #2
  403264:	e5cb      	b.n	402dfe <_svfprintf_r+0x1e6>
  403266:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403268:	9311      	str	r3, [sp, #68]	; 0x44
  40326a:	680a      	ldr	r2, [r1, #0]
  40326c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403270:	2300      	movs	r3, #0
  403272:	460a      	mov	r2, r1
  403274:	461f      	mov	r7, r3
  403276:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40327a:	3204      	adds	r2, #4
  40327c:	2301      	movs	r3, #1
  40327e:	9308      	str	r3, [sp, #32]
  403280:	f8cd b01c 	str.w	fp, [sp, #28]
  403284:	970a      	str	r7, [sp, #40]	; 0x28
  403286:	9712      	str	r7, [sp, #72]	; 0x48
  403288:	920f      	str	r2, [sp, #60]	; 0x3c
  40328a:	930e      	str	r3, [sp, #56]	; 0x38
  40328c:	ae28      	add	r6, sp, #160	; 0xa0
  40328e:	e5df      	b.n	402e50 <_svfprintf_r+0x238>
  403290:	9311      	str	r3, [sp, #68]	; 0x44
  403292:	2a00      	cmp	r2, #0
  403294:	f040 86ea 	bne.w	40406c <_svfprintf_r+0x1454>
  403298:	f01b 0f20 	tst.w	fp, #32
  40329c:	d15d      	bne.n	40335a <_svfprintf_r+0x742>
  40329e:	f01b 0f10 	tst.w	fp, #16
  4032a2:	f040 8308 	bne.w	4038b6 <_svfprintf_r+0xc9e>
  4032a6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4032aa:	f000 8304 	beq.w	4038b6 <_svfprintf_r+0xc9e>
  4032ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4032b0:	f9b1 4000 	ldrsh.w	r4, [r1]
  4032b4:	3104      	adds	r1, #4
  4032b6:	17e5      	asrs	r5, r4, #31
  4032b8:	4622      	mov	r2, r4
  4032ba:	462b      	mov	r3, r5
  4032bc:	910f      	str	r1, [sp, #60]	; 0x3c
  4032be:	2a00      	cmp	r2, #0
  4032c0:	f173 0300 	sbcs.w	r3, r3, #0
  4032c4:	db58      	blt.n	403378 <_svfprintf_r+0x760>
  4032c6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4032c8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4032cc:	1c4a      	adds	r2, r1, #1
  4032ce:	f04f 0301 	mov.w	r3, #1
  4032d2:	f47f ad9b 	bne.w	402e0c <_svfprintf_r+0x1f4>
  4032d6:	ea54 0205 	orrs.w	r2, r4, r5
  4032da:	f000 81df 	beq.w	40369c <_svfprintf_r+0xa84>
  4032de:	f8cd b01c 	str.w	fp, [sp, #28]
  4032e2:	2b01      	cmp	r3, #1
  4032e4:	f000 827b 	beq.w	4037de <_svfprintf_r+0xbc6>
  4032e8:	2b02      	cmp	r3, #2
  4032ea:	f040 8206 	bne.w	4036fa <_svfprintf_r+0xae2>
  4032ee:	9818      	ldr	r0, [sp, #96]	; 0x60
  4032f0:	464e      	mov	r6, r9
  4032f2:	0923      	lsrs	r3, r4, #4
  4032f4:	f004 010f 	and.w	r1, r4, #15
  4032f8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4032fc:	092a      	lsrs	r2, r5, #4
  4032fe:	461c      	mov	r4, r3
  403300:	4615      	mov	r5, r2
  403302:	5c43      	ldrb	r3, [r0, r1]
  403304:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403308:	ea54 0305 	orrs.w	r3, r4, r5
  40330c:	d1f1      	bne.n	4032f2 <_svfprintf_r+0x6da>
  40330e:	eba9 0306 	sub.w	r3, r9, r6
  403312:	930e      	str	r3, [sp, #56]	; 0x38
  403314:	e590      	b.n	402e38 <_svfprintf_r+0x220>
  403316:	9311      	str	r3, [sp, #68]	; 0x44
  403318:	2a00      	cmp	r2, #0
  40331a:	f040 86a3 	bne.w	404064 <_svfprintf_r+0x144c>
  40331e:	4b7e      	ldr	r3, [pc, #504]	; (403518 <_svfprintf_r+0x900>)
  403320:	9318      	str	r3, [sp, #96]	; 0x60
  403322:	f01b 0f20 	tst.w	fp, #32
  403326:	f43f aeef 	beq.w	403108 <_svfprintf_r+0x4f0>
  40332a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40332c:	3507      	adds	r5, #7
  40332e:	f025 0307 	bic.w	r3, r5, #7
  403332:	f103 0208 	add.w	r2, r3, #8
  403336:	f01b 0f01 	tst.w	fp, #1
  40333a:	920f      	str	r2, [sp, #60]	; 0x3c
  40333c:	e9d3 4500 	ldrd	r4, r5, [r3]
  403340:	f47f aef4 	bne.w	40312c <_svfprintf_r+0x514>
  403344:	2302      	movs	r3, #2
  403346:	e55a      	b.n	402dfe <_svfprintf_r+0x1e6>
  403348:	9311      	str	r3, [sp, #68]	; 0x44
  40334a:	2a00      	cmp	r2, #0
  40334c:	f040 8686 	bne.w	40405c <_svfprintf_r+0x1444>
  403350:	f04b 0b10 	orr.w	fp, fp, #16
  403354:	f01b 0f20 	tst.w	fp, #32
  403358:	d0a1      	beq.n	40329e <_svfprintf_r+0x686>
  40335a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40335c:	3507      	adds	r5, #7
  40335e:	f025 0507 	bic.w	r5, r5, #7
  403362:	e9d5 2300 	ldrd	r2, r3, [r5]
  403366:	2a00      	cmp	r2, #0
  403368:	f105 0108 	add.w	r1, r5, #8
  40336c:	461d      	mov	r5, r3
  40336e:	f173 0300 	sbcs.w	r3, r3, #0
  403372:	910f      	str	r1, [sp, #60]	; 0x3c
  403374:	4614      	mov	r4, r2
  403376:	daa6      	bge.n	4032c6 <_svfprintf_r+0x6ae>
  403378:	272d      	movs	r7, #45	; 0x2d
  40337a:	4264      	negs	r4, r4
  40337c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403380:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403384:	2301      	movs	r3, #1
  403386:	e53d      	b.n	402e04 <_svfprintf_r+0x1ec>
  403388:	9311      	str	r3, [sp, #68]	; 0x44
  40338a:	2a00      	cmp	r2, #0
  40338c:	f040 8662 	bne.w	404054 <_svfprintf_r+0x143c>
  403390:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403392:	3507      	adds	r5, #7
  403394:	f025 0307 	bic.w	r3, r5, #7
  403398:	f103 0208 	add.w	r2, r3, #8
  40339c:	920f      	str	r2, [sp, #60]	; 0x3c
  40339e:	681a      	ldr	r2, [r3, #0]
  4033a0:	9215      	str	r2, [sp, #84]	; 0x54
  4033a2:	685b      	ldr	r3, [r3, #4]
  4033a4:	9314      	str	r3, [sp, #80]	; 0x50
  4033a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4033a8:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4033aa:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4033ae:	4628      	mov	r0, r5
  4033b0:	4621      	mov	r1, r4
  4033b2:	f04f 32ff 	mov.w	r2, #4294967295
  4033b6:	4b59      	ldr	r3, [pc, #356]	; (40351c <_svfprintf_r+0x904>)
  4033b8:	f003 fa04 	bl	4067c4 <__aeabi_dcmpun>
  4033bc:	2800      	cmp	r0, #0
  4033be:	f040 834a 	bne.w	403a56 <_svfprintf_r+0xe3e>
  4033c2:	4628      	mov	r0, r5
  4033c4:	4621      	mov	r1, r4
  4033c6:	f04f 32ff 	mov.w	r2, #4294967295
  4033ca:	4b54      	ldr	r3, [pc, #336]	; (40351c <_svfprintf_r+0x904>)
  4033cc:	f7ff f96a 	bl	4026a4 <__aeabi_dcmple>
  4033d0:	2800      	cmp	r0, #0
  4033d2:	f040 8340 	bne.w	403a56 <_svfprintf_r+0xe3e>
  4033d6:	a815      	add	r0, sp, #84	; 0x54
  4033d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4033da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4033dc:	f7ff f958 	bl	402690 <__aeabi_dcmplt>
  4033e0:	2800      	cmp	r0, #0
  4033e2:	f040 8530 	bne.w	403e46 <_svfprintf_r+0x122e>
  4033e6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4033ea:	4e4d      	ldr	r6, [pc, #308]	; (403520 <_svfprintf_r+0x908>)
  4033ec:	4b4d      	ldr	r3, [pc, #308]	; (403524 <_svfprintf_r+0x90c>)
  4033ee:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4033f2:	9007      	str	r0, [sp, #28]
  4033f4:	9811      	ldr	r0, [sp, #68]	; 0x44
  4033f6:	2203      	movs	r2, #3
  4033f8:	2100      	movs	r1, #0
  4033fa:	9208      	str	r2, [sp, #32]
  4033fc:	910a      	str	r1, [sp, #40]	; 0x28
  4033fe:	2847      	cmp	r0, #71	; 0x47
  403400:	bfd8      	it	le
  403402:	461e      	movle	r6, r3
  403404:	920e      	str	r2, [sp, #56]	; 0x38
  403406:	9112      	str	r1, [sp, #72]	; 0x48
  403408:	e51e      	b.n	402e48 <_svfprintf_r+0x230>
  40340a:	f04b 0b08 	orr.w	fp, fp, #8
  40340e:	f89a 3000 	ldrb.w	r3, [sl]
  403412:	e459      	b.n	402cc8 <_svfprintf_r+0xb0>
  403414:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403418:	2300      	movs	r3, #0
  40341a:	461c      	mov	r4, r3
  40341c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403420:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403424:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403428:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40342c:	2809      	cmp	r0, #9
  40342e:	d9f5      	bls.n	40341c <_svfprintf_r+0x804>
  403430:	940d      	str	r4, [sp, #52]	; 0x34
  403432:	e44b      	b.n	402ccc <_svfprintf_r+0xb4>
  403434:	f04b 0b10 	orr.w	fp, fp, #16
  403438:	9311      	str	r3, [sp, #68]	; 0x44
  40343a:	f01b 0320 	ands.w	r3, fp, #32
  40343e:	f43f ae1d 	beq.w	40307c <_svfprintf_r+0x464>
  403442:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403444:	3507      	adds	r5, #7
  403446:	f025 0307 	bic.w	r3, r5, #7
  40344a:	f103 0208 	add.w	r2, r3, #8
  40344e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403452:	920f      	str	r2, [sp, #60]	; 0x3c
  403454:	2300      	movs	r3, #0
  403456:	e4d2      	b.n	402dfe <_svfprintf_r+0x1e6>
  403458:	9311      	str	r3, [sp, #68]	; 0x44
  40345a:	2a00      	cmp	r2, #0
  40345c:	f040 85e7 	bne.w	40402e <_svfprintf_r+0x1416>
  403460:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403462:	2a00      	cmp	r2, #0
  403464:	f43f aca3 	beq.w	402dae <_svfprintf_r+0x196>
  403468:	2300      	movs	r3, #0
  40346a:	2101      	movs	r1, #1
  40346c:	461f      	mov	r7, r3
  40346e:	9108      	str	r1, [sp, #32]
  403470:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403474:	f8cd b01c 	str.w	fp, [sp, #28]
  403478:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40347c:	930a      	str	r3, [sp, #40]	; 0x28
  40347e:	9312      	str	r3, [sp, #72]	; 0x48
  403480:	910e      	str	r1, [sp, #56]	; 0x38
  403482:	ae28      	add	r6, sp, #160	; 0xa0
  403484:	e4e4      	b.n	402e50 <_svfprintf_r+0x238>
  403486:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403488:	e534      	b.n	402ef4 <_svfprintf_r+0x2dc>
  40348a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40348c:	2b65      	cmp	r3, #101	; 0x65
  40348e:	f340 80a7 	ble.w	4035e0 <_svfprintf_r+0x9c8>
  403492:	a815      	add	r0, sp, #84	; 0x54
  403494:	c80d      	ldmia	r0, {r0, r2, r3}
  403496:	9914      	ldr	r1, [sp, #80]	; 0x50
  403498:	f7ff f8f0 	bl	40267c <__aeabi_dcmpeq>
  40349c:	2800      	cmp	r0, #0
  40349e:	f000 8150 	beq.w	403742 <_svfprintf_r+0xb2a>
  4034a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034a4:	4a20      	ldr	r2, [pc, #128]	; (403528 <_svfprintf_r+0x910>)
  4034a6:	f8c8 2000 	str.w	r2, [r8]
  4034aa:	3301      	adds	r3, #1
  4034ac:	3401      	adds	r4, #1
  4034ae:	2201      	movs	r2, #1
  4034b0:	2b07      	cmp	r3, #7
  4034b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4034b4:	9326      	str	r3, [sp, #152]	; 0x98
  4034b6:	f8c8 2004 	str.w	r2, [r8, #4]
  4034ba:	f300 836a 	bgt.w	403b92 <_svfprintf_r+0xf7a>
  4034be:	f108 0808 	add.w	r8, r8, #8
  4034c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4034c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4034c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034c8:	4293      	cmp	r3, r2
  4034ca:	db03      	blt.n	4034d4 <_svfprintf_r+0x8bc>
  4034cc:	9b07      	ldr	r3, [sp, #28]
  4034ce:	07dd      	lsls	r5, r3, #31
  4034d0:	f57f ad82 	bpl.w	402fd8 <_svfprintf_r+0x3c0>
  4034d4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034d6:	9919      	ldr	r1, [sp, #100]	; 0x64
  4034d8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4034da:	f8c8 2000 	str.w	r2, [r8]
  4034de:	3301      	adds	r3, #1
  4034e0:	440c      	add	r4, r1
  4034e2:	2b07      	cmp	r3, #7
  4034e4:	f8c8 1004 	str.w	r1, [r8, #4]
  4034e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4034ea:	9326      	str	r3, [sp, #152]	; 0x98
  4034ec:	f300 839e 	bgt.w	403c2c <_svfprintf_r+0x1014>
  4034f0:	f108 0808 	add.w	r8, r8, #8
  4034f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034f6:	1e5e      	subs	r6, r3, #1
  4034f8:	2e00      	cmp	r6, #0
  4034fa:	f77f ad6d 	ble.w	402fd8 <_svfprintf_r+0x3c0>
  4034fe:	2e10      	cmp	r6, #16
  403500:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403502:	4d0a      	ldr	r5, [pc, #40]	; (40352c <_svfprintf_r+0x914>)
  403504:	f340 81f5 	ble.w	4038f2 <_svfprintf_r+0xcda>
  403508:	4622      	mov	r2, r4
  40350a:	2710      	movs	r7, #16
  40350c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403510:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403512:	e013      	b.n	40353c <_svfprintf_r+0x924>
  403514:	00407278 	.word	0x00407278
  403518:	00407264 	.word	0x00407264
  40351c:	7fefffff 	.word	0x7fefffff
  403520:	00407258 	.word	0x00407258
  403524:	00407254 	.word	0x00407254
  403528:	00407294 	.word	0x00407294
  40352c:	004072a8 	.word	0x004072a8
  403530:	f108 0808 	add.w	r8, r8, #8
  403534:	3e10      	subs	r6, #16
  403536:	2e10      	cmp	r6, #16
  403538:	f340 81da 	ble.w	4038f0 <_svfprintf_r+0xcd8>
  40353c:	3301      	adds	r3, #1
  40353e:	3210      	adds	r2, #16
  403540:	2b07      	cmp	r3, #7
  403542:	9227      	str	r2, [sp, #156]	; 0x9c
  403544:	9326      	str	r3, [sp, #152]	; 0x98
  403546:	e888 00a0 	stmia.w	r8, {r5, r7}
  40354a:	ddf1      	ble.n	403530 <_svfprintf_r+0x918>
  40354c:	aa25      	add	r2, sp, #148	; 0x94
  40354e:	4621      	mov	r1, r4
  403550:	4658      	mov	r0, fp
  403552:	f002 fcc3 	bl	405edc <__ssprint_r>
  403556:	2800      	cmp	r0, #0
  403558:	f47f ac30 	bne.w	402dbc <_svfprintf_r+0x1a4>
  40355c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40355e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403560:	46c8      	mov	r8, r9
  403562:	e7e7      	b.n	403534 <_svfprintf_r+0x91c>
  403564:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403566:	9a08      	ldr	r2, [sp, #32]
  403568:	1a9f      	subs	r7, r3, r2
  40356a:	2f00      	cmp	r7, #0
  40356c:	f77f ace5 	ble.w	402f3a <_svfprintf_r+0x322>
  403570:	2f10      	cmp	r7, #16
  403572:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403574:	4db6      	ldr	r5, [pc, #728]	; (403850 <_svfprintf_r+0xc38>)
  403576:	dd27      	ble.n	4035c8 <_svfprintf_r+0x9b0>
  403578:	4642      	mov	r2, r8
  40357a:	4621      	mov	r1, r4
  40357c:	46b0      	mov	r8, r6
  40357e:	f04f 0b10 	mov.w	fp, #16
  403582:	462e      	mov	r6, r5
  403584:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403586:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403588:	e004      	b.n	403594 <_svfprintf_r+0x97c>
  40358a:	3f10      	subs	r7, #16
  40358c:	2f10      	cmp	r7, #16
  40358e:	f102 0208 	add.w	r2, r2, #8
  403592:	dd15      	ble.n	4035c0 <_svfprintf_r+0x9a8>
  403594:	3301      	adds	r3, #1
  403596:	3110      	adds	r1, #16
  403598:	2b07      	cmp	r3, #7
  40359a:	9127      	str	r1, [sp, #156]	; 0x9c
  40359c:	9326      	str	r3, [sp, #152]	; 0x98
  40359e:	e882 0840 	stmia.w	r2, {r6, fp}
  4035a2:	ddf2      	ble.n	40358a <_svfprintf_r+0x972>
  4035a4:	aa25      	add	r2, sp, #148	; 0x94
  4035a6:	4629      	mov	r1, r5
  4035a8:	4620      	mov	r0, r4
  4035aa:	f002 fc97 	bl	405edc <__ssprint_r>
  4035ae:	2800      	cmp	r0, #0
  4035b0:	f47f ac04 	bne.w	402dbc <_svfprintf_r+0x1a4>
  4035b4:	3f10      	subs	r7, #16
  4035b6:	2f10      	cmp	r7, #16
  4035b8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4035ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035bc:	464a      	mov	r2, r9
  4035be:	dce9      	bgt.n	403594 <_svfprintf_r+0x97c>
  4035c0:	4635      	mov	r5, r6
  4035c2:	460c      	mov	r4, r1
  4035c4:	4646      	mov	r6, r8
  4035c6:	4690      	mov	r8, r2
  4035c8:	3301      	adds	r3, #1
  4035ca:	443c      	add	r4, r7
  4035cc:	2b07      	cmp	r3, #7
  4035ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4035d0:	9326      	str	r3, [sp, #152]	; 0x98
  4035d2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4035d6:	f300 8232 	bgt.w	403a3e <_svfprintf_r+0xe26>
  4035da:	f108 0808 	add.w	r8, r8, #8
  4035de:	e4ac      	b.n	402f3a <_svfprintf_r+0x322>
  4035e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4035e2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4035e4:	2b01      	cmp	r3, #1
  4035e6:	f340 81fe 	ble.w	4039e6 <_svfprintf_r+0xdce>
  4035ea:	3701      	adds	r7, #1
  4035ec:	3401      	adds	r4, #1
  4035ee:	2301      	movs	r3, #1
  4035f0:	2f07      	cmp	r7, #7
  4035f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4035f4:	9726      	str	r7, [sp, #152]	; 0x98
  4035f6:	f8c8 6000 	str.w	r6, [r8]
  4035fa:	f8c8 3004 	str.w	r3, [r8, #4]
  4035fe:	f300 8203 	bgt.w	403a08 <_svfprintf_r+0xdf0>
  403602:	f108 0808 	add.w	r8, r8, #8
  403606:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403608:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40360a:	f8c8 3000 	str.w	r3, [r8]
  40360e:	3701      	adds	r7, #1
  403610:	4414      	add	r4, r2
  403612:	2f07      	cmp	r7, #7
  403614:	9427      	str	r4, [sp, #156]	; 0x9c
  403616:	9726      	str	r7, [sp, #152]	; 0x98
  403618:	f8c8 2004 	str.w	r2, [r8, #4]
  40361c:	f300 8200 	bgt.w	403a20 <_svfprintf_r+0xe08>
  403620:	f108 0808 	add.w	r8, r8, #8
  403624:	a815      	add	r0, sp, #84	; 0x54
  403626:	c80d      	ldmia	r0, {r0, r2, r3}
  403628:	9914      	ldr	r1, [sp, #80]	; 0x50
  40362a:	f7ff f827 	bl	40267c <__aeabi_dcmpeq>
  40362e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403630:	2800      	cmp	r0, #0
  403632:	f040 8101 	bne.w	403838 <_svfprintf_r+0xc20>
  403636:	3b01      	subs	r3, #1
  403638:	3701      	adds	r7, #1
  40363a:	3601      	adds	r6, #1
  40363c:	441c      	add	r4, r3
  40363e:	2f07      	cmp	r7, #7
  403640:	9726      	str	r7, [sp, #152]	; 0x98
  403642:	9427      	str	r4, [sp, #156]	; 0x9c
  403644:	f8c8 6000 	str.w	r6, [r8]
  403648:	f8c8 3004 	str.w	r3, [r8, #4]
  40364c:	f300 8127 	bgt.w	40389e <_svfprintf_r+0xc86>
  403650:	f108 0808 	add.w	r8, r8, #8
  403654:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403656:	f8c8 2004 	str.w	r2, [r8, #4]
  40365a:	3701      	adds	r7, #1
  40365c:	4414      	add	r4, r2
  40365e:	ab21      	add	r3, sp, #132	; 0x84
  403660:	2f07      	cmp	r7, #7
  403662:	9427      	str	r4, [sp, #156]	; 0x9c
  403664:	9726      	str	r7, [sp, #152]	; 0x98
  403666:	f8c8 3000 	str.w	r3, [r8]
  40366a:	f77f acb3 	ble.w	402fd4 <_svfprintf_r+0x3bc>
  40366e:	aa25      	add	r2, sp, #148	; 0x94
  403670:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403672:	980c      	ldr	r0, [sp, #48]	; 0x30
  403674:	f002 fc32 	bl	405edc <__ssprint_r>
  403678:	2800      	cmp	r0, #0
  40367a:	f47f ab9f 	bne.w	402dbc <_svfprintf_r+0x1a4>
  40367e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403680:	46c8      	mov	r8, r9
  403682:	e4a9      	b.n	402fd8 <_svfprintf_r+0x3c0>
  403684:	aa25      	add	r2, sp, #148	; 0x94
  403686:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403688:	980c      	ldr	r0, [sp, #48]	; 0x30
  40368a:	f002 fc27 	bl	405edc <__ssprint_r>
  40368e:	2800      	cmp	r0, #0
  403690:	f43f aceb 	beq.w	40306a <_svfprintf_r+0x452>
  403694:	f7ff bb92 	b.w	402dbc <_svfprintf_r+0x1a4>
  403698:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40369c:	2b01      	cmp	r3, #1
  40369e:	f000 8134 	beq.w	40390a <_svfprintf_r+0xcf2>
  4036a2:	2b02      	cmp	r3, #2
  4036a4:	d125      	bne.n	4036f2 <_svfprintf_r+0xada>
  4036a6:	f8cd b01c 	str.w	fp, [sp, #28]
  4036aa:	2400      	movs	r4, #0
  4036ac:	2500      	movs	r5, #0
  4036ae:	e61e      	b.n	4032ee <_svfprintf_r+0x6d6>
  4036b0:	aa25      	add	r2, sp, #148	; 0x94
  4036b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036b6:	f002 fc11 	bl	405edc <__ssprint_r>
  4036ba:	2800      	cmp	r0, #0
  4036bc:	f47f ab7e 	bne.w	402dbc <_svfprintf_r+0x1a4>
  4036c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036c2:	46c8      	mov	r8, r9
  4036c4:	e475      	b.n	402fb2 <_svfprintf_r+0x39a>
  4036c6:	aa25      	add	r2, sp, #148	; 0x94
  4036c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036cc:	f002 fc06 	bl	405edc <__ssprint_r>
  4036d0:	2800      	cmp	r0, #0
  4036d2:	f47f ab73 	bne.w	402dbc <_svfprintf_r+0x1a4>
  4036d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036d8:	46c8      	mov	r8, r9
  4036da:	e41b      	b.n	402f14 <_svfprintf_r+0x2fc>
  4036dc:	aa25      	add	r2, sp, #148	; 0x94
  4036de:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036e0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036e2:	f002 fbfb 	bl	405edc <__ssprint_r>
  4036e6:	2800      	cmp	r0, #0
  4036e8:	f47f ab68 	bne.w	402dbc <_svfprintf_r+0x1a4>
  4036ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036ee:	46c8      	mov	r8, r9
  4036f0:	e420      	b.n	402f34 <_svfprintf_r+0x31c>
  4036f2:	f8cd b01c 	str.w	fp, [sp, #28]
  4036f6:	2400      	movs	r4, #0
  4036f8:	2500      	movs	r5, #0
  4036fa:	4649      	mov	r1, r9
  4036fc:	e000      	b.n	403700 <_svfprintf_r+0xae8>
  4036fe:	4631      	mov	r1, r6
  403700:	08e2      	lsrs	r2, r4, #3
  403702:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403706:	08e8      	lsrs	r0, r5, #3
  403708:	f004 0307 	and.w	r3, r4, #7
  40370c:	4605      	mov	r5, r0
  40370e:	4614      	mov	r4, r2
  403710:	3330      	adds	r3, #48	; 0x30
  403712:	ea54 0205 	orrs.w	r2, r4, r5
  403716:	f801 3c01 	strb.w	r3, [r1, #-1]
  40371a:	f101 36ff 	add.w	r6, r1, #4294967295
  40371e:	d1ee      	bne.n	4036fe <_svfprintf_r+0xae6>
  403720:	9a07      	ldr	r2, [sp, #28]
  403722:	07d2      	lsls	r2, r2, #31
  403724:	f57f adf3 	bpl.w	40330e <_svfprintf_r+0x6f6>
  403728:	2b30      	cmp	r3, #48	; 0x30
  40372a:	f43f adf0 	beq.w	40330e <_svfprintf_r+0x6f6>
  40372e:	3902      	subs	r1, #2
  403730:	2330      	movs	r3, #48	; 0x30
  403732:	f806 3c01 	strb.w	r3, [r6, #-1]
  403736:	eba9 0301 	sub.w	r3, r9, r1
  40373a:	930e      	str	r3, [sp, #56]	; 0x38
  40373c:	460e      	mov	r6, r1
  40373e:	f7ff bb7b 	b.w	402e38 <_svfprintf_r+0x220>
  403742:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403744:	2900      	cmp	r1, #0
  403746:	f340 822e 	ble.w	403ba6 <_svfprintf_r+0xf8e>
  40374a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40374c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40374e:	4293      	cmp	r3, r2
  403750:	bfa8      	it	ge
  403752:	4613      	movge	r3, r2
  403754:	2b00      	cmp	r3, #0
  403756:	461f      	mov	r7, r3
  403758:	dd0d      	ble.n	403776 <_svfprintf_r+0xb5e>
  40375a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40375c:	f8c8 6000 	str.w	r6, [r8]
  403760:	3301      	adds	r3, #1
  403762:	443c      	add	r4, r7
  403764:	2b07      	cmp	r3, #7
  403766:	9427      	str	r4, [sp, #156]	; 0x9c
  403768:	f8c8 7004 	str.w	r7, [r8, #4]
  40376c:	9326      	str	r3, [sp, #152]	; 0x98
  40376e:	f300 831f 	bgt.w	403db0 <_svfprintf_r+0x1198>
  403772:	f108 0808 	add.w	r8, r8, #8
  403776:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403778:	2f00      	cmp	r7, #0
  40377a:	bfa8      	it	ge
  40377c:	1bdb      	subge	r3, r3, r7
  40377e:	2b00      	cmp	r3, #0
  403780:	461f      	mov	r7, r3
  403782:	f340 80d6 	ble.w	403932 <_svfprintf_r+0xd1a>
  403786:	2f10      	cmp	r7, #16
  403788:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40378a:	4d31      	ldr	r5, [pc, #196]	; (403850 <_svfprintf_r+0xc38>)
  40378c:	f340 81ed 	ble.w	403b6a <_svfprintf_r+0xf52>
  403790:	4642      	mov	r2, r8
  403792:	4621      	mov	r1, r4
  403794:	46b0      	mov	r8, r6
  403796:	f04f 0b10 	mov.w	fp, #16
  40379a:	462e      	mov	r6, r5
  40379c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40379e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4037a0:	e004      	b.n	4037ac <_svfprintf_r+0xb94>
  4037a2:	3208      	adds	r2, #8
  4037a4:	3f10      	subs	r7, #16
  4037a6:	2f10      	cmp	r7, #16
  4037a8:	f340 81db 	ble.w	403b62 <_svfprintf_r+0xf4a>
  4037ac:	3301      	adds	r3, #1
  4037ae:	3110      	adds	r1, #16
  4037b0:	2b07      	cmp	r3, #7
  4037b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4037b4:	9326      	str	r3, [sp, #152]	; 0x98
  4037b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4037ba:	ddf2      	ble.n	4037a2 <_svfprintf_r+0xb8a>
  4037bc:	aa25      	add	r2, sp, #148	; 0x94
  4037be:	4629      	mov	r1, r5
  4037c0:	4620      	mov	r0, r4
  4037c2:	f002 fb8b 	bl	405edc <__ssprint_r>
  4037c6:	2800      	cmp	r0, #0
  4037c8:	f47f aaf8 	bne.w	402dbc <_svfprintf_r+0x1a4>
  4037cc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4037ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037d0:	464a      	mov	r2, r9
  4037d2:	e7e7      	b.n	4037a4 <_svfprintf_r+0xb8c>
  4037d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037d6:	930e      	str	r3, [sp, #56]	; 0x38
  4037d8:	464e      	mov	r6, r9
  4037da:	f7ff bb2d 	b.w	402e38 <_svfprintf_r+0x220>
  4037de:	2d00      	cmp	r5, #0
  4037e0:	bf08      	it	eq
  4037e2:	2c0a      	cmpeq	r4, #10
  4037e4:	f0c0 808f 	bcc.w	403906 <_svfprintf_r+0xcee>
  4037e8:	464e      	mov	r6, r9
  4037ea:	4620      	mov	r0, r4
  4037ec:	4629      	mov	r1, r5
  4037ee:	220a      	movs	r2, #10
  4037f0:	2300      	movs	r3, #0
  4037f2:	f7fe ffed 	bl	4027d0 <__aeabi_uldivmod>
  4037f6:	3230      	adds	r2, #48	; 0x30
  4037f8:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4037fc:	4620      	mov	r0, r4
  4037fe:	4629      	mov	r1, r5
  403800:	2300      	movs	r3, #0
  403802:	220a      	movs	r2, #10
  403804:	f7fe ffe4 	bl	4027d0 <__aeabi_uldivmod>
  403808:	4604      	mov	r4, r0
  40380a:	460d      	mov	r5, r1
  40380c:	ea54 0305 	orrs.w	r3, r4, r5
  403810:	d1eb      	bne.n	4037ea <_svfprintf_r+0xbd2>
  403812:	eba9 0306 	sub.w	r3, r9, r6
  403816:	930e      	str	r3, [sp, #56]	; 0x38
  403818:	f7ff bb0e 	b.w	402e38 <_svfprintf_r+0x220>
  40381c:	aa25      	add	r2, sp, #148	; 0x94
  40381e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403820:	980c      	ldr	r0, [sp, #48]	; 0x30
  403822:	f002 fb5b 	bl	405edc <__ssprint_r>
  403826:	2800      	cmp	r0, #0
  403828:	f47f aac8 	bne.w	402dbc <_svfprintf_r+0x1a4>
  40382c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403830:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403832:	46c8      	mov	r8, r9
  403834:	f7ff bb5e 	b.w	402ef4 <_svfprintf_r+0x2dc>
  403838:	1e5e      	subs	r6, r3, #1
  40383a:	2e00      	cmp	r6, #0
  40383c:	f77f af0a 	ble.w	403654 <_svfprintf_r+0xa3c>
  403840:	2e10      	cmp	r6, #16
  403842:	4d03      	ldr	r5, [pc, #12]	; (403850 <_svfprintf_r+0xc38>)
  403844:	dd22      	ble.n	40388c <_svfprintf_r+0xc74>
  403846:	4622      	mov	r2, r4
  403848:	f04f 0b10 	mov.w	fp, #16
  40384c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40384e:	e006      	b.n	40385e <_svfprintf_r+0xc46>
  403850:	004072a8 	.word	0x004072a8
  403854:	3e10      	subs	r6, #16
  403856:	2e10      	cmp	r6, #16
  403858:	f108 0808 	add.w	r8, r8, #8
  40385c:	dd15      	ble.n	40388a <_svfprintf_r+0xc72>
  40385e:	3701      	adds	r7, #1
  403860:	3210      	adds	r2, #16
  403862:	2f07      	cmp	r7, #7
  403864:	9227      	str	r2, [sp, #156]	; 0x9c
  403866:	9726      	str	r7, [sp, #152]	; 0x98
  403868:	e888 0820 	stmia.w	r8, {r5, fp}
  40386c:	ddf2      	ble.n	403854 <_svfprintf_r+0xc3c>
  40386e:	aa25      	add	r2, sp, #148	; 0x94
  403870:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403872:	4620      	mov	r0, r4
  403874:	f002 fb32 	bl	405edc <__ssprint_r>
  403878:	2800      	cmp	r0, #0
  40387a:	f47f aa9f 	bne.w	402dbc <_svfprintf_r+0x1a4>
  40387e:	3e10      	subs	r6, #16
  403880:	2e10      	cmp	r6, #16
  403882:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403884:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403886:	46c8      	mov	r8, r9
  403888:	dce9      	bgt.n	40385e <_svfprintf_r+0xc46>
  40388a:	4614      	mov	r4, r2
  40388c:	3701      	adds	r7, #1
  40388e:	4434      	add	r4, r6
  403890:	2f07      	cmp	r7, #7
  403892:	9427      	str	r4, [sp, #156]	; 0x9c
  403894:	9726      	str	r7, [sp, #152]	; 0x98
  403896:	e888 0060 	stmia.w	r8, {r5, r6}
  40389a:	f77f aed9 	ble.w	403650 <_svfprintf_r+0xa38>
  40389e:	aa25      	add	r2, sp, #148	; 0x94
  4038a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038a2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038a4:	f002 fb1a 	bl	405edc <__ssprint_r>
  4038a8:	2800      	cmp	r0, #0
  4038aa:	f47f aa87 	bne.w	402dbc <_svfprintf_r+0x1a4>
  4038ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038b0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4038b2:	46c8      	mov	r8, r9
  4038b4:	e6ce      	b.n	403654 <_svfprintf_r+0xa3c>
  4038b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038b8:	6814      	ldr	r4, [r2, #0]
  4038ba:	4613      	mov	r3, r2
  4038bc:	3304      	adds	r3, #4
  4038be:	17e5      	asrs	r5, r4, #31
  4038c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4038c2:	4622      	mov	r2, r4
  4038c4:	462b      	mov	r3, r5
  4038c6:	e4fa      	b.n	4032be <_svfprintf_r+0x6a6>
  4038c8:	3204      	adds	r2, #4
  4038ca:	681c      	ldr	r4, [r3, #0]
  4038cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4038ce:	2301      	movs	r3, #1
  4038d0:	2500      	movs	r5, #0
  4038d2:	f7ff ba94 	b.w	402dfe <_svfprintf_r+0x1e6>
  4038d6:	681c      	ldr	r4, [r3, #0]
  4038d8:	3304      	adds	r3, #4
  4038da:	930f      	str	r3, [sp, #60]	; 0x3c
  4038dc:	2500      	movs	r5, #0
  4038de:	e421      	b.n	403124 <_svfprintf_r+0x50c>
  4038e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4038e2:	460a      	mov	r2, r1
  4038e4:	3204      	adds	r2, #4
  4038e6:	680c      	ldr	r4, [r1, #0]
  4038e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4038ea:	2500      	movs	r5, #0
  4038ec:	f7ff ba87 	b.w	402dfe <_svfprintf_r+0x1e6>
  4038f0:	4614      	mov	r4, r2
  4038f2:	3301      	adds	r3, #1
  4038f4:	4434      	add	r4, r6
  4038f6:	2b07      	cmp	r3, #7
  4038f8:	9427      	str	r4, [sp, #156]	; 0x9c
  4038fa:	9326      	str	r3, [sp, #152]	; 0x98
  4038fc:	e888 0060 	stmia.w	r8, {r5, r6}
  403900:	f77f ab68 	ble.w	402fd4 <_svfprintf_r+0x3bc>
  403904:	e6b3      	b.n	40366e <_svfprintf_r+0xa56>
  403906:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40390a:	f8cd b01c 	str.w	fp, [sp, #28]
  40390e:	ae42      	add	r6, sp, #264	; 0x108
  403910:	3430      	adds	r4, #48	; 0x30
  403912:	2301      	movs	r3, #1
  403914:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403918:	930e      	str	r3, [sp, #56]	; 0x38
  40391a:	f7ff ba8d 	b.w	402e38 <_svfprintf_r+0x220>
  40391e:	aa25      	add	r2, sp, #148	; 0x94
  403920:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403922:	980c      	ldr	r0, [sp, #48]	; 0x30
  403924:	f002 fada 	bl	405edc <__ssprint_r>
  403928:	2800      	cmp	r0, #0
  40392a:	f47f aa47 	bne.w	402dbc <_svfprintf_r+0x1a4>
  40392e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403930:	46c8      	mov	r8, r9
  403932:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403934:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403936:	429a      	cmp	r2, r3
  403938:	db44      	blt.n	4039c4 <_svfprintf_r+0xdac>
  40393a:	9b07      	ldr	r3, [sp, #28]
  40393c:	07d9      	lsls	r1, r3, #31
  40393e:	d441      	bmi.n	4039c4 <_svfprintf_r+0xdac>
  403940:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403942:	9812      	ldr	r0, [sp, #72]	; 0x48
  403944:	1a9a      	subs	r2, r3, r2
  403946:	1a1d      	subs	r5, r3, r0
  403948:	4295      	cmp	r5, r2
  40394a:	bfa8      	it	ge
  40394c:	4615      	movge	r5, r2
  40394e:	2d00      	cmp	r5, #0
  403950:	dd0e      	ble.n	403970 <_svfprintf_r+0xd58>
  403952:	9926      	ldr	r1, [sp, #152]	; 0x98
  403954:	f8c8 5004 	str.w	r5, [r8, #4]
  403958:	3101      	adds	r1, #1
  40395a:	4406      	add	r6, r0
  40395c:	442c      	add	r4, r5
  40395e:	2907      	cmp	r1, #7
  403960:	f8c8 6000 	str.w	r6, [r8]
  403964:	9427      	str	r4, [sp, #156]	; 0x9c
  403966:	9126      	str	r1, [sp, #152]	; 0x98
  403968:	f300 823b 	bgt.w	403de2 <_svfprintf_r+0x11ca>
  40396c:	f108 0808 	add.w	r8, r8, #8
  403970:	2d00      	cmp	r5, #0
  403972:	bfac      	ite	ge
  403974:	1b56      	subge	r6, r2, r5
  403976:	4616      	movlt	r6, r2
  403978:	2e00      	cmp	r6, #0
  40397a:	f77f ab2d 	ble.w	402fd8 <_svfprintf_r+0x3c0>
  40397e:	2e10      	cmp	r6, #16
  403980:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403982:	4db0      	ldr	r5, [pc, #704]	; (403c44 <_svfprintf_r+0x102c>)
  403984:	ddb5      	ble.n	4038f2 <_svfprintf_r+0xcda>
  403986:	4622      	mov	r2, r4
  403988:	2710      	movs	r7, #16
  40398a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40398e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403990:	e004      	b.n	40399c <_svfprintf_r+0xd84>
  403992:	f108 0808 	add.w	r8, r8, #8
  403996:	3e10      	subs	r6, #16
  403998:	2e10      	cmp	r6, #16
  40399a:	dda9      	ble.n	4038f0 <_svfprintf_r+0xcd8>
  40399c:	3301      	adds	r3, #1
  40399e:	3210      	adds	r2, #16
  4039a0:	2b07      	cmp	r3, #7
  4039a2:	9227      	str	r2, [sp, #156]	; 0x9c
  4039a4:	9326      	str	r3, [sp, #152]	; 0x98
  4039a6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4039aa:	ddf2      	ble.n	403992 <_svfprintf_r+0xd7a>
  4039ac:	aa25      	add	r2, sp, #148	; 0x94
  4039ae:	4621      	mov	r1, r4
  4039b0:	4658      	mov	r0, fp
  4039b2:	f002 fa93 	bl	405edc <__ssprint_r>
  4039b6:	2800      	cmp	r0, #0
  4039b8:	f47f aa00 	bne.w	402dbc <_svfprintf_r+0x1a4>
  4039bc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4039be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039c0:	46c8      	mov	r8, r9
  4039c2:	e7e8      	b.n	403996 <_svfprintf_r+0xd7e>
  4039c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039c6:	9819      	ldr	r0, [sp, #100]	; 0x64
  4039c8:	991a      	ldr	r1, [sp, #104]	; 0x68
  4039ca:	f8c8 1000 	str.w	r1, [r8]
  4039ce:	3301      	adds	r3, #1
  4039d0:	4404      	add	r4, r0
  4039d2:	2b07      	cmp	r3, #7
  4039d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4039d6:	f8c8 0004 	str.w	r0, [r8, #4]
  4039da:	9326      	str	r3, [sp, #152]	; 0x98
  4039dc:	f300 81f5 	bgt.w	403dca <_svfprintf_r+0x11b2>
  4039e0:	f108 0808 	add.w	r8, r8, #8
  4039e4:	e7ac      	b.n	403940 <_svfprintf_r+0xd28>
  4039e6:	9b07      	ldr	r3, [sp, #28]
  4039e8:	07da      	lsls	r2, r3, #31
  4039ea:	f53f adfe 	bmi.w	4035ea <_svfprintf_r+0x9d2>
  4039ee:	3701      	adds	r7, #1
  4039f0:	3401      	adds	r4, #1
  4039f2:	2301      	movs	r3, #1
  4039f4:	2f07      	cmp	r7, #7
  4039f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4039f8:	9726      	str	r7, [sp, #152]	; 0x98
  4039fa:	f8c8 6000 	str.w	r6, [r8]
  4039fe:	f8c8 3004 	str.w	r3, [r8, #4]
  403a02:	f77f ae25 	ble.w	403650 <_svfprintf_r+0xa38>
  403a06:	e74a      	b.n	40389e <_svfprintf_r+0xc86>
  403a08:	aa25      	add	r2, sp, #148	; 0x94
  403a0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a0e:	f002 fa65 	bl	405edc <__ssprint_r>
  403a12:	2800      	cmp	r0, #0
  403a14:	f47f a9d2 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403a18:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a1a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403a1c:	46c8      	mov	r8, r9
  403a1e:	e5f2      	b.n	403606 <_svfprintf_r+0x9ee>
  403a20:	aa25      	add	r2, sp, #148	; 0x94
  403a22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a24:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a26:	f002 fa59 	bl	405edc <__ssprint_r>
  403a2a:	2800      	cmp	r0, #0
  403a2c:	f47f a9c6 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403a30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a32:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403a34:	46c8      	mov	r8, r9
  403a36:	e5f5      	b.n	403624 <_svfprintf_r+0xa0c>
  403a38:	464e      	mov	r6, r9
  403a3a:	f7ff b9fd 	b.w	402e38 <_svfprintf_r+0x220>
  403a3e:	aa25      	add	r2, sp, #148	; 0x94
  403a40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a42:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a44:	f002 fa4a 	bl	405edc <__ssprint_r>
  403a48:	2800      	cmp	r0, #0
  403a4a:	f47f a9b7 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403a4e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a50:	46c8      	mov	r8, r9
  403a52:	f7ff ba72 	b.w	402f3a <_svfprintf_r+0x322>
  403a56:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403a58:	4622      	mov	r2, r4
  403a5a:	4620      	mov	r0, r4
  403a5c:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403a5e:	4623      	mov	r3, r4
  403a60:	4621      	mov	r1, r4
  403a62:	f002 feaf 	bl	4067c4 <__aeabi_dcmpun>
  403a66:	2800      	cmp	r0, #0
  403a68:	f040 8286 	bne.w	403f78 <_svfprintf_r+0x1360>
  403a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a6e:	3301      	adds	r3, #1
  403a70:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403a72:	f023 0320 	bic.w	r3, r3, #32
  403a76:	930e      	str	r3, [sp, #56]	; 0x38
  403a78:	f000 81e2 	beq.w	403e40 <_svfprintf_r+0x1228>
  403a7c:	2b47      	cmp	r3, #71	; 0x47
  403a7e:	f000 811e 	beq.w	403cbe <_svfprintf_r+0x10a6>
  403a82:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403a86:	9307      	str	r3, [sp, #28]
  403a88:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403a8a:	1e1f      	subs	r7, r3, #0
  403a8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403a8e:	9308      	str	r3, [sp, #32]
  403a90:	bfbb      	ittet	lt
  403a92:	463b      	movlt	r3, r7
  403a94:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403a98:	2300      	movge	r3, #0
  403a9a:	232d      	movlt	r3, #45	; 0x2d
  403a9c:	9310      	str	r3, [sp, #64]	; 0x40
  403a9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403aa0:	2b66      	cmp	r3, #102	; 0x66
  403aa2:	f000 81bb 	beq.w	403e1c <_svfprintf_r+0x1204>
  403aa6:	2b46      	cmp	r3, #70	; 0x46
  403aa8:	f000 80df 	beq.w	403c6a <_svfprintf_r+0x1052>
  403aac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403aae:	9a08      	ldr	r2, [sp, #32]
  403ab0:	2b45      	cmp	r3, #69	; 0x45
  403ab2:	bf0c      	ite	eq
  403ab4:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403ab6:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403ab8:	a823      	add	r0, sp, #140	; 0x8c
  403aba:	a920      	add	r1, sp, #128	; 0x80
  403abc:	bf08      	it	eq
  403abe:	1c5d      	addeq	r5, r3, #1
  403ac0:	9004      	str	r0, [sp, #16]
  403ac2:	9103      	str	r1, [sp, #12]
  403ac4:	a81f      	add	r0, sp, #124	; 0x7c
  403ac6:	2102      	movs	r1, #2
  403ac8:	463b      	mov	r3, r7
  403aca:	9002      	str	r0, [sp, #8]
  403acc:	9501      	str	r5, [sp, #4]
  403ace:	9100      	str	r1, [sp, #0]
  403ad0:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ad2:	f000 fb75 	bl	4041c0 <_dtoa_r>
  403ad6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ad8:	2b67      	cmp	r3, #103	; 0x67
  403ada:	4606      	mov	r6, r0
  403adc:	f040 81e0 	bne.w	403ea0 <_svfprintf_r+0x1288>
  403ae0:	f01b 0f01 	tst.w	fp, #1
  403ae4:	f000 8246 	beq.w	403f74 <_svfprintf_r+0x135c>
  403ae8:	1974      	adds	r4, r6, r5
  403aea:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403aec:	9808      	ldr	r0, [sp, #32]
  403aee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403af0:	4639      	mov	r1, r7
  403af2:	f7fe fdc3 	bl	40267c <__aeabi_dcmpeq>
  403af6:	2800      	cmp	r0, #0
  403af8:	f040 8165 	bne.w	403dc6 <_svfprintf_r+0x11ae>
  403afc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403afe:	42a3      	cmp	r3, r4
  403b00:	d206      	bcs.n	403b10 <_svfprintf_r+0xef8>
  403b02:	2130      	movs	r1, #48	; 0x30
  403b04:	1c5a      	adds	r2, r3, #1
  403b06:	9223      	str	r2, [sp, #140]	; 0x8c
  403b08:	7019      	strb	r1, [r3, #0]
  403b0a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403b0c:	429c      	cmp	r4, r3
  403b0e:	d8f9      	bhi.n	403b04 <_svfprintf_r+0xeec>
  403b10:	1b9b      	subs	r3, r3, r6
  403b12:	9313      	str	r3, [sp, #76]	; 0x4c
  403b14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b16:	2b47      	cmp	r3, #71	; 0x47
  403b18:	f000 80e9 	beq.w	403cee <_svfprintf_r+0x10d6>
  403b1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b1e:	2b65      	cmp	r3, #101	; 0x65
  403b20:	f340 81cd 	ble.w	403ebe <_svfprintf_r+0x12a6>
  403b24:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b26:	2b66      	cmp	r3, #102	; 0x66
  403b28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403b2a:	9312      	str	r3, [sp, #72]	; 0x48
  403b2c:	f000 819e 	beq.w	403e6c <_svfprintf_r+0x1254>
  403b30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b32:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403b34:	4619      	mov	r1, r3
  403b36:	4291      	cmp	r1, r2
  403b38:	f300 818a 	bgt.w	403e50 <_svfprintf_r+0x1238>
  403b3c:	f01b 0f01 	tst.w	fp, #1
  403b40:	f040 8213 	bne.w	403f6a <_svfprintf_r+0x1352>
  403b44:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403b48:	9308      	str	r3, [sp, #32]
  403b4a:	2367      	movs	r3, #103	; 0x67
  403b4c:	920e      	str	r2, [sp, #56]	; 0x38
  403b4e:	9311      	str	r3, [sp, #68]	; 0x44
  403b50:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403b52:	2b00      	cmp	r3, #0
  403b54:	f040 80c4 	bne.w	403ce0 <_svfprintf_r+0x10c8>
  403b58:	930a      	str	r3, [sp, #40]	; 0x28
  403b5a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403b5e:	f7ff b973 	b.w	402e48 <_svfprintf_r+0x230>
  403b62:	4635      	mov	r5, r6
  403b64:	460c      	mov	r4, r1
  403b66:	4646      	mov	r6, r8
  403b68:	4690      	mov	r8, r2
  403b6a:	3301      	adds	r3, #1
  403b6c:	443c      	add	r4, r7
  403b6e:	2b07      	cmp	r3, #7
  403b70:	9427      	str	r4, [sp, #156]	; 0x9c
  403b72:	9326      	str	r3, [sp, #152]	; 0x98
  403b74:	e888 00a0 	stmia.w	r8, {r5, r7}
  403b78:	f73f aed1 	bgt.w	40391e <_svfprintf_r+0xd06>
  403b7c:	f108 0808 	add.w	r8, r8, #8
  403b80:	e6d7      	b.n	403932 <_svfprintf_r+0xd1a>
  403b82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403b84:	6813      	ldr	r3, [r2, #0]
  403b86:	3204      	adds	r2, #4
  403b88:	920f      	str	r2, [sp, #60]	; 0x3c
  403b8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403b8c:	601a      	str	r2, [r3, #0]
  403b8e:	f7ff b86a 	b.w	402c66 <_svfprintf_r+0x4e>
  403b92:	aa25      	add	r2, sp, #148	; 0x94
  403b94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b96:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b98:	f002 f9a0 	bl	405edc <__ssprint_r>
  403b9c:	2800      	cmp	r0, #0
  403b9e:	f47f a90d 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403ba2:	46c8      	mov	r8, r9
  403ba4:	e48d      	b.n	4034c2 <_svfprintf_r+0x8aa>
  403ba6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ba8:	4a27      	ldr	r2, [pc, #156]	; (403c48 <_svfprintf_r+0x1030>)
  403baa:	f8c8 2000 	str.w	r2, [r8]
  403bae:	3301      	adds	r3, #1
  403bb0:	3401      	adds	r4, #1
  403bb2:	2201      	movs	r2, #1
  403bb4:	2b07      	cmp	r3, #7
  403bb6:	9427      	str	r4, [sp, #156]	; 0x9c
  403bb8:	9326      	str	r3, [sp, #152]	; 0x98
  403bba:	f8c8 2004 	str.w	r2, [r8, #4]
  403bbe:	dc72      	bgt.n	403ca6 <_svfprintf_r+0x108e>
  403bc0:	f108 0808 	add.w	r8, r8, #8
  403bc4:	b929      	cbnz	r1, 403bd2 <_svfprintf_r+0xfba>
  403bc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403bc8:	b91b      	cbnz	r3, 403bd2 <_svfprintf_r+0xfba>
  403bca:	9b07      	ldr	r3, [sp, #28]
  403bcc:	07d8      	lsls	r0, r3, #31
  403bce:	f57f aa03 	bpl.w	402fd8 <_svfprintf_r+0x3c0>
  403bd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bd4:	9819      	ldr	r0, [sp, #100]	; 0x64
  403bd6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403bd8:	f8c8 2000 	str.w	r2, [r8]
  403bdc:	3301      	adds	r3, #1
  403bde:	4602      	mov	r2, r0
  403be0:	4422      	add	r2, r4
  403be2:	2b07      	cmp	r3, #7
  403be4:	9227      	str	r2, [sp, #156]	; 0x9c
  403be6:	f8c8 0004 	str.w	r0, [r8, #4]
  403bea:	9326      	str	r3, [sp, #152]	; 0x98
  403bec:	f300 818d 	bgt.w	403f0a <_svfprintf_r+0x12f2>
  403bf0:	f108 0808 	add.w	r8, r8, #8
  403bf4:	2900      	cmp	r1, #0
  403bf6:	f2c0 8165 	blt.w	403ec4 <_svfprintf_r+0x12ac>
  403bfa:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403bfc:	f8c8 6000 	str.w	r6, [r8]
  403c00:	3301      	adds	r3, #1
  403c02:	188c      	adds	r4, r1, r2
  403c04:	2b07      	cmp	r3, #7
  403c06:	9427      	str	r4, [sp, #156]	; 0x9c
  403c08:	9326      	str	r3, [sp, #152]	; 0x98
  403c0a:	f8c8 1004 	str.w	r1, [r8, #4]
  403c0e:	f77f a9e1 	ble.w	402fd4 <_svfprintf_r+0x3bc>
  403c12:	e52c      	b.n	40366e <_svfprintf_r+0xa56>
  403c14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403c16:	9909      	ldr	r1, [sp, #36]	; 0x24
  403c18:	6813      	ldr	r3, [r2, #0]
  403c1a:	17cd      	asrs	r5, r1, #31
  403c1c:	4608      	mov	r0, r1
  403c1e:	3204      	adds	r2, #4
  403c20:	4629      	mov	r1, r5
  403c22:	920f      	str	r2, [sp, #60]	; 0x3c
  403c24:	e9c3 0100 	strd	r0, r1, [r3]
  403c28:	f7ff b81d 	b.w	402c66 <_svfprintf_r+0x4e>
  403c2c:	aa25      	add	r2, sp, #148	; 0x94
  403c2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c30:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c32:	f002 f953 	bl	405edc <__ssprint_r>
  403c36:	2800      	cmp	r0, #0
  403c38:	f47f a8c0 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403c3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c3e:	46c8      	mov	r8, r9
  403c40:	e458      	b.n	4034f4 <_svfprintf_r+0x8dc>
  403c42:	bf00      	nop
  403c44:	004072a8 	.word	0x004072a8
  403c48:	00407294 	.word	0x00407294
  403c4c:	2140      	movs	r1, #64	; 0x40
  403c4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c50:	f001 fa0c 	bl	40506c <_malloc_r>
  403c54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c56:	6010      	str	r0, [r2, #0]
  403c58:	6110      	str	r0, [r2, #16]
  403c5a:	2800      	cmp	r0, #0
  403c5c:	f000 81f2 	beq.w	404044 <_svfprintf_r+0x142c>
  403c60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c62:	2340      	movs	r3, #64	; 0x40
  403c64:	6153      	str	r3, [r2, #20]
  403c66:	f7fe bfee 	b.w	402c46 <_svfprintf_r+0x2e>
  403c6a:	a823      	add	r0, sp, #140	; 0x8c
  403c6c:	a920      	add	r1, sp, #128	; 0x80
  403c6e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403c70:	9004      	str	r0, [sp, #16]
  403c72:	9103      	str	r1, [sp, #12]
  403c74:	a81f      	add	r0, sp, #124	; 0x7c
  403c76:	2103      	movs	r1, #3
  403c78:	9002      	str	r0, [sp, #8]
  403c7a:	9a08      	ldr	r2, [sp, #32]
  403c7c:	9401      	str	r4, [sp, #4]
  403c7e:	463b      	mov	r3, r7
  403c80:	9100      	str	r1, [sp, #0]
  403c82:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c84:	f000 fa9c 	bl	4041c0 <_dtoa_r>
  403c88:	4625      	mov	r5, r4
  403c8a:	4606      	mov	r6, r0
  403c8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c8e:	2b46      	cmp	r3, #70	; 0x46
  403c90:	eb06 0405 	add.w	r4, r6, r5
  403c94:	f47f af29 	bne.w	403aea <_svfprintf_r+0xed2>
  403c98:	7833      	ldrb	r3, [r6, #0]
  403c9a:	2b30      	cmp	r3, #48	; 0x30
  403c9c:	f000 8178 	beq.w	403f90 <_svfprintf_r+0x1378>
  403ca0:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403ca2:	442c      	add	r4, r5
  403ca4:	e721      	b.n	403aea <_svfprintf_r+0xed2>
  403ca6:	aa25      	add	r2, sp, #148	; 0x94
  403ca8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403caa:	980c      	ldr	r0, [sp, #48]	; 0x30
  403cac:	f002 f916 	bl	405edc <__ssprint_r>
  403cb0:	2800      	cmp	r0, #0
  403cb2:	f47f a883 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403cb6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403cb8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403cba:	46c8      	mov	r8, r9
  403cbc:	e782      	b.n	403bc4 <_svfprintf_r+0xfac>
  403cbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cc0:	2b00      	cmp	r3, #0
  403cc2:	bf08      	it	eq
  403cc4:	2301      	moveq	r3, #1
  403cc6:	930a      	str	r3, [sp, #40]	; 0x28
  403cc8:	e6db      	b.n	403a82 <_svfprintf_r+0xe6a>
  403cca:	4630      	mov	r0, r6
  403ccc:	940a      	str	r4, [sp, #40]	; 0x28
  403cce:	f002 f897 	bl	405e00 <strlen>
  403cd2:	950f      	str	r5, [sp, #60]	; 0x3c
  403cd4:	900e      	str	r0, [sp, #56]	; 0x38
  403cd6:	f8cd b01c 	str.w	fp, [sp, #28]
  403cda:	4603      	mov	r3, r0
  403cdc:	f7ff b9f9 	b.w	4030d2 <_svfprintf_r+0x4ba>
  403ce0:	272d      	movs	r7, #45	; 0x2d
  403ce2:	2300      	movs	r3, #0
  403ce4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403ce8:	930a      	str	r3, [sp, #40]	; 0x28
  403cea:	f7ff b8ae 	b.w	402e4a <_svfprintf_r+0x232>
  403cee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403cf0:	9312      	str	r3, [sp, #72]	; 0x48
  403cf2:	461a      	mov	r2, r3
  403cf4:	3303      	adds	r3, #3
  403cf6:	db04      	blt.n	403d02 <_svfprintf_r+0x10ea>
  403cf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cfa:	4619      	mov	r1, r3
  403cfc:	4291      	cmp	r1, r2
  403cfe:	f6bf af17 	bge.w	403b30 <_svfprintf_r+0xf18>
  403d02:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d04:	3b02      	subs	r3, #2
  403d06:	9311      	str	r3, [sp, #68]	; 0x44
  403d08:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403d0c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403d10:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d12:	3b01      	subs	r3, #1
  403d14:	2b00      	cmp	r3, #0
  403d16:	931f      	str	r3, [sp, #124]	; 0x7c
  403d18:	bfbd      	ittte	lt
  403d1a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403d1c:	f1c3 0301 	rsblt	r3, r3, #1
  403d20:	222d      	movlt	r2, #45	; 0x2d
  403d22:	222b      	movge	r2, #43	; 0x2b
  403d24:	2b09      	cmp	r3, #9
  403d26:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403d2a:	f340 8116 	ble.w	403f5a <_svfprintf_r+0x1342>
  403d2e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403d32:	4620      	mov	r0, r4
  403d34:	4dab      	ldr	r5, [pc, #684]	; (403fe4 <_svfprintf_r+0x13cc>)
  403d36:	e000      	b.n	403d3a <_svfprintf_r+0x1122>
  403d38:	4610      	mov	r0, r2
  403d3a:	fb85 1203 	smull	r1, r2, r5, r3
  403d3e:	17d9      	asrs	r1, r3, #31
  403d40:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403d44:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403d48:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403d4c:	3230      	adds	r2, #48	; 0x30
  403d4e:	2909      	cmp	r1, #9
  403d50:	f800 2c01 	strb.w	r2, [r0, #-1]
  403d54:	460b      	mov	r3, r1
  403d56:	f100 32ff 	add.w	r2, r0, #4294967295
  403d5a:	dced      	bgt.n	403d38 <_svfprintf_r+0x1120>
  403d5c:	3330      	adds	r3, #48	; 0x30
  403d5e:	3802      	subs	r0, #2
  403d60:	b2d9      	uxtb	r1, r3
  403d62:	4284      	cmp	r4, r0
  403d64:	f802 1c01 	strb.w	r1, [r2, #-1]
  403d68:	f240 8165 	bls.w	404036 <_svfprintf_r+0x141e>
  403d6c:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403d70:	4613      	mov	r3, r2
  403d72:	e001      	b.n	403d78 <_svfprintf_r+0x1160>
  403d74:	f813 1b01 	ldrb.w	r1, [r3], #1
  403d78:	f800 1b01 	strb.w	r1, [r0], #1
  403d7c:	42a3      	cmp	r3, r4
  403d7e:	d1f9      	bne.n	403d74 <_svfprintf_r+0x115c>
  403d80:	3301      	adds	r3, #1
  403d82:	1a9b      	subs	r3, r3, r2
  403d84:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403d88:	4413      	add	r3, r2
  403d8a:	aa21      	add	r2, sp, #132	; 0x84
  403d8c:	1a9b      	subs	r3, r3, r2
  403d8e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403d90:	931b      	str	r3, [sp, #108]	; 0x6c
  403d92:	2a01      	cmp	r2, #1
  403d94:	4413      	add	r3, r2
  403d96:	930e      	str	r3, [sp, #56]	; 0x38
  403d98:	f340 8119 	ble.w	403fce <_svfprintf_r+0x13b6>
  403d9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d9e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403da0:	4413      	add	r3, r2
  403da2:	930e      	str	r3, [sp, #56]	; 0x38
  403da4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403da8:	9308      	str	r3, [sp, #32]
  403daa:	2300      	movs	r3, #0
  403dac:	9312      	str	r3, [sp, #72]	; 0x48
  403dae:	e6cf      	b.n	403b50 <_svfprintf_r+0xf38>
  403db0:	aa25      	add	r2, sp, #148	; 0x94
  403db2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403db4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403db6:	f002 f891 	bl	405edc <__ssprint_r>
  403dba:	2800      	cmp	r0, #0
  403dbc:	f47e affe 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403dc0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403dc2:	46c8      	mov	r8, r9
  403dc4:	e4d7      	b.n	403776 <_svfprintf_r+0xb5e>
  403dc6:	4623      	mov	r3, r4
  403dc8:	e6a2      	b.n	403b10 <_svfprintf_r+0xef8>
  403dca:	aa25      	add	r2, sp, #148	; 0x94
  403dcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403dce:	980c      	ldr	r0, [sp, #48]	; 0x30
  403dd0:	f002 f884 	bl	405edc <__ssprint_r>
  403dd4:	2800      	cmp	r0, #0
  403dd6:	f47e aff1 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403dda:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403ddc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403dde:	46c8      	mov	r8, r9
  403de0:	e5ae      	b.n	403940 <_svfprintf_r+0xd28>
  403de2:	aa25      	add	r2, sp, #148	; 0x94
  403de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403de6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403de8:	f002 f878 	bl	405edc <__ssprint_r>
  403dec:	2800      	cmp	r0, #0
  403dee:	f47e afe5 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403df2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403df4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403df6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403df8:	1a9a      	subs	r2, r3, r2
  403dfa:	46c8      	mov	r8, r9
  403dfc:	e5b8      	b.n	403970 <_svfprintf_r+0xd58>
  403dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e00:	9612      	str	r6, [sp, #72]	; 0x48
  403e02:	2b06      	cmp	r3, #6
  403e04:	bf28      	it	cs
  403e06:	2306      	movcs	r3, #6
  403e08:	960a      	str	r6, [sp, #40]	; 0x28
  403e0a:	4637      	mov	r7, r6
  403e0c:	9308      	str	r3, [sp, #32]
  403e0e:	950f      	str	r5, [sp, #60]	; 0x3c
  403e10:	f8cd b01c 	str.w	fp, [sp, #28]
  403e14:	930e      	str	r3, [sp, #56]	; 0x38
  403e16:	4e74      	ldr	r6, [pc, #464]	; (403fe8 <_svfprintf_r+0x13d0>)
  403e18:	f7ff b816 	b.w	402e48 <_svfprintf_r+0x230>
  403e1c:	a823      	add	r0, sp, #140	; 0x8c
  403e1e:	a920      	add	r1, sp, #128	; 0x80
  403e20:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403e22:	9004      	str	r0, [sp, #16]
  403e24:	9103      	str	r1, [sp, #12]
  403e26:	a81f      	add	r0, sp, #124	; 0x7c
  403e28:	2103      	movs	r1, #3
  403e2a:	9002      	str	r0, [sp, #8]
  403e2c:	9a08      	ldr	r2, [sp, #32]
  403e2e:	9501      	str	r5, [sp, #4]
  403e30:	463b      	mov	r3, r7
  403e32:	9100      	str	r1, [sp, #0]
  403e34:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e36:	f000 f9c3 	bl	4041c0 <_dtoa_r>
  403e3a:	4606      	mov	r6, r0
  403e3c:	1944      	adds	r4, r0, r5
  403e3e:	e72b      	b.n	403c98 <_svfprintf_r+0x1080>
  403e40:	2306      	movs	r3, #6
  403e42:	930a      	str	r3, [sp, #40]	; 0x28
  403e44:	e61d      	b.n	403a82 <_svfprintf_r+0xe6a>
  403e46:	272d      	movs	r7, #45	; 0x2d
  403e48:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403e4c:	f7ff bacd 	b.w	4033ea <_svfprintf_r+0x7d2>
  403e50:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403e52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e54:	4413      	add	r3, r2
  403e56:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403e58:	930e      	str	r3, [sp, #56]	; 0x38
  403e5a:	2a00      	cmp	r2, #0
  403e5c:	f340 80b0 	ble.w	403fc0 <_svfprintf_r+0x13a8>
  403e60:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403e64:	9308      	str	r3, [sp, #32]
  403e66:	2367      	movs	r3, #103	; 0x67
  403e68:	9311      	str	r3, [sp, #68]	; 0x44
  403e6a:	e671      	b.n	403b50 <_svfprintf_r+0xf38>
  403e6c:	2b00      	cmp	r3, #0
  403e6e:	f340 80c3 	ble.w	403ff8 <_svfprintf_r+0x13e0>
  403e72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403e74:	2a00      	cmp	r2, #0
  403e76:	f040 8099 	bne.w	403fac <_svfprintf_r+0x1394>
  403e7a:	f01b 0f01 	tst.w	fp, #1
  403e7e:	f040 8095 	bne.w	403fac <_svfprintf_r+0x1394>
  403e82:	9308      	str	r3, [sp, #32]
  403e84:	930e      	str	r3, [sp, #56]	; 0x38
  403e86:	e663      	b.n	403b50 <_svfprintf_r+0xf38>
  403e88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e8a:	9308      	str	r3, [sp, #32]
  403e8c:	930e      	str	r3, [sp, #56]	; 0x38
  403e8e:	900a      	str	r0, [sp, #40]	; 0x28
  403e90:	950f      	str	r5, [sp, #60]	; 0x3c
  403e92:	f8cd b01c 	str.w	fp, [sp, #28]
  403e96:	9012      	str	r0, [sp, #72]	; 0x48
  403e98:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403e9c:	f7fe bfd4 	b.w	402e48 <_svfprintf_r+0x230>
  403ea0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ea2:	2b47      	cmp	r3, #71	; 0x47
  403ea4:	f47f ae20 	bne.w	403ae8 <_svfprintf_r+0xed0>
  403ea8:	f01b 0f01 	tst.w	fp, #1
  403eac:	f47f aeee 	bne.w	403c8c <_svfprintf_r+0x1074>
  403eb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403eb2:	1b9b      	subs	r3, r3, r6
  403eb4:	9313      	str	r3, [sp, #76]	; 0x4c
  403eb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403eb8:	2b47      	cmp	r3, #71	; 0x47
  403eba:	f43f af18 	beq.w	403cee <_svfprintf_r+0x10d6>
  403ebe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ec0:	9312      	str	r3, [sp, #72]	; 0x48
  403ec2:	e721      	b.n	403d08 <_svfprintf_r+0x10f0>
  403ec4:	424f      	negs	r7, r1
  403ec6:	3110      	adds	r1, #16
  403ec8:	4d48      	ldr	r5, [pc, #288]	; (403fec <_svfprintf_r+0x13d4>)
  403eca:	da2f      	bge.n	403f2c <_svfprintf_r+0x1314>
  403ecc:	2410      	movs	r4, #16
  403ece:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403ed2:	e004      	b.n	403ede <_svfprintf_r+0x12c6>
  403ed4:	f108 0808 	add.w	r8, r8, #8
  403ed8:	3f10      	subs	r7, #16
  403eda:	2f10      	cmp	r7, #16
  403edc:	dd26      	ble.n	403f2c <_svfprintf_r+0x1314>
  403ede:	3301      	adds	r3, #1
  403ee0:	3210      	adds	r2, #16
  403ee2:	2b07      	cmp	r3, #7
  403ee4:	9227      	str	r2, [sp, #156]	; 0x9c
  403ee6:	9326      	str	r3, [sp, #152]	; 0x98
  403ee8:	f8c8 5000 	str.w	r5, [r8]
  403eec:	f8c8 4004 	str.w	r4, [r8, #4]
  403ef0:	ddf0      	ble.n	403ed4 <_svfprintf_r+0x12bc>
  403ef2:	aa25      	add	r2, sp, #148	; 0x94
  403ef4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ef6:	4658      	mov	r0, fp
  403ef8:	f001 fff0 	bl	405edc <__ssprint_r>
  403efc:	2800      	cmp	r0, #0
  403efe:	f47e af5d 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403f02:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403f04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f06:	46c8      	mov	r8, r9
  403f08:	e7e6      	b.n	403ed8 <_svfprintf_r+0x12c0>
  403f0a:	aa25      	add	r2, sp, #148	; 0x94
  403f0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f10:	f001 ffe4 	bl	405edc <__ssprint_r>
  403f14:	2800      	cmp	r0, #0
  403f16:	f47e af51 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403f1a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403f1c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403f1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f20:	46c8      	mov	r8, r9
  403f22:	e667      	b.n	403bf4 <_svfprintf_r+0xfdc>
  403f24:	2000      	movs	r0, #0
  403f26:	900a      	str	r0, [sp, #40]	; 0x28
  403f28:	f7fe bed0 	b.w	402ccc <_svfprintf_r+0xb4>
  403f2c:	3301      	adds	r3, #1
  403f2e:	443a      	add	r2, r7
  403f30:	2b07      	cmp	r3, #7
  403f32:	e888 00a0 	stmia.w	r8, {r5, r7}
  403f36:	9227      	str	r2, [sp, #156]	; 0x9c
  403f38:	9326      	str	r3, [sp, #152]	; 0x98
  403f3a:	f108 0808 	add.w	r8, r8, #8
  403f3e:	f77f ae5c 	ble.w	403bfa <_svfprintf_r+0xfe2>
  403f42:	aa25      	add	r2, sp, #148	; 0x94
  403f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f46:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f48:	f001 ffc8 	bl	405edc <__ssprint_r>
  403f4c:	2800      	cmp	r0, #0
  403f4e:	f47e af35 	bne.w	402dbc <_svfprintf_r+0x1a4>
  403f52:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403f54:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f56:	46c8      	mov	r8, r9
  403f58:	e64f      	b.n	403bfa <_svfprintf_r+0xfe2>
  403f5a:	3330      	adds	r3, #48	; 0x30
  403f5c:	2230      	movs	r2, #48	; 0x30
  403f5e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403f62:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403f66:	ab22      	add	r3, sp, #136	; 0x88
  403f68:	e70f      	b.n	403d8a <_svfprintf_r+0x1172>
  403f6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f6c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403f6e:	4413      	add	r3, r2
  403f70:	930e      	str	r3, [sp, #56]	; 0x38
  403f72:	e775      	b.n	403e60 <_svfprintf_r+0x1248>
  403f74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403f76:	e5cb      	b.n	403b10 <_svfprintf_r+0xef8>
  403f78:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403f7a:	4e1d      	ldr	r6, [pc, #116]	; (403ff0 <_svfprintf_r+0x13d8>)
  403f7c:	2b00      	cmp	r3, #0
  403f7e:	bfb6      	itet	lt
  403f80:	272d      	movlt	r7, #45	; 0x2d
  403f82:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403f86:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403f8a:	4b1a      	ldr	r3, [pc, #104]	; (403ff4 <_svfprintf_r+0x13dc>)
  403f8c:	f7ff ba2f 	b.w	4033ee <_svfprintf_r+0x7d6>
  403f90:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403f92:	9808      	ldr	r0, [sp, #32]
  403f94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403f96:	4639      	mov	r1, r7
  403f98:	f7fe fb70 	bl	40267c <__aeabi_dcmpeq>
  403f9c:	2800      	cmp	r0, #0
  403f9e:	f47f ae7f 	bne.w	403ca0 <_svfprintf_r+0x1088>
  403fa2:	f1c5 0501 	rsb	r5, r5, #1
  403fa6:	951f      	str	r5, [sp, #124]	; 0x7c
  403fa8:	442c      	add	r4, r5
  403faa:	e59e      	b.n	403aea <_svfprintf_r+0xed2>
  403fac:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fae:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403fb0:	4413      	add	r3, r2
  403fb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403fb4:	441a      	add	r2, r3
  403fb6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403fba:	920e      	str	r2, [sp, #56]	; 0x38
  403fbc:	9308      	str	r3, [sp, #32]
  403fbe:	e5c7      	b.n	403b50 <_svfprintf_r+0xf38>
  403fc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403fc4:	f1c3 0301 	rsb	r3, r3, #1
  403fc8:	441a      	add	r2, r3
  403fca:	4613      	mov	r3, r2
  403fcc:	e7d0      	b.n	403f70 <_svfprintf_r+0x1358>
  403fce:	f01b 0301 	ands.w	r3, fp, #1
  403fd2:	9312      	str	r3, [sp, #72]	; 0x48
  403fd4:	f47f aee2 	bne.w	403d9c <_svfprintf_r+0x1184>
  403fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403fda:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403fde:	9308      	str	r3, [sp, #32]
  403fe0:	e5b6      	b.n	403b50 <_svfprintf_r+0xf38>
  403fe2:	bf00      	nop
  403fe4:	66666667 	.word	0x66666667
  403fe8:	0040728c 	.word	0x0040728c
  403fec:	004072a8 	.word	0x004072a8
  403ff0:	00407260 	.word	0x00407260
  403ff4:	0040725c 	.word	0x0040725c
  403ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ffa:	b913      	cbnz	r3, 404002 <_svfprintf_r+0x13ea>
  403ffc:	f01b 0f01 	tst.w	fp, #1
  404000:	d002      	beq.n	404008 <_svfprintf_r+0x13f0>
  404002:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404004:	3301      	adds	r3, #1
  404006:	e7d4      	b.n	403fb2 <_svfprintf_r+0x139a>
  404008:	2301      	movs	r3, #1
  40400a:	e73a      	b.n	403e82 <_svfprintf_r+0x126a>
  40400c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40400e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404012:	6828      	ldr	r0, [r5, #0]
  404014:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  404018:	900a      	str	r0, [sp, #40]	; 0x28
  40401a:	4628      	mov	r0, r5
  40401c:	3004      	adds	r0, #4
  40401e:	46a2      	mov	sl, r4
  404020:	900f      	str	r0, [sp, #60]	; 0x3c
  404022:	f7fe be51 	b.w	402cc8 <_svfprintf_r+0xb0>
  404026:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40402a:	f7ff b867 	b.w	4030fc <_svfprintf_r+0x4e4>
  40402e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404032:	f7ff ba15 	b.w	403460 <_svfprintf_r+0x848>
  404036:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40403a:	e6a6      	b.n	403d8a <_svfprintf_r+0x1172>
  40403c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404040:	f7ff b8eb 	b.w	40321a <_svfprintf_r+0x602>
  404044:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404046:	230c      	movs	r3, #12
  404048:	6013      	str	r3, [r2, #0]
  40404a:	f04f 33ff 	mov.w	r3, #4294967295
  40404e:	9309      	str	r3, [sp, #36]	; 0x24
  404050:	f7fe bebd 	b.w	402dce <_svfprintf_r+0x1b6>
  404054:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404058:	f7ff b99a 	b.w	403390 <_svfprintf_r+0x778>
  40405c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404060:	f7ff b976 	b.w	403350 <_svfprintf_r+0x738>
  404064:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404068:	f7ff b959 	b.w	40331e <_svfprintf_r+0x706>
  40406c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404070:	f7ff b912 	b.w	403298 <_svfprintf_r+0x680>

00404074 <register_fini>:
  404074:	4b02      	ldr	r3, [pc, #8]	; (404080 <register_fini+0xc>)
  404076:	b113      	cbz	r3, 40407e <register_fini+0xa>
  404078:	4802      	ldr	r0, [pc, #8]	; (404084 <register_fini+0x10>)
  40407a:	f000 b805 	b.w	404088 <atexit>
  40407e:	4770      	bx	lr
  404080:	00000000 	.word	0x00000000
  404084:	00405015 	.word	0x00405015

00404088 <atexit>:
  404088:	2300      	movs	r3, #0
  40408a:	4601      	mov	r1, r0
  40408c:	461a      	mov	r2, r3
  40408e:	4618      	mov	r0, r3
  404090:	f001 bfa2 	b.w	405fd8 <__register_exitproc>

00404094 <quorem>:
  404094:	6902      	ldr	r2, [r0, #16]
  404096:	690b      	ldr	r3, [r1, #16]
  404098:	4293      	cmp	r3, r2
  40409a:	f300 808d 	bgt.w	4041b8 <quorem+0x124>
  40409e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4040a2:	f103 38ff 	add.w	r8, r3, #4294967295
  4040a6:	f101 0714 	add.w	r7, r1, #20
  4040aa:	f100 0b14 	add.w	fp, r0, #20
  4040ae:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4040b2:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4040b6:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4040ba:	b083      	sub	sp, #12
  4040bc:	3201      	adds	r2, #1
  4040be:	fbb3 f9f2 	udiv	r9, r3, r2
  4040c2:	eb0b 0304 	add.w	r3, fp, r4
  4040c6:	9400      	str	r4, [sp, #0]
  4040c8:	eb07 0a04 	add.w	sl, r7, r4
  4040cc:	9301      	str	r3, [sp, #4]
  4040ce:	f1b9 0f00 	cmp.w	r9, #0
  4040d2:	d039      	beq.n	404148 <quorem+0xb4>
  4040d4:	2500      	movs	r5, #0
  4040d6:	462e      	mov	r6, r5
  4040d8:	46bc      	mov	ip, r7
  4040da:	46de      	mov	lr, fp
  4040dc:	f85c 4b04 	ldr.w	r4, [ip], #4
  4040e0:	f8de 3000 	ldr.w	r3, [lr]
  4040e4:	b2a2      	uxth	r2, r4
  4040e6:	fb09 5502 	mla	r5, r9, r2, r5
  4040ea:	0c22      	lsrs	r2, r4, #16
  4040ec:	0c2c      	lsrs	r4, r5, #16
  4040ee:	fb09 4202 	mla	r2, r9, r2, r4
  4040f2:	b2ad      	uxth	r5, r5
  4040f4:	1b75      	subs	r5, r6, r5
  4040f6:	b296      	uxth	r6, r2
  4040f8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4040fc:	fa15 f383 	uxtah	r3, r5, r3
  404100:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404104:	b29b      	uxth	r3, r3
  404106:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40410a:	45e2      	cmp	sl, ip
  40410c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404110:	f84e 3b04 	str.w	r3, [lr], #4
  404114:	ea4f 4626 	mov.w	r6, r6, asr #16
  404118:	d2e0      	bcs.n	4040dc <quorem+0x48>
  40411a:	9b00      	ldr	r3, [sp, #0]
  40411c:	f85b 3003 	ldr.w	r3, [fp, r3]
  404120:	b993      	cbnz	r3, 404148 <quorem+0xb4>
  404122:	9c01      	ldr	r4, [sp, #4]
  404124:	1f23      	subs	r3, r4, #4
  404126:	459b      	cmp	fp, r3
  404128:	d20c      	bcs.n	404144 <quorem+0xb0>
  40412a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40412e:	b94b      	cbnz	r3, 404144 <quorem+0xb0>
  404130:	f1a4 0308 	sub.w	r3, r4, #8
  404134:	e002      	b.n	40413c <quorem+0xa8>
  404136:	681a      	ldr	r2, [r3, #0]
  404138:	3b04      	subs	r3, #4
  40413a:	b91a      	cbnz	r2, 404144 <quorem+0xb0>
  40413c:	459b      	cmp	fp, r3
  40413e:	f108 38ff 	add.w	r8, r8, #4294967295
  404142:	d3f8      	bcc.n	404136 <quorem+0xa2>
  404144:	f8c0 8010 	str.w	r8, [r0, #16]
  404148:	4604      	mov	r4, r0
  40414a:	f001 fd35 	bl	405bb8 <__mcmp>
  40414e:	2800      	cmp	r0, #0
  404150:	db2e      	blt.n	4041b0 <quorem+0x11c>
  404152:	f109 0901 	add.w	r9, r9, #1
  404156:	465d      	mov	r5, fp
  404158:	2300      	movs	r3, #0
  40415a:	f857 1b04 	ldr.w	r1, [r7], #4
  40415e:	6828      	ldr	r0, [r5, #0]
  404160:	b28a      	uxth	r2, r1
  404162:	1a9a      	subs	r2, r3, r2
  404164:	0c0b      	lsrs	r3, r1, #16
  404166:	fa12 f280 	uxtah	r2, r2, r0
  40416a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40416e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404172:	b292      	uxth	r2, r2
  404174:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404178:	45ba      	cmp	sl, r7
  40417a:	f845 2b04 	str.w	r2, [r5], #4
  40417e:	ea4f 4323 	mov.w	r3, r3, asr #16
  404182:	d2ea      	bcs.n	40415a <quorem+0xc6>
  404184:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404188:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40418c:	b982      	cbnz	r2, 4041b0 <quorem+0x11c>
  40418e:	1f1a      	subs	r2, r3, #4
  404190:	4593      	cmp	fp, r2
  404192:	d20b      	bcs.n	4041ac <quorem+0x118>
  404194:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404198:	b942      	cbnz	r2, 4041ac <quorem+0x118>
  40419a:	3b08      	subs	r3, #8
  40419c:	e002      	b.n	4041a4 <quorem+0x110>
  40419e:	681a      	ldr	r2, [r3, #0]
  4041a0:	3b04      	subs	r3, #4
  4041a2:	b91a      	cbnz	r2, 4041ac <quorem+0x118>
  4041a4:	459b      	cmp	fp, r3
  4041a6:	f108 38ff 	add.w	r8, r8, #4294967295
  4041aa:	d3f8      	bcc.n	40419e <quorem+0x10a>
  4041ac:	f8c4 8010 	str.w	r8, [r4, #16]
  4041b0:	4648      	mov	r0, r9
  4041b2:	b003      	add	sp, #12
  4041b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041b8:	2000      	movs	r0, #0
  4041ba:	4770      	bx	lr
  4041bc:	0000      	movs	r0, r0
	...

004041c0 <_dtoa_r>:
  4041c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4041c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4041c6:	b09b      	sub	sp, #108	; 0x6c
  4041c8:	4604      	mov	r4, r0
  4041ca:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4041cc:	4692      	mov	sl, r2
  4041ce:	469b      	mov	fp, r3
  4041d0:	b141      	cbz	r1, 4041e4 <_dtoa_r+0x24>
  4041d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4041d4:	604a      	str	r2, [r1, #4]
  4041d6:	2301      	movs	r3, #1
  4041d8:	4093      	lsls	r3, r2
  4041da:	608b      	str	r3, [r1, #8]
  4041dc:	f001 fb14 	bl	405808 <_Bfree>
  4041e0:	2300      	movs	r3, #0
  4041e2:	6423      	str	r3, [r4, #64]	; 0x40
  4041e4:	f1bb 0f00 	cmp.w	fp, #0
  4041e8:	465d      	mov	r5, fp
  4041ea:	db35      	blt.n	404258 <_dtoa_r+0x98>
  4041ec:	2300      	movs	r3, #0
  4041ee:	6033      	str	r3, [r6, #0]
  4041f0:	4b9d      	ldr	r3, [pc, #628]	; (404468 <_dtoa_r+0x2a8>)
  4041f2:	43ab      	bics	r3, r5
  4041f4:	d015      	beq.n	404222 <_dtoa_r+0x62>
  4041f6:	4650      	mov	r0, sl
  4041f8:	4659      	mov	r1, fp
  4041fa:	2200      	movs	r2, #0
  4041fc:	2300      	movs	r3, #0
  4041fe:	f7fe fa3d 	bl	40267c <__aeabi_dcmpeq>
  404202:	4680      	mov	r8, r0
  404204:	2800      	cmp	r0, #0
  404206:	d02d      	beq.n	404264 <_dtoa_r+0xa4>
  404208:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40420a:	2301      	movs	r3, #1
  40420c:	6013      	str	r3, [r2, #0]
  40420e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404210:	2b00      	cmp	r3, #0
  404212:	f000 80bd 	beq.w	404390 <_dtoa_r+0x1d0>
  404216:	4895      	ldr	r0, [pc, #596]	; (40446c <_dtoa_r+0x2ac>)
  404218:	6018      	str	r0, [r3, #0]
  40421a:	3801      	subs	r0, #1
  40421c:	b01b      	add	sp, #108	; 0x6c
  40421e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404222:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404224:	f242 730f 	movw	r3, #9999	; 0x270f
  404228:	6013      	str	r3, [r2, #0]
  40422a:	f1ba 0f00 	cmp.w	sl, #0
  40422e:	d10d      	bne.n	40424c <_dtoa_r+0x8c>
  404230:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404234:	b955      	cbnz	r5, 40424c <_dtoa_r+0x8c>
  404236:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404238:	488d      	ldr	r0, [pc, #564]	; (404470 <_dtoa_r+0x2b0>)
  40423a:	2b00      	cmp	r3, #0
  40423c:	d0ee      	beq.n	40421c <_dtoa_r+0x5c>
  40423e:	f100 0308 	add.w	r3, r0, #8
  404242:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404244:	6013      	str	r3, [r2, #0]
  404246:	b01b      	add	sp, #108	; 0x6c
  404248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40424c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40424e:	4889      	ldr	r0, [pc, #548]	; (404474 <_dtoa_r+0x2b4>)
  404250:	2b00      	cmp	r3, #0
  404252:	d0e3      	beq.n	40421c <_dtoa_r+0x5c>
  404254:	1cc3      	adds	r3, r0, #3
  404256:	e7f4      	b.n	404242 <_dtoa_r+0x82>
  404258:	2301      	movs	r3, #1
  40425a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40425e:	6033      	str	r3, [r6, #0]
  404260:	46ab      	mov	fp, r5
  404262:	e7c5      	b.n	4041f0 <_dtoa_r+0x30>
  404264:	aa18      	add	r2, sp, #96	; 0x60
  404266:	ab19      	add	r3, sp, #100	; 0x64
  404268:	9201      	str	r2, [sp, #4]
  40426a:	9300      	str	r3, [sp, #0]
  40426c:	4652      	mov	r2, sl
  40426e:	465b      	mov	r3, fp
  404270:	4620      	mov	r0, r4
  404272:	f001 fd41 	bl	405cf8 <__d2b>
  404276:	0d2b      	lsrs	r3, r5, #20
  404278:	4681      	mov	r9, r0
  40427a:	d071      	beq.n	404360 <_dtoa_r+0x1a0>
  40427c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404280:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404284:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404286:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40428a:	4650      	mov	r0, sl
  40428c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404290:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404294:	2200      	movs	r2, #0
  404296:	4b78      	ldr	r3, [pc, #480]	; (404478 <_dtoa_r+0x2b8>)
  404298:	f7fd fdd4 	bl	401e44 <__aeabi_dsub>
  40429c:	a36c      	add	r3, pc, #432	; (adr r3, 404450 <_dtoa_r+0x290>)
  40429e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042a2:	f7fd ff83 	bl	4021ac <__aeabi_dmul>
  4042a6:	a36c      	add	r3, pc, #432	; (adr r3, 404458 <_dtoa_r+0x298>)
  4042a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042ac:	f7fd fdcc 	bl	401e48 <__adddf3>
  4042b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4042b4:	4630      	mov	r0, r6
  4042b6:	f7fd ff13 	bl	4020e0 <__aeabi_i2d>
  4042ba:	a369      	add	r3, pc, #420	; (adr r3, 404460 <_dtoa_r+0x2a0>)
  4042bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042c0:	f7fd ff74 	bl	4021ac <__aeabi_dmul>
  4042c4:	4602      	mov	r2, r0
  4042c6:	460b      	mov	r3, r1
  4042c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4042cc:	f7fd fdbc 	bl	401e48 <__adddf3>
  4042d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4042d4:	f7fe fa04 	bl	4026e0 <__aeabi_d2iz>
  4042d8:	2200      	movs	r2, #0
  4042da:	9002      	str	r0, [sp, #8]
  4042dc:	2300      	movs	r3, #0
  4042de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4042e2:	f7fe f9d5 	bl	402690 <__aeabi_dcmplt>
  4042e6:	2800      	cmp	r0, #0
  4042e8:	f040 8173 	bne.w	4045d2 <_dtoa_r+0x412>
  4042ec:	9d02      	ldr	r5, [sp, #8]
  4042ee:	2d16      	cmp	r5, #22
  4042f0:	f200 815d 	bhi.w	4045ae <_dtoa_r+0x3ee>
  4042f4:	4b61      	ldr	r3, [pc, #388]	; (40447c <_dtoa_r+0x2bc>)
  4042f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4042fa:	e9d3 0100 	ldrd	r0, r1, [r3]
  4042fe:	4652      	mov	r2, sl
  404300:	465b      	mov	r3, fp
  404302:	f7fe f9e3 	bl	4026cc <__aeabi_dcmpgt>
  404306:	2800      	cmp	r0, #0
  404308:	f000 81c5 	beq.w	404696 <_dtoa_r+0x4d6>
  40430c:	1e6b      	subs	r3, r5, #1
  40430e:	9302      	str	r3, [sp, #8]
  404310:	2300      	movs	r3, #0
  404312:	930e      	str	r3, [sp, #56]	; 0x38
  404314:	1bbf      	subs	r7, r7, r6
  404316:	1e7b      	subs	r3, r7, #1
  404318:	9306      	str	r3, [sp, #24]
  40431a:	f100 8154 	bmi.w	4045c6 <_dtoa_r+0x406>
  40431e:	2300      	movs	r3, #0
  404320:	9308      	str	r3, [sp, #32]
  404322:	9b02      	ldr	r3, [sp, #8]
  404324:	2b00      	cmp	r3, #0
  404326:	f2c0 8145 	blt.w	4045b4 <_dtoa_r+0x3f4>
  40432a:	9a06      	ldr	r2, [sp, #24]
  40432c:	930d      	str	r3, [sp, #52]	; 0x34
  40432e:	4611      	mov	r1, r2
  404330:	4419      	add	r1, r3
  404332:	2300      	movs	r3, #0
  404334:	9106      	str	r1, [sp, #24]
  404336:	930c      	str	r3, [sp, #48]	; 0x30
  404338:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40433a:	2b09      	cmp	r3, #9
  40433c:	d82a      	bhi.n	404394 <_dtoa_r+0x1d4>
  40433e:	2b05      	cmp	r3, #5
  404340:	f340 865b 	ble.w	404ffa <_dtoa_r+0xe3a>
  404344:	3b04      	subs	r3, #4
  404346:	9324      	str	r3, [sp, #144]	; 0x90
  404348:	2500      	movs	r5, #0
  40434a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40434c:	3b02      	subs	r3, #2
  40434e:	2b03      	cmp	r3, #3
  404350:	f200 8642 	bhi.w	404fd8 <_dtoa_r+0xe18>
  404354:	e8df f013 	tbh	[pc, r3, lsl #1]
  404358:	02c903d4 	.word	0x02c903d4
  40435c:	046103df 	.word	0x046103df
  404360:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404362:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404364:	443e      	add	r6, r7
  404366:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40436a:	2b20      	cmp	r3, #32
  40436c:	f340 818e 	ble.w	40468c <_dtoa_r+0x4cc>
  404370:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404374:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404378:	409d      	lsls	r5, r3
  40437a:	fa2a f000 	lsr.w	r0, sl, r0
  40437e:	4328      	orrs	r0, r5
  404380:	f7fd fe9e 	bl	4020c0 <__aeabi_ui2d>
  404384:	2301      	movs	r3, #1
  404386:	3e01      	subs	r6, #1
  404388:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40438c:	9314      	str	r3, [sp, #80]	; 0x50
  40438e:	e781      	b.n	404294 <_dtoa_r+0xd4>
  404390:	483b      	ldr	r0, [pc, #236]	; (404480 <_dtoa_r+0x2c0>)
  404392:	e743      	b.n	40421c <_dtoa_r+0x5c>
  404394:	2100      	movs	r1, #0
  404396:	6461      	str	r1, [r4, #68]	; 0x44
  404398:	4620      	mov	r0, r4
  40439a:	9125      	str	r1, [sp, #148]	; 0x94
  40439c:	f001 fa0e 	bl	4057bc <_Balloc>
  4043a0:	f04f 33ff 	mov.w	r3, #4294967295
  4043a4:	930a      	str	r3, [sp, #40]	; 0x28
  4043a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4043a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4043aa:	2301      	movs	r3, #1
  4043ac:	9004      	str	r0, [sp, #16]
  4043ae:	6420      	str	r0, [r4, #64]	; 0x40
  4043b0:	9224      	str	r2, [sp, #144]	; 0x90
  4043b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4043b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4043b6:	2b00      	cmp	r3, #0
  4043b8:	f2c0 80d9 	blt.w	40456e <_dtoa_r+0x3ae>
  4043bc:	9a02      	ldr	r2, [sp, #8]
  4043be:	2a0e      	cmp	r2, #14
  4043c0:	f300 80d5 	bgt.w	40456e <_dtoa_r+0x3ae>
  4043c4:	4b2d      	ldr	r3, [pc, #180]	; (40447c <_dtoa_r+0x2bc>)
  4043c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4043ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4043ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4043d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4043d4:	2b00      	cmp	r3, #0
  4043d6:	f2c0 83ba 	blt.w	404b4e <_dtoa_r+0x98e>
  4043da:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4043de:	4650      	mov	r0, sl
  4043e0:	462a      	mov	r2, r5
  4043e2:	4633      	mov	r3, r6
  4043e4:	4659      	mov	r1, fp
  4043e6:	f7fe f80b 	bl	402400 <__aeabi_ddiv>
  4043ea:	f7fe f979 	bl	4026e0 <__aeabi_d2iz>
  4043ee:	4680      	mov	r8, r0
  4043f0:	f7fd fe76 	bl	4020e0 <__aeabi_i2d>
  4043f4:	462a      	mov	r2, r5
  4043f6:	4633      	mov	r3, r6
  4043f8:	f7fd fed8 	bl	4021ac <__aeabi_dmul>
  4043fc:	460b      	mov	r3, r1
  4043fe:	4602      	mov	r2, r0
  404400:	4659      	mov	r1, fp
  404402:	4650      	mov	r0, sl
  404404:	f7fd fd1e 	bl	401e44 <__aeabi_dsub>
  404408:	9d04      	ldr	r5, [sp, #16]
  40440a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40440e:	702b      	strb	r3, [r5, #0]
  404410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404412:	2b01      	cmp	r3, #1
  404414:	4606      	mov	r6, r0
  404416:	460f      	mov	r7, r1
  404418:	f105 0501 	add.w	r5, r5, #1
  40441c:	d068      	beq.n	4044f0 <_dtoa_r+0x330>
  40441e:	2200      	movs	r2, #0
  404420:	4b18      	ldr	r3, [pc, #96]	; (404484 <_dtoa_r+0x2c4>)
  404422:	f7fd fec3 	bl	4021ac <__aeabi_dmul>
  404426:	2200      	movs	r2, #0
  404428:	2300      	movs	r3, #0
  40442a:	4606      	mov	r6, r0
  40442c:	460f      	mov	r7, r1
  40442e:	f7fe f925 	bl	40267c <__aeabi_dcmpeq>
  404432:	2800      	cmp	r0, #0
  404434:	f040 8088 	bne.w	404548 <_dtoa_r+0x388>
  404438:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40443c:	f04f 0a00 	mov.w	sl, #0
  404440:	f8df b040 	ldr.w	fp, [pc, #64]	; 404484 <_dtoa_r+0x2c4>
  404444:	940c      	str	r4, [sp, #48]	; 0x30
  404446:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40444a:	e028      	b.n	40449e <_dtoa_r+0x2de>
  40444c:	f3af 8000 	nop.w
  404450:	636f4361 	.word	0x636f4361
  404454:	3fd287a7 	.word	0x3fd287a7
  404458:	8b60c8b3 	.word	0x8b60c8b3
  40445c:	3fc68a28 	.word	0x3fc68a28
  404460:	509f79fb 	.word	0x509f79fb
  404464:	3fd34413 	.word	0x3fd34413
  404468:	7ff00000 	.word	0x7ff00000
  40446c:	00407295 	.word	0x00407295
  404470:	004072b8 	.word	0x004072b8
  404474:	004072c4 	.word	0x004072c4
  404478:	3ff80000 	.word	0x3ff80000
  40447c:	004072f0 	.word	0x004072f0
  404480:	00407294 	.word	0x00407294
  404484:	40240000 	.word	0x40240000
  404488:	f7fd fe90 	bl	4021ac <__aeabi_dmul>
  40448c:	2200      	movs	r2, #0
  40448e:	2300      	movs	r3, #0
  404490:	4606      	mov	r6, r0
  404492:	460f      	mov	r7, r1
  404494:	f7fe f8f2 	bl	40267c <__aeabi_dcmpeq>
  404498:	2800      	cmp	r0, #0
  40449a:	f040 83c1 	bne.w	404c20 <_dtoa_r+0xa60>
  40449e:	4642      	mov	r2, r8
  4044a0:	464b      	mov	r3, r9
  4044a2:	4630      	mov	r0, r6
  4044a4:	4639      	mov	r1, r7
  4044a6:	f7fd ffab 	bl	402400 <__aeabi_ddiv>
  4044aa:	f7fe f919 	bl	4026e0 <__aeabi_d2iz>
  4044ae:	4604      	mov	r4, r0
  4044b0:	f7fd fe16 	bl	4020e0 <__aeabi_i2d>
  4044b4:	4642      	mov	r2, r8
  4044b6:	464b      	mov	r3, r9
  4044b8:	f7fd fe78 	bl	4021ac <__aeabi_dmul>
  4044bc:	4602      	mov	r2, r0
  4044be:	460b      	mov	r3, r1
  4044c0:	4630      	mov	r0, r6
  4044c2:	4639      	mov	r1, r7
  4044c4:	f7fd fcbe 	bl	401e44 <__aeabi_dsub>
  4044c8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4044cc:	9e04      	ldr	r6, [sp, #16]
  4044ce:	f805 eb01 	strb.w	lr, [r5], #1
  4044d2:	eba5 0e06 	sub.w	lr, r5, r6
  4044d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4044d8:	45b6      	cmp	lr, r6
  4044da:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4044de:	4652      	mov	r2, sl
  4044e0:	465b      	mov	r3, fp
  4044e2:	d1d1      	bne.n	404488 <_dtoa_r+0x2c8>
  4044e4:	46a0      	mov	r8, r4
  4044e6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4044ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4044ec:	4606      	mov	r6, r0
  4044ee:	460f      	mov	r7, r1
  4044f0:	4632      	mov	r2, r6
  4044f2:	463b      	mov	r3, r7
  4044f4:	4630      	mov	r0, r6
  4044f6:	4639      	mov	r1, r7
  4044f8:	f7fd fca6 	bl	401e48 <__adddf3>
  4044fc:	4606      	mov	r6, r0
  4044fe:	460f      	mov	r7, r1
  404500:	4602      	mov	r2, r0
  404502:	460b      	mov	r3, r1
  404504:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404508:	f7fe f8c2 	bl	402690 <__aeabi_dcmplt>
  40450c:	b948      	cbnz	r0, 404522 <_dtoa_r+0x362>
  40450e:	4632      	mov	r2, r6
  404510:	463b      	mov	r3, r7
  404512:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404516:	f7fe f8b1 	bl	40267c <__aeabi_dcmpeq>
  40451a:	b1a8      	cbz	r0, 404548 <_dtoa_r+0x388>
  40451c:	f018 0f01 	tst.w	r8, #1
  404520:	d012      	beq.n	404548 <_dtoa_r+0x388>
  404522:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404526:	9a04      	ldr	r2, [sp, #16]
  404528:	1e6b      	subs	r3, r5, #1
  40452a:	e004      	b.n	404536 <_dtoa_r+0x376>
  40452c:	429a      	cmp	r2, r3
  40452e:	f000 8401 	beq.w	404d34 <_dtoa_r+0xb74>
  404532:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404536:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40453a:	f103 0501 	add.w	r5, r3, #1
  40453e:	d0f5      	beq.n	40452c <_dtoa_r+0x36c>
  404540:	f108 0801 	add.w	r8, r8, #1
  404544:	f883 8000 	strb.w	r8, [r3]
  404548:	4649      	mov	r1, r9
  40454a:	4620      	mov	r0, r4
  40454c:	f001 f95c 	bl	405808 <_Bfree>
  404550:	2200      	movs	r2, #0
  404552:	9b02      	ldr	r3, [sp, #8]
  404554:	702a      	strb	r2, [r5, #0]
  404556:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404558:	3301      	adds	r3, #1
  40455a:	6013      	str	r3, [r2, #0]
  40455c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40455e:	2b00      	cmp	r3, #0
  404560:	f000 839e 	beq.w	404ca0 <_dtoa_r+0xae0>
  404564:	9804      	ldr	r0, [sp, #16]
  404566:	601d      	str	r5, [r3, #0]
  404568:	b01b      	add	sp, #108	; 0x6c
  40456a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40456e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404570:	2a00      	cmp	r2, #0
  404572:	d03e      	beq.n	4045f2 <_dtoa_r+0x432>
  404574:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404576:	2a01      	cmp	r2, #1
  404578:	f340 8311 	ble.w	404b9e <_dtoa_r+0x9de>
  40457c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40457e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404580:	1e5f      	subs	r7, r3, #1
  404582:	42ba      	cmp	r2, r7
  404584:	f2c0 838f 	blt.w	404ca6 <_dtoa_r+0xae6>
  404588:	1bd7      	subs	r7, r2, r7
  40458a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40458c:	2b00      	cmp	r3, #0
  40458e:	f2c0 848b 	blt.w	404ea8 <_dtoa_r+0xce8>
  404592:	9d08      	ldr	r5, [sp, #32]
  404594:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404596:	9a08      	ldr	r2, [sp, #32]
  404598:	441a      	add	r2, r3
  40459a:	9208      	str	r2, [sp, #32]
  40459c:	9a06      	ldr	r2, [sp, #24]
  40459e:	2101      	movs	r1, #1
  4045a0:	441a      	add	r2, r3
  4045a2:	4620      	mov	r0, r4
  4045a4:	9206      	str	r2, [sp, #24]
  4045a6:	f001 f9c9 	bl	40593c <__i2b>
  4045aa:	4606      	mov	r6, r0
  4045ac:	e024      	b.n	4045f8 <_dtoa_r+0x438>
  4045ae:	2301      	movs	r3, #1
  4045b0:	930e      	str	r3, [sp, #56]	; 0x38
  4045b2:	e6af      	b.n	404314 <_dtoa_r+0x154>
  4045b4:	9a08      	ldr	r2, [sp, #32]
  4045b6:	9b02      	ldr	r3, [sp, #8]
  4045b8:	1ad2      	subs	r2, r2, r3
  4045ba:	425b      	negs	r3, r3
  4045bc:	930c      	str	r3, [sp, #48]	; 0x30
  4045be:	2300      	movs	r3, #0
  4045c0:	9208      	str	r2, [sp, #32]
  4045c2:	930d      	str	r3, [sp, #52]	; 0x34
  4045c4:	e6b8      	b.n	404338 <_dtoa_r+0x178>
  4045c6:	f1c7 0301 	rsb	r3, r7, #1
  4045ca:	9308      	str	r3, [sp, #32]
  4045cc:	2300      	movs	r3, #0
  4045ce:	9306      	str	r3, [sp, #24]
  4045d0:	e6a7      	b.n	404322 <_dtoa_r+0x162>
  4045d2:	9d02      	ldr	r5, [sp, #8]
  4045d4:	4628      	mov	r0, r5
  4045d6:	f7fd fd83 	bl	4020e0 <__aeabi_i2d>
  4045da:	4602      	mov	r2, r0
  4045dc:	460b      	mov	r3, r1
  4045de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4045e2:	f7fe f84b 	bl	40267c <__aeabi_dcmpeq>
  4045e6:	2800      	cmp	r0, #0
  4045e8:	f47f ae80 	bne.w	4042ec <_dtoa_r+0x12c>
  4045ec:	1e6b      	subs	r3, r5, #1
  4045ee:	9302      	str	r3, [sp, #8]
  4045f0:	e67c      	b.n	4042ec <_dtoa_r+0x12c>
  4045f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4045f4:	9d08      	ldr	r5, [sp, #32]
  4045f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4045f8:	2d00      	cmp	r5, #0
  4045fa:	dd0c      	ble.n	404616 <_dtoa_r+0x456>
  4045fc:	9906      	ldr	r1, [sp, #24]
  4045fe:	2900      	cmp	r1, #0
  404600:	460b      	mov	r3, r1
  404602:	dd08      	ble.n	404616 <_dtoa_r+0x456>
  404604:	42a9      	cmp	r1, r5
  404606:	9a08      	ldr	r2, [sp, #32]
  404608:	bfa8      	it	ge
  40460a:	462b      	movge	r3, r5
  40460c:	1ad2      	subs	r2, r2, r3
  40460e:	1aed      	subs	r5, r5, r3
  404610:	1acb      	subs	r3, r1, r3
  404612:	9208      	str	r2, [sp, #32]
  404614:	9306      	str	r3, [sp, #24]
  404616:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404618:	b1d3      	cbz	r3, 404650 <_dtoa_r+0x490>
  40461a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40461c:	2b00      	cmp	r3, #0
  40461e:	f000 82b7 	beq.w	404b90 <_dtoa_r+0x9d0>
  404622:	2f00      	cmp	r7, #0
  404624:	dd10      	ble.n	404648 <_dtoa_r+0x488>
  404626:	4631      	mov	r1, r6
  404628:	463a      	mov	r2, r7
  40462a:	4620      	mov	r0, r4
  40462c:	f001 fa22 	bl	405a74 <__pow5mult>
  404630:	464a      	mov	r2, r9
  404632:	4601      	mov	r1, r0
  404634:	4606      	mov	r6, r0
  404636:	4620      	mov	r0, r4
  404638:	f001 f98a 	bl	405950 <__multiply>
  40463c:	4649      	mov	r1, r9
  40463e:	4680      	mov	r8, r0
  404640:	4620      	mov	r0, r4
  404642:	f001 f8e1 	bl	405808 <_Bfree>
  404646:	46c1      	mov	r9, r8
  404648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40464a:	1bda      	subs	r2, r3, r7
  40464c:	f040 82a1 	bne.w	404b92 <_dtoa_r+0x9d2>
  404650:	2101      	movs	r1, #1
  404652:	4620      	mov	r0, r4
  404654:	f001 f972 	bl	40593c <__i2b>
  404658:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40465a:	2b00      	cmp	r3, #0
  40465c:	4680      	mov	r8, r0
  40465e:	dd1c      	ble.n	40469a <_dtoa_r+0x4da>
  404660:	4601      	mov	r1, r0
  404662:	461a      	mov	r2, r3
  404664:	4620      	mov	r0, r4
  404666:	f001 fa05 	bl	405a74 <__pow5mult>
  40466a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40466c:	2b01      	cmp	r3, #1
  40466e:	4680      	mov	r8, r0
  404670:	f340 8254 	ble.w	404b1c <_dtoa_r+0x95c>
  404674:	2300      	movs	r3, #0
  404676:	930c      	str	r3, [sp, #48]	; 0x30
  404678:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40467c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404680:	6918      	ldr	r0, [r3, #16]
  404682:	f001 f90b 	bl	40589c <__hi0bits>
  404686:	f1c0 0020 	rsb	r0, r0, #32
  40468a:	e010      	b.n	4046ae <_dtoa_r+0x4ee>
  40468c:	f1c3 0520 	rsb	r5, r3, #32
  404690:	fa0a f005 	lsl.w	r0, sl, r5
  404694:	e674      	b.n	404380 <_dtoa_r+0x1c0>
  404696:	900e      	str	r0, [sp, #56]	; 0x38
  404698:	e63c      	b.n	404314 <_dtoa_r+0x154>
  40469a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40469c:	2b01      	cmp	r3, #1
  40469e:	f340 8287 	ble.w	404bb0 <_dtoa_r+0x9f0>
  4046a2:	2300      	movs	r3, #0
  4046a4:	930c      	str	r3, [sp, #48]	; 0x30
  4046a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4046a8:	2001      	movs	r0, #1
  4046aa:	2b00      	cmp	r3, #0
  4046ac:	d1e4      	bne.n	404678 <_dtoa_r+0x4b8>
  4046ae:	9a06      	ldr	r2, [sp, #24]
  4046b0:	4410      	add	r0, r2
  4046b2:	f010 001f 	ands.w	r0, r0, #31
  4046b6:	f000 80a1 	beq.w	4047fc <_dtoa_r+0x63c>
  4046ba:	f1c0 0320 	rsb	r3, r0, #32
  4046be:	2b04      	cmp	r3, #4
  4046c0:	f340 849e 	ble.w	405000 <_dtoa_r+0xe40>
  4046c4:	9b08      	ldr	r3, [sp, #32]
  4046c6:	f1c0 001c 	rsb	r0, r0, #28
  4046ca:	4403      	add	r3, r0
  4046cc:	9308      	str	r3, [sp, #32]
  4046ce:	4613      	mov	r3, r2
  4046d0:	4403      	add	r3, r0
  4046d2:	4405      	add	r5, r0
  4046d4:	9306      	str	r3, [sp, #24]
  4046d6:	9b08      	ldr	r3, [sp, #32]
  4046d8:	2b00      	cmp	r3, #0
  4046da:	dd05      	ble.n	4046e8 <_dtoa_r+0x528>
  4046dc:	4649      	mov	r1, r9
  4046de:	461a      	mov	r2, r3
  4046e0:	4620      	mov	r0, r4
  4046e2:	f001 fa17 	bl	405b14 <__lshift>
  4046e6:	4681      	mov	r9, r0
  4046e8:	9b06      	ldr	r3, [sp, #24]
  4046ea:	2b00      	cmp	r3, #0
  4046ec:	dd05      	ble.n	4046fa <_dtoa_r+0x53a>
  4046ee:	4641      	mov	r1, r8
  4046f0:	461a      	mov	r2, r3
  4046f2:	4620      	mov	r0, r4
  4046f4:	f001 fa0e 	bl	405b14 <__lshift>
  4046f8:	4680      	mov	r8, r0
  4046fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4046fc:	2b00      	cmp	r3, #0
  4046fe:	f040 8086 	bne.w	40480e <_dtoa_r+0x64e>
  404702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404704:	2b00      	cmp	r3, #0
  404706:	f340 8266 	ble.w	404bd6 <_dtoa_r+0xa16>
  40470a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40470c:	2b00      	cmp	r3, #0
  40470e:	f000 8098 	beq.w	404842 <_dtoa_r+0x682>
  404712:	2d00      	cmp	r5, #0
  404714:	dd05      	ble.n	404722 <_dtoa_r+0x562>
  404716:	4631      	mov	r1, r6
  404718:	462a      	mov	r2, r5
  40471a:	4620      	mov	r0, r4
  40471c:	f001 f9fa 	bl	405b14 <__lshift>
  404720:	4606      	mov	r6, r0
  404722:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404724:	2b00      	cmp	r3, #0
  404726:	f040 8337 	bne.w	404d98 <_dtoa_r+0xbd8>
  40472a:	9606      	str	r6, [sp, #24]
  40472c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40472e:	9a04      	ldr	r2, [sp, #16]
  404730:	f8dd b018 	ldr.w	fp, [sp, #24]
  404734:	3b01      	subs	r3, #1
  404736:	18d3      	adds	r3, r2, r3
  404738:	930b      	str	r3, [sp, #44]	; 0x2c
  40473a:	f00a 0301 	and.w	r3, sl, #1
  40473e:	930c      	str	r3, [sp, #48]	; 0x30
  404740:	4617      	mov	r7, r2
  404742:	46c2      	mov	sl, r8
  404744:	4651      	mov	r1, sl
  404746:	4648      	mov	r0, r9
  404748:	f7ff fca4 	bl	404094 <quorem>
  40474c:	4631      	mov	r1, r6
  40474e:	4605      	mov	r5, r0
  404750:	4648      	mov	r0, r9
  404752:	f001 fa31 	bl	405bb8 <__mcmp>
  404756:	465a      	mov	r2, fp
  404758:	900a      	str	r0, [sp, #40]	; 0x28
  40475a:	4651      	mov	r1, sl
  40475c:	4620      	mov	r0, r4
  40475e:	f001 fa47 	bl	405bf0 <__mdiff>
  404762:	68c2      	ldr	r2, [r0, #12]
  404764:	4680      	mov	r8, r0
  404766:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40476a:	2a00      	cmp	r2, #0
  40476c:	f040 822b 	bne.w	404bc6 <_dtoa_r+0xa06>
  404770:	4601      	mov	r1, r0
  404772:	4648      	mov	r0, r9
  404774:	9308      	str	r3, [sp, #32]
  404776:	f001 fa1f 	bl	405bb8 <__mcmp>
  40477a:	4641      	mov	r1, r8
  40477c:	9006      	str	r0, [sp, #24]
  40477e:	4620      	mov	r0, r4
  404780:	f001 f842 	bl	405808 <_Bfree>
  404784:	9a06      	ldr	r2, [sp, #24]
  404786:	9b08      	ldr	r3, [sp, #32]
  404788:	b932      	cbnz	r2, 404798 <_dtoa_r+0x5d8>
  40478a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40478c:	b921      	cbnz	r1, 404798 <_dtoa_r+0x5d8>
  40478e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404790:	2a00      	cmp	r2, #0
  404792:	f000 83ef 	beq.w	404f74 <_dtoa_r+0xdb4>
  404796:	9a24      	ldr	r2, [sp, #144]	; 0x90
  404798:	990a      	ldr	r1, [sp, #40]	; 0x28
  40479a:	2900      	cmp	r1, #0
  40479c:	f2c0 829f 	blt.w	404cde <_dtoa_r+0xb1e>
  4047a0:	d105      	bne.n	4047ae <_dtoa_r+0x5ee>
  4047a2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4047a4:	b919      	cbnz	r1, 4047ae <_dtoa_r+0x5ee>
  4047a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4047a8:	2900      	cmp	r1, #0
  4047aa:	f000 8298 	beq.w	404cde <_dtoa_r+0xb1e>
  4047ae:	2a00      	cmp	r2, #0
  4047b0:	f300 8306 	bgt.w	404dc0 <_dtoa_r+0xc00>
  4047b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4047b6:	703b      	strb	r3, [r7, #0]
  4047b8:	f107 0801 	add.w	r8, r7, #1
  4047bc:	4297      	cmp	r7, r2
  4047be:	4645      	mov	r5, r8
  4047c0:	f000 830c 	beq.w	404ddc <_dtoa_r+0xc1c>
  4047c4:	4649      	mov	r1, r9
  4047c6:	2300      	movs	r3, #0
  4047c8:	220a      	movs	r2, #10
  4047ca:	4620      	mov	r0, r4
  4047cc:	f001 f826 	bl	40581c <__multadd>
  4047d0:	455e      	cmp	r6, fp
  4047d2:	4681      	mov	r9, r0
  4047d4:	4631      	mov	r1, r6
  4047d6:	f04f 0300 	mov.w	r3, #0
  4047da:	f04f 020a 	mov.w	r2, #10
  4047de:	4620      	mov	r0, r4
  4047e0:	f000 81eb 	beq.w	404bba <_dtoa_r+0x9fa>
  4047e4:	f001 f81a 	bl	40581c <__multadd>
  4047e8:	4659      	mov	r1, fp
  4047ea:	4606      	mov	r6, r0
  4047ec:	2300      	movs	r3, #0
  4047ee:	220a      	movs	r2, #10
  4047f0:	4620      	mov	r0, r4
  4047f2:	f001 f813 	bl	40581c <__multadd>
  4047f6:	4647      	mov	r7, r8
  4047f8:	4683      	mov	fp, r0
  4047fa:	e7a3      	b.n	404744 <_dtoa_r+0x584>
  4047fc:	201c      	movs	r0, #28
  4047fe:	9b08      	ldr	r3, [sp, #32]
  404800:	4403      	add	r3, r0
  404802:	9308      	str	r3, [sp, #32]
  404804:	9b06      	ldr	r3, [sp, #24]
  404806:	4403      	add	r3, r0
  404808:	4405      	add	r5, r0
  40480a:	9306      	str	r3, [sp, #24]
  40480c:	e763      	b.n	4046d6 <_dtoa_r+0x516>
  40480e:	4641      	mov	r1, r8
  404810:	4648      	mov	r0, r9
  404812:	f001 f9d1 	bl	405bb8 <__mcmp>
  404816:	2800      	cmp	r0, #0
  404818:	f6bf af73 	bge.w	404702 <_dtoa_r+0x542>
  40481c:	9f02      	ldr	r7, [sp, #8]
  40481e:	4649      	mov	r1, r9
  404820:	2300      	movs	r3, #0
  404822:	220a      	movs	r2, #10
  404824:	4620      	mov	r0, r4
  404826:	3f01      	subs	r7, #1
  404828:	9702      	str	r7, [sp, #8]
  40482a:	f000 fff7 	bl	40581c <__multadd>
  40482e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404830:	4681      	mov	r9, r0
  404832:	2b00      	cmp	r3, #0
  404834:	f040 83b6 	bne.w	404fa4 <_dtoa_r+0xde4>
  404838:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40483a:	2b00      	cmp	r3, #0
  40483c:	f340 83bf 	ble.w	404fbe <_dtoa_r+0xdfe>
  404840:	930a      	str	r3, [sp, #40]	; 0x28
  404842:	f8dd b010 	ldr.w	fp, [sp, #16]
  404846:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404848:	465d      	mov	r5, fp
  40484a:	e002      	b.n	404852 <_dtoa_r+0x692>
  40484c:	f000 ffe6 	bl	40581c <__multadd>
  404850:	4681      	mov	r9, r0
  404852:	4641      	mov	r1, r8
  404854:	4648      	mov	r0, r9
  404856:	f7ff fc1d 	bl	404094 <quorem>
  40485a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40485e:	f805 ab01 	strb.w	sl, [r5], #1
  404862:	eba5 030b 	sub.w	r3, r5, fp
  404866:	42bb      	cmp	r3, r7
  404868:	f04f 020a 	mov.w	r2, #10
  40486c:	f04f 0300 	mov.w	r3, #0
  404870:	4649      	mov	r1, r9
  404872:	4620      	mov	r0, r4
  404874:	dbea      	blt.n	40484c <_dtoa_r+0x68c>
  404876:	9b04      	ldr	r3, [sp, #16]
  404878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40487a:	2a01      	cmp	r2, #1
  40487c:	bfac      	ite	ge
  40487e:	189b      	addge	r3, r3, r2
  404880:	3301      	addlt	r3, #1
  404882:	461d      	mov	r5, r3
  404884:	f04f 0b00 	mov.w	fp, #0
  404888:	4649      	mov	r1, r9
  40488a:	2201      	movs	r2, #1
  40488c:	4620      	mov	r0, r4
  40488e:	f001 f941 	bl	405b14 <__lshift>
  404892:	4641      	mov	r1, r8
  404894:	4681      	mov	r9, r0
  404896:	f001 f98f 	bl	405bb8 <__mcmp>
  40489a:	2800      	cmp	r0, #0
  40489c:	f340 823d 	ble.w	404d1a <_dtoa_r+0xb5a>
  4048a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4048a4:	9904      	ldr	r1, [sp, #16]
  4048a6:	1e6b      	subs	r3, r5, #1
  4048a8:	e004      	b.n	4048b4 <_dtoa_r+0x6f4>
  4048aa:	428b      	cmp	r3, r1
  4048ac:	f000 81ae 	beq.w	404c0c <_dtoa_r+0xa4c>
  4048b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4048b4:	2a39      	cmp	r2, #57	; 0x39
  4048b6:	f103 0501 	add.w	r5, r3, #1
  4048ba:	d0f6      	beq.n	4048aa <_dtoa_r+0x6ea>
  4048bc:	3201      	adds	r2, #1
  4048be:	701a      	strb	r2, [r3, #0]
  4048c0:	4641      	mov	r1, r8
  4048c2:	4620      	mov	r0, r4
  4048c4:	f000 ffa0 	bl	405808 <_Bfree>
  4048c8:	2e00      	cmp	r6, #0
  4048ca:	f43f ae3d 	beq.w	404548 <_dtoa_r+0x388>
  4048ce:	f1bb 0f00 	cmp.w	fp, #0
  4048d2:	d005      	beq.n	4048e0 <_dtoa_r+0x720>
  4048d4:	45b3      	cmp	fp, r6
  4048d6:	d003      	beq.n	4048e0 <_dtoa_r+0x720>
  4048d8:	4659      	mov	r1, fp
  4048da:	4620      	mov	r0, r4
  4048dc:	f000 ff94 	bl	405808 <_Bfree>
  4048e0:	4631      	mov	r1, r6
  4048e2:	4620      	mov	r0, r4
  4048e4:	f000 ff90 	bl	405808 <_Bfree>
  4048e8:	e62e      	b.n	404548 <_dtoa_r+0x388>
  4048ea:	2300      	movs	r3, #0
  4048ec:	930b      	str	r3, [sp, #44]	; 0x2c
  4048ee:	9b02      	ldr	r3, [sp, #8]
  4048f0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4048f2:	4413      	add	r3, r2
  4048f4:	930f      	str	r3, [sp, #60]	; 0x3c
  4048f6:	3301      	adds	r3, #1
  4048f8:	2b01      	cmp	r3, #1
  4048fa:	461f      	mov	r7, r3
  4048fc:	461e      	mov	r6, r3
  4048fe:	930a      	str	r3, [sp, #40]	; 0x28
  404900:	bfb8      	it	lt
  404902:	2701      	movlt	r7, #1
  404904:	2100      	movs	r1, #0
  404906:	2f17      	cmp	r7, #23
  404908:	6461      	str	r1, [r4, #68]	; 0x44
  40490a:	d90a      	bls.n	404922 <_dtoa_r+0x762>
  40490c:	2201      	movs	r2, #1
  40490e:	2304      	movs	r3, #4
  404910:	005b      	lsls	r3, r3, #1
  404912:	f103 0014 	add.w	r0, r3, #20
  404916:	4287      	cmp	r7, r0
  404918:	4611      	mov	r1, r2
  40491a:	f102 0201 	add.w	r2, r2, #1
  40491e:	d2f7      	bcs.n	404910 <_dtoa_r+0x750>
  404920:	6461      	str	r1, [r4, #68]	; 0x44
  404922:	4620      	mov	r0, r4
  404924:	f000 ff4a 	bl	4057bc <_Balloc>
  404928:	2e0e      	cmp	r6, #14
  40492a:	9004      	str	r0, [sp, #16]
  40492c:	6420      	str	r0, [r4, #64]	; 0x40
  40492e:	f63f ad41 	bhi.w	4043b4 <_dtoa_r+0x1f4>
  404932:	2d00      	cmp	r5, #0
  404934:	f43f ad3e 	beq.w	4043b4 <_dtoa_r+0x1f4>
  404938:	9902      	ldr	r1, [sp, #8]
  40493a:	2900      	cmp	r1, #0
  40493c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404940:	f340 8202 	ble.w	404d48 <_dtoa_r+0xb88>
  404944:	4bb8      	ldr	r3, [pc, #736]	; (404c28 <_dtoa_r+0xa68>)
  404946:	f001 020f 	and.w	r2, r1, #15
  40494a:	110d      	asrs	r5, r1, #4
  40494c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404950:	06e9      	lsls	r1, r5, #27
  404952:	e9d3 6700 	ldrd	r6, r7, [r3]
  404956:	f140 81ae 	bpl.w	404cb6 <_dtoa_r+0xaf6>
  40495a:	4bb4      	ldr	r3, [pc, #720]	; (404c2c <_dtoa_r+0xa6c>)
  40495c:	4650      	mov	r0, sl
  40495e:	4659      	mov	r1, fp
  404960:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404964:	f7fd fd4c 	bl	402400 <__aeabi_ddiv>
  404968:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40496c:	f005 050f 	and.w	r5, r5, #15
  404970:	f04f 0a03 	mov.w	sl, #3
  404974:	b18d      	cbz	r5, 40499a <_dtoa_r+0x7da>
  404976:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404c2c <_dtoa_r+0xa6c>
  40497a:	07ea      	lsls	r2, r5, #31
  40497c:	d509      	bpl.n	404992 <_dtoa_r+0x7d2>
  40497e:	4630      	mov	r0, r6
  404980:	4639      	mov	r1, r7
  404982:	e9d8 2300 	ldrd	r2, r3, [r8]
  404986:	f7fd fc11 	bl	4021ac <__aeabi_dmul>
  40498a:	f10a 0a01 	add.w	sl, sl, #1
  40498e:	4606      	mov	r6, r0
  404990:	460f      	mov	r7, r1
  404992:	106d      	asrs	r5, r5, #1
  404994:	f108 0808 	add.w	r8, r8, #8
  404998:	d1ef      	bne.n	40497a <_dtoa_r+0x7ba>
  40499a:	463b      	mov	r3, r7
  40499c:	4632      	mov	r2, r6
  40499e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4049a2:	f7fd fd2d 	bl	402400 <__aeabi_ddiv>
  4049a6:	4607      	mov	r7, r0
  4049a8:	4688      	mov	r8, r1
  4049aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4049ac:	b143      	cbz	r3, 4049c0 <_dtoa_r+0x800>
  4049ae:	2200      	movs	r2, #0
  4049b0:	4b9f      	ldr	r3, [pc, #636]	; (404c30 <_dtoa_r+0xa70>)
  4049b2:	4638      	mov	r0, r7
  4049b4:	4641      	mov	r1, r8
  4049b6:	f7fd fe6b 	bl	402690 <__aeabi_dcmplt>
  4049ba:	2800      	cmp	r0, #0
  4049bc:	f040 8286 	bne.w	404ecc <_dtoa_r+0xd0c>
  4049c0:	4650      	mov	r0, sl
  4049c2:	f7fd fb8d 	bl	4020e0 <__aeabi_i2d>
  4049c6:	463a      	mov	r2, r7
  4049c8:	4643      	mov	r3, r8
  4049ca:	f7fd fbef 	bl	4021ac <__aeabi_dmul>
  4049ce:	4b99      	ldr	r3, [pc, #612]	; (404c34 <_dtoa_r+0xa74>)
  4049d0:	2200      	movs	r2, #0
  4049d2:	f7fd fa39 	bl	401e48 <__adddf3>
  4049d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049d8:	4605      	mov	r5, r0
  4049da:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4049de:	2b00      	cmp	r3, #0
  4049e0:	f000 813e 	beq.w	404c60 <_dtoa_r+0xaa0>
  4049e4:	9b02      	ldr	r3, [sp, #8]
  4049e6:	9315      	str	r3, [sp, #84]	; 0x54
  4049e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049ea:	9312      	str	r3, [sp, #72]	; 0x48
  4049ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4049ee:	2b00      	cmp	r3, #0
  4049f0:	f000 81fa 	beq.w	404de8 <_dtoa_r+0xc28>
  4049f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4049f6:	4b8c      	ldr	r3, [pc, #560]	; (404c28 <_dtoa_r+0xa68>)
  4049f8:	498f      	ldr	r1, [pc, #572]	; (404c38 <_dtoa_r+0xa78>)
  4049fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4049fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404a02:	2000      	movs	r0, #0
  404a04:	f7fd fcfc 	bl	402400 <__aeabi_ddiv>
  404a08:	462a      	mov	r2, r5
  404a0a:	4633      	mov	r3, r6
  404a0c:	f7fd fa1a 	bl	401e44 <__aeabi_dsub>
  404a10:	4682      	mov	sl, r0
  404a12:	468b      	mov	fp, r1
  404a14:	4638      	mov	r0, r7
  404a16:	4641      	mov	r1, r8
  404a18:	f7fd fe62 	bl	4026e0 <__aeabi_d2iz>
  404a1c:	4605      	mov	r5, r0
  404a1e:	f7fd fb5f 	bl	4020e0 <__aeabi_i2d>
  404a22:	4602      	mov	r2, r0
  404a24:	460b      	mov	r3, r1
  404a26:	4638      	mov	r0, r7
  404a28:	4641      	mov	r1, r8
  404a2a:	f7fd fa0b 	bl	401e44 <__aeabi_dsub>
  404a2e:	3530      	adds	r5, #48	; 0x30
  404a30:	fa5f f885 	uxtb.w	r8, r5
  404a34:	9d04      	ldr	r5, [sp, #16]
  404a36:	4606      	mov	r6, r0
  404a38:	460f      	mov	r7, r1
  404a3a:	f885 8000 	strb.w	r8, [r5]
  404a3e:	4602      	mov	r2, r0
  404a40:	460b      	mov	r3, r1
  404a42:	4650      	mov	r0, sl
  404a44:	4659      	mov	r1, fp
  404a46:	3501      	adds	r5, #1
  404a48:	f7fd fe40 	bl	4026cc <__aeabi_dcmpgt>
  404a4c:	2800      	cmp	r0, #0
  404a4e:	d154      	bne.n	404afa <_dtoa_r+0x93a>
  404a50:	4632      	mov	r2, r6
  404a52:	463b      	mov	r3, r7
  404a54:	2000      	movs	r0, #0
  404a56:	4976      	ldr	r1, [pc, #472]	; (404c30 <_dtoa_r+0xa70>)
  404a58:	f7fd f9f4 	bl	401e44 <__aeabi_dsub>
  404a5c:	4602      	mov	r2, r0
  404a5e:	460b      	mov	r3, r1
  404a60:	4650      	mov	r0, sl
  404a62:	4659      	mov	r1, fp
  404a64:	f7fd fe32 	bl	4026cc <__aeabi_dcmpgt>
  404a68:	2800      	cmp	r0, #0
  404a6a:	f040 8270 	bne.w	404f4e <_dtoa_r+0xd8e>
  404a6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404a70:	2a01      	cmp	r2, #1
  404a72:	f000 8111 	beq.w	404c98 <_dtoa_r+0xad8>
  404a76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404a78:	9a04      	ldr	r2, [sp, #16]
  404a7a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404a7e:	4413      	add	r3, r2
  404a80:	4699      	mov	r9, r3
  404a82:	e00d      	b.n	404aa0 <_dtoa_r+0x8e0>
  404a84:	2000      	movs	r0, #0
  404a86:	496a      	ldr	r1, [pc, #424]	; (404c30 <_dtoa_r+0xa70>)
  404a88:	f7fd f9dc 	bl	401e44 <__aeabi_dsub>
  404a8c:	4652      	mov	r2, sl
  404a8e:	465b      	mov	r3, fp
  404a90:	f7fd fdfe 	bl	402690 <__aeabi_dcmplt>
  404a94:	2800      	cmp	r0, #0
  404a96:	f040 8258 	bne.w	404f4a <_dtoa_r+0xd8a>
  404a9a:	454d      	cmp	r5, r9
  404a9c:	f000 80fa 	beq.w	404c94 <_dtoa_r+0xad4>
  404aa0:	4650      	mov	r0, sl
  404aa2:	4659      	mov	r1, fp
  404aa4:	2200      	movs	r2, #0
  404aa6:	4b65      	ldr	r3, [pc, #404]	; (404c3c <_dtoa_r+0xa7c>)
  404aa8:	f7fd fb80 	bl	4021ac <__aeabi_dmul>
  404aac:	2200      	movs	r2, #0
  404aae:	4b63      	ldr	r3, [pc, #396]	; (404c3c <_dtoa_r+0xa7c>)
  404ab0:	4682      	mov	sl, r0
  404ab2:	468b      	mov	fp, r1
  404ab4:	4630      	mov	r0, r6
  404ab6:	4639      	mov	r1, r7
  404ab8:	f7fd fb78 	bl	4021ac <__aeabi_dmul>
  404abc:	460f      	mov	r7, r1
  404abe:	4606      	mov	r6, r0
  404ac0:	f7fd fe0e 	bl	4026e0 <__aeabi_d2iz>
  404ac4:	4680      	mov	r8, r0
  404ac6:	f7fd fb0b 	bl	4020e0 <__aeabi_i2d>
  404aca:	4602      	mov	r2, r0
  404acc:	460b      	mov	r3, r1
  404ace:	4630      	mov	r0, r6
  404ad0:	4639      	mov	r1, r7
  404ad2:	f7fd f9b7 	bl	401e44 <__aeabi_dsub>
  404ad6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404ada:	fa5f f888 	uxtb.w	r8, r8
  404ade:	4652      	mov	r2, sl
  404ae0:	465b      	mov	r3, fp
  404ae2:	f805 8b01 	strb.w	r8, [r5], #1
  404ae6:	4606      	mov	r6, r0
  404ae8:	460f      	mov	r7, r1
  404aea:	f7fd fdd1 	bl	402690 <__aeabi_dcmplt>
  404aee:	4632      	mov	r2, r6
  404af0:	463b      	mov	r3, r7
  404af2:	2800      	cmp	r0, #0
  404af4:	d0c6      	beq.n	404a84 <_dtoa_r+0x8c4>
  404af6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404afa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404afc:	9302      	str	r3, [sp, #8]
  404afe:	e523      	b.n	404548 <_dtoa_r+0x388>
  404b00:	2300      	movs	r3, #0
  404b02:	930b      	str	r3, [sp, #44]	; 0x2c
  404b04:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404b06:	2b00      	cmp	r3, #0
  404b08:	f340 80dc 	ble.w	404cc4 <_dtoa_r+0xb04>
  404b0c:	461f      	mov	r7, r3
  404b0e:	461e      	mov	r6, r3
  404b10:	930f      	str	r3, [sp, #60]	; 0x3c
  404b12:	930a      	str	r3, [sp, #40]	; 0x28
  404b14:	e6f6      	b.n	404904 <_dtoa_r+0x744>
  404b16:	2301      	movs	r3, #1
  404b18:	930b      	str	r3, [sp, #44]	; 0x2c
  404b1a:	e7f3      	b.n	404b04 <_dtoa_r+0x944>
  404b1c:	f1ba 0f00 	cmp.w	sl, #0
  404b20:	f47f ada8 	bne.w	404674 <_dtoa_r+0x4b4>
  404b24:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404b28:	2b00      	cmp	r3, #0
  404b2a:	f47f adba 	bne.w	4046a2 <_dtoa_r+0x4e2>
  404b2e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404b32:	0d3f      	lsrs	r7, r7, #20
  404b34:	053f      	lsls	r7, r7, #20
  404b36:	2f00      	cmp	r7, #0
  404b38:	f000 820d 	beq.w	404f56 <_dtoa_r+0xd96>
  404b3c:	9b08      	ldr	r3, [sp, #32]
  404b3e:	3301      	adds	r3, #1
  404b40:	9308      	str	r3, [sp, #32]
  404b42:	9b06      	ldr	r3, [sp, #24]
  404b44:	3301      	adds	r3, #1
  404b46:	9306      	str	r3, [sp, #24]
  404b48:	2301      	movs	r3, #1
  404b4a:	930c      	str	r3, [sp, #48]	; 0x30
  404b4c:	e5ab      	b.n	4046a6 <_dtoa_r+0x4e6>
  404b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b50:	2b00      	cmp	r3, #0
  404b52:	f73f ac42 	bgt.w	4043da <_dtoa_r+0x21a>
  404b56:	f040 8221 	bne.w	404f9c <_dtoa_r+0xddc>
  404b5a:	2200      	movs	r2, #0
  404b5c:	4b38      	ldr	r3, [pc, #224]	; (404c40 <_dtoa_r+0xa80>)
  404b5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404b62:	f7fd fb23 	bl	4021ac <__aeabi_dmul>
  404b66:	4652      	mov	r2, sl
  404b68:	465b      	mov	r3, fp
  404b6a:	f7fd fda5 	bl	4026b8 <__aeabi_dcmpge>
  404b6e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404b72:	4646      	mov	r6, r8
  404b74:	2800      	cmp	r0, #0
  404b76:	d041      	beq.n	404bfc <_dtoa_r+0xa3c>
  404b78:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404b7a:	9d04      	ldr	r5, [sp, #16]
  404b7c:	43db      	mvns	r3, r3
  404b7e:	9302      	str	r3, [sp, #8]
  404b80:	4641      	mov	r1, r8
  404b82:	4620      	mov	r0, r4
  404b84:	f000 fe40 	bl	405808 <_Bfree>
  404b88:	2e00      	cmp	r6, #0
  404b8a:	f43f acdd 	beq.w	404548 <_dtoa_r+0x388>
  404b8e:	e6a7      	b.n	4048e0 <_dtoa_r+0x720>
  404b90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404b92:	4649      	mov	r1, r9
  404b94:	4620      	mov	r0, r4
  404b96:	f000 ff6d 	bl	405a74 <__pow5mult>
  404b9a:	4681      	mov	r9, r0
  404b9c:	e558      	b.n	404650 <_dtoa_r+0x490>
  404b9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404ba0:	2a00      	cmp	r2, #0
  404ba2:	f000 8187 	beq.w	404eb4 <_dtoa_r+0xcf4>
  404ba6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404baa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404bac:	9d08      	ldr	r5, [sp, #32]
  404bae:	e4f2      	b.n	404596 <_dtoa_r+0x3d6>
  404bb0:	f1ba 0f00 	cmp.w	sl, #0
  404bb4:	f47f ad75 	bne.w	4046a2 <_dtoa_r+0x4e2>
  404bb8:	e7b4      	b.n	404b24 <_dtoa_r+0x964>
  404bba:	f000 fe2f 	bl	40581c <__multadd>
  404bbe:	4647      	mov	r7, r8
  404bc0:	4606      	mov	r6, r0
  404bc2:	4683      	mov	fp, r0
  404bc4:	e5be      	b.n	404744 <_dtoa_r+0x584>
  404bc6:	4601      	mov	r1, r0
  404bc8:	4620      	mov	r0, r4
  404bca:	9306      	str	r3, [sp, #24]
  404bcc:	f000 fe1c 	bl	405808 <_Bfree>
  404bd0:	2201      	movs	r2, #1
  404bd2:	9b06      	ldr	r3, [sp, #24]
  404bd4:	e5e0      	b.n	404798 <_dtoa_r+0x5d8>
  404bd6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bd8:	2b02      	cmp	r3, #2
  404bda:	f77f ad96 	ble.w	40470a <_dtoa_r+0x54a>
  404bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404be0:	2b00      	cmp	r3, #0
  404be2:	d1c9      	bne.n	404b78 <_dtoa_r+0x9b8>
  404be4:	4641      	mov	r1, r8
  404be6:	2205      	movs	r2, #5
  404be8:	4620      	mov	r0, r4
  404bea:	f000 fe17 	bl	40581c <__multadd>
  404bee:	4601      	mov	r1, r0
  404bf0:	4680      	mov	r8, r0
  404bf2:	4648      	mov	r0, r9
  404bf4:	f000 ffe0 	bl	405bb8 <__mcmp>
  404bf8:	2800      	cmp	r0, #0
  404bfa:	ddbd      	ble.n	404b78 <_dtoa_r+0x9b8>
  404bfc:	9a02      	ldr	r2, [sp, #8]
  404bfe:	9904      	ldr	r1, [sp, #16]
  404c00:	2331      	movs	r3, #49	; 0x31
  404c02:	3201      	adds	r2, #1
  404c04:	9202      	str	r2, [sp, #8]
  404c06:	700b      	strb	r3, [r1, #0]
  404c08:	1c4d      	adds	r5, r1, #1
  404c0a:	e7b9      	b.n	404b80 <_dtoa_r+0x9c0>
  404c0c:	9a02      	ldr	r2, [sp, #8]
  404c0e:	3201      	adds	r2, #1
  404c10:	9202      	str	r2, [sp, #8]
  404c12:	9a04      	ldr	r2, [sp, #16]
  404c14:	2331      	movs	r3, #49	; 0x31
  404c16:	7013      	strb	r3, [r2, #0]
  404c18:	e652      	b.n	4048c0 <_dtoa_r+0x700>
  404c1a:	2301      	movs	r3, #1
  404c1c:	930b      	str	r3, [sp, #44]	; 0x2c
  404c1e:	e666      	b.n	4048ee <_dtoa_r+0x72e>
  404c20:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404c24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404c26:	e48f      	b.n	404548 <_dtoa_r+0x388>
  404c28:	004072f0 	.word	0x004072f0
  404c2c:	004072c8 	.word	0x004072c8
  404c30:	3ff00000 	.word	0x3ff00000
  404c34:	401c0000 	.word	0x401c0000
  404c38:	3fe00000 	.word	0x3fe00000
  404c3c:	40240000 	.word	0x40240000
  404c40:	40140000 	.word	0x40140000
  404c44:	4650      	mov	r0, sl
  404c46:	f7fd fa4b 	bl	4020e0 <__aeabi_i2d>
  404c4a:	463a      	mov	r2, r7
  404c4c:	4643      	mov	r3, r8
  404c4e:	f7fd faad 	bl	4021ac <__aeabi_dmul>
  404c52:	2200      	movs	r2, #0
  404c54:	4bc1      	ldr	r3, [pc, #772]	; (404f5c <_dtoa_r+0xd9c>)
  404c56:	f7fd f8f7 	bl	401e48 <__adddf3>
  404c5a:	4605      	mov	r5, r0
  404c5c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404c60:	4641      	mov	r1, r8
  404c62:	2200      	movs	r2, #0
  404c64:	4bbe      	ldr	r3, [pc, #760]	; (404f60 <_dtoa_r+0xda0>)
  404c66:	4638      	mov	r0, r7
  404c68:	f7fd f8ec 	bl	401e44 <__aeabi_dsub>
  404c6c:	462a      	mov	r2, r5
  404c6e:	4633      	mov	r3, r6
  404c70:	4682      	mov	sl, r0
  404c72:	468b      	mov	fp, r1
  404c74:	f7fd fd2a 	bl	4026cc <__aeabi_dcmpgt>
  404c78:	4680      	mov	r8, r0
  404c7a:	2800      	cmp	r0, #0
  404c7c:	f040 8110 	bne.w	404ea0 <_dtoa_r+0xce0>
  404c80:	462a      	mov	r2, r5
  404c82:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404c86:	4650      	mov	r0, sl
  404c88:	4659      	mov	r1, fp
  404c8a:	f7fd fd01 	bl	402690 <__aeabi_dcmplt>
  404c8e:	b118      	cbz	r0, 404c98 <_dtoa_r+0xad8>
  404c90:	4646      	mov	r6, r8
  404c92:	e771      	b.n	404b78 <_dtoa_r+0x9b8>
  404c94:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404c98:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404c9c:	f7ff bb8a 	b.w	4043b4 <_dtoa_r+0x1f4>
  404ca0:	9804      	ldr	r0, [sp, #16]
  404ca2:	f7ff babb 	b.w	40421c <_dtoa_r+0x5c>
  404ca6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404ca8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404caa:	970c      	str	r7, [sp, #48]	; 0x30
  404cac:	1afb      	subs	r3, r7, r3
  404cae:	441a      	add	r2, r3
  404cb0:	920d      	str	r2, [sp, #52]	; 0x34
  404cb2:	2700      	movs	r7, #0
  404cb4:	e469      	b.n	40458a <_dtoa_r+0x3ca>
  404cb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404cba:	f04f 0a02 	mov.w	sl, #2
  404cbe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404cc2:	e657      	b.n	404974 <_dtoa_r+0x7b4>
  404cc4:	2100      	movs	r1, #0
  404cc6:	2301      	movs	r3, #1
  404cc8:	6461      	str	r1, [r4, #68]	; 0x44
  404cca:	4620      	mov	r0, r4
  404ccc:	9325      	str	r3, [sp, #148]	; 0x94
  404cce:	f000 fd75 	bl	4057bc <_Balloc>
  404cd2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404cd4:	9004      	str	r0, [sp, #16]
  404cd6:	6420      	str	r0, [r4, #64]	; 0x40
  404cd8:	930a      	str	r3, [sp, #40]	; 0x28
  404cda:	930f      	str	r3, [sp, #60]	; 0x3c
  404cdc:	e629      	b.n	404932 <_dtoa_r+0x772>
  404cde:	2a00      	cmp	r2, #0
  404ce0:	46d0      	mov	r8, sl
  404ce2:	f8cd b018 	str.w	fp, [sp, #24]
  404ce6:	469a      	mov	sl, r3
  404ce8:	dd11      	ble.n	404d0e <_dtoa_r+0xb4e>
  404cea:	4649      	mov	r1, r9
  404cec:	2201      	movs	r2, #1
  404cee:	4620      	mov	r0, r4
  404cf0:	f000 ff10 	bl	405b14 <__lshift>
  404cf4:	4641      	mov	r1, r8
  404cf6:	4681      	mov	r9, r0
  404cf8:	f000 ff5e 	bl	405bb8 <__mcmp>
  404cfc:	2800      	cmp	r0, #0
  404cfe:	f340 8146 	ble.w	404f8e <_dtoa_r+0xdce>
  404d02:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404d06:	f000 8106 	beq.w	404f16 <_dtoa_r+0xd56>
  404d0a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404d0e:	46b3      	mov	fp, r6
  404d10:	f887 a000 	strb.w	sl, [r7]
  404d14:	1c7d      	adds	r5, r7, #1
  404d16:	9e06      	ldr	r6, [sp, #24]
  404d18:	e5d2      	b.n	4048c0 <_dtoa_r+0x700>
  404d1a:	d104      	bne.n	404d26 <_dtoa_r+0xb66>
  404d1c:	f01a 0f01 	tst.w	sl, #1
  404d20:	d001      	beq.n	404d26 <_dtoa_r+0xb66>
  404d22:	e5bd      	b.n	4048a0 <_dtoa_r+0x6e0>
  404d24:	4615      	mov	r5, r2
  404d26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404d2a:	2b30      	cmp	r3, #48	; 0x30
  404d2c:	f105 32ff 	add.w	r2, r5, #4294967295
  404d30:	d0f8      	beq.n	404d24 <_dtoa_r+0xb64>
  404d32:	e5c5      	b.n	4048c0 <_dtoa_r+0x700>
  404d34:	9904      	ldr	r1, [sp, #16]
  404d36:	2230      	movs	r2, #48	; 0x30
  404d38:	700a      	strb	r2, [r1, #0]
  404d3a:	9a02      	ldr	r2, [sp, #8]
  404d3c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404d40:	3201      	adds	r2, #1
  404d42:	9202      	str	r2, [sp, #8]
  404d44:	f7ff bbfc 	b.w	404540 <_dtoa_r+0x380>
  404d48:	f000 80bb 	beq.w	404ec2 <_dtoa_r+0xd02>
  404d4c:	9b02      	ldr	r3, [sp, #8]
  404d4e:	425d      	negs	r5, r3
  404d50:	4b84      	ldr	r3, [pc, #528]	; (404f64 <_dtoa_r+0xda4>)
  404d52:	f005 020f 	and.w	r2, r5, #15
  404d56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  404d5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404d62:	f7fd fa23 	bl	4021ac <__aeabi_dmul>
  404d66:	112d      	asrs	r5, r5, #4
  404d68:	4607      	mov	r7, r0
  404d6a:	4688      	mov	r8, r1
  404d6c:	f000 812c 	beq.w	404fc8 <_dtoa_r+0xe08>
  404d70:	4e7d      	ldr	r6, [pc, #500]	; (404f68 <_dtoa_r+0xda8>)
  404d72:	f04f 0a02 	mov.w	sl, #2
  404d76:	07eb      	lsls	r3, r5, #31
  404d78:	d509      	bpl.n	404d8e <_dtoa_r+0xbce>
  404d7a:	4638      	mov	r0, r7
  404d7c:	4641      	mov	r1, r8
  404d7e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404d82:	f7fd fa13 	bl	4021ac <__aeabi_dmul>
  404d86:	f10a 0a01 	add.w	sl, sl, #1
  404d8a:	4607      	mov	r7, r0
  404d8c:	4688      	mov	r8, r1
  404d8e:	106d      	asrs	r5, r5, #1
  404d90:	f106 0608 	add.w	r6, r6, #8
  404d94:	d1ef      	bne.n	404d76 <_dtoa_r+0xbb6>
  404d96:	e608      	b.n	4049aa <_dtoa_r+0x7ea>
  404d98:	6871      	ldr	r1, [r6, #4]
  404d9a:	4620      	mov	r0, r4
  404d9c:	f000 fd0e 	bl	4057bc <_Balloc>
  404da0:	6933      	ldr	r3, [r6, #16]
  404da2:	3302      	adds	r3, #2
  404da4:	009a      	lsls	r2, r3, #2
  404da6:	4605      	mov	r5, r0
  404da8:	f106 010c 	add.w	r1, r6, #12
  404dac:	300c      	adds	r0, #12
  404dae:	f000 fc5f 	bl	405670 <memcpy>
  404db2:	4629      	mov	r1, r5
  404db4:	2201      	movs	r2, #1
  404db6:	4620      	mov	r0, r4
  404db8:	f000 feac 	bl	405b14 <__lshift>
  404dbc:	9006      	str	r0, [sp, #24]
  404dbe:	e4b5      	b.n	40472c <_dtoa_r+0x56c>
  404dc0:	2b39      	cmp	r3, #57	; 0x39
  404dc2:	f8cd b018 	str.w	fp, [sp, #24]
  404dc6:	46d0      	mov	r8, sl
  404dc8:	f000 80a5 	beq.w	404f16 <_dtoa_r+0xd56>
  404dcc:	f103 0a01 	add.w	sl, r3, #1
  404dd0:	46b3      	mov	fp, r6
  404dd2:	f887 a000 	strb.w	sl, [r7]
  404dd6:	1c7d      	adds	r5, r7, #1
  404dd8:	9e06      	ldr	r6, [sp, #24]
  404dda:	e571      	b.n	4048c0 <_dtoa_r+0x700>
  404ddc:	465a      	mov	r2, fp
  404dde:	46d0      	mov	r8, sl
  404de0:	46b3      	mov	fp, r6
  404de2:	469a      	mov	sl, r3
  404de4:	4616      	mov	r6, r2
  404de6:	e54f      	b.n	404888 <_dtoa_r+0x6c8>
  404de8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404dea:	495e      	ldr	r1, [pc, #376]	; (404f64 <_dtoa_r+0xda4>)
  404dec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404df0:	462a      	mov	r2, r5
  404df2:	4633      	mov	r3, r6
  404df4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404df8:	f7fd f9d8 	bl	4021ac <__aeabi_dmul>
  404dfc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404e00:	4638      	mov	r0, r7
  404e02:	4641      	mov	r1, r8
  404e04:	f7fd fc6c 	bl	4026e0 <__aeabi_d2iz>
  404e08:	4605      	mov	r5, r0
  404e0a:	f7fd f969 	bl	4020e0 <__aeabi_i2d>
  404e0e:	460b      	mov	r3, r1
  404e10:	4602      	mov	r2, r0
  404e12:	4641      	mov	r1, r8
  404e14:	4638      	mov	r0, r7
  404e16:	f7fd f815 	bl	401e44 <__aeabi_dsub>
  404e1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404e1c:	460f      	mov	r7, r1
  404e1e:	9904      	ldr	r1, [sp, #16]
  404e20:	3530      	adds	r5, #48	; 0x30
  404e22:	2b01      	cmp	r3, #1
  404e24:	700d      	strb	r5, [r1, #0]
  404e26:	4606      	mov	r6, r0
  404e28:	f101 0501 	add.w	r5, r1, #1
  404e2c:	d026      	beq.n	404e7c <_dtoa_r+0xcbc>
  404e2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404e30:	9a04      	ldr	r2, [sp, #16]
  404e32:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404f70 <_dtoa_r+0xdb0>
  404e36:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404e3a:	4413      	add	r3, r2
  404e3c:	f04f 0a00 	mov.w	sl, #0
  404e40:	4699      	mov	r9, r3
  404e42:	4652      	mov	r2, sl
  404e44:	465b      	mov	r3, fp
  404e46:	4630      	mov	r0, r6
  404e48:	4639      	mov	r1, r7
  404e4a:	f7fd f9af 	bl	4021ac <__aeabi_dmul>
  404e4e:	460f      	mov	r7, r1
  404e50:	4606      	mov	r6, r0
  404e52:	f7fd fc45 	bl	4026e0 <__aeabi_d2iz>
  404e56:	4680      	mov	r8, r0
  404e58:	f7fd f942 	bl	4020e0 <__aeabi_i2d>
  404e5c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404e60:	4602      	mov	r2, r0
  404e62:	460b      	mov	r3, r1
  404e64:	4630      	mov	r0, r6
  404e66:	4639      	mov	r1, r7
  404e68:	f7fc ffec 	bl	401e44 <__aeabi_dsub>
  404e6c:	f805 8b01 	strb.w	r8, [r5], #1
  404e70:	454d      	cmp	r5, r9
  404e72:	4606      	mov	r6, r0
  404e74:	460f      	mov	r7, r1
  404e76:	d1e4      	bne.n	404e42 <_dtoa_r+0xc82>
  404e78:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404e7c:	4b3b      	ldr	r3, [pc, #236]	; (404f6c <_dtoa_r+0xdac>)
  404e7e:	2200      	movs	r2, #0
  404e80:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404e84:	f7fc ffe0 	bl	401e48 <__adddf3>
  404e88:	4632      	mov	r2, r6
  404e8a:	463b      	mov	r3, r7
  404e8c:	f7fd fc00 	bl	402690 <__aeabi_dcmplt>
  404e90:	2800      	cmp	r0, #0
  404e92:	d046      	beq.n	404f22 <_dtoa_r+0xd62>
  404e94:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404e96:	9302      	str	r3, [sp, #8]
  404e98:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404e9c:	f7ff bb43 	b.w	404526 <_dtoa_r+0x366>
  404ea0:	f04f 0800 	mov.w	r8, #0
  404ea4:	4646      	mov	r6, r8
  404ea6:	e6a9      	b.n	404bfc <_dtoa_r+0xa3c>
  404ea8:	9b08      	ldr	r3, [sp, #32]
  404eaa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404eac:	1a9d      	subs	r5, r3, r2
  404eae:	2300      	movs	r3, #0
  404eb0:	f7ff bb71 	b.w	404596 <_dtoa_r+0x3d6>
  404eb4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404eb6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404eb8:	9d08      	ldr	r5, [sp, #32]
  404eba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404ebe:	f7ff bb6a 	b.w	404596 <_dtoa_r+0x3d6>
  404ec2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404ec6:	f04f 0a02 	mov.w	sl, #2
  404eca:	e56e      	b.n	4049aa <_dtoa_r+0x7ea>
  404ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ece:	2b00      	cmp	r3, #0
  404ed0:	f43f aeb8 	beq.w	404c44 <_dtoa_r+0xa84>
  404ed4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404ed6:	2b00      	cmp	r3, #0
  404ed8:	f77f aede 	ble.w	404c98 <_dtoa_r+0xad8>
  404edc:	2200      	movs	r2, #0
  404ede:	4b24      	ldr	r3, [pc, #144]	; (404f70 <_dtoa_r+0xdb0>)
  404ee0:	4638      	mov	r0, r7
  404ee2:	4641      	mov	r1, r8
  404ee4:	f7fd f962 	bl	4021ac <__aeabi_dmul>
  404ee8:	4607      	mov	r7, r0
  404eea:	4688      	mov	r8, r1
  404eec:	f10a 0001 	add.w	r0, sl, #1
  404ef0:	f7fd f8f6 	bl	4020e0 <__aeabi_i2d>
  404ef4:	463a      	mov	r2, r7
  404ef6:	4643      	mov	r3, r8
  404ef8:	f7fd f958 	bl	4021ac <__aeabi_dmul>
  404efc:	2200      	movs	r2, #0
  404efe:	4b17      	ldr	r3, [pc, #92]	; (404f5c <_dtoa_r+0xd9c>)
  404f00:	f7fc ffa2 	bl	401e48 <__adddf3>
  404f04:	9a02      	ldr	r2, [sp, #8]
  404f06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404f08:	9312      	str	r3, [sp, #72]	; 0x48
  404f0a:	3a01      	subs	r2, #1
  404f0c:	4605      	mov	r5, r0
  404f0e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404f12:	9215      	str	r2, [sp, #84]	; 0x54
  404f14:	e56a      	b.n	4049ec <_dtoa_r+0x82c>
  404f16:	2239      	movs	r2, #57	; 0x39
  404f18:	46b3      	mov	fp, r6
  404f1a:	703a      	strb	r2, [r7, #0]
  404f1c:	9e06      	ldr	r6, [sp, #24]
  404f1e:	1c7d      	adds	r5, r7, #1
  404f20:	e4c0      	b.n	4048a4 <_dtoa_r+0x6e4>
  404f22:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404f26:	2000      	movs	r0, #0
  404f28:	4910      	ldr	r1, [pc, #64]	; (404f6c <_dtoa_r+0xdac>)
  404f2a:	f7fc ff8b 	bl	401e44 <__aeabi_dsub>
  404f2e:	4632      	mov	r2, r6
  404f30:	463b      	mov	r3, r7
  404f32:	f7fd fbcb 	bl	4026cc <__aeabi_dcmpgt>
  404f36:	b908      	cbnz	r0, 404f3c <_dtoa_r+0xd7c>
  404f38:	e6ae      	b.n	404c98 <_dtoa_r+0xad8>
  404f3a:	4615      	mov	r5, r2
  404f3c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404f40:	2b30      	cmp	r3, #48	; 0x30
  404f42:	f105 32ff 	add.w	r2, r5, #4294967295
  404f46:	d0f8      	beq.n	404f3a <_dtoa_r+0xd7a>
  404f48:	e5d7      	b.n	404afa <_dtoa_r+0x93a>
  404f4a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404f4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404f50:	9302      	str	r3, [sp, #8]
  404f52:	f7ff bae8 	b.w	404526 <_dtoa_r+0x366>
  404f56:	970c      	str	r7, [sp, #48]	; 0x30
  404f58:	f7ff bba5 	b.w	4046a6 <_dtoa_r+0x4e6>
  404f5c:	401c0000 	.word	0x401c0000
  404f60:	40140000 	.word	0x40140000
  404f64:	004072f0 	.word	0x004072f0
  404f68:	004072c8 	.word	0x004072c8
  404f6c:	3fe00000 	.word	0x3fe00000
  404f70:	40240000 	.word	0x40240000
  404f74:	2b39      	cmp	r3, #57	; 0x39
  404f76:	f8cd b018 	str.w	fp, [sp, #24]
  404f7a:	46d0      	mov	r8, sl
  404f7c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404f80:	469a      	mov	sl, r3
  404f82:	d0c8      	beq.n	404f16 <_dtoa_r+0xd56>
  404f84:	f1bb 0f00 	cmp.w	fp, #0
  404f88:	f73f aebf 	bgt.w	404d0a <_dtoa_r+0xb4a>
  404f8c:	e6bf      	b.n	404d0e <_dtoa_r+0xb4e>
  404f8e:	f47f aebe 	bne.w	404d0e <_dtoa_r+0xb4e>
  404f92:	f01a 0f01 	tst.w	sl, #1
  404f96:	f43f aeba 	beq.w	404d0e <_dtoa_r+0xb4e>
  404f9a:	e6b2      	b.n	404d02 <_dtoa_r+0xb42>
  404f9c:	f04f 0800 	mov.w	r8, #0
  404fa0:	4646      	mov	r6, r8
  404fa2:	e5e9      	b.n	404b78 <_dtoa_r+0x9b8>
  404fa4:	4631      	mov	r1, r6
  404fa6:	2300      	movs	r3, #0
  404fa8:	220a      	movs	r2, #10
  404faa:	4620      	mov	r0, r4
  404fac:	f000 fc36 	bl	40581c <__multadd>
  404fb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404fb2:	2b00      	cmp	r3, #0
  404fb4:	4606      	mov	r6, r0
  404fb6:	dd0a      	ble.n	404fce <_dtoa_r+0xe0e>
  404fb8:	930a      	str	r3, [sp, #40]	; 0x28
  404fba:	f7ff bbaa 	b.w	404712 <_dtoa_r+0x552>
  404fbe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fc0:	2b02      	cmp	r3, #2
  404fc2:	dc23      	bgt.n	40500c <_dtoa_r+0xe4c>
  404fc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404fc6:	e43b      	b.n	404840 <_dtoa_r+0x680>
  404fc8:	f04f 0a02 	mov.w	sl, #2
  404fcc:	e4ed      	b.n	4049aa <_dtoa_r+0x7ea>
  404fce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404fd0:	2b02      	cmp	r3, #2
  404fd2:	dc1b      	bgt.n	40500c <_dtoa_r+0xe4c>
  404fd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404fd6:	e7ef      	b.n	404fb8 <_dtoa_r+0xdf8>
  404fd8:	2500      	movs	r5, #0
  404fda:	6465      	str	r5, [r4, #68]	; 0x44
  404fdc:	4629      	mov	r1, r5
  404fde:	4620      	mov	r0, r4
  404fe0:	f000 fbec 	bl	4057bc <_Balloc>
  404fe4:	f04f 33ff 	mov.w	r3, #4294967295
  404fe8:	930a      	str	r3, [sp, #40]	; 0x28
  404fea:	930f      	str	r3, [sp, #60]	; 0x3c
  404fec:	2301      	movs	r3, #1
  404fee:	9004      	str	r0, [sp, #16]
  404ff0:	9525      	str	r5, [sp, #148]	; 0x94
  404ff2:	6420      	str	r0, [r4, #64]	; 0x40
  404ff4:	930b      	str	r3, [sp, #44]	; 0x2c
  404ff6:	f7ff b9dd 	b.w	4043b4 <_dtoa_r+0x1f4>
  404ffa:	2501      	movs	r5, #1
  404ffc:	f7ff b9a5 	b.w	40434a <_dtoa_r+0x18a>
  405000:	f43f ab69 	beq.w	4046d6 <_dtoa_r+0x516>
  405004:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405008:	f7ff bbf9 	b.w	4047fe <_dtoa_r+0x63e>
  40500c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40500e:	930a      	str	r3, [sp, #40]	; 0x28
  405010:	e5e5      	b.n	404bde <_dtoa_r+0xa1e>
  405012:	bf00      	nop

00405014 <__libc_fini_array>:
  405014:	b538      	push	{r3, r4, r5, lr}
  405016:	4c0a      	ldr	r4, [pc, #40]	; (405040 <__libc_fini_array+0x2c>)
  405018:	4d0a      	ldr	r5, [pc, #40]	; (405044 <__libc_fini_array+0x30>)
  40501a:	1b64      	subs	r4, r4, r5
  40501c:	10a4      	asrs	r4, r4, #2
  40501e:	d00a      	beq.n	405036 <__libc_fini_array+0x22>
  405020:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405024:	3b01      	subs	r3, #1
  405026:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40502a:	3c01      	subs	r4, #1
  40502c:	f855 3904 	ldr.w	r3, [r5], #-4
  405030:	4798      	blx	r3
  405032:	2c00      	cmp	r4, #0
  405034:	d1f9      	bne.n	40502a <__libc_fini_array+0x16>
  405036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40503a:	f002 ba57 	b.w	4074ec <_fini>
  40503e:	bf00      	nop
  405040:	004074fc 	.word	0x004074fc
  405044:	004074f8 	.word	0x004074f8

00405048 <_localeconv_r>:
  405048:	4a04      	ldr	r2, [pc, #16]	; (40505c <_localeconv_r+0x14>)
  40504a:	4b05      	ldr	r3, [pc, #20]	; (405060 <_localeconv_r+0x18>)
  40504c:	6812      	ldr	r2, [r2, #0]
  40504e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405050:	2800      	cmp	r0, #0
  405052:	bf08      	it	eq
  405054:	4618      	moveq	r0, r3
  405056:	30f0      	adds	r0, #240	; 0xf0
  405058:	4770      	bx	lr
  40505a:	bf00      	nop
  40505c:	20400028 	.word	0x20400028
  405060:	2040086c 	.word	0x2040086c

00405064 <__retarget_lock_acquire_recursive>:
  405064:	4770      	bx	lr
  405066:	bf00      	nop

00405068 <__retarget_lock_release_recursive>:
  405068:	4770      	bx	lr
  40506a:	bf00      	nop

0040506c <_malloc_r>:
  40506c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405070:	f101 060b 	add.w	r6, r1, #11
  405074:	2e16      	cmp	r6, #22
  405076:	b083      	sub	sp, #12
  405078:	4605      	mov	r5, r0
  40507a:	f240 809e 	bls.w	4051ba <_malloc_r+0x14e>
  40507e:	f036 0607 	bics.w	r6, r6, #7
  405082:	f100 80bd 	bmi.w	405200 <_malloc_r+0x194>
  405086:	42b1      	cmp	r1, r6
  405088:	f200 80ba 	bhi.w	405200 <_malloc_r+0x194>
  40508c:	f000 fb8a 	bl	4057a4 <__malloc_lock>
  405090:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405094:	f0c0 8293 	bcc.w	4055be <_malloc_r+0x552>
  405098:	0a73      	lsrs	r3, r6, #9
  40509a:	f000 80b8 	beq.w	40520e <_malloc_r+0x1a2>
  40509e:	2b04      	cmp	r3, #4
  4050a0:	f200 8179 	bhi.w	405396 <_malloc_r+0x32a>
  4050a4:	09b3      	lsrs	r3, r6, #6
  4050a6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4050aa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4050ae:	00c3      	lsls	r3, r0, #3
  4050b0:	4fbf      	ldr	r7, [pc, #764]	; (4053b0 <_malloc_r+0x344>)
  4050b2:	443b      	add	r3, r7
  4050b4:	f1a3 0108 	sub.w	r1, r3, #8
  4050b8:	685c      	ldr	r4, [r3, #4]
  4050ba:	42a1      	cmp	r1, r4
  4050bc:	d106      	bne.n	4050cc <_malloc_r+0x60>
  4050be:	e00c      	b.n	4050da <_malloc_r+0x6e>
  4050c0:	2a00      	cmp	r2, #0
  4050c2:	f280 80aa 	bge.w	40521a <_malloc_r+0x1ae>
  4050c6:	68e4      	ldr	r4, [r4, #12]
  4050c8:	42a1      	cmp	r1, r4
  4050ca:	d006      	beq.n	4050da <_malloc_r+0x6e>
  4050cc:	6863      	ldr	r3, [r4, #4]
  4050ce:	f023 0303 	bic.w	r3, r3, #3
  4050d2:	1b9a      	subs	r2, r3, r6
  4050d4:	2a0f      	cmp	r2, #15
  4050d6:	ddf3      	ble.n	4050c0 <_malloc_r+0x54>
  4050d8:	4670      	mov	r0, lr
  4050da:	693c      	ldr	r4, [r7, #16]
  4050dc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4053c4 <_malloc_r+0x358>
  4050e0:	4574      	cmp	r4, lr
  4050e2:	f000 81ab 	beq.w	40543c <_malloc_r+0x3d0>
  4050e6:	6863      	ldr	r3, [r4, #4]
  4050e8:	f023 0303 	bic.w	r3, r3, #3
  4050ec:	1b9a      	subs	r2, r3, r6
  4050ee:	2a0f      	cmp	r2, #15
  4050f0:	f300 8190 	bgt.w	405414 <_malloc_r+0x3a8>
  4050f4:	2a00      	cmp	r2, #0
  4050f6:	f8c7 e014 	str.w	lr, [r7, #20]
  4050fa:	f8c7 e010 	str.w	lr, [r7, #16]
  4050fe:	f280 809d 	bge.w	40523c <_malloc_r+0x1d0>
  405102:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405106:	f080 8161 	bcs.w	4053cc <_malloc_r+0x360>
  40510a:	08db      	lsrs	r3, r3, #3
  40510c:	f103 0c01 	add.w	ip, r3, #1
  405110:	1099      	asrs	r1, r3, #2
  405112:	687a      	ldr	r2, [r7, #4]
  405114:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405118:	f8c4 8008 	str.w	r8, [r4, #8]
  40511c:	2301      	movs	r3, #1
  40511e:	408b      	lsls	r3, r1
  405120:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405124:	4313      	orrs	r3, r2
  405126:	3908      	subs	r1, #8
  405128:	60e1      	str	r1, [r4, #12]
  40512a:	607b      	str	r3, [r7, #4]
  40512c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405130:	f8c8 400c 	str.w	r4, [r8, #12]
  405134:	1082      	asrs	r2, r0, #2
  405136:	2401      	movs	r4, #1
  405138:	4094      	lsls	r4, r2
  40513a:	429c      	cmp	r4, r3
  40513c:	f200 808b 	bhi.w	405256 <_malloc_r+0x1ea>
  405140:	421c      	tst	r4, r3
  405142:	d106      	bne.n	405152 <_malloc_r+0xe6>
  405144:	f020 0003 	bic.w	r0, r0, #3
  405148:	0064      	lsls	r4, r4, #1
  40514a:	421c      	tst	r4, r3
  40514c:	f100 0004 	add.w	r0, r0, #4
  405150:	d0fa      	beq.n	405148 <_malloc_r+0xdc>
  405152:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405156:	46cc      	mov	ip, r9
  405158:	4680      	mov	r8, r0
  40515a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40515e:	459c      	cmp	ip, r3
  405160:	d107      	bne.n	405172 <_malloc_r+0x106>
  405162:	e16d      	b.n	405440 <_malloc_r+0x3d4>
  405164:	2a00      	cmp	r2, #0
  405166:	f280 817b 	bge.w	405460 <_malloc_r+0x3f4>
  40516a:	68db      	ldr	r3, [r3, #12]
  40516c:	459c      	cmp	ip, r3
  40516e:	f000 8167 	beq.w	405440 <_malloc_r+0x3d4>
  405172:	6859      	ldr	r1, [r3, #4]
  405174:	f021 0103 	bic.w	r1, r1, #3
  405178:	1b8a      	subs	r2, r1, r6
  40517a:	2a0f      	cmp	r2, #15
  40517c:	ddf2      	ble.n	405164 <_malloc_r+0xf8>
  40517e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405182:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405186:	9300      	str	r3, [sp, #0]
  405188:	199c      	adds	r4, r3, r6
  40518a:	4628      	mov	r0, r5
  40518c:	f046 0601 	orr.w	r6, r6, #1
  405190:	f042 0501 	orr.w	r5, r2, #1
  405194:	605e      	str	r6, [r3, #4]
  405196:	f8c8 c00c 	str.w	ip, [r8, #12]
  40519a:	f8cc 8008 	str.w	r8, [ip, #8]
  40519e:	617c      	str	r4, [r7, #20]
  4051a0:	613c      	str	r4, [r7, #16]
  4051a2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4051a6:	f8c4 e008 	str.w	lr, [r4, #8]
  4051aa:	6065      	str	r5, [r4, #4]
  4051ac:	505a      	str	r2, [r3, r1]
  4051ae:	f000 faff 	bl	4057b0 <__malloc_unlock>
  4051b2:	9b00      	ldr	r3, [sp, #0]
  4051b4:	f103 0408 	add.w	r4, r3, #8
  4051b8:	e01e      	b.n	4051f8 <_malloc_r+0x18c>
  4051ba:	2910      	cmp	r1, #16
  4051bc:	d820      	bhi.n	405200 <_malloc_r+0x194>
  4051be:	f000 faf1 	bl	4057a4 <__malloc_lock>
  4051c2:	2610      	movs	r6, #16
  4051c4:	2318      	movs	r3, #24
  4051c6:	2002      	movs	r0, #2
  4051c8:	4f79      	ldr	r7, [pc, #484]	; (4053b0 <_malloc_r+0x344>)
  4051ca:	443b      	add	r3, r7
  4051cc:	f1a3 0208 	sub.w	r2, r3, #8
  4051d0:	685c      	ldr	r4, [r3, #4]
  4051d2:	4294      	cmp	r4, r2
  4051d4:	f000 813d 	beq.w	405452 <_malloc_r+0x3e6>
  4051d8:	6863      	ldr	r3, [r4, #4]
  4051da:	68e1      	ldr	r1, [r4, #12]
  4051dc:	68a6      	ldr	r6, [r4, #8]
  4051de:	f023 0303 	bic.w	r3, r3, #3
  4051e2:	4423      	add	r3, r4
  4051e4:	4628      	mov	r0, r5
  4051e6:	685a      	ldr	r2, [r3, #4]
  4051e8:	60f1      	str	r1, [r6, #12]
  4051ea:	f042 0201 	orr.w	r2, r2, #1
  4051ee:	608e      	str	r6, [r1, #8]
  4051f0:	605a      	str	r2, [r3, #4]
  4051f2:	f000 fadd 	bl	4057b0 <__malloc_unlock>
  4051f6:	3408      	adds	r4, #8
  4051f8:	4620      	mov	r0, r4
  4051fa:	b003      	add	sp, #12
  4051fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405200:	2400      	movs	r4, #0
  405202:	230c      	movs	r3, #12
  405204:	4620      	mov	r0, r4
  405206:	602b      	str	r3, [r5, #0]
  405208:	b003      	add	sp, #12
  40520a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40520e:	2040      	movs	r0, #64	; 0x40
  405210:	f44f 7300 	mov.w	r3, #512	; 0x200
  405214:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405218:	e74a      	b.n	4050b0 <_malloc_r+0x44>
  40521a:	4423      	add	r3, r4
  40521c:	68e1      	ldr	r1, [r4, #12]
  40521e:	685a      	ldr	r2, [r3, #4]
  405220:	68a6      	ldr	r6, [r4, #8]
  405222:	f042 0201 	orr.w	r2, r2, #1
  405226:	60f1      	str	r1, [r6, #12]
  405228:	4628      	mov	r0, r5
  40522a:	608e      	str	r6, [r1, #8]
  40522c:	605a      	str	r2, [r3, #4]
  40522e:	f000 fabf 	bl	4057b0 <__malloc_unlock>
  405232:	3408      	adds	r4, #8
  405234:	4620      	mov	r0, r4
  405236:	b003      	add	sp, #12
  405238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40523c:	4423      	add	r3, r4
  40523e:	4628      	mov	r0, r5
  405240:	685a      	ldr	r2, [r3, #4]
  405242:	f042 0201 	orr.w	r2, r2, #1
  405246:	605a      	str	r2, [r3, #4]
  405248:	f000 fab2 	bl	4057b0 <__malloc_unlock>
  40524c:	3408      	adds	r4, #8
  40524e:	4620      	mov	r0, r4
  405250:	b003      	add	sp, #12
  405252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405256:	68bc      	ldr	r4, [r7, #8]
  405258:	6863      	ldr	r3, [r4, #4]
  40525a:	f023 0803 	bic.w	r8, r3, #3
  40525e:	45b0      	cmp	r8, r6
  405260:	d304      	bcc.n	40526c <_malloc_r+0x200>
  405262:	eba8 0306 	sub.w	r3, r8, r6
  405266:	2b0f      	cmp	r3, #15
  405268:	f300 8085 	bgt.w	405376 <_malloc_r+0x30a>
  40526c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4053c8 <_malloc_r+0x35c>
  405270:	4b50      	ldr	r3, [pc, #320]	; (4053b4 <_malloc_r+0x348>)
  405272:	f8d9 2000 	ldr.w	r2, [r9]
  405276:	681b      	ldr	r3, [r3, #0]
  405278:	3201      	adds	r2, #1
  40527a:	4433      	add	r3, r6
  40527c:	eb04 0a08 	add.w	sl, r4, r8
  405280:	f000 8155 	beq.w	40552e <_malloc_r+0x4c2>
  405284:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405288:	330f      	adds	r3, #15
  40528a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40528e:	f02b 0b0f 	bic.w	fp, fp, #15
  405292:	4659      	mov	r1, fp
  405294:	4628      	mov	r0, r5
  405296:	f000 fd8b 	bl	405db0 <_sbrk_r>
  40529a:	1c41      	adds	r1, r0, #1
  40529c:	4602      	mov	r2, r0
  40529e:	f000 80fc 	beq.w	40549a <_malloc_r+0x42e>
  4052a2:	4582      	cmp	sl, r0
  4052a4:	f200 80f7 	bhi.w	405496 <_malloc_r+0x42a>
  4052a8:	4b43      	ldr	r3, [pc, #268]	; (4053b8 <_malloc_r+0x34c>)
  4052aa:	6819      	ldr	r1, [r3, #0]
  4052ac:	4459      	add	r1, fp
  4052ae:	6019      	str	r1, [r3, #0]
  4052b0:	f000 814d 	beq.w	40554e <_malloc_r+0x4e2>
  4052b4:	f8d9 0000 	ldr.w	r0, [r9]
  4052b8:	3001      	adds	r0, #1
  4052ba:	bf1b      	ittet	ne
  4052bc:	eba2 0a0a 	subne.w	sl, r2, sl
  4052c0:	4451      	addne	r1, sl
  4052c2:	f8c9 2000 	streq.w	r2, [r9]
  4052c6:	6019      	strne	r1, [r3, #0]
  4052c8:	f012 0107 	ands.w	r1, r2, #7
  4052cc:	f000 8115 	beq.w	4054fa <_malloc_r+0x48e>
  4052d0:	f1c1 0008 	rsb	r0, r1, #8
  4052d4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4052d8:	4402      	add	r2, r0
  4052da:	3108      	adds	r1, #8
  4052dc:	eb02 090b 	add.w	r9, r2, fp
  4052e0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4052e4:	eba1 0909 	sub.w	r9, r1, r9
  4052e8:	4649      	mov	r1, r9
  4052ea:	4628      	mov	r0, r5
  4052ec:	9301      	str	r3, [sp, #4]
  4052ee:	9200      	str	r2, [sp, #0]
  4052f0:	f000 fd5e 	bl	405db0 <_sbrk_r>
  4052f4:	1c43      	adds	r3, r0, #1
  4052f6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4052fa:	f000 8143 	beq.w	405584 <_malloc_r+0x518>
  4052fe:	1a80      	subs	r0, r0, r2
  405300:	4448      	add	r0, r9
  405302:	f040 0001 	orr.w	r0, r0, #1
  405306:	6819      	ldr	r1, [r3, #0]
  405308:	60ba      	str	r2, [r7, #8]
  40530a:	4449      	add	r1, r9
  40530c:	42bc      	cmp	r4, r7
  40530e:	6050      	str	r0, [r2, #4]
  405310:	6019      	str	r1, [r3, #0]
  405312:	d017      	beq.n	405344 <_malloc_r+0x2d8>
  405314:	f1b8 0f0f 	cmp.w	r8, #15
  405318:	f240 80fb 	bls.w	405512 <_malloc_r+0x4a6>
  40531c:	6860      	ldr	r0, [r4, #4]
  40531e:	f1a8 020c 	sub.w	r2, r8, #12
  405322:	f022 0207 	bic.w	r2, r2, #7
  405326:	eb04 0e02 	add.w	lr, r4, r2
  40532a:	f000 0001 	and.w	r0, r0, #1
  40532e:	f04f 0c05 	mov.w	ip, #5
  405332:	4310      	orrs	r0, r2
  405334:	2a0f      	cmp	r2, #15
  405336:	6060      	str	r0, [r4, #4]
  405338:	f8ce c004 	str.w	ip, [lr, #4]
  40533c:	f8ce c008 	str.w	ip, [lr, #8]
  405340:	f200 8117 	bhi.w	405572 <_malloc_r+0x506>
  405344:	4b1d      	ldr	r3, [pc, #116]	; (4053bc <_malloc_r+0x350>)
  405346:	68bc      	ldr	r4, [r7, #8]
  405348:	681a      	ldr	r2, [r3, #0]
  40534a:	4291      	cmp	r1, r2
  40534c:	bf88      	it	hi
  40534e:	6019      	strhi	r1, [r3, #0]
  405350:	4b1b      	ldr	r3, [pc, #108]	; (4053c0 <_malloc_r+0x354>)
  405352:	681a      	ldr	r2, [r3, #0]
  405354:	4291      	cmp	r1, r2
  405356:	6862      	ldr	r2, [r4, #4]
  405358:	bf88      	it	hi
  40535a:	6019      	strhi	r1, [r3, #0]
  40535c:	f022 0203 	bic.w	r2, r2, #3
  405360:	4296      	cmp	r6, r2
  405362:	eba2 0306 	sub.w	r3, r2, r6
  405366:	d801      	bhi.n	40536c <_malloc_r+0x300>
  405368:	2b0f      	cmp	r3, #15
  40536a:	dc04      	bgt.n	405376 <_malloc_r+0x30a>
  40536c:	4628      	mov	r0, r5
  40536e:	f000 fa1f 	bl	4057b0 <__malloc_unlock>
  405372:	2400      	movs	r4, #0
  405374:	e740      	b.n	4051f8 <_malloc_r+0x18c>
  405376:	19a2      	adds	r2, r4, r6
  405378:	f043 0301 	orr.w	r3, r3, #1
  40537c:	f046 0601 	orr.w	r6, r6, #1
  405380:	6066      	str	r6, [r4, #4]
  405382:	4628      	mov	r0, r5
  405384:	60ba      	str	r2, [r7, #8]
  405386:	6053      	str	r3, [r2, #4]
  405388:	f000 fa12 	bl	4057b0 <__malloc_unlock>
  40538c:	3408      	adds	r4, #8
  40538e:	4620      	mov	r0, r4
  405390:	b003      	add	sp, #12
  405392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405396:	2b14      	cmp	r3, #20
  405398:	d971      	bls.n	40547e <_malloc_r+0x412>
  40539a:	2b54      	cmp	r3, #84	; 0x54
  40539c:	f200 80a3 	bhi.w	4054e6 <_malloc_r+0x47a>
  4053a0:	0b33      	lsrs	r3, r6, #12
  4053a2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4053a6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4053aa:	00c3      	lsls	r3, r0, #3
  4053ac:	e680      	b.n	4050b0 <_malloc_r+0x44>
  4053ae:	bf00      	nop
  4053b0:	2040045c 	.word	0x2040045c
  4053b4:	20400cf8 	.word	0x20400cf8
  4053b8:	20400cc8 	.word	0x20400cc8
  4053bc:	20400cf0 	.word	0x20400cf0
  4053c0:	20400cf4 	.word	0x20400cf4
  4053c4:	20400464 	.word	0x20400464
  4053c8:	20400864 	.word	0x20400864
  4053cc:	0a5a      	lsrs	r2, r3, #9
  4053ce:	2a04      	cmp	r2, #4
  4053d0:	d95b      	bls.n	40548a <_malloc_r+0x41e>
  4053d2:	2a14      	cmp	r2, #20
  4053d4:	f200 80ae 	bhi.w	405534 <_malloc_r+0x4c8>
  4053d8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4053dc:	00c9      	lsls	r1, r1, #3
  4053de:	325b      	adds	r2, #91	; 0x5b
  4053e0:	eb07 0c01 	add.w	ip, r7, r1
  4053e4:	5879      	ldr	r1, [r7, r1]
  4053e6:	f1ac 0c08 	sub.w	ip, ip, #8
  4053ea:	458c      	cmp	ip, r1
  4053ec:	f000 8088 	beq.w	405500 <_malloc_r+0x494>
  4053f0:	684a      	ldr	r2, [r1, #4]
  4053f2:	f022 0203 	bic.w	r2, r2, #3
  4053f6:	4293      	cmp	r3, r2
  4053f8:	d273      	bcs.n	4054e2 <_malloc_r+0x476>
  4053fa:	6889      	ldr	r1, [r1, #8]
  4053fc:	458c      	cmp	ip, r1
  4053fe:	d1f7      	bne.n	4053f0 <_malloc_r+0x384>
  405400:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405404:	687b      	ldr	r3, [r7, #4]
  405406:	60e2      	str	r2, [r4, #12]
  405408:	f8c4 c008 	str.w	ip, [r4, #8]
  40540c:	6094      	str	r4, [r2, #8]
  40540e:	f8cc 400c 	str.w	r4, [ip, #12]
  405412:	e68f      	b.n	405134 <_malloc_r+0xc8>
  405414:	19a1      	adds	r1, r4, r6
  405416:	f046 0c01 	orr.w	ip, r6, #1
  40541a:	f042 0601 	orr.w	r6, r2, #1
  40541e:	f8c4 c004 	str.w	ip, [r4, #4]
  405422:	4628      	mov	r0, r5
  405424:	6179      	str	r1, [r7, #20]
  405426:	6139      	str	r1, [r7, #16]
  405428:	f8c1 e00c 	str.w	lr, [r1, #12]
  40542c:	f8c1 e008 	str.w	lr, [r1, #8]
  405430:	604e      	str	r6, [r1, #4]
  405432:	50e2      	str	r2, [r4, r3]
  405434:	f000 f9bc 	bl	4057b0 <__malloc_unlock>
  405438:	3408      	adds	r4, #8
  40543a:	e6dd      	b.n	4051f8 <_malloc_r+0x18c>
  40543c:	687b      	ldr	r3, [r7, #4]
  40543e:	e679      	b.n	405134 <_malloc_r+0xc8>
  405440:	f108 0801 	add.w	r8, r8, #1
  405444:	f018 0f03 	tst.w	r8, #3
  405448:	f10c 0c08 	add.w	ip, ip, #8
  40544c:	f47f ae85 	bne.w	40515a <_malloc_r+0xee>
  405450:	e02d      	b.n	4054ae <_malloc_r+0x442>
  405452:	68dc      	ldr	r4, [r3, #12]
  405454:	42a3      	cmp	r3, r4
  405456:	bf08      	it	eq
  405458:	3002      	addeq	r0, #2
  40545a:	f43f ae3e 	beq.w	4050da <_malloc_r+0x6e>
  40545e:	e6bb      	b.n	4051d8 <_malloc_r+0x16c>
  405460:	4419      	add	r1, r3
  405462:	461c      	mov	r4, r3
  405464:	684a      	ldr	r2, [r1, #4]
  405466:	68db      	ldr	r3, [r3, #12]
  405468:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40546c:	f042 0201 	orr.w	r2, r2, #1
  405470:	604a      	str	r2, [r1, #4]
  405472:	4628      	mov	r0, r5
  405474:	60f3      	str	r3, [r6, #12]
  405476:	609e      	str	r6, [r3, #8]
  405478:	f000 f99a 	bl	4057b0 <__malloc_unlock>
  40547c:	e6bc      	b.n	4051f8 <_malloc_r+0x18c>
  40547e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405482:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405486:	00c3      	lsls	r3, r0, #3
  405488:	e612      	b.n	4050b0 <_malloc_r+0x44>
  40548a:	099a      	lsrs	r2, r3, #6
  40548c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405490:	00c9      	lsls	r1, r1, #3
  405492:	3238      	adds	r2, #56	; 0x38
  405494:	e7a4      	b.n	4053e0 <_malloc_r+0x374>
  405496:	42bc      	cmp	r4, r7
  405498:	d054      	beq.n	405544 <_malloc_r+0x4d8>
  40549a:	68bc      	ldr	r4, [r7, #8]
  40549c:	6862      	ldr	r2, [r4, #4]
  40549e:	f022 0203 	bic.w	r2, r2, #3
  4054a2:	e75d      	b.n	405360 <_malloc_r+0x2f4>
  4054a4:	f859 3908 	ldr.w	r3, [r9], #-8
  4054a8:	4599      	cmp	r9, r3
  4054aa:	f040 8086 	bne.w	4055ba <_malloc_r+0x54e>
  4054ae:	f010 0f03 	tst.w	r0, #3
  4054b2:	f100 30ff 	add.w	r0, r0, #4294967295
  4054b6:	d1f5      	bne.n	4054a4 <_malloc_r+0x438>
  4054b8:	687b      	ldr	r3, [r7, #4]
  4054ba:	ea23 0304 	bic.w	r3, r3, r4
  4054be:	607b      	str	r3, [r7, #4]
  4054c0:	0064      	lsls	r4, r4, #1
  4054c2:	429c      	cmp	r4, r3
  4054c4:	f63f aec7 	bhi.w	405256 <_malloc_r+0x1ea>
  4054c8:	2c00      	cmp	r4, #0
  4054ca:	f43f aec4 	beq.w	405256 <_malloc_r+0x1ea>
  4054ce:	421c      	tst	r4, r3
  4054d0:	4640      	mov	r0, r8
  4054d2:	f47f ae3e 	bne.w	405152 <_malloc_r+0xe6>
  4054d6:	0064      	lsls	r4, r4, #1
  4054d8:	421c      	tst	r4, r3
  4054da:	f100 0004 	add.w	r0, r0, #4
  4054de:	d0fa      	beq.n	4054d6 <_malloc_r+0x46a>
  4054e0:	e637      	b.n	405152 <_malloc_r+0xe6>
  4054e2:	468c      	mov	ip, r1
  4054e4:	e78c      	b.n	405400 <_malloc_r+0x394>
  4054e6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4054ea:	d815      	bhi.n	405518 <_malloc_r+0x4ac>
  4054ec:	0bf3      	lsrs	r3, r6, #15
  4054ee:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4054f2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4054f6:	00c3      	lsls	r3, r0, #3
  4054f8:	e5da      	b.n	4050b0 <_malloc_r+0x44>
  4054fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4054fe:	e6ed      	b.n	4052dc <_malloc_r+0x270>
  405500:	687b      	ldr	r3, [r7, #4]
  405502:	1092      	asrs	r2, r2, #2
  405504:	2101      	movs	r1, #1
  405506:	fa01 f202 	lsl.w	r2, r1, r2
  40550a:	4313      	orrs	r3, r2
  40550c:	607b      	str	r3, [r7, #4]
  40550e:	4662      	mov	r2, ip
  405510:	e779      	b.n	405406 <_malloc_r+0x39a>
  405512:	2301      	movs	r3, #1
  405514:	6053      	str	r3, [r2, #4]
  405516:	e729      	b.n	40536c <_malloc_r+0x300>
  405518:	f240 5254 	movw	r2, #1364	; 0x554
  40551c:	4293      	cmp	r3, r2
  40551e:	d822      	bhi.n	405566 <_malloc_r+0x4fa>
  405520:	0cb3      	lsrs	r3, r6, #18
  405522:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405526:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40552a:	00c3      	lsls	r3, r0, #3
  40552c:	e5c0      	b.n	4050b0 <_malloc_r+0x44>
  40552e:	f103 0b10 	add.w	fp, r3, #16
  405532:	e6ae      	b.n	405292 <_malloc_r+0x226>
  405534:	2a54      	cmp	r2, #84	; 0x54
  405536:	d829      	bhi.n	40558c <_malloc_r+0x520>
  405538:	0b1a      	lsrs	r2, r3, #12
  40553a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40553e:	00c9      	lsls	r1, r1, #3
  405540:	326e      	adds	r2, #110	; 0x6e
  405542:	e74d      	b.n	4053e0 <_malloc_r+0x374>
  405544:	4b20      	ldr	r3, [pc, #128]	; (4055c8 <_malloc_r+0x55c>)
  405546:	6819      	ldr	r1, [r3, #0]
  405548:	4459      	add	r1, fp
  40554a:	6019      	str	r1, [r3, #0]
  40554c:	e6b2      	b.n	4052b4 <_malloc_r+0x248>
  40554e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405552:	2800      	cmp	r0, #0
  405554:	f47f aeae 	bne.w	4052b4 <_malloc_r+0x248>
  405558:	eb08 030b 	add.w	r3, r8, fp
  40555c:	68ba      	ldr	r2, [r7, #8]
  40555e:	f043 0301 	orr.w	r3, r3, #1
  405562:	6053      	str	r3, [r2, #4]
  405564:	e6ee      	b.n	405344 <_malloc_r+0x2d8>
  405566:	207f      	movs	r0, #127	; 0x7f
  405568:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40556c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405570:	e59e      	b.n	4050b0 <_malloc_r+0x44>
  405572:	f104 0108 	add.w	r1, r4, #8
  405576:	4628      	mov	r0, r5
  405578:	9300      	str	r3, [sp, #0]
  40557a:	f000 fe0f 	bl	40619c <_free_r>
  40557e:	9b00      	ldr	r3, [sp, #0]
  405580:	6819      	ldr	r1, [r3, #0]
  405582:	e6df      	b.n	405344 <_malloc_r+0x2d8>
  405584:	2001      	movs	r0, #1
  405586:	f04f 0900 	mov.w	r9, #0
  40558a:	e6bc      	b.n	405306 <_malloc_r+0x29a>
  40558c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405590:	d805      	bhi.n	40559e <_malloc_r+0x532>
  405592:	0bda      	lsrs	r2, r3, #15
  405594:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405598:	00c9      	lsls	r1, r1, #3
  40559a:	3277      	adds	r2, #119	; 0x77
  40559c:	e720      	b.n	4053e0 <_malloc_r+0x374>
  40559e:	f240 5154 	movw	r1, #1364	; 0x554
  4055a2:	428a      	cmp	r2, r1
  4055a4:	d805      	bhi.n	4055b2 <_malloc_r+0x546>
  4055a6:	0c9a      	lsrs	r2, r3, #18
  4055a8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4055ac:	00c9      	lsls	r1, r1, #3
  4055ae:	327c      	adds	r2, #124	; 0x7c
  4055b0:	e716      	b.n	4053e0 <_malloc_r+0x374>
  4055b2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4055b6:	227e      	movs	r2, #126	; 0x7e
  4055b8:	e712      	b.n	4053e0 <_malloc_r+0x374>
  4055ba:	687b      	ldr	r3, [r7, #4]
  4055bc:	e780      	b.n	4054c0 <_malloc_r+0x454>
  4055be:	08f0      	lsrs	r0, r6, #3
  4055c0:	f106 0308 	add.w	r3, r6, #8
  4055c4:	e600      	b.n	4051c8 <_malloc_r+0x15c>
  4055c6:	bf00      	nop
  4055c8:	20400cc8 	.word	0x20400cc8
  4055cc:	00000000 	.word	0x00000000

004055d0 <memchr>:
  4055d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4055d4:	2a10      	cmp	r2, #16
  4055d6:	db2b      	blt.n	405630 <memchr+0x60>
  4055d8:	f010 0f07 	tst.w	r0, #7
  4055dc:	d008      	beq.n	4055f0 <memchr+0x20>
  4055de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4055e2:	3a01      	subs	r2, #1
  4055e4:	428b      	cmp	r3, r1
  4055e6:	d02d      	beq.n	405644 <memchr+0x74>
  4055e8:	f010 0f07 	tst.w	r0, #7
  4055ec:	b342      	cbz	r2, 405640 <memchr+0x70>
  4055ee:	d1f6      	bne.n	4055de <memchr+0xe>
  4055f0:	b4f0      	push	{r4, r5, r6, r7}
  4055f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4055f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4055fa:	f022 0407 	bic.w	r4, r2, #7
  4055fe:	f07f 0700 	mvns.w	r7, #0
  405602:	2300      	movs	r3, #0
  405604:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405608:	3c08      	subs	r4, #8
  40560a:	ea85 0501 	eor.w	r5, r5, r1
  40560e:	ea86 0601 	eor.w	r6, r6, r1
  405612:	fa85 f547 	uadd8	r5, r5, r7
  405616:	faa3 f587 	sel	r5, r3, r7
  40561a:	fa86 f647 	uadd8	r6, r6, r7
  40561e:	faa5 f687 	sel	r6, r5, r7
  405622:	b98e      	cbnz	r6, 405648 <memchr+0x78>
  405624:	d1ee      	bne.n	405604 <memchr+0x34>
  405626:	bcf0      	pop	{r4, r5, r6, r7}
  405628:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40562c:	f002 0207 	and.w	r2, r2, #7
  405630:	b132      	cbz	r2, 405640 <memchr+0x70>
  405632:	f810 3b01 	ldrb.w	r3, [r0], #1
  405636:	3a01      	subs	r2, #1
  405638:	ea83 0301 	eor.w	r3, r3, r1
  40563c:	b113      	cbz	r3, 405644 <memchr+0x74>
  40563e:	d1f8      	bne.n	405632 <memchr+0x62>
  405640:	2000      	movs	r0, #0
  405642:	4770      	bx	lr
  405644:	3801      	subs	r0, #1
  405646:	4770      	bx	lr
  405648:	2d00      	cmp	r5, #0
  40564a:	bf06      	itte	eq
  40564c:	4635      	moveq	r5, r6
  40564e:	3803      	subeq	r0, #3
  405650:	3807      	subne	r0, #7
  405652:	f015 0f01 	tst.w	r5, #1
  405656:	d107      	bne.n	405668 <memchr+0x98>
  405658:	3001      	adds	r0, #1
  40565a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40565e:	bf02      	ittt	eq
  405660:	3001      	addeq	r0, #1
  405662:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405666:	3001      	addeq	r0, #1
  405668:	bcf0      	pop	{r4, r5, r6, r7}
  40566a:	3801      	subs	r0, #1
  40566c:	4770      	bx	lr
  40566e:	bf00      	nop

00405670 <memcpy>:
  405670:	4684      	mov	ip, r0
  405672:	ea41 0300 	orr.w	r3, r1, r0
  405676:	f013 0303 	ands.w	r3, r3, #3
  40567a:	d16d      	bne.n	405758 <memcpy+0xe8>
  40567c:	3a40      	subs	r2, #64	; 0x40
  40567e:	d341      	bcc.n	405704 <memcpy+0x94>
  405680:	f851 3b04 	ldr.w	r3, [r1], #4
  405684:	f840 3b04 	str.w	r3, [r0], #4
  405688:	f851 3b04 	ldr.w	r3, [r1], #4
  40568c:	f840 3b04 	str.w	r3, [r0], #4
  405690:	f851 3b04 	ldr.w	r3, [r1], #4
  405694:	f840 3b04 	str.w	r3, [r0], #4
  405698:	f851 3b04 	ldr.w	r3, [r1], #4
  40569c:	f840 3b04 	str.w	r3, [r0], #4
  4056a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056a4:	f840 3b04 	str.w	r3, [r0], #4
  4056a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056ac:	f840 3b04 	str.w	r3, [r0], #4
  4056b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056b4:	f840 3b04 	str.w	r3, [r0], #4
  4056b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056bc:	f840 3b04 	str.w	r3, [r0], #4
  4056c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056c4:	f840 3b04 	str.w	r3, [r0], #4
  4056c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056cc:	f840 3b04 	str.w	r3, [r0], #4
  4056d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056d4:	f840 3b04 	str.w	r3, [r0], #4
  4056d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056dc:	f840 3b04 	str.w	r3, [r0], #4
  4056e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056e4:	f840 3b04 	str.w	r3, [r0], #4
  4056e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056ec:	f840 3b04 	str.w	r3, [r0], #4
  4056f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4056f4:	f840 3b04 	str.w	r3, [r0], #4
  4056f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4056fc:	f840 3b04 	str.w	r3, [r0], #4
  405700:	3a40      	subs	r2, #64	; 0x40
  405702:	d2bd      	bcs.n	405680 <memcpy+0x10>
  405704:	3230      	adds	r2, #48	; 0x30
  405706:	d311      	bcc.n	40572c <memcpy+0xbc>
  405708:	f851 3b04 	ldr.w	r3, [r1], #4
  40570c:	f840 3b04 	str.w	r3, [r0], #4
  405710:	f851 3b04 	ldr.w	r3, [r1], #4
  405714:	f840 3b04 	str.w	r3, [r0], #4
  405718:	f851 3b04 	ldr.w	r3, [r1], #4
  40571c:	f840 3b04 	str.w	r3, [r0], #4
  405720:	f851 3b04 	ldr.w	r3, [r1], #4
  405724:	f840 3b04 	str.w	r3, [r0], #4
  405728:	3a10      	subs	r2, #16
  40572a:	d2ed      	bcs.n	405708 <memcpy+0x98>
  40572c:	320c      	adds	r2, #12
  40572e:	d305      	bcc.n	40573c <memcpy+0xcc>
  405730:	f851 3b04 	ldr.w	r3, [r1], #4
  405734:	f840 3b04 	str.w	r3, [r0], #4
  405738:	3a04      	subs	r2, #4
  40573a:	d2f9      	bcs.n	405730 <memcpy+0xc0>
  40573c:	3204      	adds	r2, #4
  40573e:	d008      	beq.n	405752 <memcpy+0xe2>
  405740:	07d2      	lsls	r2, r2, #31
  405742:	bf1c      	itt	ne
  405744:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405748:	f800 3b01 	strbne.w	r3, [r0], #1
  40574c:	d301      	bcc.n	405752 <memcpy+0xe2>
  40574e:	880b      	ldrh	r3, [r1, #0]
  405750:	8003      	strh	r3, [r0, #0]
  405752:	4660      	mov	r0, ip
  405754:	4770      	bx	lr
  405756:	bf00      	nop
  405758:	2a08      	cmp	r2, #8
  40575a:	d313      	bcc.n	405784 <memcpy+0x114>
  40575c:	078b      	lsls	r3, r1, #30
  40575e:	d08d      	beq.n	40567c <memcpy+0xc>
  405760:	f010 0303 	ands.w	r3, r0, #3
  405764:	d08a      	beq.n	40567c <memcpy+0xc>
  405766:	f1c3 0304 	rsb	r3, r3, #4
  40576a:	1ad2      	subs	r2, r2, r3
  40576c:	07db      	lsls	r3, r3, #31
  40576e:	bf1c      	itt	ne
  405770:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405774:	f800 3b01 	strbne.w	r3, [r0], #1
  405778:	d380      	bcc.n	40567c <memcpy+0xc>
  40577a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40577e:	f820 3b02 	strh.w	r3, [r0], #2
  405782:	e77b      	b.n	40567c <memcpy+0xc>
  405784:	3a04      	subs	r2, #4
  405786:	d3d9      	bcc.n	40573c <memcpy+0xcc>
  405788:	3a01      	subs	r2, #1
  40578a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40578e:	f800 3b01 	strb.w	r3, [r0], #1
  405792:	d2f9      	bcs.n	405788 <memcpy+0x118>
  405794:	780b      	ldrb	r3, [r1, #0]
  405796:	7003      	strb	r3, [r0, #0]
  405798:	784b      	ldrb	r3, [r1, #1]
  40579a:	7043      	strb	r3, [r0, #1]
  40579c:	788b      	ldrb	r3, [r1, #2]
  40579e:	7083      	strb	r3, [r0, #2]
  4057a0:	4660      	mov	r0, ip
  4057a2:	4770      	bx	lr

004057a4 <__malloc_lock>:
  4057a4:	4801      	ldr	r0, [pc, #4]	; (4057ac <__malloc_lock+0x8>)
  4057a6:	f7ff bc5d 	b.w	405064 <__retarget_lock_acquire_recursive>
  4057aa:	bf00      	nop
  4057ac:	20400d0c 	.word	0x20400d0c

004057b0 <__malloc_unlock>:
  4057b0:	4801      	ldr	r0, [pc, #4]	; (4057b8 <__malloc_unlock+0x8>)
  4057b2:	f7ff bc59 	b.w	405068 <__retarget_lock_release_recursive>
  4057b6:	bf00      	nop
  4057b8:	20400d0c 	.word	0x20400d0c

004057bc <_Balloc>:
  4057bc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4057be:	b570      	push	{r4, r5, r6, lr}
  4057c0:	4605      	mov	r5, r0
  4057c2:	460c      	mov	r4, r1
  4057c4:	b14b      	cbz	r3, 4057da <_Balloc+0x1e>
  4057c6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4057ca:	b180      	cbz	r0, 4057ee <_Balloc+0x32>
  4057cc:	6802      	ldr	r2, [r0, #0]
  4057ce:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4057d2:	2300      	movs	r3, #0
  4057d4:	6103      	str	r3, [r0, #16]
  4057d6:	60c3      	str	r3, [r0, #12]
  4057d8:	bd70      	pop	{r4, r5, r6, pc}
  4057da:	2221      	movs	r2, #33	; 0x21
  4057dc:	2104      	movs	r1, #4
  4057de:	f000 fc5d 	bl	40609c <_calloc_r>
  4057e2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4057e4:	4603      	mov	r3, r0
  4057e6:	2800      	cmp	r0, #0
  4057e8:	d1ed      	bne.n	4057c6 <_Balloc+0xa>
  4057ea:	2000      	movs	r0, #0
  4057ec:	bd70      	pop	{r4, r5, r6, pc}
  4057ee:	2101      	movs	r1, #1
  4057f0:	fa01 f604 	lsl.w	r6, r1, r4
  4057f4:	1d72      	adds	r2, r6, #5
  4057f6:	4628      	mov	r0, r5
  4057f8:	0092      	lsls	r2, r2, #2
  4057fa:	f000 fc4f 	bl	40609c <_calloc_r>
  4057fe:	2800      	cmp	r0, #0
  405800:	d0f3      	beq.n	4057ea <_Balloc+0x2e>
  405802:	6044      	str	r4, [r0, #4]
  405804:	6086      	str	r6, [r0, #8]
  405806:	e7e4      	b.n	4057d2 <_Balloc+0x16>

00405808 <_Bfree>:
  405808:	b131      	cbz	r1, 405818 <_Bfree+0x10>
  40580a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40580c:	684a      	ldr	r2, [r1, #4]
  40580e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405812:	6008      	str	r0, [r1, #0]
  405814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405818:	4770      	bx	lr
  40581a:	bf00      	nop

0040581c <__multadd>:
  40581c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40581e:	690c      	ldr	r4, [r1, #16]
  405820:	b083      	sub	sp, #12
  405822:	460d      	mov	r5, r1
  405824:	4606      	mov	r6, r0
  405826:	f101 0e14 	add.w	lr, r1, #20
  40582a:	2700      	movs	r7, #0
  40582c:	f8de 0000 	ldr.w	r0, [lr]
  405830:	b281      	uxth	r1, r0
  405832:	fb02 3301 	mla	r3, r2, r1, r3
  405836:	0c01      	lsrs	r1, r0, #16
  405838:	0c18      	lsrs	r0, r3, #16
  40583a:	fb02 0101 	mla	r1, r2, r1, r0
  40583e:	b29b      	uxth	r3, r3
  405840:	3701      	adds	r7, #1
  405842:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405846:	42bc      	cmp	r4, r7
  405848:	f84e 3b04 	str.w	r3, [lr], #4
  40584c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405850:	dcec      	bgt.n	40582c <__multadd+0x10>
  405852:	b13b      	cbz	r3, 405864 <__multadd+0x48>
  405854:	68aa      	ldr	r2, [r5, #8]
  405856:	4294      	cmp	r4, r2
  405858:	da07      	bge.n	40586a <__multadd+0x4e>
  40585a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40585e:	3401      	adds	r4, #1
  405860:	6153      	str	r3, [r2, #20]
  405862:	612c      	str	r4, [r5, #16]
  405864:	4628      	mov	r0, r5
  405866:	b003      	add	sp, #12
  405868:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40586a:	6869      	ldr	r1, [r5, #4]
  40586c:	9301      	str	r3, [sp, #4]
  40586e:	3101      	adds	r1, #1
  405870:	4630      	mov	r0, r6
  405872:	f7ff ffa3 	bl	4057bc <_Balloc>
  405876:	692a      	ldr	r2, [r5, #16]
  405878:	3202      	adds	r2, #2
  40587a:	f105 010c 	add.w	r1, r5, #12
  40587e:	4607      	mov	r7, r0
  405880:	0092      	lsls	r2, r2, #2
  405882:	300c      	adds	r0, #12
  405884:	f7ff fef4 	bl	405670 <memcpy>
  405888:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40588a:	6869      	ldr	r1, [r5, #4]
  40588c:	9b01      	ldr	r3, [sp, #4]
  40588e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405892:	6028      	str	r0, [r5, #0]
  405894:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405898:	463d      	mov	r5, r7
  40589a:	e7de      	b.n	40585a <__multadd+0x3e>

0040589c <__hi0bits>:
  40589c:	0c02      	lsrs	r2, r0, #16
  40589e:	0412      	lsls	r2, r2, #16
  4058a0:	4603      	mov	r3, r0
  4058a2:	b9b2      	cbnz	r2, 4058d2 <__hi0bits+0x36>
  4058a4:	0403      	lsls	r3, r0, #16
  4058a6:	2010      	movs	r0, #16
  4058a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4058ac:	bf04      	itt	eq
  4058ae:	021b      	lsleq	r3, r3, #8
  4058b0:	3008      	addeq	r0, #8
  4058b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4058b6:	bf04      	itt	eq
  4058b8:	011b      	lsleq	r3, r3, #4
  4058ba:	3004      	addeq	r0, #4
  4058bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4058c0:	bf04      	itt	eq
  4058c2:	009b      	lsleq	r3, r3, #2
  4058c4:	3002      	addeq	r0, #2
  4058c6:	2b00      	cmp	r3, #0
  4058c8:	db02      	blt.n	4058d0 <__hi0bits+0x34>
  4058ca:	005b      	lsls	r3, r3, #1
  4058cc:	d403      	bmi.n	4058d6 <__hi0bits+0x3a>
  4058ce:	2020      	movs	r0, #32
  4058d0:	4770      	bx	lr
  4058d2:	2000      	movs	r0, #0
  4058d4:	e7e8      	b.n	4058a8 <__hi0bits+0xc>
  4058d6:	3001      	adds	r0, #1
  4058d8:	4770      	bx	lr
  4058da:	bf00      	nop

004058dc <__lo0bits>:
  4058dc:	6803      	ldr	r3, [r0, #0]
  4058de:	f013 0207 	ands.w	r2, r3, #7
  4058e2:	4601      	mov	r1, r0
  4058e4:	d007      	beq.n	4058f6 <__lo0bits+0x1a>
  4058e6:	07da      	lsls	r2, r3, #31
  4058e8:	d421      	bmi.n	40592e <__lo0bits+0x52>
  4058ea:	0798      	lsls	r0, r3, #30
  4058ec:	d421      	bmi.n	405932 <__lo0bits+0x56>
  4058ee:	089b      	lsrs	r3, r3, #2
  4058f0:	600b      	str	r3, [r1, #0]
  4058f2:	2002      	movs	r0, #2
  4058f4:	4770      	bx	lr
  4058f6:	b298      	uxth	r0, r3
  4058f8:	b198      	cbz	r0, 405922 <__lo0bits+0x46>
  4058fa:	4610      	mov	r0, r2
  4058fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  405900:	bf04      	itt	eq
  405902:	0a1b      	lsreq	r3, r3, #8
  405904:	3008      	addeq	r0, #8
  405906:	071a      	lsls	r2, r3, #28
  405908:	bf04      	itt	eq
  40590a:	091b      	lsreq	r3, r3, #4
  40590c:	3004      	addeq	r0, #4
  40590e:	079a      	lsls	r2, r3, #30
  405910:	bf04      	itt	eq
  405912:	089b      	lsreq	r3, r3, #2
  405914:	3002      	addeq	r0, #2
  405916:	07da      	lsls	r2, r3, #31
  405918:	d407      	bmi.n	40592a <__lo0bits+0x4e>
  40591a:	085b      	lsrs	r3, r3, #1
  40591c:	d104      	bne.n	405928 <__lo0bits+0x4c>
  40591e:	2020      	movs	r0, #32
  405920:	4770      	bx	lr
  405922:	0c1b      	lsrs	r3, r3, #16
  405924:	2010      	movs	r0, #16
  405926:	e7e9      	b.n	4058fc <__lo0bits+0x20>
  405928:	3001      	adds	r0, #1
  40592a:	600b      	str	r3, [r1, #0]
  40592c:	4770      	bx	lr
  40592e:	2000      	movs	r0, #0
  405930:	4770      	bx	lr
  405932:	085b      	lsrs	r3, r3, #1
  405934:	600b      	str	r3, [r1, #0]
  405936:	2001      	movs	r0, #1
  405938:	4770      	bx	lr
  40593a:	bf00      	nop

0040593c <__i2b>:
  40593c:	b510      	push	{r4, lr}
  40593e:	460c      	mov	r4, r1
  405940:	2101      	movs	r1, #1
  405942:	f7ff ff3b 	bl	4057bc <_Balloc>
  405946:	2201      	movs	r2, #1
  405948:	6144      	str	r4, [r0, #20]
  40594a:	6102      	str	r2, [r0, #16]
  40594c:	bd10      	pop	{r4, pc}
  40594e:	bf00      	nop

00405950 <__multiply>:
  405950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405954:	690c      	ldr	r4, [r1, #16]
  405956:	6915      	ldr	r5, [r2, #16]
  405958:	42ac      	cmp	r4, r5
  40595a:	b083      	sub	sp, #12
  40595c:	468b      	mov	fp, r1
  40595e:	4616      	mov	r6, r2
  405960:	da04      	bge.n	40596c <__multiply+0x1c>
  405962:	4622      	mov	r2, r4
  405964:	46b3      	mov	fp, r6
  405966:	462c      	mov	r4, r5
  405968:	460e      	mov	r6, r1
  40596a:	4615      	mov	r5, r2
  40596c:	f8db 3008 	ldr.w	r3, [fp, #8]
  405970:	f8db 1004 	ldr.w	r1, [fp, #4]
  405974:	eb04 0805 	add.w	r8, r4, r5
  405978:	4598      	cmp	r8, r3
  40597a:	bfc8      	it	gt
  40597c:	3101      	addgt	r1, #1
  40597e:	f7ff ff1d 	bl	4057bc <_Balloc>
  405982:	f100 0914 	add.w	r9, r0, #20
  405986:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40598a:	45d1      	cmp	r9, sl
  40598c:	9000      	str	r0, [sp, #0]
  40598e:	d205      	bcs.n	40599c <__multiply+0x4c>
  405990:	464b      	mov	r3, r9
  405992:	2100      	movs	r1, #0
  405994:	f843 1b04 	str.w	r1, [r3], #4
  405998:	459a      	cmp	sl, r3
  40599a:	d8fb      	bhi.n	405994 <__multiply+0x44>
  40599c:	f106 0c14 	add.w	ip, r6, #20
  4059a0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4059a4:	f10b 0b14 	add.w	fp, fp, #20
  4059a8:	459c      	cmp	ip, r3
  4059aa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4059ae:	d24c      	bcs.n	405a4a <__multiply+0xfa>
  4059b0:	f8cd a004 	str.w	sl, [sp, #4]
  4059b4:	469a      	mov	sl, r3
  4059b6:	f8dc 5000 	ldr.w	r5, [ip]
  4059ba:	b2af      	uxth	r7, r5
  4059bc:	b1ef      	cbz	r7, 4059fa <__multiply+0xaa>
  4059be:	2100      	movs	r1, #0
  4059c0:	464d      	mov	r5, r9
  4059c2:	465e      	mov	r6, fp
  4059c4:	460c      	mov	r4, r1
  4059c6:	f856 2b04 	ldr.w	r2, [r6], #4
  4059ca:	6828      	ldr	r0, [r5, #0]
  4059cc:	b293      	uxth	r3, r2
  4059ce:	b281      	uxth	r1, r0
  4059d0:	fb07 1303 	mla	r3, r7, r3, r1
  4059d4:	0c12      	lsrs	r2, r2, #16
  4059d6:	0c01      	lsrs	r1, r0, #16
  4059d8:	4423      	add	r3, r4
  4059da:	fb07 1102 	mla	r1, r7, r2, r1
  4059de:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4059e2:	b29b      	uxth	r3, r3
  4059e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4059e8:	45b6      	cmp	lr, r6
  4059ea:	f845 3b04 	str.w	r3, [r5], #4
  4059ee:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4059f2:	d8e8      	bhi.n	4059c6 <__multiply+0x76>
  4059f4:	602c      	str	r4, [r5, #0]
  4059f6:	f8dc 5000 	ldr.w	r5, [ip]
  4059fa:	0c2d      	lsrs	r5, r5, #16
  4059fc:	d01d      	beq.n	405a3a <__multiply+0xea>
  4059fe:	f8d9 3000 	ldr.w	r3, [r9]
  405a02:	4648      	mov	r0, r9
  405a04:	461c      	mov	r4, r3
  405a06:	4659      	mov	r1, fp
  405a08:	2200      	movs	r2, #0
  405a0a:	880e      	ldrh	r6, [r1, #0]
  405a0c:	0c24      	lsrs	r4, r4, #16
  405a0e:	fb05 4406 	mla	r4, r5, r6, r4
  405a12:	4422      	add	r2, r4
  405a14:	b29b      	uxth	r3, r3
  405a16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405a1a:	f840 3b04 	str.w	r3, [r0], #4
  405a1e:	f851 3b04 	ldr.w	r3, [r1], #4
  405a22:	6804      	ldr	r4, [r0, #0]
  405a24:	0c1b      	lsrs	r3, r3, #16
  405a26:	b2a6      	uxth	r6, r4
  405a28:	fb05 6303 	mla	r3, r5, r3, r6
  405a2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405a30:	458e      	cmp	lr, r1
  405a32:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405a36:	d8e8      	bhi.n	405a0a <__multiply+0xba>
  405a38:	6003      	str	r3, [r0, #0]
  405a3a:	f10c 0c04 	add.w	ip, ip, #4
  405a3e:	45e2      	cmp	sl, ip
  405a40:	f109 0904 	add.w	r9, r9, #4
  405a44:	d8b7      	bhi.n	4059b6 <__multiply+0x66>
  405a46:	f8dd a004 	ldr.w	sl, [sp, #4]
  405a4a:	f1b8 0f00 	cmp.w	r8, #0
  405a4e:	dd0b      	ble.n	405a68 <__multiply+0x118>
  405a50:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405a54:	f1aa 0a04 	sub.w	sl, sl, #4
  405a58:	b11b      	cbz	r3, 405a62 <__multiply+0x112>
  405a5a:	e005      	b.n	405a68 <__multiply+0x118>
  405a5c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405a60:	b913      	cbnz	r3, 405a68 <__multiply+0x118>
  405a62:	f1b8 0801 	subs.w	r8, r8, #1
  405a66:	d1f9      	bne.n	405a5c <__multiply+0x10c>
  405a68:	9800      	ldr	r0, [sp, #0]
  405a6a:	f8c0 8010 	str.w	r8, [r0, #16]
  405a6e:	b003      	add	sp, #12
  405a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405a74 <__pow5mult>:
  405a74:	f012 0303 	ands.w	r3, r2, #3
  405a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a7c:	4614      	mov	r4, r2
  405a7e:	4607      	mov	r7, r0
  405a80:	d12e      	bne.n	405ae0 <__pow5mult+0x6c>
  405a82:	460d      	mov	r5, r1
  405a84:	10a4      	asrs	r4, r4, #2
  405a86:	d01c      	beq.n	405ac2 <__pow5mult+0x4e>
  405a88:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  405a8a:	b396      	cbz	r6, 405af2 <__pow5mult+0x7e>
  405a8c:	07e3      	lsls	r3, r4, #31
  405a8e:	f04f 0800 	mov.w	r8, #0
  405a92:	d406      	bmi.n	405aa2 <__pow5mult+0x2e>
  405a94:	1064      	asrs	r4, r4, #1
  405a96:	d014      	beq.n	405ac2 <__pow5mult+0x4e>
  405a98:	6830      	ldr	r0, [r6, #0]
  405a9a:	b1a8      	cbz	r0, 405ac8 <__pow5mult+0x54>
  405a9c:	4606      	mov	r6, r0
  405a9e:	07e3      	lsls	r3, r4, #31
  405aa0:	d5f8      	bpl.n	405a94 <__pow5mult+0x20>
  405aa2:	4632      	mov	r2, r6
  405aa4:	4629      	mov	r1, r5
  405aa6:	4638      	mov	r0, r7
  405aa8:	f7ff ff52 	bl	405950 <__multiply>
  405aac:	b1b5      	cbz	r5, 405adc <__pow5mult+0x68>
  405aae:	686a      	ldr	r2, [r5, #4]
  405ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405ab2:	1064      	asrs	r4, r4, #1
  405ab4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405ab8:	6029      	str	r1, [r5, #0]
  405aba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  405abe:	4605      	mov	r5, r0
  405ac0:	d1ea      	bne.n	405a98 <__pow5mult+0x24>
  405ac2:	4628      	mov	r0, r5
  405ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ac8:	4632      	mov	r2, r6
  405aca:	4631      	mov	r1, r6
  405acc:	4638      	mov	r0, r7
  405ace:	f7ff ff3f 	bl	405950 <__multiply>
  405ad2:	6030      	str	r0, [r6, #0]
  405ad4:	f8c0 8000 	str.w	r8, [r0]
  405ad8:	4606      	mov	r6, r0
  405ada:	e7e0      	b.n	405a9e <__pow5mult+0x2a>
  405adc:	4605      	mov	r5, r0
  405ade:	e7d9      	b.n	405a94 <__pow5mult+0x20>
  405ae0:	1e5a      	subs	r2, r3, #1
  405ae2:	4d0b      	ldr	r5, [pc, #44]	; (405b10 <__pow5mult+0x9c>)
  405ae4:	2300      	movs	r3, #0
  405ae6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405aea:	f7ff fe97 	bl	40581c <__multadd>
  405aee:	4605      	mov	r5, r0
  405af0:	e7c8      	b.n	405a84 <__pow5mult+0x10>
  405af2:	2101      	movs	r1, #1
  405af4:	4638      	mov	r0, r7
  405af6:	f7ff fe61 	bl	4057bc <_Balloc>
  405afa:	f240 2171 	movw	r1, #625	; 0x271
  405afe:	2201      	movs	r2, #1
  405b00:	2300      	movs	r3, #0
  405b02:	6141      	str	r1, [r0, #20]
  405b04:	6102      	str	r2, [r0, #16]
  405b06:	4606      	mov	r6, r0
  405b08:	64b8      	str	r0, [r7, #72]	; 0x48
  405b0a:	6003      	str	r3, [r0, #0]
  405b0c:	e7be      	b.n	405a8c <__pow5mult+0x18>
  405b0e:	bf00      	nop
  405b10:	004073b8 	.word	0x004073b8

00405b14 <__lshift>:
  405b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405b18:	4691      	mov	r9, r2
  405b1a:	690a      	ldr	r2, [r1, #16]
  405b1c:	688b      	ldr	r3, [r1, #8]
  405b1e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405b22:	eb04 0802 	add.w	r8, r4, r2
  405b26:	f108 0501 	add.w	r5, r8, #1
  405b2a:	429d      	cmp	r5, r3
  405b2c:	460e      	mov	r6, r1
  405b2e:	4607      	mov	r7, r0
  405b30:	6849      	ldr	r1, [r1, #4]
  405b32:	dd04      	ble.n	405b3e <__lshift+0x2a>
  405b34:	005b      	lsls	r3, r3, #1
  405b36:	429d      	cmp	r5, r3
  405b38:	f101 0101 	add.w	r1, r1, #1
  405b3c:	dcfa      	bgt.n	405b34 <__lshift+0x20>
  405b3e:	4638      	mov	r0, r7
  405b40:	f7ff fe3c 	bl	4057bc <_Balloc>
  405b44:	2c00      	cmp	r4, #0
  405b46:	f100 0314 	add.w	r3, r0, #20
  405b4a:	dd06      	ble.n	405b5a <__lshift+0x46>
  405b4c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405b50:	2100      	movs	r1, #0
  405b52:	f843 1b04 	str.w	r1, [r3], #4
  405b56:	429a      	cmp	r2, r3
  405b58:	d1fb      	bne.n	405b52 <__lshift+0x3e>
  405b5a:	6934      	ldr	r4, [r6, #16]
  405b5c:	f106 0114 	add.w	r1, r6, #20
  405b60:	f019 091f 	ands.w	r9, r9, #31
  405b64:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405b68:	d01d      	beq.n	405ba6 <__lshift+0x92>
  405b6a:	f1c9 0c20 	rsb	ip, r9, #32
  405b6e:	2200      	movs	r2, #0
  405b70:	680c      	ldr	r4, [r1, #0]
  405b72:	fa04 f409 	lsl.w	r4, r4, r9
  405b76:	4314      	orrs	r4, r2
  405b78:	f843 4b04 	str.w	r4, [r3], #4
  405b7c:	f851 2b04 	ldr.w	r2, [r1], #4
  405b80:	458e      	cmp	lr, r1
  405b82:	fa22 f20c 	lsr.w	r2, r2, ip
  405b86:	d8f3      	bhi.n	405b70 <__lshift+0x5c>
  405b88:	601a      	str	r2, [r3, #0]
  405b8a:	b10a      	cbz	r2, 405b90 <__lshift+0x7c>
  405b8c:	f108 0502 	add.w	r5, r8, #2
  405b90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405b92:	6872      	ldr	r2, [r6, #4]
  405b94:	3d01      	subs	r5, #1
  405b96:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405b9a:	6105      	str	r5, [r0, #16]
  405b9c:	6031      	str	r1, [r6, #0]
  405b9e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405ba6:	3b04      	subs	r3, #4
  405ba8:	f851 2b04 	ldr.w	r2, [r1], #4
  405bac:	f843 2f04 	str.w	r2, [r3, #4]!
  405bb0:	458e      	cmp	lr, r1
  405bb2:	d8f9      	bhi.n	405ba8 <__lshift+0x94>
  405bb4:	e7ec      	b.n	405b90 <__lshift+0x7c>
  405bb6:	bf00      	nop

00405bb8 <__mcmp>:
  405bb8:	b430      	push	{r4, r5}
  405bba:	690b      	ldr	r3, [r1, #16]
  405bbc:	4605      	mov	r5, r0
  405bbe:	6900      	ldr	r0, [r0, #16]
  405bc0:	1ac0      	subs	r0, r0, r3
  405bc2:	d10f      	bne.n	405be4 <__mcmp+0x2c>
  405bc4:	009b      	lsls	r3, r3, #2
  405bc6:	3514      	adds	r5, #20
  405bc8:	3114      	adds	r1, #20
  405bca:	4419      	add	r1, r3
  405bcc:	442b      	add	r3, r5
  405bce:	e001      	b.n	405bd4 <__mcmp+0x1c>
  405bd0:	429d      	cmp	r5, r3
  405bd2:	d207      	bcs.n	405be4 <__mcmp+0x2c>
  405bd4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405bd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405bdc:	4294      	cmp	r4, r2
  405bde:	d0f7      	beq.n	405bd0 <__mcmp+0x18>
  405be0:	d302      	bcc.n	405be8 <__mcmp+0x30>
  405be2:	2001      	movs	r0, #1
  405be4:	bc30      	pop	{r4, r5}
  405be6:	4770      	bx	lr
  405be8:	f04f 30ff 	mov.w	r0, #4294967295
  405bec:	e7fa      	b.n	405be4 <__mcmp+0x2c>
  405bee:	bf00      	nop

00405bf0 <__mdiff>:
  405bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405bf4:	690f      	ldr	r7, [r1, #16]
  405bf6:	460e      	mov	r6, r1
  405bf8:	6911      	ldr	r1, [r2, #16]
  405bfa:	1a7f      	subs	r7, r7, r1
  405bfc:	2f00      	cmp	r7, #0
  405bfe:	4690      	mov	r8, r2
  405c00:	d117      	bne.n	405c32 <__mdiff+0x42>
  405c02:	0089      	lsls	r1, r1, #2
  405c04:	f106 0514 	add.w	r5, r6, #20
  405c08:	f102 0e14 	add.w	lr, r2, #20
  405c0c:	186b      	adds	r3, r5, r1
  405c0e:	4471      	add	r1, lr
  405c10:	e001      	b.n	405c16 <__mdiff+0x26>
  405c12:	429d      	cmp	r5, r3
  405c14:	d25c      	bcs.n	405cd0 <__mdiff+0xe0>
  405c16:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405c1a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405c1e:	42a2      	cmp	r2, r4
  405c20:	d0f7      	beq.n	405c12 <__mdiff+0x22>
  405c22:	d25e      	bcs.n	405ce2 <__mdiff+0xf2>
  405c24:	4633      	mov	r3, r6
  405c26:	462c      	mov	r4, r5
  405c28:	4646      	mov	r6, r8
  405c2a:	4675      	mov	r5, lr
  405c2c:	4698      	mov	r8, r3
  405c2e:	2701      	movs	r7, #1
  405c30:	e005      	b.n	405c3e <__mdiff+0x4e>
  405c32:	db58      	blt.n	405ce6 <__mdiff+0xf6>
  405c34:	f106 0514 	add.w	r5, r6, #20
  405c38:	f108 0414 	add.w	r4, r8, #20
  405c3c:	2700      	movs	r7, #0
  405c3e:	6871      	ldr	r1, [r6, #4]
  405c40:	f7ff fdbc 	bl	4057bc <_Balloc>
  405c44:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405c48:	6936      	ldr	r6, [r6, #16]
  405c4a:	60c7      	str	r7, [r0, #12]
  405c4c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405c50:	46a6      	mov	lr, r4
  405c52:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405c56:	f100 0414 	add.w	r4, r0, #20
  405c5a:	2300      	movs	r3, #0
  405c5c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405c60:	f855 8b04 	ldr.w	r8, [r5], #4
  405c64:	b28a      	uxth	r2, r1
  405c66:	fa13 f388 	uxtah	r3, r3, r8
  405c6a:	0c09      	lsrs	r1, r1, #16
  405c6c:	1a9a      	subs	r2, r3, r2
  405c6e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405c72:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405c76:	b292      	uxth	r2, r2
  405c78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405c7c:	45f4      	cmp	ip, lr
  405c7e:	f844 2b04 	str.w	r2, [r4], #4
  405c82:	ea4f 4323 	mov.w	r3, r3, asr #16
  405c86:	d8e9      	bhi.n	405c5c <__mdiff+0x6c>
  405c88:	42af      	cmp	r7, r5
  405c8a:	d917      	bls.n	405cbc <__mdiff+0xcc>
  405c8c:	46a4      	mov	ip, r4
  405c8e:	46ae      	mov	lr, r5
  405c90:	f85e 2b04 	ldr.w	r2, [lr], #4
  405c94:	fa13 f382 	uxtah	r3, r3, r2
  405c98:	1419      	asrs	r1, r3, #16
  405c9a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  405c9e:	b29b      	uxth	r3, r3
  405ca0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405ca4:	4577      	cmp	r7, lr
  405ca6:	f84c 2b04 	str.w	r2, [ip], #4
  405caa:	ea4f 4321 	mov.w	r3, r1, asr #16
  405cae:	d8ef      	bhi.n	405c90 <__mdiff+0xa0>
  405cb0:	43ed      	mvns	r5, r5
  405cb2:	442f      	add	r7, r5
  405cb4:	f027 0703 	bic.w	r7, r7, #3
  405cb8:	3704      	adds	r7, #4
  405cba:	443c      	add	r4, r7
  405cbc:	3c04      	subs	r4, #4
  405cbe:	b922      	cbnz	r2, 405cca <__mdiff+0xda>
  405cc0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405cc4:	3e01      	subs	r6, #1
  405cc6:	2b00      	cmp	r3, #0
  405cc8:	d0fa      	beq.n	405cc0 <__mdiff+0xd0>
  405cca:	6106      	str	r6, [r0, #16]
  405ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cd0:	2100      	movs	r1, #0
  405cd2:	f7ff fd73 	bl	4057bc <_Balloc>
  405cd6:	2201      	movs	r2, #1
  405cd8:	2300      	movs	r3, #0
  405cda:	6102      	str	r2, [r0, #16]
  405cdc:	6143      	str	r3, [r0, #20]
  405cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ce2:	4674      	mov	r4, lr
  405ce4:	e7ab      	b.n	405c3e <__mdiff+0x4e>
  405ce6:	4633      	mov	r3, r6
  405ce8:	f106 0414 	add.w	r4, r6, #20
  405cec:	f102 0514 	add.w	r5, r2, #20
  405cf0:	4616      	mov	r6, r2
  405cf2:	2701      	movs	r7, #1
  405cf4:	4698      	mov	r8, r3
  405cf6:	e7a2      	b.n	405c3e <__mdiff+0x4e>

00405cf8 <__d2b>:
  405cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cfc:	b082      	sub	sp, #8
  405cfe:	2101      	movs	r1, #1
  405d00:	461c      	mov	r4, r3
  405d02:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405d06:	4615      	mov	r5, r2
  405d08:	9e08      	ldr	r6, [sp, #32]
  405d0a:	f7ff fd57 	bl	4057bc <_Balloc>
  405d0e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405d12:	4680      	mov	r8, r0
  405d14:	b10f      	cbz	r7, 405d1a <__d2b+0x22>
  405d16:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405d1a:	9401      	str	r4, [sp, #4]
  405d1c:	b31d      	cbz	r5, 405d66 <__d2b+0x6e>
  405d1e:	a802      	add	r0, sp, #8
  405d20:	f840 5d08 	str.w	r5, [r0, #-8]!
  405d24:	f7ff fdda 	bl	4058dc <__lo0bits>
  405d28:	2800      	cmp	r0, #0
  405d2a:	d134      	bne.n	405d96 <__d2b+0x9e>
  405d2c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405d30:	f8c8 2014 	str.w	r2, [r8, #20]
  405d34:	2b00      	cmp	r3, #0
  405d36:	bf0c      	ite	eq
  405d38:	2101      	moveq	r1, #1
  405d3a:	2102      	movne	r1, #2
  405d3c:	f8c8 3018 	str.w	r3, [r8, #24]
  405d40:	f8c8 1010 	str.w	r1, [r8, #16]
  405d44:	b9df      	cbnz	r7, 405d7e <__d2b+0x86>
  405d46:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405d4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405d4e:	6030      	str	r0, [r6, #0]
  405d50:	6918      	ldr	r0, [r3, #16]
  405d52:	f7ff fda3 	bl	40589c <__hi0bits>
  405d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405d58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405d5c:	6018      	str	r0, [r3, #0]
  405d5e:	4640      	mov	r0, r8
  405d60:	b002      	add	sp, #8
  405d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d66:	a801      	add	r0, sp, #4
  405d68:	f7ff fdb8 	bl	4058dc <__lo0bits>
  405d6c:	9b01      	ldr	r3, [sp, #4]
  405d6e:	f8c8 3014 	str.w	r3, [r8, #20]
  405d72:	2101      	movs	r1, #1
  405d74:	3020      	adds	r0, #32
  405d76:	f8c8 1010 	str.w	r1, [r8, #16]
  405d7a:	2f00      	cmp	r7, #0
  405d7c:	d0e3      	beq.n	405d46 <__d2b+0x4e>
  405d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405d80:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405d84:	4407      	add	r7, r0
  405d86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405d8a:	6037      	str	r7, [r6, #0]
  405d8c:	6018      	str	r0, [r3, #0]
  405d8e:	4640      	mov	r0, r8
  405d90:	b002      	add	sp, #8
  405d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d96:	e89d 000a 	ldmia.w	sp, {r1, r3}
  405d9a:	f1c0 0220 	rsb	r2, r0, #32
  405d9e:	fa03 f202 	lsl.w	r2, r3, r2
  405da2:	430a      	orrs	r2, r1
  405da4:	40c3      	lsrs	r3, r0
  405da6:	9301      	str	r3, [sp, #4]
  405da8:	f8c8 2014 	str.w	r2, [r8, #20]
  405dac:	e7c2      	b.n	405d34 <__d2b+0x3c>
  405dae:	bf00      	nop

00405db0 <_sbrk_r>:
  405db0:	b538      	push	{r3, r4, r5, lr}
  405db2:	4c07      	ldr	r4, [pc, #28]	; (405dd0 <_sbrk_r+0x20>)
  405db4:	2300      	movs	r3, #0
  405db6:	4605      	mov	r5, r0
  405db8:	4608      	mov	r0, r1
  405dba:	6023      	str	r3, [r4, #0]
  405dbc:	f7fb fc48 	bl	401650 <_sbrk>
  405dc0:	1c43      	adds	r3, r0, #1
  405dc2:	d000      	beq.n	405dc6 <_sbrk_r+0x16>
  405dc4:	bd38      	pop	{r3, r4, r5, pc}
  405dc6:	6823      	ldr	r3, [r4, #0]
  405dc8:	2b00      	cmp	r3, #0
  405dca:	d0fb      	beq.n	405dc4 <_sbrk_r+0x14>
  405dcc:	602b      	str	r3, [r5, #0]
  405dce:	bd38      	pop	{r3, r4, r5, pc}
  405dd0:	20400d20 	.word	0x20400d20
	...

00405e00 <strlen>:
  405e00:	f890 f000 	pld	[r0]
  405e04:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405e08:	f020 0107 	bic.w	r1, r0, #7
  405e0c:	f06f 0c00 	mvn.w	ip, #0
  405e10:	f010 0407 	ands.w	r4, r0, #7
  405e14:	f891 f020 	pld	[r1, #32]
  405e18:	f040 8049 	bne.w	405eae <strlen+0xae>
  405e1c:	f04f 0400 	mov.w	r4, #0
  405e20:	f06f 0007 	mvn.w	r0, #7
  405e24:	e9d1 2300 	ldrd	r2, r3, [r1]
  405e28:	f891 f040 	pld	[r1, #64]	; 0x40
  405e2c:	f100 0008 	add.w	r0, r0, #8
  405e30:	fa82 f24c 	uadd8	r2, r2, ip
  405e34:	faa4 f28c 	sel	r2, r4, ip
  405e38:	fa83 f34c 	uadd8	r3, r3, ip
  405e3c:	faa2 f38c 	sel	r3, r2, ip
  405e40:	bb4b      	cbnz	r3, 405e96 <strlen+0x96>
  405e42:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405e46:	fa82 f24c 	uadd8	r2, r2, ip
  405e4a:	f100 0008 	add.w	r0, r0, #8
  405e4e:	faa4 f28c 	sel	r2, r4, ip
  405e52:	fa83 f34c 	uadd8	r3, r3, ip
  405e56:	faa2 f38c 	sel	r3, r2, ip
  405e5a:	b9e3      	cbnz	r3, 405e96 <strlen+0x96>
  405e5c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405e60:	fa82 f24c 	uadd8	r2, r2, ip
  405e64:	f100 0008 	add.w	r0, r0, #8
  405e68:	faa4 f28c 	sel	r2, r4, ip
  405e6c:	fa83 f34c 	uadd8	r3, r3, ip
  405e70:	faa2 f38c 	sel	r3, r2, ip
  405e74:	b97b      	cbnz	r3, 405e96 <strlen+0x96>
  405e76:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  405e7a:	f101 0120 	add.w	r1, r1, #32
  405e7e:	fa82 f24c 	uadd8	r2, r2, ip
  405e82:	f100 0008 	add.w	r0, r0, #8
  405e86:	faa4 f28c 	sel	r2, r4, ip
  405e8a:	fa83 f34c 	uadd8	r3, r3, ip
  405e8e:	faa2 f38c 	sel	r3, r2, ip
  405e92:	2b00      	cmp	r3, #0
  405e94:	d0c6      	beq.n	405e24 <strlen+0x24>
  405e96:	2a00      	cmp	r2, #0
  405e98:	bf04      	itt	eq
  405e9a:	3004      	addeq	r0, #4
  405e9c:	461a      	moveq	r2, r3
  405e9e:	ba12      	rev	r2, r2
  405ea0:	fab2 f282 	clz	r2, r2
  405ea4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405ea8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  405eac:	4770      	bx	lr
  405eae:	e9d1 2300 	ldrd	r2, r3, [r1]
  405eb2:	f004 0503 	and.w	r5, r4, #3
  405eb6:	f1c4 0000 	rsb	r0, r4, #0
  405eba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  405ebe:	f014 0f04 	tst.w	r4, #4
  405ec2:	f891 f040 	pld	[r1, #64]	; 0x40
  405ec6:	fa0c f505 	lsl.w	r5, ip, r5
  405eca:	ea62 0205 	orn	r2, r2, r5
  405ece:	bf1c      	itt	ne
  405ed0:	ea63 0305 	ornne	r3, r3, r5
  405ed4:	4662      	movne	r2, ip
  405ed6:	f04f 0400 	mov.w	r4, #0
  405eda:	e7a9      	b.n	405e30 <strlen+0x30>

00405edc <__ssprint_r>:
  405edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ee0:	6893      	ldr	r3, [r2, #8]
  405ee2:	b083      	sub	sp, #12
  405ee4:	4690      	mov	r8, r2
  405ee6:	2b00      	cmp	r3, #0
  405ee8:	d070      	beq.n	405fcc <__ssprint_r+0xf0>
  405eea:	4682      	mov	sl, r0
  405eec:	460c      	mov	r4, r1
  405eee:	6817      	ldr	r7, [r2, #0]
  405ef0:	688d      	ldr	r5, [r1, #8]
  405ef2:	6808      	ldr	r0, [r1, #0]
  405ef4:	e042      	b.n	405f7c <__ssprint_r+0xa0>
  405ef6:	89a3      	ldrh	r3, [r4, #12]
  405ef8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405efc:	d02e      	beq.n	405f5c <__ssprint_r+0x80>
  405efe:	6965      	ldr	r5, [r4, #20]
  405f00:	6921      	ldr	r1, [r4, #16]
  405f02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405f06:	eba0 0b01 	sub.w	fp, r0, r1
  405f0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  405f0e:	f10b 0001 	add.w	r0, fp, #1
  405f12:	106d      	asrs	r5, r5, #1
  405f14:	4430      	add	r0, r6
  405f16:	42a8      	cmp	r0, r5
  405f18:	462a      	mov	r2, r5
  405f1a:	bf84      	itt	hi
  405f1c:	4605      	movhi	r5, r0
  405f1e:	462a      	movhi	r2, r5
  405f20:	055b      	lsls	r3, r3, #21
  405f22:	d538      	bpl.n	405f96 <__ssprint_r+0xba>
  405f24:	4611      	mov	r1, r2
  405f26:	4650      	mov	r0, sl
  405f28:	f7ff f8a0 	bl	40506c <_malloc_r>
  405f2c:	2800      	cmp	r0, #0
  405f2e:	d03c      	beq.n	405faa <__ssprint_r+0xce>
  405f30:	465a      	mov	r2, fp
  405f32:	6921      	ldr	r1, [r4, #16]
  405f34:	9001      	str	r0, [sp, #4]
  405f36:	f7ff fb9b 	bl	405670 <memcpy>
  405f3a:	89a2      	ldrh	r2, [r4, #12]
  405f3c:	9b01      	ldr	r3, [sp, #4]
  405f3e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405f42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405f46:	81a2      	strh	r2, [r4, #12]
  405f48:	eba5 020b 	sub.w	r2, r5, fp
  405f4c:	eb03 000b 	add.w	r0, r3, fp
  405f50:	6165      	str	r5, [r4, #20]
  405f52:	6123      	str	r3, [r4, #16]
  405f54:	6020      	str	r0, [r4, #0]
  405f56:	60a2      	str	r2, [r4, #8]
  405f58:	4635      	mov	r5, r6
  405f5a:	46b3      	mov	fp, r6
  405f5c:	465a      	mov	r2, fp
  405f5e:	4649      	mov	r1, r9
  405f60:	f000 fa18 	bl	406394 <memmove>
  405f64:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405f68:	68a2      	ldr	r2, [r4, #8]
  405f6a:	6820      	ldr	r0, [r4, #0]
  405f6c:	1b55      	subs	r5, r2, r5
  405f6e:	4458      	add	r0, fp
  405f70:	1b9e      	subs	r6, r3, r6
  405f72:	60a5      	str	r5, [r4, #8]
  405f74:	6020      	str	r0, [r4, #0]
  405f76:	f8c8 6008 	str.w	r6, [r8, #8]
  405f7a:	b33e      	cbz	r6, 405fcc <__ssprint_r+0xf0>
  405f7c:	687e      	ldr	r6, [r7, #4]
  405f7e:	463b      	mov	r3, r7
  405f80:	3708      	adds	r7, #8
  405f82:	2e00      	cmp	r6, #0
  405f84:	d0fa      	beq.n	405f7c <__ssprint_r+0xa0>
  405f86:	42ae      	cmp	r6, r5
  405f88:	f8d3 9000 	ldr.w	r9, [r3]
  405f8c:	46ab      	mov	fp, r5
  405f8e:	d2b2      	bcs.n	405ef6 <__ssprint_r+0x1a>
  405f90:	4635      	mov	r5, r6
  405f92:	46b3      	mov	fp, r6
  405f94:	e7e2      	b.n	405f5c <__ssprint_r+0x80>
  405f96:	4650      	mov	r0, sl
  405f98:	f000 fa60 	bl	40645c <_realloc_r>
  405f9c:	4603      	mov	r3, r0
  405f9e:	2800      	cmp	r0, #0
  405fa0:	d1d2      	bne.n	405f48 <__ssprint_r+0x6c>
  405fa2:	6921      	ldr	r1, [r4, #16]
  405fa4:	4650      	mov	r0, sl
  405fa6:	f000 f8f9 	bl	40619c <_free_r>
  405faa:	230c      	movs	r3, #12
  405fac:	f8ca 3000 	str.w	r3, [sl]
  405fb0:	89a3      	ldrh	r3, [r4, #12]
  405fb2:	2200      	movs	r2, #0
  405fb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405fb8:	f04f 30ff 	mov.w	r0, #4294967295
  405fbc:	81a3      	strh	r3, [r4, #12]
  405fbe:	f8c8 2008 	str.w	r2, [r8, #8]
  405fc2:	f8c8 2004 	str.w	r2, [r8, #4]
  405fc6:	b003      	add	sp, #12
  405fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fcc:	2000      	movs	r0, #0
  405fce:	f8c8 0004 	str.w	r0, [r8, #4]
  405fd2:	b003      	add	sp, #12
  405fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405fd8 <__register_exitproc>:
  405fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405fdc:	4d2c      	ldr	r5, [pc, #176]	; (406090 <__register_exitproc+0xb8>)
  405fde:	4606      	mov	r6, r0
  405fe0:	6828      	ldr	r0, [r5, #0]
  405fe2:	4698      	mov	r8, r3
  405fe4:	460f      	mov	r7, r1
  405fe6:	4691      	mov	r9, r2
  405fe8:	f7ff f83c 	bl	405064 <__retarget_lock_acquire_recursive>
  405fec:	4b29      	ldr	r3, [pc, #164]	; (406094 <__register_exitproc+0xbc>)
  405fee:	681c      	ldr	r4, [r3, #0]
  405ff0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405ff4:	2b00      	cmp	r3, #0
  405ff6:	d03e      	beq.n	406076 <__register_exitproc+0x9e>
  405ff8:	685a      	ldr	r2, [r3, #4]
  405ffa:	2a1f      	cmp	r2, #31
  405ffc:	dc1c      	bgt.n	406038 <__register_exitproc+0x60>
  405ffe:	f102 0e01 	add.w	lr, r2, #1
  406002:	b176      	cbz	r6, 406022 <__register_exitproc+0x4a>
  406004:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406008:	2401      	movs	r4, #1
  40600a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40600e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406012:	4094      	lsls	r4, r2
  406014:	4320      	orrs	r0, r4
  406016:	2e02      	cmp	r6, #2
  406018:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40601c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406020:	d023      	beq.n	40606a <__register_exitproc+0x92>
  406022:	3202      	adds	r2, #2
  406024:	f8c3 e004 	str.w	lr, [r3, #4]
  406028:	6828      	ldr	r0, [r5, #0]
  40602a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40602e:	f7ff f81b 	bl	405068 <__retarget_lock_release_recursive>
  406032:	2000      	movs	r0, #0
  406034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406038:	4b17      	ldr	r3, [pc, #92]	; (406098 <__register_exitproc+0xc0>)
  40603a:	b30b      	cbz	r3, 406080 <__register_exitproc+0xa8>
  40603c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406040:	f3af 8000 	nop.w
  406044:	4603      	mov	r3, r0
  406046:	b1d8      	cbz	r0, 406080 <__register_exitproc+0xa8>
  406048:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40604c:	6002      	str	r2, [r0, #0]
  40604e:	2100      	movs	r1, #0
  406050:	6041      	str	r1, [r0, #4]
  406052:	460a      	mov	r2, r1
  406054:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406058:	f04f 0e01 	mov.w	lr, #1
  40605c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406060:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406064:	2e00      	cmp	r6, #0
  406066:	d0dc      	beq.n	406022 <__register_exitproc+0x4a>
  406068:	e7cc      	b.n	406004 <__register_exitproc+0x2c>
  40606a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40606e:	430c      	orrs	r4, r1
  406070:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406074:	e7d5      	b.n	406022 <__register_exitproc+0x4a>
  406076:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40607a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40607e:	e7bb      	b.n	405ff8 <__register_exitproc+0x20>
  406080:	6828      	ldr	r0, [r5, #0]
  406082:	f7fe fff1 	bl	405068 <__retarget_lock_release_recursive>
  406086:	f04f 30ff 	mov.w	r0, #4294967295
  40608a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40608e:	bf00      	nop
  406090:	20400458 	.word	0x20400458
  406094:	00407250 	.word	0x00407250
  406098:	00000000 	.word	0x00000000

0040609c <_calloc_r>:
  40609c:	b510      	push	{r4, lr}
  40609e:	fb02 f101 	mul.w	r1, r2, r1
  4060a2:	f7fe ffe3 	bl	40506c <_malloc_r>
  4060a6:	4604      	mov	r4, r0
  4060a8:	b1d8      	cbz	r0, 4060e2 <_calloc_r+0x46>
  4060aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4060ae:	f022 0203 	bic.w	r2, r2, #3
  4060b2:	3a04      	subs	r2, #4
  4060b4:	2a24      	cmp	r2, #36	; 0x24
  4060b6:	d818      	bhi.n	4060ea <_calloc_r+0x4e>
  4060b8:	2a13      	cmp	r2, #19
  4060ba:	d914      	bls.n	4060e6 <_calloc_r+0x4a>
  4060bc:	2300      	movs	r3, #0
  4060be:	2a1b      	cmp	r2, #27
  4060c0:	6003      	str	r3, [r0, #0]
  4060c2:	6043      	str	r3, [r0, #4]
  4060c4:	d916      	bls.n	4060f4 <_calloc_r+0x58>
  4060c6:	2a24      	cmp	r2, #36	; 0x24
  4060c8:	6083      	str	r3, [r0, #8]
  4060ca:	60c3      	str	r3, [r0, #12]
  4060cc:	bf11      	iteee	ne
  4060ce:	f100 0210 	addne.w	r2, r0, #16
  4060d2:	6103      	streq	r3, [r0, #16]
  4060d4:	6143      	streq	r3, [r0, #20]
  4060d6:	f100 0218 	addeq.w	r2, r0, #24
  4060da:	2300      	movs	r3, #0
  4060dc:	6013      	str	r3, [r2, #0]
  4060de:	6053      	str	r3, [r2, #4]
  4060e0:	6093      	str	r3, [r2, #8]
  4060e2:	4620      	mov	r0, r4
  4060e4:	bd10      	pop	{r4, pc}
  4060e6:	4602      	mov	r2, r0
  4060e8:	e7f7      	b.n	4060da <_calloc_r+0x3e>
  4060ea:	2100      	movs	r1, #0
  4060ec:	f7fc fd20 	bl	402b30 <memset>
  4060f0:	4620      	mov	r0, r4
  4060f2:	bd10      	pop	{r4, pc}
  4060f4:	f100 0208 	add.w	r2, r0, #8
  4060f8:	e7ef      	b.n	4060da <_calloc_r+0x3e>
  4060fa:	bf00      	nop

004060fc <_malloc_trim_r>:
  4060fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4060fe:	4f24      	ldr	r7, [pc, #144]	; (406190 <_malloc_trim_r+0x94>)
  406100:	460c      	mov	r4, r1
  406102:	4606      	mov	r6, r0
  406104:	f7ff fb4e 	bl	4057a4 <__malloc_lock>
  406108:	68bb      	ldr	r3, [r7, #8]
  40610a:	685d      	ldr	r5, [r3, #4]
  40610c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406110:	310f      	adds	r1, #15
  406112:	f025 0503 	bic.w	r5, r5, #3
  406116:	4429      	add	r1, r5
  406118:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40611c:	f021 010f 	bic.w	r1, r1, #15
  406120:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406124:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406128:	db07      	blt.n	40613a <_malloc_trim_r+0x3e>
  40612a:	2100      	movs	r1, #0
  40612c:	4630      	mov	r0, r6
  40612e:	f7ff fe3f 	bl	405db0 <_sbrk_r>
  406132:	68bb      	ldr	r3, [r7, #8]
  406134:	442b      	add	r3, r5
  406136:	4298      	cmp	r0, r3
  406138:	d004      	beq.n	406144 <_malloc_trim_r+0x48>
  40613a:	4630      	mov	r0, r6
  40613c:	f7ff fb38 	bl	4057b0 <__malloc_unlock>
  406140:	2000      	movs	r0, #0
  406142:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406144:	4261      	negs	r1, r4
  406146:	4630      	mov	r0, r6
  406148:	f7ff fe32 	bl	405db0 <_sbrk_r>
  40614c:	3001      	adds	r0, #1
  40614e:	d00d      	beq.n	40616c <_malloc_trim_r+0x70>
  406150:	4b10      	ldr	r3, [pc, #64]	; (406194 <_malloc_trim_r+0x98>)
  406152:	68ba      	ldr	r2, [r7, #8]
  406154:	6819      	ldr	r1, [r3, #0]
  406156:	1b2d      	subs	r5, r5, r4
  406158:	f045 0501 	orr.w	r5, r5, #1
  40615c:	4630      	mov	r0, r6
  40615e:	1b09      	subs	r1, r1, r4
  406160:	6055      	str	r5, [r2, #4]
  406162:	6019      	str	r1, [r3, #0]
  406164:	f7ff fb24 	bl	4057b0 <__malloc_unlock>
  406168:	2001      	movs	r0, #1
  40616a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40616c:	2100      	movs	r1, #0
  40616e:	4630      	mov	r0, r6
  406170:	f7ff fe1e 	bl	405db0 <_sbrk_r>
  406174:	68ba      	ldr	r2, [r7, #8]
  406176:	1a83      	subs	r3, r0, r2
  406178:	2b0f      	cmp	r3, #15
  40617a:	ddde      	ble.n	40613a <_malloc_trim_r+0x3e>
  40617c:	4c06      	ldr	r4, [pc, #24]	; (406198 <_malloc_trim_r+0x9c>)
  40617e:	4905      	ldr	r1, [pc, #20]	; (406194 <_malloc_trim_r+0x98>)
  406180:	6824      	ldr	r4, [r4, #0]
  406182:	f043 0301 	orr.w	r3, r3, #1
  406186:	1b00      	subs	r0, r0, r4
  406188:	6053      	str	r3, [r2, #4]
  40618a:	6008      	str	r0, [r1, #0]
  40618c:	e7d5      	b.n	40613a <_malloc_trim_r+0x3e>
  40618e:	bf00      	nop
  406190:	2040045c 	.word	0x2040045c
  406194:	20400cc8 	.word	0x20400cc8
  406198:	20400864 	.word	0x20400864

0040619c <_free_r>:
  40619c:	2900      	cmp	r1, #0
  40619e:	d044      	beq.n	40622a <_free_r+0x8e>
  4061a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4061a4:	460d      	mov	r5, r1
  4061a6:	4680      	mov	r8, r0
  4061a8:	f7ff fafc 	bl	4057a4 <__malloc_lock>
  4061ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4061b0:	4969      	ldr	r1, [pc, #420]	; (406358 <_free_r+0x1bc>)
  4061b2:	f027 0301 	bic.w	r3, r7, #1
  4061b6:	f1a5 0408 	sub.w	r4, r5, #8
  4061ba:	18e2      	adds	r2, r4, r3
  4061bc:	688e      	ldr	r6, [r1, #8]
  4061be:	6850      	ldr	r0, [r2, #4]
  4061c0:	42b2      	cmp	r2, r6
  4061c2:	f020 0003 	bic.w	r0, r0, #3
  4061c6:	d05e      	beq.n	406286 <_free_r+0xea>
  4061c8:	07fe      	lsls	r6, r7, #31
  4061ca:	6050      	str	r0, [r2, #4]
  4061cc:	d40b      	bmi.n	4061e6 <_free_r+0x4a>
  4061ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4061d2:	1be4      	subs	r4, r4, r7
  4061d4:	f101 0e08 	add.w	lr, r1, #8
  4061d8:	68a5      	ldr	r5, [r4, #8]
  4061da:	4575      	cmp	r5, lr
  4061dc:	443b      	add	r3, r7
  4061de:	d06d      	beq.n	4062bc <_free_r+0x120>
  4061e0:	68e7      	ldr	r7, [r4, #12]
  4061e2:	60ef      	str	r7, [r5, #12]
  4061e4:	60bd      	str	r5, [r7, #8]
  4061e6:	1815      	adds	r5, r2, r0
  4061e8:	686d      	ldr	r5, [r5, #4]
  4061ea:	07ed      	lsls	r5, r5, #31
  4061ec:	d53e      	bpl.n	40626c <_free_r+0xd0>
  4061ee:	f043 0201 	orr.w	r2, r3, #1
  4061f2:	6062      	str	r2, [r4, #4]
  4061f4:	50e3      	str	r3, [r4, r3]
  4061f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4061fa:	d217      	bcs.n	40622c <_free_r+0x90>
  4061fc:	08db      	lsrs	r3, r3, #3
  4061fe:	1c58      	adds	r0, r3, #1
  406200:	109a      	asrs	r2, r3, #2
  406202:	684d      	ldr	r5, [r1, #4]
  406204:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406208:	60a7      	str	r7, [r4, #8]
  40620a:	2301      	movs	r3, #1
  40620c:	4093      	lsls	r3, r2
  40620e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406212:	432b      	orrs	r3, r5
  406214:	3a08      	subs	r2, #8
  406216:	60e2      	str	r2, [r4, #12]
  406218:	604b      	str	r3, [r1, #4]
  40621a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40621e:	60fc      	str	r4, [r7, #12]
  406220:	4640      	mov	r0, r8
  406222:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406226:	f7ff bac3 	b.w	4057b0 <__malloc_unlock>
  40622a:	4770      	bx	lr
  40622c:	0a5a      	lsrs	r2, r3, #9
  40622e:	2a04      	cmp	r2, #4
  406230:	d852      	bhi.n	4062d8 <_free_r+0x13c>
  406232:	099a      	lsrs	r2, r3, #6
  406234:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406238:	00ff      	lsls	r7, r7, #3
  40623a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40623e:	19c8      	adds	r0, r1, r7
  406240:	59ca      	ldr	r2, [r1, r7]
  406242:	3808      	subs	r0, #8
  406244:	4290      	cmp	r0, r2
  406246:	d04f      	beq.n	4062e8 <_free_r+0x14c>
  406248:	6851      	ldr	r1, [r2, #4]
  40624a:	f021 0103 	bic.w	r1, r1, #3
  40624e:	428b      	cmp	r3, r1
  406250:	d232      	bcs.n	4062b8 <_free_r+0x11c>
  406252:	6892      	ldr	r2, [r2, #8]
  406254:	4290      	cmp	r0, r2
  406256:	d1f7      	bne.n	406248 <_free_r+0xac>
  406258:	68c3      	ldr	r3, [r0, #12]
  40625a:	60a0      	str	r0, [r4, #8]
  40625c:	60e3      	str	r3, [r4, #12]
  40625e:	609c      	str	r4, [r3, #8]
  406260:	60c4      	str	r4, [r0, #12]
  406262:	4640      	mov	r0, r8
  406264:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406268:	f7ff baa2 	b.w	4057b0 <__malloc_unlock>
  40626c:	6895      	ldr	r5, [r2, #8]
  40626e:	4f3b      	ldr	r7, [pc, #236]	; (40635c <_free_r+0x1c0>)
  406270:	42bd      	cmp	r5, r7
  406272:	4403      	add	r3, r0
  406274:	d040      	beq.n	4062f8 <_free_r+0x15c>
  406276:	68d0      	ldr	r0, [r2, #12]
  406278:	60e8      	str	r0, [r5, #12]
  40627a:	f043 0201 	orr.w	r2, r3, #1
  40627e:	6085      	str	r5, [r0, #8]
  406280:	6062      	str	r2, [r4, #4]
  406282:	50e3      	str	r3, [r4, r3]
  406284:	e7b7      	b.n	4061f6 <_free_r+0x5a>
  406286:	07ff      	lsls	r7, r7, #31
  406288:	4403      	add	r3, r0
  40628a:	d407      	bmi.n	40629c <_free_r+0x100>
  40628c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406290:	1aa4      	subs	r4, r4, r2
  406292:	4413      	add	r3, r2
  406294:	68a0      	ldr	r0, [r4, #8]
  406296:	68e2      	ldr	r2, [r4, #12]
  406298:	60c2      	str	r2, [r0, #12]
  40629a:	6090      	str	r0, [r2, #8]
  40629c:	4a30      	ldr	r2, [pc, #192]	; (406360 <_free_r+0x1c4>)
  40629e:	6812      	ldr	r2, [r2, #0]
  4062a0:	f043 0001 	orr.w	r0, r3, #1
  4062a4:	4293      	cmp	r3, r2
  4062a6:	6060      	str	r0, [r4, #4]
  4062a8:	608c      	str	r4, [r1, #8]
  4062aa:	d3b9      	bcc.n	406220 <_free_r+0x84>
  4062ac:	4b2d      	ldr	r3, [pc, #180]	; (406364 <_free_r+0x1c8>)
  4062ae:	4640      	mov	r0, r8
  4062b0:	6819      	ldr	r1, [r3, #0]
  4062b2:	f7ff ff23 	bl	4060fc <_malloc_trim_r>
  4062b6:	e7b3      	b.n	406220 <_free_r+0x84>
  4062b8:	4610      	mov	r0, r2
  4062ba:	e7cd      	b.n	406258 <_free_r+0xbc>
  4062bc:	1811      	adds	r1, r2, r0
  4062be:	6849      	ldr	r1, [r1, #4]
  4062c0:	07c9      	lsls	r1, r1, #31
  4062c2:	d444      	bmi.n	40634e <_free_r+0x1b2>
  4062c4:	6891      	ldr	r1, [r2, #8]
  4062c6:	68d2      	ldr	r2, [r2, #12]
  4062c8:	60ca      	str	r2, [r1, #12]
  4062ca:	4403      	add	r3, r0
  4062cc:	f043 0001 	orr.w	r0, r3, #1
  4062d0:	6091      	str	r1, [r2, #8]
  4062d2:	6060      	str	r0, [r4, #4]
  4062d4:	50e3      	str	r3, [r4, r3]
  4062d6:	e7a3      	b.n	406220 <_free_r+0x84>
  4062d8:	2a14      	cmp	r2, #20
  4062da:	d816      	bhi.n	40630a <_free_r+0x16e>
  4062dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4062e0:	00ff      	lsls	r7, r7, #3
  4062e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4062e6:	e7aa      	b.n	40623e <_free_r+0xa2>
  4062e8:	10aa      	asrs	r2, r5, #2
  4062ea:	2301      	movs	r3, #1
  4062ec:	684d      	ldr	r5, [r1, #4]
  4062ee:	4093      	lsls	r3, r2
  4062f0:	432b      	orrs	r3, r5
  4062f2:	604b      	str	r3, [r1, #4]
  4062f4:	4603      	mov	r3, r0
  4062f6:	e7b0      	b.n	40625a <_free_r+0xbe>
  4062f8:	f043 0201 	orr.w	r2, r3, #1
  4062fc:	614c      	str	r4, [r1, #20]
  4062fe:	610c      	str	r4, [r1, #16]
  406300:	60e5      	str	r5, [r4, #12]
  406302:	60a5      	str	r5, [r4, #8]
  406304:	6062      	str	r2, [r4, #4]
  406306:	50e3      	str	r3, [r4, r3]
  406308:	e78a      	b.n	406220 <_free_r+0x84>
  40630a:	2a54      	cmp	r2, #84	; 0x54
  40630c:	d806      	bhi.n	40631c <_free_r+0x180>
  40630e:	0b1a      	lsrs	r2, r3, #12
  406310:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406314:	00ff      	lsls	r7, r7, #3
  406316:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40631a:	e790      	b.n	40623e <_free_r+0xa2>
  40631c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406320:	d806      	bhi.n	406330 <_free_r+0x194>
  406322:	0bda      	lsrs	r2, r3, #15
  406324:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406328:	00ff      	lsls	r7, r7, #3
  40632a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40632e:	e786      	b.n	40623e <_free_r+0xa2>
  406330:	f240 5054 	movw	r0, #1364	; 0x554
  406334:	4282      	cmp	r2, r0
  406336:	d806      	bhi.n	406346 <_free_r+0x1aa>
  406338:	0c9a      	lsrs	r2, r3, #18
  40633a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40633e:	00ff      	lsls	r7, r7, #3
  406340:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406344:	e77b      	b.n	40623e <_free_r+0xa2>
  406346:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40634a:	257e      	movs	r5, #126	; 0x7e
  40634c:	e777      	b.n	40623e <_free_r+0xa2>
  40634e:	f043 0101 	orr.w	r1, r3, #1
  406352:	6061      	str	r1, [r4, #4]
  406354:	6013      	str	r3, [r2, #0]
  406356:	e763      	b.n	406220 <_free_r+0x84>
  406358:	2040045c 	.word	0x2040045c
  40635c:	20400464 	.word	0x20400464
  406360:	20400868 	.word	0x20400868
  406364:	20400cf8 	.word	0x20400cf8

00406368 <__ascii_mbtowc>:
  406368:	b082      	sub	sp, #8
  40636a:	b149      	cbz	r1, 406380 <__ascii_mbtowc+0x18>
  40636c:	b15a      	cbz	r2, 406386 <__ascii_mbtowc+0x1e>
  40636e:	b16b      	cbz	r3, 40638c <__ascii_mbtowc+0x24>
  406370:	7813      	ldrb	r3, [r2, #0]
  406372:	600b      	str	r3, [r1, #0]
  406374:	7812      	ldrb	r2, [r2, #0]
  406376:	1c10      	adds	r0, r2, #0
  406378:	bf18      	it	ne
  40637a:	2001      	movne	r0, #1
  40637c:	b002      	add	sp, #8
  40637e:	4770      	bx	lr
  406380:	a901      	add	r1, sp, #4
  406382:	2a00      	cmp	r2, #0
  406384:	d1f3      	bne.n	40636e <__ascii_mbtowc+0x6>
  406386:	4610      	mov	r0, r2
  406388:	b002      	add	sp, #8
  40638a:	4770      	bx	lr
  40638c:	f06f 0001 	mvn.w	r0, #1
  406390:	e7f4      	b.n	40637c <__ascii_mbtowc+0x14>
  406392:	bf00      	nop

00406394 <memmove>:
  406394:	4288      	cmp	r0, r1
  406396:	b5f0      	push	{r4, r5, r6, r7, lr}
  406398:	d90d      	bls.n	4063b6 <memmove+0x22>
  40639a:	188b      	adds	r3, r1, r2
  40639c:	4298      	cmp	r0, r3
  40639e:	d20a      	bcs.n	4063b6 <memmove+0x22>
  4063a0:	1884      	adds	r4, r0, r2
  4063a2:	2a00      	cmp	r2, #0
  4063a4:	d051      	beq.n	40644a <memmove+0xb6>
  4063a6:	4622      	mov	r2, r4
  4063a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4063ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4063b0:	4299      	cmp	r1, r3
  4063b2:	d1f9      	bne.n	4063a8 <memmove+0x14>
  4063b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4063b6:	2a0f      	cmp	r2, #15
  4063b8:	d948      	bls.n	40644c <memmove+0xb8>
  4063ba:	ea41 0300 	orr.w	r3, r1, r0
  4063be:	079b      	lsls	r3, r3, #30
  4063c0:	d146      	bne.n	406450 <memmove+0xbc>
  4063c2:	f100 0410 	add.w	r4, r0, #16
  4063c6:	f101 0310 	add.w	r3, r1, #16
  4063ca:	4615      	mov	r5, r2
  4063cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4063d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4063d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4063d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4063dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4063e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4063e4:	3d10      	subs	r5, #16
  4063e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4063ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4063ee:	2d0f      	cmp	r5, #15
  4063f0:	f103 0310 	add.w	r3, r3, #16
  4063f4:	f104 0410 	add.w	r4, r4, #16
  4063f8:	d8e8      	bhi.n	4063cc <memmove+0x38>
  4063fa:	f1a2 0310 	sub.w	r3, r2, #16
  4063fe:	f023 030f 	bic.w	r3, r3, #15
  406402:	f002 0e0f 	and.w	lr, r2, #15
  406406:	3310      	adds	r3, #16
  406408:	f1be 0f03 	cmp.w	lr, #3
  40640c:	4419      	add	r1, r3
  40640e:	4403      	add	r3, r0
  406410:	d921      	bls.n	406456 <memmove+0xc2>
  406412:	1f1e      	subs	r6, r3, #4
  406414:	460d      	mov	r5, r1
  406416:	4674      	mov	r4, lr
  406418:	3c04      	subs	r4, #4
  40641a:	f855 7b04 	ldr.w	r7, [r5], #4
  40641e:	f846 7f04 	str.w	r7, [r6, #4]!
  406422:	2c03      	cmp	r4, #3
  406424:	d8f8      	bhi.n	406418 <memmove+0x84>
  406426:	f1ae 0404 	sub.w	r4, lr, #4
  40642a:	f024 0403 	bic.w	r4, r4, #3
  40642e:	3404      	adds	r4, #4
  406430:	4421      	add	r1, r4
  406432:	4423      	add	r3, r4
  406434:	f002 0203 	and.w	r2, r2, #3
  406438:	b162      	cbz	r2, 406454 <memmove+0xc0>
  40643a:	3b01      	subs	r3, #1
  40643c:	440a      	add	r2, r1
  40643e:	f811 4b01 	ldrb.w	r4, [r1], #1
  406442:	f803 4f01 	strb.w	r4, [r3, #1]!
  406446:	428a      	cmp	r2, r1
  406448:	d1f9      	bne.n	40643e <memmove+0xaa>
  40644a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40644c:	4603      	mov	r3, r0
  40644e:	e7f3      	b.n	406438 <memmove+0xa4>
  406450:	4603      	mov	r3, r0
  406452:	e7f2      	b.n	40643a <memmove+0xa6>
  406454:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406456:	4672      	mov	r2, lr
  406458:	e7ee      	b.n	406438 <memmove+0xa4>
  40645a:	bf00      	nop

0040645c <_realloc_r>:
  40645c:	2900      	cmp	r1, #0
  40645e:	f000 8095 	beq.w	40658c <_realloc_r+0x130>
  406462:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406466:	460d      	mov	r5, r1
  406468:	4616      	mov	r6, r2
  40646a:	b083      	sub	sp, #12
  40646c:	4680      	mov	r8, r0
  40646e:	f106 070b 	add.w	r7, r6, #11
  406472:	f7ff f997 	bl	4057a4 <__malloc_lock>
  406476:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40647a:	2f16      	cmp	r7, #22
  40647c:	f02e 0403 	bic.w	r4, lr, #3
  406480:	f1a5 0908 	sub.w	r9, r5, #8
  406484:	d83c      	bhi.n	406500 <_realloc_r+0xa4>
  406486:	2210      	movs	r2, #16
  406488:	4617      	mov	r7, r2
  40648a:	42be      	cmp	r6, r7
  40648c:	d83d      	bhi.n	40650a <_realloc_r+0xae>
  40648e:	4294      	cmp	r4, r2
  406490:	da43      	bge.n	40651a <_realloc_r+0xbe>
  406492:	4bc4      	ldr	r3, [pc, #784]	; (4067a4 <_realloc_r+0x348>)
  406494:	6899      	ldr	r1, [r3, #8]
  406496:	eb09 0004 	add.w	r0, r9, r4
  40649a:	4288      	cmp	r0, r1
  40649c:	f000 80b4 	beq.w	406608 <_realloc_r+0x1ac>
  4064a0:	6843      	ldr	r3, [r0, #4]
  4064a2:	f023 0101 	bic.w	r1, r3, #1
  4064a6:	4401      	add	r1, r0
  4064a8:	6849      	ldr	r1, [r1, #4]
  4064aa:	07c9      	lsls	r1, r1, #31
  4064ac:	d54c      	bpl.n	406548 <_realloc_r+0xec>
  4064ae:	f01e 0f01 	tst.w	lr, #1
  4064b2:	f000 809b 	beq.w	4065ec <_realloc_r+0x190>
  4064b6:	4631      	mov	r1, r6
  4064b8:	4640      	mov	r0, r8
  4064ba:	f7fe fdd7 	bl	40506c <_malloc_r>
  4064be:	4606      	mov	r6, r0
  4064c0:	2800      	cmp	r0, #0
  4064c2:	d03a      	beq.n	40653a <_realloc_r+0xde>
  4064c4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4064c8:	f023 0301 	bic.w	r3, r3, #1
  4064cc:	444b      	add	r3, r9
  4064ce:	f1a0 0208 	sub.w	r2, r0, #8
  4064d2:	429a      	cmp	r2, r3
  4064d4:	f000 8121 	beq.w	40671a <_realloc_r+0x2be>
  4064d8:	1f22      	subs	r2, r4, #4
  4064da:	2a24      	cmp	r2, #36	; 0x24
  4064dc:	f200 8107 	bhi.w	4066ee <_realloc_r+0x292>
  4064e0:	2a13      	cmp	r2, #19
  4064e2:	f200 80db 	bhi.w	40669c <_realloc_r+0x240>
  4064e6:	4603      	mov	r3, r0
  4064e8:	462a      	mov	r2, r5
  4064ea:	6811      	ldr	r1, [r2, #0]
  4064ec:	6019      	str	r1, [r3, #0]
  4064ee:	6851      	ldr	r1, [r2, #4]
  4064f0:	6059      	str	r1, [r3, #4]
  4064f2:	6892      	ldr	r2, [r2, #8]
  4064f4:	609a      	str	r2, [r3, #8]
  4064f6:	4629      	mov	r1, r5
  4064f8:	4640      	mov	r0, r8
  4064fa:	f7ff fe4f 	bl	40619c <_free_r>
  4064fe:	e01c      	b.n	40653a <_realloc_r+0xde>
  406500:	f027 0707 	bic.w	r7, r7, #7
  406504:	2f00      	cmp	r7, #0
  406506:	463a      	mov	r2, r7
  406508:	dabf      	bge.n	40648a <_realloc_r+0x2e>
  40650a:	2600      	movs	r6, #0
  40650c:	230c      	movs	r3, #12
  40650e:	4630      	mov	r0, r6
  406510:	f8c8 3000 	str.w	r3, [r8]
  406514:	b003      	add	sp, #12
  406516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40651a:	462e      	mov	r6, r5
  40651c:	1be3      	subs	r3, r4, r7
  40651e:	2b0f      	cmp	r3, #15
  406520:	d81e      	bhi.n	406560 <_realloc_r+0x104>
  406522:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406526:	f003 0301 	and.w	r3, r3, #1
  40652a:	4323      	orrs	r3, r4
  40652c:	444c      	add	r4, r9
  40652e:	f8c9 3004 	str.w	r3, [r9, #4]
  406532:	6863      	ldr	r3, [r4, #4]
  406534:	f043 0301 	orr.w	r3, r3, #1
  406538:	6063      	str	r3, [r4, #4]
  40653a:	4640      	mov	r0, r8
  40653c:	f7ff f938 	bl	4057b0 <__malloc_unlock>
  406540:	4630      	mov	r0, r6
  406542:	b003      	add	sp, #12
  406544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406548:	f023 0303 	bic.w	r3, r3, #3
  40654c:	18e1      	adds	r1, r4, r3
  40654e:	4291      	cmp	r1, r2
  406550:	db1f      	blt.n	406592 <_realloc_r+0x136>
  406552:	68c3      	ldr	r3, [r0, #12]
  406554:	6882      	ldr	r2, [r0, #8]
  406556:	462e      	mov	r6, r5
  406558:	60d3      	str	r3, [r2, #12]
  40655a:	460c      	mov	r4, r1
  40655c:	609a      	str	r2, [r3, #8]
  40655e:	e7dd      	b.n	40651c <_realloc_r+0xc0>
  406560:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406564:	eb09 0107 	add.w	r1, r9, r7
  406568:	f002 0201 	and.w	r2, r2, #1
  40656c:	444c      	add	r4, r9
  40656e:	f043 0301 	orr.w	r3, r3, #1
  406572:	4317      	orrs	r7, r2
  406574:	f8c9 7004 	str.w	r7, [r9, #4]
  406578:	604b      	str	r3, [r1, #4]
  40657a:	6863      	ldr	r3, [r4, #4]
  40657c:	f043 0301 	orr.w	r3, r3, #1
  406580:	3108      	adds	r1, #8
  406582:	6063      	str	r3, [r4, #4]
  406584:	4640      	mov	r0, r8
  406586:	f7ff fe09 	bl	40619c <_free_r>
  40658a:	e7d6      	b.n	40653a <_realloc_r+0xde>
  40658c:	4611      	mov	r1, r2
  40658e:	f7fe bd6d 	b.w	40506c <_malloc_r>
  406592:	f01e 0f01 	tst.w	lr, #1
  406596:	d18e      	bne.n	4064b6 <_realloc_r+0x5a>
  406598:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40659c:	eba9 0a01 	sub.w	sl, r9, r1
  4065a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4065a4:	f021 0103 	bic.w	r1, r1, #3
  4065a8:	440b      	add	r3, r1
  4065aa:	4423      	add	r3, r4
  4065ac:	4293      	cmp	r3, r2
  4065ae:	db25      	blt.n	4065fc <_realloc_r+0x1a0>
  4065b0:	68c2      	ldr	r2, [r0, #12]
  4065b2:	6881      	ldr	r1, [r0, #8]
  4065b4:	4656      	mov	r6, sl
  4065b6:	60ca      	str	r2, [r1, #12]
  4065b8:	6091      	str	r1, [r2, #8]
  4065ba:	f8da 100c 	ldr.w	r1, [sl, #12]
  4065be:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4065c2:	1f22      	subs	r2, r4, #4
  4065c4:	2a24      	cmp	r2, #36	; 0x24
  4065c6:	60c1      	str	r1, [r0, #12]
  4065c8:	6088      	str	r0, [r1, #8]
  4065ca:	f200 8094 	bhi.w	4066f6 <_realloc_r+0x29a>
  4065ce:	2a13      	cmp	r2, #19
  4065d0:	d96f      	bls.n	4066b2 <_realloc_r+0x256>
  4065d2:	6829      	ldr	r1, [r5, #0]
  4065d4:	f8ca 1008 	str.w	r1, [sl, #8]
  4065d8:	6869      	ldr	r1, [r5, #4]
  4065da:	f8ca 100c 	str.w	r1, [sl, #12]
  4065de:	2a1b      	cmp	r2, #27
  4065e0:	f200 80a2 	bhi.w	406728 <_realloc_r+0x2cc>
  4065e4:	3508      	adds	r5, #8
  4065e6:	f10a 0210 	add.w	r2, sl, #16
  4065ea:	e063      	b.n	4066b4 <_realloc_r+0x258>
  4065ec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4065f0:	eba9 0a03 	sub.w	sl, r9, r3
  4065f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4065f8:	f021 0103 	bic.w	r1, r1, #3
  4065fc:	1863      	adds	r3, r4, r1
  4065fe:	4293      	cmp	r3, r2
  406600:	f6ff af59 	blt.w	4064b6 <_realloc_r+0x5a>
  406604:	4656      	mov	r6, sl
  406606:	e7d8      	b.n	4065ba <_realloc_r+0x15e>
  406608:	6841      	ldr	r1, [r0, #4]
  40660a:	f021 0b03 	bic.w	fp, r1, #3
  40660e:	44a3      	add	fp, r4
  406610:	f107 0010 	add.w	r0, r7, #16
  406614:	4583      	cmp	fp, r0
  406616:	da56      	bge.n	4066c6 <_realloc_r+0x26a>
  406618:	f01e 0f01 	tst.w	lr, #1
  40661c:	f47f af4b 	bne.w	4064b6 <_realloc_r+0x5a>
  406620:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406624:	eba9 0a01 	sub.w	sl, r9, r1
  406628:	f8da 1004 	ldr.w	r1, [sl, #4]
  40662c:	f021 0103 	bic.w	r1, r1, #3
  406630:	448b      	add	fp, r1
  406632:	4558      	cmp	r0, fp
  406634:	dce2      	bgt.n	4065fc <_realloc_r+0x1a0>
  406636:	4656      	mov	r6, sl
  406638:	f8da 100c 	ldr.w	r1, [sl, #12]
  40663c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406640:	1f22      	subs	r2, r4, #4
  406642:	2a24      	cmp	r2, #36	; 0x24
  406644:	60c1      	str	r1, [r0, #12]
  406646:	6088      	str	r0, [r1, #8]
  406648:	f200 808f 	bhi.w	40676a <_realloc_r+0x30e>
  40664c:	2a13      	cmp	r2, #19
  40664e:	f240 808a 	bls.w	406766 <_realloc_r+0x30a>
  406652:	6829      	ldr	r1, [r5, #0]
  406654:	f8ca 1008 	str.w	r1, [sl, #8]
  406658:	6869      	ldr	r1, [r5, #4]
  40665a:	f8ca 100c 	str.w	r1, [sl, #12]
  40665e:	2a1b      	cmp	r2, #27
  406660:	f200 808a 	bhi.w	406778 <_realloc_r+0x31c>
  406664:	3508      	adds	r5, #8
  406666:	f10a 0210 	add.w	r2, sl, #16
  40666a:	6829      	ldr	r1, [r5, #0]
  40666c:	6011      	str	r1, [r2, #0]
  40666e:	6869      	ldr	r1, [r5, #4]
  406670:	6051      	str	r1, [r2, #4]
  406672:	68a9      	ldr	r1, [r5, #8]
  406674:	6091      	str	r1, [r2, #8]
  406676:	eb0a 0107 	add.w	r1, sl, r7
  40667a:	ebab 0207 	sub.w	r2, fp, r7
  40667e:	f042 0201 	orr.w	r2, r2, #1
  406682:	6099      	str	r1, [r3, #8]
  406684:	604a      	str	r2, [r1, #4]
  406686:	f8da 3004 	ldr.w	r3, [sl, #4]
  40668a:	f003 0301 	and.w	r3, r3, #1
  40668e:	431f      	orrs	r7, r3
  406690:	4640      	mov	r0, r8
  406692:	f8ca 7004 	str.w	r7, [sl, #4]
  406696:	f7ff f88b 	bl	4057b0 <__malloc_unlock>
  40669a:	e751      	b.n	406540 <_realloc_r+0xe4>
  40669c:	682b      	ldr	r3, [r5, #0]
  40669e:	6003      	str	r3, [r0, #0]
  4066a0:	686b      	ldr	r3, [r5, #4]
  4066a2:	6043      	str	r3, [r0, #4]
  4066a4:	2a1b      	cmp	r2, #27
  4066a6:	d82d      	bhi.n	406704 <_realloc_r+0x2a8>
  4066a8:	f100 0308 	add.w	r3, r0, #8
  4066ac:	f105 0208 	add.w	r2, r5, #8
  4066b0:	e71b      	b.n	4064ea <_realloc_r+0x8e>
  4066b2:	4632      	mov	r2, r6
  4066b4:	6829      	ldr	r1, [r5, #0]
  4066b6:	6011      	str	r1, [r2, #0]
  4066b8:	6869      	ldr	r1, [r5, #4]
  4066ba:	6051      	str	r1, [r2, #4]
  4066bc:	68a9      	ldr	r1, [r5, #8]
  4066be:	6091      	str	r1, [r2, #8]
  4066c0:	461c      	mov	r4, r3
  4066c2:	46d1      	mov	r9, sl
  4066c4:	e72a      	b.n	40651c <_realloc_r+0xc0>
  4066c6:	eb09 0107 	add.w	r1, r9, r7
  4066ca:	ebab 0b07 	sub.w	fp, fp, r7
  4066ce:	f04b 0201 	orr.w	r2, fp, #1
  4066d2:	6099      	str	r1, [r3, #8]
  4066d4:	604a      	str	r2, [r1, #4]
  4066d6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4066da:	f003 0301 	and.w	r3, r3, #1
  4066de:	431f      	orrs	r7, r3
  4066e0:	4640      	mov	r0, r8
  4066e2:	f845 7c04 	str.w	r7, [r5, #-4]
  4066e6:	f7ff f863 	bl	4057b0 <__malloc_unlock>
  4066ea:	462e      	mov	r6, r5
  4066ec:	e728      	b.n	406540 <_realloc_r+0xe4>
  4066ee:	4629      	mov	r1, r5
  4066f0:	f7ff fe50 	bl	406394 <memmove>
  4066f4:	e6ff      	b.n	4064f6 <_realloc_r+0x9a>
  4066f6:	4629      	mov	r1, r5
  4066f8:	4630      	mov	r0, r6
  4066fa:	461c      	mov	r4, r3
  4066fc:	46d1      	mov	r9, sl
  4066fe:	f7ff fe49 	bl	406394 <memmove>
  406702:	e70b      	b.n	40651c <_realloc_r+0xc0>
  406704:	68ab      	ldr	r3, [r5, #8]
  406706:	6083      	str	r3, [r0, #8]
  406708:	68eb      	ldr	r3, [r5, #12]
  40670a:	60c3      	str	r3, [r0, #12]
  40670c:	2a24      	cmp	r2, #36	; 0x24
  40670e:	d017      	beq.n	406740 <_realloc_r+0x2e4>
  406710:	f100 0310 	add.w	r3, r0, #16
  406714:	f105 0210 	add.w	r2, r5, #16
  406718:	e6e7      	b.n	4064ea <_realloc_r+0x8e>
  40671a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40671e:	f023 0303 	bic.w	r3, r3, #3
  406722:	441c      	add	r4, r3
  406724:	462e      	mov	r6, r5
  406726:	e6f9      	b.n	40651c <_realloc_r+0xc0>
  406728:	68a9      	ldr	r1, [r5, #8]
  40672a:	f8ca 1010 	str.w	r1, [sl, #16]
  40672e:	68e9      	ldr	r1, [r5, #12]
  406730:	f8ca 1014 	str.w	r1, [sl, #20]
  406734:	2a24      	cmp	r2, #36	; 0x24
  406736:	d00c      	beq.n	406752 <_realloc_r+0x2f6>
  406738:	3510      	adds	r5, #16
  40673a:	f10a 0218 	add.w	r2, sl, #24
  40673e:	e7b9      	b.n	4066b4 <_realloc_r+0x258>
  406740:	692b      	ldr	r3, [r5, #16]
  406742:	6103      	str	r3, [r0, #16]
  406744:	696b      	ldr	r3, [r5, #20]
  406746:	6143      	str	r3, [r0, #20]
  406748:	f105 0218 	add.w	r2, r5, #24
  40674c:	f100 0318 	add.w	r3, r0, #24
  406750:	e6cb      	b.n	4064ea <_realloc_r+0x8e>
  406752:	692a      	ldr	r2, [r5, #16]
  406754:	f8ca 2018 	str.w	r2, [sl, #24]
  406758:	696a      	ldr	r2, [r5, #20]
  40675a:	f8ca 201c 	str.w	r2, [sl, #28]
  40675e:	3518      	adds	r5, #24
  406760:	f10a 0220 	add.w	r2, sl, #32
  406764:	e7a6      	b.n	4066b4 <_realloc_r+0x258>
  406766:	4632      	mov	r2, r6
  406768:	e77f      	b.n	40666a <_realloc_r+0x20e>
  40676a:	4629      	mov	r1, r5
  40676c:	4630      	mov	r0, r6
  40676e:	9301      	str	r3, [sp, #4]
  406770:	f7ff fe10 	bl	406394 <memmove>
  406774:	9b01      	ldr	r3, [sp, #4]
  406776:	e77e      	b.n	406676 <_realloc_r+0x21a>
  406778:	68a9      	ldr	r1, [r5, #8]
  40677a:	f8ca 1010 	str.w	r1, [sl, #16]
  40677e:	68e9      	ldr	r1, [r5, #12]
  406780:	f8ca 1014 	str.w	r1, [sl, #20]
  406784:	2a24      	cmp	r2, #36	; 0x24
  406786:	d003      	beq.n	406790 <_realloc_r+0x334>
  406788:	3510      	adds	r5, #16
  40678a:	f10a 0218 	add.w	r2, sl, #24
  40678e:	e76c      	b.n	40666a <_realloc_r+0x20e>
  406790:	692a      	ldr	r2, [r5, #16]
  406792:	f8ca 2018 	str.w	r2, [sl, #24]
  406796:	696a      	ldr	r2, [r5, #20]
  406798:	f8ca 201c 	str.w	r2, [sl, #28]
  40679c:	3518      	adds	r5, #24
  40679e:	f10a 0220 	add.w	r2, sl, #32
  4067a2:	e762      	b.n	40666a <_realloc_r+0x20e>
  4067a4:	2040045c 	.word	0x2040045c

004067a8 <__ascii_wctomb>:
  4067a8:	b121      	cbz	r1, 4067b4 <__ascii_wctomb+0xc>
  4067aa:	2aff      	cmp	r2, #255	; 0xff
  4067ac:	d804      	bhi.n	4067b8 <__ascii_wctomb+0x10>
  4067ae:	700a      	strb	r2, [r1, #0]
  4067b0:	2001      	movs	r0, #1
  4067b2:	4770      	bx	lr
  4067b4:	4608      	mov	r0, r1
  4067b6:	4770      	bx	lr
  4067b8:	238a      	movs	r3, #138	; 0x8a
  4067ba:	6003      	str	r3, [r0, #0]
  4067bc:	f04f 30ff 	mov.w	r0, #4294967295
  4067c0:	4770      	bx	lr
  4067c2:	bf00      	nop

004067c4 <__aeabi_dcmpun>:
  4067c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4067c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4067cc:	d102      	bne.n	4067d4 <__aeabi_dcmpun+0x10>
  4067ce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4067d2:	d10a      	bne.n	4067ea <__aeabi_dcmpun+0x26>
  4067d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4067d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4067dc:	d102      	bne.n	4067e4 <__aeabi_dcmpun+0x20>
  4067de:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4067e2:	d102      	bne.n	4067ea <__aeabi_dcmpun+0x26>
  4067e4:	f04f 0000 	mov.w	r0, #0
  4067e8:	4770      	bx	lr
  4067ea:	f04f 0001 	mov.w	r0, #1
  4067ee:	4770      	bx	lr

004067f0 <sysfont_glyphs>:
	...
  406810:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406820:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  406830:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  406848:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  406858:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406868:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406880:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406890:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4068a0:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4068b8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4068d4:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4068e4:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  4068f4:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406904:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40692c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  406954:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406964:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406988:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406998:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4069a8:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4069b8:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4069d0:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  4069e0:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  4069f0:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406a08:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406a18:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406a28:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406a40:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406a50:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406a60:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406a78:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406a88:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406a98:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406ab0:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406ac0:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406ad0:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  406aec:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406afc:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406b0c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406b28:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406b40:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406b58:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406b68:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406b78:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406b90:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406ba0:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406bb0:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406bc8:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406bd8:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406be8:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406c00:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406c10:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406c20:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406c38:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406c48:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406c58:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406c70:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406c80:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406c90:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406ca8:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406cb8:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406cc8:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406ce0:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406cf0:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406d00:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406d18:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406d28:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406d38:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406d50:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406d60:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406d70:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406d88:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406d98:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406da8:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406dc0:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406dd0:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406de0:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406df8:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406e08:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406e18:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406e30:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406e40:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406e50:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406e68:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406e78:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406e88:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406ea0:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406eb0:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406ec0:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406ee8:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406ef8:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406f14:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406f2c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406f3c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406f4c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406f64:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406f74:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406f84:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406f9c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406fac:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406fbc:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406fcc:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406fdc:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406fec:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406ffc:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  40700c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  40701c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  40702c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  407044:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  407054:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  407064:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  407080:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  40709c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  4070b8:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  4070c8:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  4070d8:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  4070f0:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  40710c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  407128:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  407144:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  407160:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  40717c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  407198:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  4071b4:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  4071c4:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  4071d4:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  4071e4:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  4071f4:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  407204:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  407214:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  407224:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  407234:	0000 0000 7245 6f72 0021 0000 6157 7469     ....Erro!...Wait
  407244:	0021 0000 2e25 6631 2020 0000               !...%.1f  ..

00407250 <_global_impure_ptr>:
  407250:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  407260:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  407270:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  407280:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  407290:	296c 0000 0030 0000                         l)..0...

00407298 <blanks.7223>:
  407298:	2020 2020 2020 2020 2020 2020 2020 2020                     

004072a8 <zeroes.7224>:
  4072a8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4072b8:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

004072c8 <__mprec_bigtens>:
  4072c8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4072d8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  4072e8:	bf3c 7f73 4fdd 7515                         <.s..O.u

004072f0 <__mprec_tens>:
  4072f0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407300:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407310:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407320:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407330:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407340:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407350:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407360:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407370:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407380:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407390:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4073a0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4073b0:	9db4 79d9 7843 44ea                         ...yCx.D

004073b8 <p05.6055>:
  4073b8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4073c8:	4f50 4953 0058 0000 002e 0000               POSIX.......

004073d4 <_ctype_>:
  4073d4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4073e4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4073f4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  407404:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  407414:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  407424:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  407434:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  407444:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407454:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004074d8 <_init>:
  4074d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4074da:	bf00      	nop
  4074dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4074de:	bc08      	pop	{r3}
  4074e0:	469e      	mov	lr, r3
  4074e2:	4770      	bx	lr

004074e4 <__init_array_start>:
  4074e4:	00404075 	.word	0x00404075

004074e8 <__frame_dummy_init_array_entry>:
  4074e8:	00400165                                e.@.

004074ec <_fini>:
  4074ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4074ee:	bf00      	nop
  4074f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4074f2:	bc08      	pop	{r3}
  4074f4:	469e      	mov	lr, r3
  4074f6:	4770      	bx	lr

004074f8 <__fini_array_start>:
  4074f8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 67f0 0040 0e0a 7d20               .....g@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	e584 469e d658 40c0                         ...FX..@

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0cfc 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	67a9 0040 6369 0040 0000 0000 73d4 0040     .g@.ic@......s@.
2040095c:	73d0 0040 7274 0040 7274 0040 7274 0040     .s@.tr@.tr@.tr@.
2040096c:	7274 0040 7274 0040 7274 0040 7274 0040     tr@.tr@.tr@.tr@.
2040097c:	7274 0040 7274 0040 ffff ffff ffff ffff     tr@.tr@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
