{
  "Top": "ControlMemInterface",
  "RtlTop": "ControlMemInterface",
  "RtlPrefix": "",
  "RtlSubPrefix": "ControlMemInterface_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mem": {
      "index": "0",
      "direction": "inout",
      "srcType": "ControlMemSpace&",
      "srcSize": "864",
      "hwRefs": [
        {
          "type": "port",
          "interface": "mem_i",
          "name": "mem_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "mem_o",
          "name": "mem_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mem_o_ap_vld",
          "name": "mem_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "address": {
      "index": "1",
      "direction": "in",
      "srcType": "ControlReg",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "address",
          "name": "address",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "data_in",
          "name": "data_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_out",
          "name": "data_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_out_ap_vld",
          "name": "data_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "read_control": {
      "index": "4",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "read_control",
          "name": "read_control",
          "usage": "data",
          "direction": "in"
        }]
    },
    "write_control": {
      "index": "5",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "write_control",
          "name": "write_control",
          "usage": "data",
          "direction": "in"
        }]
    },
    "chip_enable": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "chip_enable",
          "name": "chip_enable",
          "usage": "data",
          "direction": "in"
        }]
    },
    "reset_n": {
      "index": "7",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "reset_n",
          "name": "reset_n",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ControlMemInterface"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ControlMemInterface",
    "Version": "1.0",
    "DisplayName": "Controlmeminterface",
    "Revision": "2114372627",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ControlMemInterface_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/HLS-Verilog\/ControlMemInterface\/ControlMemInterface.hpp",
      "..\/..\/..\/..\/..\/HLS-Verilog\/ControlMemInterface\/ControlMemInterface.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/..\/HLS-Verilog\/ControlMemInterface\/ControlMemInterface_tb.cpp"],
    "Vhdl": ["impl\/vhdl\/ControlMemInterface.vhd"],
    "Verilog": ["impl\/verilog\/ControlMemInterface.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ControlMemInterface.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "mem_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "864",
      "portMap": {"mem_i": "DATA"},
      "ports": ["mem_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mem"
        }]
    },
    "mem_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "864",
      "portMap": {"mem_o": "DATA"},
      "ports": ["mem_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mem"
        }]
    },
    "address": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"address": "DATA"},
      "ports": ["address"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "address"
        }]
    },
    "data_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_in": "DATA"},
      "ports": ["data_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "data_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_out": "DATA"},
      "ports": ["data_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "read_control": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"read_control": "DATA"},
      "ports": ["read_control"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "read_control"
        }]
    },
    "write_control": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"write_control": "DATA"},
      "ports": ["write_control"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "write_control"
        }]
    },
    "chip_enable": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"chip_enable": "DATA"},
      "ports": ["chip_enable"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "chip_enable"
        }]
    },
    "reset_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"reset_n": "DATA"},
      "ports": ["reset_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "reset_n"
        }]
    }
  },
  "RtlPorts": {
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "mem_i": {
      "dir": "in",
      "width": "864"
    },
    "mem_o": {
      "dir": "out",
      "width": "864"
    },
    "mem_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "address": {
      "dir": "in",
      "width": "32"
    },
    "data_in": {
      "dir": "in",
      "width": "32"
    },
    "data_out": {
      "dir": "out",
      "width": "32"
    },
    "data_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "read_control": {
      "dir": "in",
      "width": "1"
    },
    "write_control": {
      "dir": "in",
      "width": "1"
    },
    "chip_enable": {
      "dir": "in",
      "width": "1"
    },
    "reset_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ControlMemInterface",
      "BindInstances": "xor_ln132_fu_1071_p2 select_ln132_fu_1108_p3"
    },
    "Info": {"ControlMemInterface": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"ControlMemInterface": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.977"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "1189",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-01 17:47:32 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
