read_verilog 6input_78.v
flatten
splitnets -ports
hierarchy -auto-top
proc
techmap
opt
abc -g NOR
opt
hierarchy -auto-top
opt_clean -purge
show -format pdf -prefix ./78/6input_78_yosys
write_edif ./78/6input_78.edif
write_json ./78/6input_78.json
