///Register `VCTR53` reader
pub type R = crate::R<VCTR53rs>;
///Register `VCTR53` writer
pub type W = crate::W<VCTR53rs>;
///Field `B1696` reader - B1696
pub type B1696_R = crate::BitReader;
///Field `B1696` writer - B1696
pub type B1696_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1697` reader - B1697
pub type B1697_R = crate::BitReader;
///Field `B1697` writer - B1697
pub type B1697_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1698` reader - B1698
pub type B1698_R = crate::BitReader;
///Field `B1698` writer - B1698
pub type B1698_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1699` reader - B1699
pub type B1699_R = crate::BitReader;
///Field `B1699` writer - B1699
pub type B1699_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1700` reader - B1700
pub type B1700_R = crate::BitReader;
///Field `B1700` writer - B1700
pub type B1700_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1701` reader - B1701
pub type B1701_R = crate::BitReader;
///Field `B1701` writer - B1701
pub type B1701_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1702` reader - B1702
pub type B1702_R = crate::BitReader;
///Field `B1702` writer - B1702
pub type B1702_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1703` reader - B1703
pub type B1703_R = crate::BitReader;
///Field `B1703` writer - B1703
pub type B1703_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1704` reader - B1704
pub type B1704_R = crate::BitReader;
///Field `B1704` writer - B1704
pub type B1704_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1705` reader - B1705
pub type B1705_R = crate::BitReader;
///Field `B1705` writer - B1705
pub type B1705_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1706` reader - B1706
pub type B1706_R = crate::BitReader;
///Field `B1706` writer - B1706
pub type B1706_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1707` reader - B1707
pub type B1707_R = crate::BitReader;
///Field `B1707` writer - B1707
pub type B1707_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1708` reader - B1708
pub type B1708_R = crate::BitReader;
///Field `B1708` writer - B1708
pub type B1708_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1709` reader - B1709
pub type B1709_R = crate::BitReader;
///Field `B1709` writer - B1709
pub type B1709_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1710` reader - B1710
pub type B1710_R = crate::BitReader;
///Field `B1710` writer - B1710
pub type B1710_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1711` reader - B1711
pub type B1711_R = crate::BitReader;
///Field `B1711` writer - B1711
pub type B1711_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1712` reader - B1712
pub type B1712_R = crate::BitReader;
///Field `B1712` writer - B1712
pub type B1712_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1713` reader - B1713
pub type B1713_R = crate::BitReader;
///Field `B1713` writer - B1713
pub type B1713_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1714` reader - B1714
pub type B1714_R = crate::BitReader;
///Field `B1714` writer - B1714
pub type B1714_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1715` reader - B1715
pub type B1715_R = crate::BitReader;
///Field `B1715` writer - B1715
pub type B1715_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1716` reader - B1716
pub type B1716_R = crate::BitReader;
///Field `B1716` writer - B1716
pub type B1716_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1717` reader - B1717
pub type B1717_R = crate::BitReader;
///Field `B1717` writer - B1717
pub type B1717_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1718` reader - B1718
pub type B1718_R = crate::BitReader;
///Field `B1718` writer - B1718
pub type B1718_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1719` reader - B1719
pub type B1719_R = crate::BitReader;
///Field `B1719` writer - B1719
pub type B1719_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1720` reader - B1720
pub type B1720_R = crate::BitReader;
///Field `B1720` writer - B1720
pub type B1720_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1721` reader - B1721
pub type B1721_R = crate::BitReader;
///Field `B1721` writer - B1721
pub type B1721_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1722` reader - B1722
pub type B1722_R = crate::BitReader;
///Field `B1722` writer - B1722
pub type B1722_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1723` reader - B1723
pub type B1723_R = crate::BitReader;
///Field `B1723` writer - B1723
pub type B1723_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1724` reader - B1724
pub type B1724_R = crate::BitReader;
///Field `B1724` writer - B1724
pub type B1724_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1725` reader - B1725
pub type B1725_R = crate::BitReader;
///Field `B1725` writer - B1725
pub type B1725_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1726` reader - B1726
pub type B1726_R = crate::BitReader;
///Field `B1726` writer - B1726
pub type B1726_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B1727` reader - B1727
pub type B1727_R = crate::BitReader;
///Field `B1727` writer - B1727
pub type B1727_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B1696
    #[inline(always)]
    pub fn b1696(&self) -> B1696_R {
        B1696_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B1697
    #[inline(always)]
    pub fn b1697(&self) -> B1697_R {
        B1697_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B1698
    #[inline(always)]
    pub fn b1698(&self) -> B1698_R {
        B1698_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B1699
    #[inline(always)]
    pub fn b1699(&self) -> B1699_R {
        B1699_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B1700
    #[inline(always)]
    pub fn b1700(&self) -> B1700_R {
        B1700_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B1701
    #[inline(always)]
    pub fn b1701(&self) -> B1701_R {
        B1701_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B1702
    #[inline(always)]
    pub fn b1702(&self) -> B1702_R {
        B1702_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B1703
    #[inline(always)]
    pub fn b1703(&self) -> B1703_R {
        B1703_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B1704
    #[inline(always)]
    pub fn b1704(&self) -> B1704_R {
        B1704_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B1705
    #[inline(always)]
    pub fn b1705(&self) -> B1705_R {
        B1705_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B1706
    #[inline(always)]
    pub fn b1706(&self) -> B1706_R {
        B1706_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B1707
    #[inline(always)]
    pub fn b1707(&self) -> B1707_R {
        B1707_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B1708
    #[inline(always)]
    pub fn b1708(&self) -> B1708_R {
        B1708_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B1709
    #[inline(always)]
    pub fn b1709(&self) -> B1709_R {
        B1709_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B1710
    #[inline(always)]
    pub fn b1710(&self) -> B1710_R {
        B1710_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B1711
    #[inline(always)]
    pub fn b1711(&self) -> B1711_R {
        B1711_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B1712
    #[inline(always)]
    pub fn b1712(&self) -> B1712_R {
        B1712_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B1713
    #[inline(always)]
    pub fn b1713(&self) -> B1713_R {
        B1713_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B1714
    #[inline(always)]
    pub fn b1714(&self) -> B1714_R {
        B1714_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B1715
    #[inline(always)]
    pub fn b1715(&self) -> B1715_R {
        B1715_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B1716
    #[inline(always)]
    pub fn b1716(&self) -> B1716_R {
        B1716_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B1717
    #[inline(always)]
    pub fn b1717(&self) -> B1717_R {
        B1717_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B1718
    #[inline(always)]
    pub fn b1718(&self) -> B1718_R {
        B1718_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B1719
    #[inline(always)]
    pub fn b1719(&self) -> B1719_R {
        B1719_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B1720
    #[inline(always)]
    pub fn b1720(&self) -> B1720_R {
        B1720_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B1721
    #[inline(always)]
    pub fn b1721(&self) -> B1721_R {
        B1721_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B1722
    #[inline(always)]
    pub fn b1722(&self) -> B1722_R {
        B1722_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B1723
    #[inline(always)]
    pub fn b1723(&self) -> B1723_R {
        B1723_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B1724
    #[inline(always)]
    pub fn b1724(&self) -> B1724_R {
        B1724_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B1725
    #[inline(always)]
    pub fn b1725(&self) -> B1725_R {
        B1725_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B1726
    #[inline(always)]
    pub fn b1726(&self) -> B1726_R {
        B1726_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B1727
    #[inline(always)]
    pub fn b1727(&self) -> B1727_R {
        B1727_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR53")
            .field("b1696", &self.b1696())
            .field("b1697", &self.b1697())
            .field("b1698", &self.b1698())
            .field("b1699", &self.b1699())
            .field("b1700", &self.b1700())
            .field("b1701", &self.b1701())
            .field("b1702", &self.b1702())
            .field("b1703", &self.b1703())
            .field("b1704", &self.b1704())
            .field("b1705", &self.b1705())
            .field("b1706", &self.b1706())
            .field("b1707", &self.b1707())
            .field("b1708", &self.b1708())
            .field("b1709", &self.b1709())
            .field("b1710", &self.b1710())
            .field("b1711", &self.b1711())
            .field("b1712", &self.b1712())
            .field("b1713", &self.b1713())
            .field("b1714", &self.b1714())
            .field("b1715", &self.b1715())
            .field("b1716", &self.b1716())
            .field("b1717", &self.b1717())
            .field("b1718", &self.b1718())
            .field("b1719", &self.b1719())
            .field("b1720", &self.b1720())
            .field("b1721", &self.b1721())
            .field("b1722", &self.b1722())
            .field("b1723", &self.b1723())
            .field("b1724", &self.b1724())
            .field("b1725", &self.b1725())
            .field("b1726", &self.b1726())
            .field("b1727", &self.b1727())
            .finish()
    }
}
impl W {
    ///Bit 0 - B1696
    #[inline(always)]
    pub fn b1696(&mut self) -> B1696_W<'_, VCTR53rs> {
        B1696_W::new(self, 0)
    }
    ///Bit 1 - B1697
    #[inline(always)]
    pub fn b1697(&mut self) -> B1697_W<'_, VCTR53rs> {
        B1697_W::new(self, 1)
    }
    ///Bit 2 - B1698
    #[inline(always)]
    pub fn b1698(&mut self) -> B1698_W<'_, VCTR53rs> {
        B1698_W::new(self, 2)
    }
    ///Bit 3 - B1699
    #[inline(always)]
    pub fn b1699(&mut self) -> B1699_W<'_, VCTR53rs> {
        B1699_W::new(self, 3)
    }
    ///Bit 4 - B1700
    #[inline(always)]
    pub fn b1700(&mut self) -> B1700_W<'_, VCTR53rs> {
        B1700_W::new(self, 4)
    }
    ///Bit 5 - B1701
    #[inline(always)]
    pub fn b1701(&mut self) -> B1701_W<'_, VCTR53rs> {
        B1701_W::new(self, 5)
    }
    ///Bit 6 - B1702
    #[inline(always)]
    pub fn b1702(&mut self) -> B1702_W<'_, VCTR53rs> {
        B1702_W::new(self, 6)
    }
    ///Bit 7 - B1703
    #[inline(always)]
    pub fn b1703(&mut self) -> B1703_W<'_, VCTR53rs> {
        B1703_W::new(self, 7)
    }
    ///Bit 8 - B1704
    #[inline(always)]
    pub fn b1704(&mut self) -> B1704_W<'_, VCTR53rs> {
        B1704_W::new(self, 8)
    }
    ///Bit 9 - B1705
    #[inline(always)]
    pub fn b1705(&mut self) -> B1705_W<'_, VCTR53rs> {
        B1705_W::new(self, 9)
    }
    ///Bit 10 - B1706
    #[inline(always)]
    pub fn b1706(&mut self) -> B1706_W<'_, VCTR53rs> {
        B1706_W::new(self, 10)
    }
    ///Bit 11 - B1707
    #[inline(always)]
    pub fn b1707(&mut self) -> B1707_W<'_, VCTR53rs> {
        B1707_W::new(self, 11)
    }
    ///Bit 12 - B1708
    #[inline(always)]
    pub fn b1708(&mut self) -> B1708_W<'_, VCTR53rs> {
        B1708_W::new(self, 12)
    }
    ///Bit 13 - B1709
    #[inline(always)]
    pub fn b1709(&mut self) -> B1709_W<'_, VCTR53rs> {
        B1709_W::new(self, 13)
    }
    ///Bit 14 - B1710
    #[inline(always)]
    pub fn b1710(&mut self) -> B1710_W<'_, VCTR53rs> {
        B1710_W::new(self, 14)
    }
    ///Bit 15 - B1711
    #[inline(always)]
    pub fn b1711(&mut self) -> B1711_W<'_, VCTR53rs> {
        B1711_W::new(self, 15)
    }
    ///Bit 16 - B1712
    #[inline(always)]
    pub fn b1712(&mut self) -> B1712_W<'_, VCTR53rs> {
        B1712_W::new(self, 16)
    }
    ///Bit 17 - B1713
    #[inline(always)]
    pub fn b1713(&mut self) -> B1713_W<'_, VCTR53rs> {
        B1713_W::new(self, 17)
    }
    ///Bit 18 - B1714
    #[inline(always)]
    pub fn b1714(&mut self) -> B1714_W<'_, VCTR53rs> {
        B1714_W::new(self, 18)
    }
    ///Bit 19 - B1715
    #[inline(always)]
    pub fn b1715(&mut self) -> B1715_W<'_, VCTR53rs> {
        B1715_W::new(self, 19)
    }
    ///Bit 20 - B1716
    #[inline(always)]
    pub fn b1716(&mut self) -> B1716_W<'_, VCTR53rs> {
        B1716_W::new(self, 20)
    }
    ///Bit 21 - B1717
    #[inline(always)]
    pub fn b1717(&mut self) -> B1717_W<'_, VCTR53rs> {
        B1717_W::new(self, 21)
    }
    ///Bit 22 - B1718
    #[inline(always)]
    pub fn b1718(&mut self) -> B1718_W<'_, VCTR53rs> {
        B1718_W::new(self, 22)
    }
    ///Bit 23 - B1719
    #[inline(always)]
    pub fn b1719(&mut self) -> B1719_W<'_, VCTR53rs> {
        B1719_W::new(self, 23)
    }
    ///Bit 24 - B1720
    #[inline(always)]
    pub fn b1720(&mut self) -> B1720_W<'_, VCTR53rs> {
        B1720_W::new(self, 24)
    }
    ///Bit 25 - B1721
    #[inline(always)]
    pub fn b1721(&mut self) -> B1721_W<'_, VCTR53rs> {
        B1721_W::new(self, 25)
    }
    ///Bit 26 - B1722
    #[inline(always)]
    pub fn b1722(&mut self) -> B1722_W<'_, VCTR53rs> {
        B1722_W::new(self, 26)
    }
    ///Bit 27 - B1723
    #[inline(always)]
    pub fn b1723(&mut self) -> B1723_W<'_, VCTR53rs> {
        B1723_W::new(self, 27)
    }
    ///Bit 28 - B1724
    #[inline(always)]
    pub fn b1724(&mut self) -> B1724_W<'_, VCTR53rs> {
        B1724_W::new(self, 28)
    }
    ///Bit 29 - B1725
    #[inline(always)]
    pub fn b1725(&mut self) -> B1725_W<'_, VCTR53rs> {
        B1725_W::new(self, 29)
    }
    ///Bit 30 - B1726
    #[inline(always)]
    pub fn b1726(&mut self) -> B1726_W<'_, VCTR53rs> {
        B1726_W::new(self, 30)
    }
    ///Bit 31 - B1727
    #[inline(always)]
    pub fn b1727(&mut self) -> B1727_W<'_, VCTR53rs> {
        B1727_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr53::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr53::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR53)*/
pub struct VCTR53rs;
impl crate::RegisterSpec for VCTR53rs {
    type Ux = u32;
}
///`read()` method returns [`vctr53::R`](R) reader structure
impl crate::Readable for VCTR53rs {}
///`write(|w| ..)` method takes [`vctr53::W`](W) writer structure
impl crate::Writable for VCTR53rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR53 to value 0xffff_ffff
impl crate::Resettable for VCTR53rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
