# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab5.2.srcs/sources_1/new/alu.sv" \
"../../../../lab5.2.srcs/sources_1/new/ben.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/control.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/cpu.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/cpu_to_io.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/hex_driver.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/instantiate_ram.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/load_reg.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/memory.sv" \
"../../../../lab5.2.srcs/sources_1/new/mux.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/processor_top.sv" \
"../../../../lab5.2.srcs/sources_1/new/register_unit.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/slc3.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/sync.sv" \
"../../../../lab5.2.srcs/sources_1/imports/srcs/test_memory.sv" \
"../../../../lab5.2.srcs/sim_1/new/testbench_week2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
