TRACE::2021-05-08.23:33:09::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:09::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:09::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:11::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:11::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.23:33:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-05-08.23:33:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-05-08.23:33:17::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-05-08.23:33:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.23:33:17::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-08.23:33:17::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-08.23:33:17::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:17::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:17::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:17::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:17::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-08.23:33:17::SCWPlatform::Generating the sources  .
TRACE::2021-05-08.23:33:17::SCWBDomain::Generating boot domain sources.
TRACE::2021-05-08.23:33:17::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:17::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:17::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-08.23:33:17::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:17::SCWMssOS::mss does not exists at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:17::SCWMssOS::Creating sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:17::SCWMssOS::Adding the swdes entry, created swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:17::SCWMssOS::updating the scw layer changes to swdes at   /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:17::SCWMssOS::Writing mss at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:17::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-05-08.23:33:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-08.23:33:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-08.23:33:17::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-05-08.23:33:19::SCWPlatform::Generating sources Done.
TRACE::2021-05-08.23:33:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.23:33:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-08.23:33:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-08.23:33:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-08.23:33:19::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:19::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:19::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-08.23:33:19::SCWPlatform::Generating the sources  .
TRACE::2021-05-08.23:33:19::SCWBDomain::Generating boot domain sources.
TRACE::2021-05-08.23:33:19::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-05-08.23:33:19::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:19::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:19::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:19::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-05-08.23:33:19::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:19::SCWMssOS::mss does not exists at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:19::SCWMssOS::Creating sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:19::SCWMssOS::Adding the swdes entry, created swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:19::SCWMssOS::updating the scw layer changes to swdes at   /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:19::SCWMssOS::Writing mss at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:19::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-05-08.23:33:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-08.23:33:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-08.23:33:19::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-05-08.23:33:20::SCWPlatform::Generating sources Done.
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-05-08.23:33:20::SCWMssOS::Could not open the swdb for /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-05-08.23:33:20::SCWMssOS::Could not open the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-05-08.23:33:20::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-05-08.23:33:20::SCWMssOS::Could not open the swdb for /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-05-08.23:33:20::SCWMssOS::Could not open the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-05-08.23:33:20::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-08.23:33:20::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.23:33:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:33:20::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:33:20::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-08.23:33:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:33:20::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:20::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:20::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:20::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-08.23:33:20::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:20::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:20::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:20::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:20::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-08.23:33:20::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.23:33:20::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-08.23:33:20::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-08.23:33:20::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:20::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:20::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:20::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::mss does not exists at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Creating sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Adding the swdes entry, created swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::updating the scw layer changes to swdes at   /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Writing mss at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:20::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-08.23:33:20::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-08.23:33:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-08.23:33:20::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-08.23:33:20::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-05-08.23:33:21::SCWMssOS::Could not open the swdb for /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
KEYINFO::2021-05-08.23:33:21::SCWMssOS::Could not open the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss is not found

TRACE::2021-05-08.23:33:21::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-08.23:33:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-08.23:33:21::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fa6dcbe88d996873d0e5951ea44ccd5d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-08.23:33:21::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-08.23:33:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-08.23:33:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-08.23:33:21::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-08.23:33:21::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-08.23:33:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.23:33:21::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-05-08.23:33:21::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-08.23:33:21::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-08.23:33:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.23:33:21::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-05-08.23:33:21::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-08.23:33:21::SCWSystem::Not a boot domain 
LOG::2021-05-08.23:33:21::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-08.23:33:21::SCWDomain::Generating domain artifcats
TRACE::2021-05-08.23:33:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-08.23:33:21::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.23:33:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-08.23:33:21::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-05-08.23:33:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying to export directory.
TRACE::2021-05-08.23:33:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-08.23:33:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-05-08.23:33:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-05-08.23:33:21::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-08.23:33:21::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-08.23:33:21::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-08.23:33:21::SCWPlatform::Started preparing the platform 
TRACE::2021-05-08.23:33:21::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-08.23:33:21::SCWSystem::dir created 
TRACE::2021-05-08.23:33:21::SCWSystem::Writing the bif 
TRACE::2021-05-08.23:33:21::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-08.23:33:21::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-08.23:33:21::SCWPlatform::Completed generating the platform
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fa6dcbe88d996873d0e5951ea44ccd5d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-08.23:33:21::SCWPlatform::updated the xpfm file.
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fa6dcbe88d996873d0e5951ea44ccd5d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fa6dcbe88d996873d0e5951ea44ccd5d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-08.23:33:21::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-08.23:33:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-08.23:33:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-08.23:33:21::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-08.23:33:21::SCWDomain::Generating domain artifcats
TRACE::2021-05-08.23:33:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-08.23:33:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-08.23:33:21::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.23:33:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-08.23:33:21::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-05-08.23:33:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-08.23:33:21::SCWMssOS::Copying to export directory.
TRACE::2021-05-08.23:33:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-08.23:33:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-05-08.23:33:21::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-05-08.23:33:21::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-08.23:33:21::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-08.23:33:21::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-08.23:33:21::SCWPlatform::Started preparing the platform 
TRACE::2021-05-08.23:33:21::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-08.23:33:21::SCWSystem::dir created 
TRACE::2021-05-08.23:33:21::SCWSystem::Writing the bif 
TRACE::2021-05-08.23:33:21::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-08.23:33:21::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-08.23:33:21::SCWPlatform::Completed generating the platform
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:33:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:33:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-08.23:33:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:33:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:33:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fa6dcbe88d996873d0e5951ea44ccd5d",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-08.23:33:21::SCWPlatform::updated the xpfm file.
TRACE::2021-05-08.23:33:51::SCWPlatform::Clearing the existing platform
TRACE::2021-05-08.23:33:51::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-08.23:33:51::SCWBDomain::clearing the fsbl build
TRACE::2021-05-08.23:33:51::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:33:51::SCWBDomain::clearing the pmufw build
TRACE::2021-05-08.23:33:51::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:33:51::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:33:51::SCWSystem::Clearing the domains completed.
TRACE::2021-05-08.23:33:51::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-08.23:33:51::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:51::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:51::SCWPlatform::Removing the HwDB with name /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:33:51::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:33:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:33:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-08.23:34:00::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-08.23:34:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-08.23:34:00::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.23:34:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:00::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:00::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.23:34:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWReader::No isolation master present  
TRACE::2021-05-08.23:34:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.23:34:00::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-08.23:34:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:00::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-08.23:34:00::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:00::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.23:34:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWReader::No isolation master present  
TRACE::2021-05-08.23:34:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-08.23:34:00::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:00::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-08.23:34:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:00::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:00::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.23:34:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWReader::No isolation master present  
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::In reload Mss file.
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-05-08.23:34:01::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-08.23:34:01::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-08.23:34:01::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-08.23:34:01::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.23:34:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:01::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:01::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:01::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:01::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:01::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:12::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:12::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:12::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:12::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:12::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.23:34:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:12::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:18::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:18::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:18::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:18::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:18::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:18::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:18::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:18::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:18::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:18::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:18::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:18::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:18::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:18::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:18::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:18::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:25::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:25::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"dccb87f14ef87e8dee3e010a8f93489d",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fa6dcbe88d996873d0e5951ea44ccd5d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-08.23:34:25::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::In reload Mss file.
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.23:34:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:25::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:25::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:25::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:34:25::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.23:34:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:25::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:25::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-05-08.23:34:25::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2021-05-08.23:34:26::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2021-05-08.23:34:26::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:26::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:26::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:26::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:34:26::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:34:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:34:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:34:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:34:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:34:26::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:26::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-05-08.23:34:26::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-08.23:34:26::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-08.23:34:26::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-08.23:34:26::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:26::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:26::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:26::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.23:34:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:34:26::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:34:28::SCWBDomain::removing the temporary location in _platform.
TRACE::2021-05-08.23:34:28::SCWBDomain::Makefile is Updated.
TRACE::2021-05-08.23:34:28::SCWBDomain::doing clean.
TRACE::2021-05-08.23:34:28::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-05-08.23:34:28::SCWBDomain::rm -rf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr_init.o  xfsbl_dfu_util.o  xfs
TRACE::2021-05-08.23:34:28::SCWBDomain::bl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_misc.o  xfsbl_misc_drivers.o  xf
TRACE::2021-05-08.23:34:28::SCWBDomain::sbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_ex
TRACE::2021-05-08.23:34:28::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-05-08.23:42:55::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:42:55::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:42:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:42:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:42:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:42:55::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:42:55::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::In reload Mss file.
TRACE::2021-05-08.23:42:55::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:42:55::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:42:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:42:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:42:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:42:55::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-05-08.23:42:55::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-05-08.23:42:55::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-05-08.23:42:55::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-05-08.23:42:55::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-08.23:42:55::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-08.23:42:55::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-08.23:42:55::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2021-05-08.23:42:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:42:55::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:42:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:42:55::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:42:55::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:42:55::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:55::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:42:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:42:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:42:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:42:55::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:42:55::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:55::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:56::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:56::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:56::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:56::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:42:56::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:42:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:42:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:42:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:42:56::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:56::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:42:56::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:56::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:56::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:42:56::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2021-05-08.23:42:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:42:57::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:04::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:04::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:04::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:04::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:04::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2021-05-08.23:43:13::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:13::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:43:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:43:13::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:13::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:43:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:43:13::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:13::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:13::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:13::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"fa6dcbe88d996873d0e5951ea44ccd5d",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-08.23:43:13::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:43:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:43:13::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:13::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:13::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::In reload Mss file.
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:14::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2021-05-08.23:43:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:43:14::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:43:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:43:14::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:14::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2021-05-08.23:43:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:43:14::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:14::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-08.23:43:14::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-05-08.23:43:23::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-08.23:43:23::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-08.23:43:23::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-08.23:43:23::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-08.23:43:23::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-08.23:43:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.23:43:23::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-05-08.23:43:23::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:23::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:23::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:23::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:23::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:23::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-05-08.23:43:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.23:43:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.23:43:23::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-05-08.23:43:23::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'　に入ります

TRACE::2021-05-08.23:43:23::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:23::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:23::SCWBDomain::objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:23::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:23::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:23::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:23::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:23::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:23::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-08.23:43:23::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2021-05-08.23:43:23::SCWBDomain::-ffat-lto-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:23::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-05-08.23:43:23::SCWBDomain::fat-lto-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:23::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:23::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:23::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:23::SCWBDomain::objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:23::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:23::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:23::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:23::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:23::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:23::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:23::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:23::SCWBDomain::objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:23::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:23::SCWBDomain::objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:23::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-05-08.23:43:23::SCWBDomain::-lto-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-08.23:43:23::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-05-08.23:43:23::SCWBDomain::lto-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:23::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:23::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:23::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-05-08.23:43:23::SCWBDomain::fat-lto-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:23::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:23::SCWBDomain::objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:23::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:23::SCWBDomain::objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-08.23:43:23::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-05-08.23:43:23::SCWBDomain::lto-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:23::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:23::SCWBDomain::objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-08.23:43:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:23::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:23::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-08.23:43:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-08.23:43:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-05-08.23:43:24::SCWBDomain::ects"

TRACE::2021-05-08.23:43:24::SCWBDomain::Compiling xilpm library

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-05-08.23:43:25::SCWBDomain::ects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Compiling dpdma

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-05-08.23:43:25::SCWBDomain::ects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Compiling avbuf

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-08.23:43:25::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-05-08.23:43:25::SCWBDomain::cts"

TRACE::2021-05-08.23:43:25::SCWBDomain::Compiling myip...

TRACE::2021-05-08.23:43:25::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-08.23:43:25::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:25::SCWBDomain::objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:25::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:25::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:25::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-08.23:43:25::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2021-05-08.23:43:25::SCWBDomain::-ffat-lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:25::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-05-08.23:43:25::SCWBDomain::fat-lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:25::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:25::SCWBDomain::objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:25::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:25::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:25::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:25::SCWBDomain::objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:25::SCWBDomain::objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:25::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-05-08.23:43:25::SCWBDomain::-lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-08.23:43:25::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-05-08.23:43:25::SCWBDomain::lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:25::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:25::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2021-05-08.23:43:25::SCWBDomain::fat-lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:25::SCWBDomain::objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:25::SCWBDomain::objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-08.23:43:25::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-05-08.23:43:25::SCWBDomain::lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-05-08.23:43:25::SCWBDomain::objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:25::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-08.23:43:25::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-05-08.23:43:25::SCWBDomain::cts"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:25::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-08.23:43:25::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2021-05-08.23:43:25::SCWBDomain::at-lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:25::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-05-08.23:43:25::SCWBDomain::-lto-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:25::SCWBDomain::jects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:25::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:25::SCWBDomain::jects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:25::SCWBDomain::jects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:25::SCWBDomain::jects"

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:25::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:25::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:25::SCWBDomain::jects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-05-08.23:43:25::SCWBDomain::ects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-05-08.23:43:25::SCWBDomain::ects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2021-05-08.23:43:25::SCWBDomain::o-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-05-08.23:43:25::SCWBDomain::-objects"

TRACE::2021-05-08.23:43:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:25::SCWBDomain::jects"

TRACE::2021-05-08.23:43:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-05-08.23:43:26::SCWBDomain::bjects"

TRACE::2021-05-08.23:43:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:26::SCWBDomain::jects"

TRACE::2021-05-08.23:43:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:26::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2021-05-08.23:43:26::SCWBDomain::-lto-objects"

TRACE::2021-05-08.23:43:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:26::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-05-08.23:43:26::SCWBDomain::ects"

TRACE::2021-05-08.23:43:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-08.23:43:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-05-08.23:43:26::SCWBDomain::jects"

TRACE::2021-05-08.23:43:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:26::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-05-08.23:43:26::SCWBDomain::ects"

TRACE::2021-05-08.23:43:28::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-08.23:43:28::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-08.23:43:28::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-08.23:43:28::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-08.23:43:28::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-08.23:43:28::SCWBDomain::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-08.23:43:28::SCWBDomain::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-08.23:43:28::SCWBDomain::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-08.23:43:28::SCWBDomain::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-08.23:43:28::SCWBDomain::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-08.23:43:28::SCWBDomain::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-08.23:43:28::SCWBDomain::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-08.23:43:28::SCWBDomain::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-08.23:43:28::SCWBDomain::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-08.23:43:28::SCWBDomain::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-08.23:43:28::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-08.23:43:28::SCWBDomain::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-08.23:43:28::SCWBDomain::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-08.23:43:28::SCWBDomain::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-08.23:43:28::SCWBDomain::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-08.23:43:28::SCWBDomain::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-08.23:43:28::SCWBDomain::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-08.23:43:28::SCWBDomain::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-08.23:43:28::SCWBDomain::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-08.23:43:28::SCWBDomain::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-08.23:43:28::SCWBDomain::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-08.23:43:28::SCWBDomain::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-08.23:43:28::SCWBDomain::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-08.23:43:28::SCWBDomain::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-08.23:43:28::SCWBDomain::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-08.23:43:28::SCWBDomain::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-08.23:43:28::SCWBDomain::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-08.23:43:28::SCWBDomain:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-08.23:43:28::SCWBDomain::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-08.23:43:28::SCWBDomain::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-08.23:43:28::SCWBDomain::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-08.23:43:28::SCWBDomain::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-08.23:43:28::SCWBDomain::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-08.23:43:28::SCWBDomain::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-08.23:43:28::SCWBDomain::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-08.23:43:28::SCWBDomain::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-08.23:43:28::SCWBDomain::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-08.23:43:28::SCWBDomain::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-08.23:43:28::SCWBDomain::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-08.23:43:28::SCWBDomain::

TRACE::2021-05-08.23:43:28::SCWBDomain::Finished building libraries

TRACE::2021-05-08.23:43:28::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp' から出ます

TRACE::2021-05-08.23:43:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-05-08.23:43:28::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-05-08.23:43:28::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-05-08.23:43:28::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-05-08.23:43:28::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:28::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-05-08.23:43:28::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-05-08.23:43:29::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-05-08.23:43:29::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-05-08.23:43:29::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-05-08.23:43:29::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-05-08.23:43:29::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-05-08.23:43:29::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-05-08.23:43:29::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-05-08.23:43:29::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-05-08.23:43:29::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-05-08.23:43:29::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-05-08.23:43:29::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-05-08.23:43:29::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:29::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-05-08.23:43:29::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-05-08.23:43:30::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-05-08.23:43:30::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-05-08.23:43:30::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-05-08.23:43:30::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:30::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-05-08.23:43:30::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-08.23:43:30::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr
TRACE::2021-05-08.23:43:30::SCWBDomain::_init.o  xfsbl_dfu_util.o  xfsbl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_mi
TRACE::2021-05-08.23:43:30::SCWBDomain::sc.o  xfsbl_misc_drivers.o  xfsbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfs
TRACE::2021-05-08.23:43:30::SCWBDomain::bl_sd.o  xfsbl_usb.o  xfsbl_exit.o  xfsbl_translation_table.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2021-05-08.23:43:30::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2021-05-08.23:43:30::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                         
TRACE::2021-05-08.23:43:30::SCWBDomain::                                                                                 -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_co
TRACE::2021-05-08.23:43:30::SCWBDomain::rtexa53_0/lib -Tlscript.ld

LOG::2021-05-08.23:43:31::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-08.23:43:31::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-08.23:43:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.23:43:31::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-05-08.23:43:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:31::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:31::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-05-08.23:43:31::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.23:43:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.23:43:31::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-05-08.23:43:31::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'　に入ります

TRACE::2021-05-08.23:43:31::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:31::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:31::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:31::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:31::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:31::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:31::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-08.23:43:31::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-08.23:43:31::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-08.23:43:31::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-08.23:43:31::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-08.23:43:31::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-08.23:43:31::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-08.23:43:31::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-08.23:43:31::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-08.23:43:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:31::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:31::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:31::SCWBDomain::Compiling Xilskey Library

TRACE::2021-05-08.23:43:32::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-08.23:43:32::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:32::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:32::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:32::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-08.23:43:33::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-08.23:43:33::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Compiling dpdma

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-08.23:43:33::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-08.23:43:33::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Compiling avbuf

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-08.23:43:33::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-08.23:43:33::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Compiling myip...

TRACE::2021-05-08.23:43:33::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-08.23:43:33::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-08.23:43:33::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-08.23:43:33::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-08.23:43:33::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-08.23:43:33::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-08.23:43:33::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-08.23:43:33::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-08.23:43:33::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-08.23:43:33::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-08.23:43:33::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-08.23:43:33::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-08.23:43:33::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-08.23:43:33::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-08.23:43:33::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-08.23:43:33::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-08.23:43:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-08.23:43:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-08.23:43:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-08.23:43:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-08.23:43:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-08.23:43:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-08.23:43:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-08.23:43:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:33::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:33::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-08.23:43:33::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-08.23:43:33::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-08.23:43:33::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-08.23:43:33::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-08.23:43:33::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-08.23:43:33::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-08.23:43:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-08.23:43:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:33::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-08.23:43:33::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-08.23:43:33::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:34::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:34::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-08.23:43:34::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-08.23:43:34::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:34::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-08.23:43:34::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-08.23:43:34::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-08.23:43:34::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-08.23:43:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-08.23:43:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-08.23:43:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-08.23:43:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:34::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-08.23:43:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-08.23:43:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-08.23:43:35::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2021-05-08.23:43:35::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-08.23:43:35::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-08.23:43:35::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2021-05-08.23:43:35::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2021-05-08.23:43:35::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2021-05-08.23:43:35::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2021-05-08.23:43:35::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2021-05-08.23:43:35::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2021-05-08.23:43:35::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2021-05-08.23:43:35::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2021-05-08.23:43:35::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2021-05-08.23:43:35::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2021-05-08.23:43:35::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2021-05-08.23:43:35::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2021-05-08.23:43:35::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xbram.o psu_pmu_0/lib/xbram_g.o psu_pmu_0/lib/xbram_intr.o psu_pmu_0/li
TRACE::2021-05-08.23:43:35::SCWBDomain::b/xbram_selftest.o psu_pmu_0/lib/xbram_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps
TRACE::2021-05-08.23:43:35::SCWBDomain::_fixedfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll
TRACE::2021-05-08.23:43:35::SCWBDomain::.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/
TRACE::2021-05-08.23:43:35::SCWBDomain::xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o p
TRACE::2021-05-08.23:43:35::SCWBDomain::su_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib
TRACE::2021-05-08.23:43:35::SCWBDomain::/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o 
TRACE::2021-05-08.23:43:35::SCWBDomain::psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0
TRACE::2021-05-08.23:43:35::SCWBDomain::/lib/xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o 
TRACE::2021-05-08.23:43:35::SCWBDomain::psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o p
TRACE::2021-05-08.23:43:35::SCWBDomain::su_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o psu_
TRACE::2021-05-08.23:43:35::SCWBDomain::pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xr
TRACE::2021-05-08.23:43:35::SCWBDomain::esetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/
TRACE::2021-05-08.23:43:35::SCWBDomain::lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_car
TRACE::2021-05-08.23:43:35::SCWBDomain::d.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/
TRACE::2021-05-08.23:43:35::SCWBDomain::xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_
TRACE::2021-05-08.23:43:35::SCWBDomain::pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/
TRACE::2021-05-08.23:43:35::SCWBDomain::xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_opt
TRACE::2021-05-08.23:43:35::SCWBDomain::ions.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0
TRACE::2021-05-08.23:43:35::SCWBDomain::/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/x
TRACE::2021-05-08.23:43:35::SCWBDomain::uartps_sinit.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/x
TRACE::2021-05-08.23:43:35::SCWBDomain::usbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0
TRACE::2021-05-08.23:43:35::SCWBDomain::/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/x
TRACE::2021-05-08.23:43:35::SCWBDomain::usbpsu_sinit.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xvidc_parse_edid.o
TRACE::2021-05-08.23:43:35::SCWBDomain:: psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/
TRACE::2021-05-08.23:43:35::SCWBDomain::lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma_selftest.o psu_
TRACE::2021-05-08.23:43:35::SCWBDomain::pmu_0/lib/xzdma_sinit.o

TRACE::2021-05-08.23:43:35::SCWBDomain::Finished building libraries

TRACE::2021-05-08.23:43:35::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp' から出ます

TRACE::2021-05-08.23:43:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-05-08.23:43:35::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-05-08.23:43:35::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-05-08.23:43:35::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:35::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:35::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:35::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:35::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-05-08.23:43:36::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:36::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-05-08.23:43:36::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:36::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-05-08.23:43:36::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-05-08.23:43:36::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:36::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:36::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-05-08.23:43:36::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-05-08.23:43:36::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-05-08.23:43:36::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-05-08.23:43:36::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:36::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:36::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:36::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-05-08.23:43:36::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-05-08.23:43:37::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-05-08.23:43:37::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-05-08.23:43:37::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-05-08.23:43:37::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-05-08.23:43:37::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-05-08.23:43:37::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:37::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:37::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-05-08.23:43:37::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-05-08.23:43:38::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-05-08.23:43:38::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-05-08.23:43:38::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:38::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-05-08.23:43:38::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-05-08.23:43:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-05-08.23:43:38::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-05-08.23:43:38::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-05-08.23:43:38::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-05-08.23:43:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-05-08.23:43:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-05-08.23:43:38::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-05-08.23:43:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-05-08.23:43:38::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-05-08.23:43:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-05-08.23:43:38::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-05-08.23:43:38::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-05-08.23:43:38::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-05-08.23:43:38::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-05-08.23:43:38::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:38::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:38::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-05-08.23:43:38::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-05-08.23:43:39::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-05-08.23:43:39::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-05-08.23:43:39::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:39::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-08.23:43:39::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-05-08.23:43:39::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-08.23:43:39::SCWBDomain::mb-gcc -o pmufw.elf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_
TRACE::2021-05-08.23:43:39::SCWBDomain::extern.o  pm_gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_pe
TRACE::2021-05-08.23:43:39::SCWBDomain::riph.o  pm_pinctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_syste
TRACE::2021-05-08.23:43:39::SCWBDomain::m.o  pm_usb.o  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o 
TRACE::2021-05-08.23:43:39::SCWBDomain:: xpfw_main.o  xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.
TRACE::2021-05-08.23:43:39::SCWBDomain::o  xpfw_mod_sched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_re
TRACE::2021-05-08.23:43:39::SCWBDomain::start.o  xpfw_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2021-05-08.23:43:39::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2021-05-08.23:43:39::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2021-05-08.23:43:39::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                            
TRACE::2021-05-08.23:43:39::SCWBDomain::                                                  -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/l
TRACE::2021-05-08.23:43:39::SCWBDomain::ib -Tlscript.ld

LOG::2021-05-08.23:43:40::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-08.23:43:40::SCWSystem::Not a boot domain 
LOG::2021-05-08.23:43:40::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-08.23:43:40::SCWDomain::Generating domain artifcats
TRACE::2021-05-08.23:43:40::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-08.23:43:40::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-08.23:43:40::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-08.23:43:40::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-08.23:43:40::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-08.23:43:40::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-08.23:43:40::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:40::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:40::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:40::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:40::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:40::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:40::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-05-08.23:43:40::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-08.23:43:40::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-08.23:43:40::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-08.23:43:40::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:40::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:40::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:40::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system
TRACE::2021-05-08.23:43:40::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.23:43:40::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:40::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-08.23:43:40::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.23:43:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-08.23:43:40::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-05-08.23:43:40::SCWMssOS::doing bsp build ... 
TRACE::2021-05-08.23:43:40::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-05-08.23:43:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:40::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-08.23:43:40::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:40::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:40::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:40::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-08.23:43:40::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:40::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Compiling dpdma

TRACE::2021-05-08.23:43:40::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:40::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:40::SCWMssOS::Compiling avbuf

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-08.23:43:41::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Compiling myip...

TRACE::2021-05-08.23:43:41::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-05-08.23:43:41::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-08.23:43:41::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:41::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:41::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-08.23:43:41::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-08.23:43:41::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-08.23:43:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-08.23:43:41::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-08.23:43:41::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:41::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-08.23:43:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-08.23:43:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-08.23:43:41::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-08.23:43:41::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-08.23:43:41::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:41::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-08.23:43:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-08.23:43:41::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-08.23:43:43::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-05-08.23:43:43::SCWMssOS::make --no-print-directory archive

TRACE::2021-05-08.23:43:43::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-08.23:43:43::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-08.23:43:43::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-08.23:43:43::SCWMssOS::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-08.23:43:43::SCWMssOS::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-08.23:43:43::SCWMssOS::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-08.23:43:43::SCWMssOS::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-08.23:43:43::SCWMssOS::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-08.23:43:43::SCWMssOS::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-08.23:43:43::SCWMssOS::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-08.23:43:43::SCWMssOS::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-08.23:43:43::SCWMssOS::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-08.23:43:43::SCWMssOS::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-08.23:43:43::SCWMssOS::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-08.23:43:43::SCWMssOS::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-08.23:43:43::SCWMssOS::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-08.23:43:43::SCWMssOS::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-08.23:43:43::SCWMssOS::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-08.23:43:43::SCWMssOS::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-08.23:43:43::SCWMssOS::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-08.23:43:43::SCWMssOS::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-08.23:43:43::SCWMssOS::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-08.23:43:43::SCWMssOS::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-08.23:43:43::SCWMssOS::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-08.23:43:43::SCWMssOS::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-08.23:43:43::SCWMssOS::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-08.23:43:43::SCWMssOS::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-08.23:43:43::SCWMssOS::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-08.23:43:43::SCWMssOS::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-08.23:43:43::SCWMssOS::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-08.23:43:43::SCWMssOS:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-08.23:43:43::SCWMssOS::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-08.23:43:43::SCWMssOS::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-08.23:43:43::SCWMssOS::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-08.23:43:43::SCWMssOS::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-08.23:43:43::SCWMssOS::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-08.23:43:43::SCWMssOS::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-08.23:43:43::SCWMssOS::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-08.23:43:43::SCWMssOS::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-08.23:43:43::SCWMssOS::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-08.23:43:43::SCWMssOS::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-08.23:43:43::SCWMssOS::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-08.23:43:43::SCWMssOS::

TRACE::2021-05-08.23:43:43::SCWMssOS::Finished building libraries

TRACE::2021-05-08.23:43:43::SCWMssOS::Copying to export directory.
TRACE::2021-05-08.23:43:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-08.23:43:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-08.23:43:43::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-08.23:43:43::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-08.23:43:43::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-08.23:43:43::SCWPlatform::Started preparing the platform 
TRACE::2021-05-08.23:43:43::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-08.23:43:43::SCWSystem::dir created 
TRACE::2021-05-08.23:43:43::SCWSystem::Writing the bif 
TRACE::2021-05-08.23:43:43::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-08.23:43:43::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-08.23:43:43::SCWPlatform::Completed generating the platform
TRACE::2021-05-08.23:43:43::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:43:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:43:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:43::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:43:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:43:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:43::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-08.23:43:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-08.23:43:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:43::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:43::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:43::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:43::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:43::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:43::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:43::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:43::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:43::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-08.23:43:43::SCWPlatform::updated the xpfm file.
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-08.23:43:43::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-08.23:43:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-08.23:43:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-08.23:43:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.23:43:43::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-08.23:43:43::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-08.23:43:43::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:07::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:07::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:07::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:07:07::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:07::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:14::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.00:07:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:14::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:07:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:07:14::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:14::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.00:07:14::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:07:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:07:14::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:14::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.00:07:14::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:07:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:07:14::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.00:07:14::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:15::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:15::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:15::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:15::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:15::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.00:07:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2021-05-09.00:07:22::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.00:07:22::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:22::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.00:07:22::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:22::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.00:07:22::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:22::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:22::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-05-09.00:07:22::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-09.00:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:22::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:22::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:22::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-05-09.00:07:22::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-09.00:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:22::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:22::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:22::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-05-09.00:07:22::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-09.00:07:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:22::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:22::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-09.00:07:23::SCWPlatform::Clearing the existing platform
TRACE::2021-05-09.00:07:23::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-09.00:07:23::SCWBDomain::clearing the fsbl build
TRACE::2021-05-09.00:07:23::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:23::SCWBDomain::clearing the pmufw build
TRACE::2021-05-09.00:07:23::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:23::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:23::SCWSystem::Clearing the domains completed.
TRACE::2021-05-09.00:07:23::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-09.00:07:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:23::SCWPlatform::Removing the HwDB with name /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-09.00:07:30::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-09.00:07:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.00:07:30::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.00:07:30::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.00:07:30::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-09.00:07:30::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.00:07:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.00:07:30::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:07:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:07:30::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.00:07:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWReader::No isolation master present  
TRACE::2021-05-09.00:07:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.00:07:30::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.00:07:30::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.00:07:30::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:07:30::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.00:07:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.00:07:30::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:30::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-09.00:07:31::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:07:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:07:31::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.00:07:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:31::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWReader::No isolation master present  
TRACE::2021-05-09.00:07:31::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.00:07:31::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.00:07:31::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.00:07:31::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:31::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.00:07:31::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.00:07:31::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:31::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:31::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:31::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:31::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:07:31::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:07:31::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:07:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.00:07:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:07:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:07:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:07:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.00:07:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:07:31::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:07:31::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:07:31::SCWReader::No isolation master present  
LOG::2021-05-09.00:13:23::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-09.00:13:23::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-09.00:13:23::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-09.00:13:23::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-09.00:13:23::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-09.00:13:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-09.00:13:23::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-05-09.00:13:23::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-09.00:13:23::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-09.00:13:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-09.00:13:23::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-05-09.00:13:23::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-09.00:13:23::SCWSystem::Not a boot domain 
LOG::2021-05-09.00:13:23::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-09.00:13:23::SCWDomain::Generating domain artifcats
TRACE::2021-05-09.00:13:23::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-09.00:13:23::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-09.00:13:23::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-09.00:13:23::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-09.00:13:23::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-09.00:13:23::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:13:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.00:13:23::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-05-09.00:13:23::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-05-09.00:13:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:13:23::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-09.00:13:23::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-09.00:13:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-09.00:13:23::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-05-09.00:13:23::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-09.00:13:23::SCWMssOS::Copying to export directory.
TRACE::2021-05-09.00:13:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-09.00:13:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-09.00:13:23::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-09.00:13:23::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-09.00:13:23::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-09.00:13:23::SCWPlatform::Started preparing the platform 
TRACE::2021-05-09.00:13:23::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-09.00:13:23::SCWSystem::dir created 
TRACE::2021-05-09.00:13:23::SCWSystem::Writing the bif 
TRACE::2021-05-09.00:13:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-09.00:13:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-09.00:13:23::SCWPlatform::Completed generating the platform
TRACE::2021-05-09.00:13:23::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:13:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:13:23::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:13:23::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:13:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:13:23::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:13:23::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:13:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:13:23::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:13:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:13:23::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:13:23::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:13:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:13:23::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:13:23::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:13:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:13:23::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:13:23::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-09.00:13:23::SCWPlatform::updated the xpfm file.
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:13:23::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:13:23::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:13:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:13:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:13:23::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:13:23::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:13:23::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:15::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:15::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:15::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:42:15::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::update - Opened existing hwdb design_1_wrapper_9
TRACE::2021-05-09.00:42:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:42:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:42:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:21::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.00:42:21::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:42:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:42:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:21::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.00:42:21::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:42:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:42:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.00:42:21::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.00:42:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2021-05-09.00:42:29::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.00:42:29::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:29::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.00:42:29::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:29::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.00:42:29::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-05-09.00:42:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-05-09.00:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-05-09.00:42:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-05-09.00:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-05-09.00:42:29::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-05-09.00:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-09.00:42:30::SCWPlatform::Clearing the existing platform
TRACE::2021-05-09.00:42:30::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-09.00:42:30::SCWBDomain::clearing the fsbl build
TRACE::2021-05-09.00:42:30::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:30::SCWBDomain::clearing the pmufw build
TRACE::2021-05-09.00:42:30::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:30::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:30::SCWSystem::Clearing the domains completed.
TRACE::2021-05-09.00:42:30::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-09.00:42:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:30::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:30::SCWPlatform::Removing the HwDB with name /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:31::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:31::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:31::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:31::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:31::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-09.00:42:39::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-09.00:42:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-09.00:42:39::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.00:42:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.00:42:39::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:42:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:42:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.00:42:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWReader::No isolation master present  
TRACE::2021-05-09.00:42:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.00:42:39::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.00:42:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.00:42:39::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-09.00:42:39::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:42:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:42:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.00:42:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWReader::No isolation master present  
TRACE::2021-05-09.00:42:39::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.00:42:39::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.00:42:39::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.00:42:39::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.00:42:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.00:42:39::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.00:42:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.00:42:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.00:42:39::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.00:42:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.00:42:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2021-05-09.00:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.00:42:39::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.00:42:39::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.00:42:39::SCWReader::No isolation master present  
TRACE::2021-05-09.19:09:14::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:14::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:14::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:16::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:16::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-09.19:09:24::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.19:09:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.19:09:24::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:09:24::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.19:09:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWReader::No isolation master present  
TRACE::2021-05-09.19:09:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.19:09:24::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.19:09:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.19:09:24::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-09.19:09:24::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:09:24::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.19:09:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWReader::No isolation master present  
TRACE::2021-05-09.19:09:24::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.19:09:24::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.19:09:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.19:09:24::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:09:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:09:24::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:24::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.19:09:24::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:24::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:24::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:24::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:24::SCWReader::No isolation master present  
TRACE::2021-05-09.19:09:28::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:28::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:28::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.19:09:28::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:36::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:36::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:36::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-09.19:09:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:36::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:09:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:09:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:36::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.19:09:36::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:09:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:09:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:36::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.19:09:36::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:09:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:09:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.19:09:36::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:37::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:37::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:37::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:37::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:37::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.19:09:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-05-09.19:09:44::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.19:09:44::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:44::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.19:09:44::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:44::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.19:09:44::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:09:44::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:44::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:44::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:44::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:44::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:44::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:44::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:09:44::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:09:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:09:44::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:09:44::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:09:44::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-09.19:40:46::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-09.19:40:46::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-09.19:40:46::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-09.19:40:46::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-09.19:40:46::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-09.19:40:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-09.19:40:46::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-05-09.19:40:46::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-09.19:40:46::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-09.19:40:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-09.19:40:46::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-05-09.19:40:46::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-09.19:40:46::SCWSystem::Not a boot domain 
LOG::2021-05-09.19:40:46::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-09.19:40:46::SCWDomain::Generating domain artifcats
TRACE::2021-05-09.19:40:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-09.19:40:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-09.19:40:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-09.19:40:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-09.19:40:46::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-09.19:40:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:40:46::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:40:46::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:40:46::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-09.19:40:46::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-09.19:40:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-09.19:40:46::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-05-09.19:40:46::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-09.19:40:46::SCWMssOS::Copying to export directory.
TRACE::2021-05-09.19:40:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-09.19:40:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-09.19:40:46::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-09.19:40:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-09.19:40:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-09.19:40:46::SCWPlatform::Started preparing the platform 
TRACE::2021-05-09.19:40:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-09.19:40:46::SCWSystem::dir created 
TRACE::2021-05-09.19:40:46::SCWSystem::Writing the bif 
TRACE::2021-05-09.19:40:46::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-09.19:40:46::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-09.19:40:46::SCWPlatform::Completed generating the platform
TRACE::2021-05-09.19:40:46::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:40:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:40:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:40:46::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:40:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:40:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:40:46::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.19:40:46::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.19:40:46::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:40:46::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:40:46::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:40:46::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:40:46::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:40:46::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:40:46::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:40:46::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:40:46::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:40:46::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-09.19:40:46::SCWPlatform::updated the xpfm file.
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.19:40:46::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.19:40:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.19:40:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-09.19:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.19:40:46::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.19:40:46::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.19:40:46::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:49::SCWPlatform::Clearing the existing platform
TRACE::2021-05-09.20:00:49::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-09.20:00:49::SCWBDomain::clearing the fsbl build
TRACE::2021-05-09.20:00:49::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:49::SCWBDomain::clearing the pmufw build
TRACE::2021-05-09.20:00:49::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:49::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:49::SCWSystem::Clearing the domains completed.
TRACE::2021-05-09.20:00:49::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-09.20:00:49::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:49::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:49::SCWPlatform::Removing the HwDB with name /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:49::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-09.20:00:57::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-09.20:00:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-09.20:00:57::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.20:00:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.20:00:57::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:00:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:00:57::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:00:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.20:00:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWReader::No isolation master present  
TRACE::2021-05-09.20:00:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-09.20:00:57::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.20:00:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.20:00:57::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-09.20:00:57::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:00:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:00:57::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:00:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.20:00:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWReader::No isolation master present  
TRACE::2021-05-09.20:00:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-09.20:00:57::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.20:00:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-09.20:00:57::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:00:57::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:00:57::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:00:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-09.20:00:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:00:57::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:00:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:00:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:00:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:00:57::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:00:57::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:00:57::SCWReader::No isolation master present  
TRACE::2021-05-09.20:01:01::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:01::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:01::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.20:01:01::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:01:08::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:01:08::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:01:08::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-09.20:01:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:08::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:01:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:01:08::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:01:08::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-09.20:01:08::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:01:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:01:08::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:01:08::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-09.20:01:08::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:01:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:01:08::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:01:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-09.20:01:08::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:08::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:08::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:08::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-09.20:01:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-05-09.20:01:15::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-09.20:01:15::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:01:15::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-09.20:01:15::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:01:15::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-09.20:01:15::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:01:15::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:15::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:01:15::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:15::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:01:15::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:15::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:01:15::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:15::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:01:15::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:01:15::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:01:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:01:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:01:15::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:01:15::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:01:15::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:01:15::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-09.20:13:28::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-09.20:13:28::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-09.20:13:28::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-09.20:13:28::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-09.20:13:28::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-09.20:13:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-09.20:13:28::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-05-09.20:13:28::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-09.20:13:28::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-09.20:13:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-09.20:13:28::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-05-09.20:13:28::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-09.20:13:28::SCWSystem::Not a boot domain 
LOG::2021-05-09.20:13:28::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-09.20:13:28::SCWDomain::Generating domain artifcats
TRACE::2021-05-09.20:13:28::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-09.20:13:28::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-09.20:13:28::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-09.20:13:28::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-09.20:13:28::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-09.20:13:28::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-09.20:13:28::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:28::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:28::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:28::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:13:28::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:13:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:13:28::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:13:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:13:28::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:13:28::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:13:28::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:13:28::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-09.20:13:28::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:13:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-09.20:13:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-09.20:13:28::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-05-09.20:13:28::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-09.20:13:28::SCWMssOS::Copying to export directory.
TRACE::2021-05-09.20:13:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-09.20:13:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-09.20:13:29::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-09.20:13:29::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-09.20:13:29::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-09.20:13:29::SCWPlatform::Started preparing the platform 
TRACE::2021-05-09.20:13:29::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-09.20:13:29::SCWSystem::dir created 
TRACE::2021-05-09.20:13:29::SCWSystem::Writing the bif 
TRACE::2021-05-09.20:13:29::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-09.20:13:29::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-09.20:13:29::SCWPlatform::Completed generating the platform
TRACE::2021-05-09.20:13:29::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:13:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:13:29::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:13:29::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:13:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:13:29::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:13:29::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-09.20:13:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-09.20:13:29::SCWMssOS::Commit changes completed.
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:13:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:13:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:13:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:13:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:13:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:13:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:13:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:13:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:13:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-09.20:13:29::SCWPlatform::updated the xpfm file.
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-09.20:13:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-09.20:13:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-09.20:13:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-09.20:13:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-09.20:13:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-09.20:13:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-09.20:13:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:14::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:14::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:14::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-16.20:15:21::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-16.20:15:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-16.20:15:21::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.20:15:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.20:15:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-16.20:15:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWReader::No isolation master present  
TRACE::2021-05-16.20:15:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.20:15:21::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-16.20:15:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-16.20:15:21::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-16.20:15:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.20:15:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.20:15:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-16.20:15:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWReader::No isolation master present  
TRACE::2021-05-16.20:15:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-16.20:15:21::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-16.20:15:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-16.20:15:21::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.20:15:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.20:15:21::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-16.20:15:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:21::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:21::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:21::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:21::SCWReader::No isolation master present  
TRACE::2021-05-16.20:15:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:29::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.20:15:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:36::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:36::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:36::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-05-16.20:15:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:36::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.20:15:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.20:15:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:36::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-16.20:15:36::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.20:15:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.20:15:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:36::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-16.20:15:36::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.20:15:36::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.20:15:36::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-16.20:15:36::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:36::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:36::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-16.20:15:43::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-05-16.20:15:43::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-16.20:15:43::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:43::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-16.20:15:43::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:43::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-16.20:15:43::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.20:15:43::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:43::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.20:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.20:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:43::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:43::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:43::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.20:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.20:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:43::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:43::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.20:15:43::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.20:15:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.20:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.20:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.20:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.20:15:43::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.20:15:43::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.20:15:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"52beb2b66720cec699760ffaedde2e3b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-16.21:25:15::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-16.21:25:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-16.21:25:15::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-16.21:25:15::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-16.21:25:15::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-16.21:25:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-16.21:25:15::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-05-16.21:25:15::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:15::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:15::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:15::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:15::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:15::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:15::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:15::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.21:25:15::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:15::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-05-16.21:25:15::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2021-05-16.21:25:17::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2021-05-16.21:25:17::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:17::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:17::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:17::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:17::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:17::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:17::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:17::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-05-16.21:25:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-16.21:25:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-16.21:25:17::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-16.21:25:17::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:17::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:17::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:17::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-16.21:25:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-16.21:25:17::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:18::SCWBDomain::removing the temporary location in _platform.
TRACE::2021-05-16.21:25:18::SCWBDomain::Makefile is Updated.
TRACE::2021-05-16.21:25:18::SCWBDomain::doing clean.
TRACE::2021-05-16.21:25:18::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-05-16.21:25:18::SCWBDomain::rm -rf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr_init.o  xfsbl_dfu_util.o  xfs
TRACE::2021-05-16.21:25:18::SCWBDomain::bl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_misc.o  xfsbl_misc_drivers.o  xf
TRACE::2021-05-16.21:25:18::SCWBDomain::sbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_ex
TRACE::2021-05-16.21:25:18::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-05-16.21:25:18::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-05-16.21:25:18::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'　に入ります

TRACE::2021-05-16.21:25:18::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:18::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:18::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:18::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:18::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-16.21:25:18::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:18::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:18::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:18::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:18::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:18::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:18::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:18::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:18::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:18::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-16.21:25:18::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:18::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:18::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:18::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:18::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-16.21:25:18::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:18::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-16.21:25:18::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:18::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:18::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-16.21:25:19::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-16.21:25:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:19::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:19::SCWBDomain::Compiling xilpm library

TRACE::2021-05-16.21:25:20::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:20::SCWBDomain::Compiling dpdma

TRACE::2021-05-16.21:25:20::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:20::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:20::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:20::SCWBDomain::Compiling avbuf

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-16.21:25:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Compiling myip...

TRACE::2021-05-16.21:25:21::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-16.21:25:21::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-16.21:25:21::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:21::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:21::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-16.21:25:21::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:21::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-16.21:25:21::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-16.21:25:21::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-16.21:25:21::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:21::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:21::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:21::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:23::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-16.21:25:23::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-16.21:25:23::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-16.21:25:23::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-16.21:25:23::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-16.21:25:23::SCWBDomain::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-16.21:25:23::SCWBDomain::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-16.21:25:23::SCWBDomain::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-16.21:25:23::SCWBDomain::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-16.21:25:23::SCWBDomain::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-16.21:25:23::SCWBDomain::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-16.21:25:23::SCWBDomain::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-16.21:25:23::SCWBDomain::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-16.21:25:23::SCWBDomain::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-16.21:25:23::SCWBDomain::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-16.21:25:23::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-16.21:25:23::SCWBDomain::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-16.21:25:23::SCWBDomain::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-16.21:25:23::SCWBDomain::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-16.21:25:23::SCWBDomain::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-16.21:25:23::SCWBDomain::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-16.21:25:23::SCWBDomain::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-16.21:25:23::SCWBDomain::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-16.21:25:23::SCWBDomain::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-16.21:25:23::SCWBDomain::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-16.21:25:23::SCWBDomain::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-16.21:25:23::SCWBDomain::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-16.21:25:23::SCWBDomain::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-16.21:25:23::SCWBDomain::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-16.21:25:23::SCWBDomain::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-16.21:25:23::SCWBDomain::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-16.21:25:23::SCWBDomain::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-16.21:25:23::SCWBDomain:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-16.21:25:23::SCWBDomain::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-16.21:25:23::SCWBDomain::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-16.21:25:23::SCWBDomain::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-16.21:25:23::SCWBDomain::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-16.21:25:23::SCWBDomain::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-16.21:25:23::SCWBDomain::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-16.21:25:23::SCWBDomain::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-16.21:25:23::SCWBDomain::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-16.21:25:23::SCWBDomain::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-16.21:25:23::SCWBDomain::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-16.21:25:23::SCWBDomain::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-16.21:25:23::SCWBDomain::

TRACE::2021-05-16.21:25:23::SCWBDomain::Finished building libraries

TRACE::2021-05-16.21:25:23::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp' から出ます

TRACE::2021-05-16.21:25:23::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-05-16.21:25:23::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-05-16.21:25:24::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-05-16.21:25:24::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-05-16.21:25:24::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-05-16.21:25:24::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-05-16.21:25:24::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-05-16.21:25:24::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-05-16.21:25:24::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-05-16.21:25:24::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-05-16.21:25:24::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-05-16.21:25:24::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-05-16.21:25:24::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:24::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-05-16.21:25:24::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-05-16.21:25:25::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-05-16.21:25:25::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-05-16.21:25:25::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-05-16.21:25:25::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-05-16.21:25:25::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-05-16.21:25:25::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-05-16.21:25:25::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-05-16.21:25:25::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-05-16.21:25:25::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-05-16.21:25:25::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-16.21:25:25::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr
TRACE::2021-05-16.21:25:25::SCWBDomain::_init.o  xfsbl_dfu_util.o  xfsbl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_mi
TRACE::2021-05-16.21:25:25::SCWBDomain::sc.o  xfsbl_misc_drivers.o  xfsbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfs
TRACE::2021-05-16.21:25:25::SCWBDomain::bl_sd.o  xfsbl_usb.o  xfsbl_exit.o  xfsbl_translation_table.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2021-05-16.21:25:25::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2021-05-16.21:25:25::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                         
TRACE::2021-05-16.21:25:25::SCWBDomain::                                                                                 -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_co
TRACE::2021-05-16.21:25:25::SCWBDomain::rtexa53_0/lib -Tlscript.ld

LOG::2021-05-16.21:25:26::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-16.21:25:26::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-16.21:25:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-16.21:25:26::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-05-16.21:25:26::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:26::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:26::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:26::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:26::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:26::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.21:25:26::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.21:25:26::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.21:25:26::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-05-16.21:25:26::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-16.21:25:26::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-16.21:25:26::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-05-16.21:25:26::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'　に入ります

TRACE::2021-05-16.21:25:26::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:26::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:26::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:26::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:26::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:26::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:26::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:26::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:26::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:26::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:26::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:26::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:26::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:26::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:26::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-16.21:25:26::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-16.21:25:26::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-16.21:25:26::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-16.21:25:26::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-16.21:25:26::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-16.21:25:26::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:26::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:26::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-16.21:25:26::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-16.21:25:26::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:26::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:26::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:26::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:26::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:26::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:26::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Compiling Xilskey Library

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:26::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:26::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-16.21:25:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:26::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-16.21:25:26::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-16.21:25:26::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:26::SCWBDomain::Compiling dpdma

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-16.21:25:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-16.21:25:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Compiling avbuf

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-16.21:25:27::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-16.21:25:27::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Compiling myip...

TRACE::2021-05-16.21:25:27::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-16.21:25:27::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:27::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:27::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:27::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:27::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:27::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:27::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:27::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:27::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-16.21:25:27::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-16.21:25:27::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-16.21:25:27::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-16.21:25:27::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-16.21:25:27::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-16.21:25:27::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:27::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:27::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-16.21:25:27::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-16.21:25:27::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-16.21:25:27::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-16.21:25:27::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-16.21:25:27::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-16.21:25:27::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-16.21:25:27::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-16.21:25:27::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-16.21:25:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-16.21:25:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-16.21:25:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-16.21:25:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-16.21:25:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-16.21:25:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-16.21:25:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-16.21:25:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-16.21:25:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-16.21:25:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-16.21:25:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-16.21:25:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-16.21:25:27::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-16.21:25:27::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-16.21:25:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-16.21:25:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-16.21:25:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-16.21:25:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-16.21:25:27::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-16.21:25:27::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-16.21:25:27::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-16.21:25:27::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-16.21:25:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-16.21:25:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-16.21:25:27::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-16.21:25:27::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:27::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-16.21:25:27::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-16.21:25:27::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-16.21:25:27::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-16.21:25:27::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-16.21:25:27::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2021-05-16.21:25:27::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2021-05-16.21:25:27::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2021-05-16.21:25:27::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2021-05-16.21:25:27::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2021-05-16.21:25:27::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2021-05-16.21:25:27::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2021-05-16.21:25:27::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2021-05-16.21:25:27::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2021-05-16.21:25:27::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2021-05-16.21:25:27::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2021-05-16.21:25:27::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2021-05-16.21:25:27::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xbram.o psu_pmu_0/lib/xbram_g.o psu_pmu_0/lib/xbram_intr.o psu_pmu_0/li
TRACE::2021-05-16.21:25:27::SCWBDomain::b/xbram_selftest.o psu_pmu_0/lib/xbram_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps
TRACE::2021-05-16.21:25:27::SCWBDomain::_fixedfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll
TRACE::2021-05-16.21:25:27::SCWBDomain::.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/
TRACE::2021-05-16.21:25:27::SCWBDomain::xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o p
TRACE::2021-05-16.21:25:27::SCWBDomain::su_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib
TRACE::2021-05-16.21:25:27::SCWBDomain::/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o 
TRACE::2021-05-16.21:25:27::SCWBDomain::psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0
TRACE::2021-05-16.21:25:27::SCWBDomain::/lib/xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o 
TRACE::2021-05-16.21:25:27::SCWBDomain::psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o p
TRACE::2021-05-16.21:25:27::SCWBDomain::su_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o psu_
TRACE::2021-05-16.21:25:27::SCWBDomain::pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xr
TRACE::2021-05-16.21:25:27::SCWBDomain::esetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/
TRACE::2021-05-16.21:25:27::SCWBDomain::lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_car
TRACE::2021-05-16.21:25:27::SCWBDomain::d.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/
TRACE::2021-05-16.21:25:27::SCWBDomain::xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_
TRACE::2021-05-16.21:25:27::SCWBDomain::pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/
TRACE::2021-05-16.21:25:27::SCWBDomain::xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_opt
TRACE::2021-05-16.21:25:27::SCWBDomain::ions.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0
TRACE::2021-05-16.21:25:27::SCWBDomain::/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/x
TRACE::2021-05-16.21:25:27::SCWBDomain::uartps_sinit.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/x
TRACE::2021-05-16.21:25:27::SCWBDomain::usbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0
TRACE::2021-05-16.21:25:27::SCWBDomain::/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/x
TRACE::2021-05-16.21:25:27::SCWBDomain::usbpsu_sinit.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xvidc_parse_edid.o
TRACE::2021-05-16.21:25:27::SCWBDomain:: psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/
TRACE::2021-05-16.21:25:27::SCWBDomain::lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma_selftest.o psu_
TRACE::2021-05-16.21:25:27::SCWBDomain::pmu_0/lib/xzdma_sinit.o

TRACE::2021-05-16.21:25:27::SCWBDomain::Finished building libraries

TRACE::2021-05-16.21:25:27::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp' から出ます

TRACE::2021-05-16.21:25:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-16.21:25:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-05-16.21:25:27::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-16.21:25:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-16.21:25:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-05-16.21:25:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-16.21:25:28::SCWBDomain::mb-gcc -o pmufw.elf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_
TRACE::2021-05-16.21:25:28::SCWBDomain::extern.o  pm_gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_pe
TRACE::2021-05-16.21:25:28::SCWBDomain::riph.o  pm_pinctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_syste
TRACE::2021-05-16.21:25:28::SCWBDomain::m.o  pm_usb.o  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o 
TRACE::2021-05-16.21:25:28::SCWBDomain:: xpfw_main.o  xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.
TRACE::2021-05-16.21:25:28::SCWBDomain::o  xpfw_mod_sched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_re
TRACE::2021-05-16.21:25:28::SCWBDomain::start.o  xpfw_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2021-05-16.21:25:28::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2021-05-16.21:25:28::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2021-05-16.21:25:28::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                            
TRACE::2021-05-16.21:25:28::SCWBDomain::                                                  -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/l
TRACE::2021-05-16.21:25:28::SCWBDomain::ib -Tlscript.ld

LOG::2021-05-16.21:25:29::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-16.21:25:29::SCWSystem::Not a boot domain 
LOG::2021-05-16.21:25:29::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-16.21:25:29::SCWDomain::Generating domain artifcats
TRACE::2021-05-16.21:25:29::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-16.21:25:29::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-16.21:25:29::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-16.21:25:29::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-16.21:25:29::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-16.21:25:29::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-16.21:25:29::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:29::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:29::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:29::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:29::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:29::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:29::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.21:25:29::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.21:25:29::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.21:25:29::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-16.21:25:29::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.21:25:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-16.21:25:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-16.21:25:29::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-05-16.21:25:29::SCWMssOS::doing bsp build ... 
TRACE::2021-05-16.21:25:29::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-05-16.21:25:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-16.21:25:29::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:29::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:29::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-16.21:25:29::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:29::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:29::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:29::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:29::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:29::SCWMssOS::Compiling dpdma

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Compiling avbuf

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-16.21:25:30::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Compiling myip...

TRACE::2021-05-16.21:25:30::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-05-16.21:25:30::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-16.21:25:30::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:30::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:30::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-16.21:25:30::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-16.21:25:30::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-16.21:25:30::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-16.21:25:30::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-16.21:25:30::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:30::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-16.21:25:30::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-16.21:25:30::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-16.21:25:30::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-16.21:25:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-16.21:25:30::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-16.21:25:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-16.21:25:30::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-16.21:25:30::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-05-16.21:25:30::SCWMssOS::make --no-print-directory archive

TRACE::2021-05-16.21:25:30::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-16.21:25:30::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-16.21:25:30::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-16.21:25:30::SCWMssOS::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-16.21:25:30::SCWMssOS::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-16.21:25:30::SCWMssOS::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-16.21:25:30::SCWMssOS::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-16.21:25:30::SCWMssOS::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-16.21:25:30::SCWMssOS::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-16.21:25:30::SCWMssOS::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-16.21:25:30::SCWMssOS::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-16.21:25:30::SCWMssOS::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-16.21:25:30::SCWMssOS::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-16.21:25:30::SCWMssOS::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-16.21:25:30::SCWMssOS::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-16.21:25:30::SCWMssOS::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-16.21:25:30::SCWMssOS::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-16.21:25:30::SCWMssOS::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-16.21:25:30::SCWMssOS::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-16.21:25:30::SCWMssOS::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-16.21:25:30::SCWMssOS::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-16.21:25:30::SCWMssOS::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-16.21:25:30::SCWMssOS::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-16.21:25:30::SCWMssOS::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-16.21:25:30::SCWMssOS::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-16.21:25:30::SCWMssOS::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-16.21:25:30::SCWMssOS::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-16.21:25:30::SCWMssOS::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-16.21:25:30::SCWMssOS::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-16.21:25:30::SCWMssOS::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-16.21:25:30::SCWMssOS:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-16.21:25:30::SCWMssOS::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-16.21:25:30::SCWMssOS::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-16.21:25:30::SCWMssOS::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-16.21:25:30::SCWMssOS::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-16.21:25:30::SCWMssOS::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-16.21:25:30::SCWMssOS::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-16.21:25:30::SCWMssOS::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-16.21:25:30::SCWMssOS::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-16.21:25:30::SCWMssOS::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-16.21:25:30::SCWMssOS::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-16.21:25:30::SCWMssOS::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-16.21:25:30::SCWMssOS::

TRACE::2021-05-16.21:25:30::SCWMssOS::Finished building libraries

TRACE::2021-05-16.21:25:30::SCWMssOS::Copying to export directory.
TRACE::2021-05-16.21:25:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-16.21:25:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-16.21:25:30::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-16.21:25:30::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-16.21:25:30::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-16.21:25:30::SCWPlatform::Started preparing the platform 
TRACE::2021-05-16.21:25:30::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-16.21:25:30::SCWSystem::dir created 
TRACE::2021-05-16.21:25:30::SCWSystem::Writing the bif 
TRACE::2021-05-16.21:25:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-16.21:25:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-16.21:25:30::SCWPlatform::Completed generating the platform
TRACE::2021-05-16.21:25:30::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.21:25:30::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-05-16.21:25:30::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-05-16.21:25:30::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-05-16.21:25:30::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-16.21:25:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-16.21:25:30::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.21:25:30::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.21:25:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.21:25:30::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.21:25:30::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.21:25:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.21:25:30::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.21:25:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.21:25:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.21:25:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0ace5912425907d42133d96698e5ea9c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-16.21:25:30::SCWPlatform::updated the xpfm file.
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.21:25:30::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.21:25:30::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.21:25:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-05-16.21:25:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.21:25:30::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.21:25:30::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.21:25:30::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:12:51::SCWPlatform::Clearing the existing platform
TRACE::2021-05-16.22:12:51::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-16.22:12:51::SCWBDomain::clearing the fsbl build
TRACE::2021-05-16.22:12:51::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:12:51::SCWBDomain::clearing the pmufw build
TRACE::2021-05-16.22:12:51::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:12:51::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:12:51::SCWSystem::Clearing the domains completed.
TRACE::2021-05-16.22:12:51::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-16.22:12:51::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:12:51::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:12:51::SCWPlatform::Removing the HwDB with name /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:12:51::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:12:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:12:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-16.22:13:00::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-16.22:13:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-16.22:13:00::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-16.22:13:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-16.22:13:00::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:00::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-16.22:13:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWReader::No isolation master present  
TRACE::2021-05-16.22:13:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-16.22:13:00::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-16.22:13:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-16.22:13:00::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-16.22:13:00::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:00::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-16.22:13:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWReader::No isolation master present  
TRACE::2021-05-16.22:13:00::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-16.22:13:00::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::No sw design opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-16.22:13:00::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-16.22:13:00::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:00::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-16.22:13:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:00::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:00::SCWReader::No isolation master present  
TRACE::2021-05-16.22:13:04::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:04::SCWPlatform:: Platform location is /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.22:13:04::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWMssOS::Doing hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:12::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_5
TRACE::2021-05-16.22:13:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:12::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:12::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:12::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_fsbl
TRACE::2021-05-16.22:13:12::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:12::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:12::SCWMssOS::Completed hw sync for the mss in domain: zynqmp_pmufw
TRACE::2021-05-16.22:13:12::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:12::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_psu_cortexa53_0
TRACE::2021-05-16.22:13:12::SCWMssOS::Removing the swdes entry for  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:12::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:12::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:12::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-16.22:13:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-05-16.22:13:22::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-16.22:13:22::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:22::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-16.22:13:22::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:22::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-16.22:13:22::SCWMssOS::Writing the mss file completed /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:22::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:22::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:22::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:22::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:22::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:22::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:22::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:22::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:22::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:22::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:22::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:22::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:22::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:22::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0ace5912425907d42133d96698e5ea9c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-16.22:13:32::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-16.22:13:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-16.22:13:32::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-16.22:13:32::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-16.22:13:32::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-16.22:13:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-16.22:13:32::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-05-16.22:13:32::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-16.22:13:32::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-16.22:13:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-16.22:13:32::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-05-16.22:13:32::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-16.22:13:32::SCWSystem::Not a boot domain 
LOG::2021-05-16.22:13:32::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-16.22:13:32::SCWDomain::Generating domain artifcats
TRACE::2021-05-16.22:13:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-16.22:13:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-16.22:13:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-16.22:13:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-16.22:13:32::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9/workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-16.22:13:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:32::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:32::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:32::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-16.22:13:32::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-16.22:13:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-16.22:13:32::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2021-05-16.22:13:32::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-16.22:13:32::SCWMssOS::Copying to export directory.
TRACE::2021-05-16.22:13:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-16.22:13:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-16.22:13:32::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-16.22:13:32::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-16.22:13:32::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-16.22:13:32::SCWPlatform::Started preparing the platform 
TRACE::2021-05-16.22:13:32::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-16.22:13:32::SCWSystem::dir created 
TRACE::2021-05-16.22:13:32::SCWSystem::Writing the bif 
TRACE::2021-05-16.22:13:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-16.22:13:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-16.22:13:32::SCWPlatform::Completed generating the platform
TRACE::2021-05-16.22:13:32::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:32::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:32::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:32::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:32::SCWMssOS::Saving the mss changes /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-16.22:13:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-16.22:13:32::SCWMssOS::Commit changes completed.
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:32::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:32::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:32::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:32::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:32::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:32::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:32::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:32::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:32::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0ace5912425907d42133d96698e5ea9c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-16.22:13:32::SCWPlatform::updated the xpfm file.
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA given /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA absoulate path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform::DSA directory /home/y/fpga/project_9/workspace/design_1_wrapper/hw
TRACE::2021-05-16.22:13:32::SCWPlatform:: Platform Path /home/y/fpga/project_9/workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-16.22:13:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-16.22:13:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-05-16.22:13:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-16.22:13:32::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-16.22:13:32::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9/workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-16.22:13:32::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9/workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:22::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:22::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:22::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:25::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:25::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-29.15:37:34::SCWMssOS::No sw design opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-05-29.15:37:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-29.15:37:34::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS:: library already available in sw design:  xilpm:3.2
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:37:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:37:34::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:37:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-29.15:37:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWReader::No isolation master present  
TRACE::2021-05-29.15:37:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-05-29.15:37:34::SCWMssOS::No sw design opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-05-29.15:37:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-29.15:37:34::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS:: library already available in sw design:  xilfpga:5.3
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS:: library already available in sw design:  xilsecure:4.3
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS:: library already available in sw design:  xilskey:7.0
TRACE::2021-05-29.15:37:34::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:37:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:37:34::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:37:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-29.15:37:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWReader::No isolation master present  
TRACE::2021-05-29.15:37:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2021-05-29.15:37:34::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::No sw design opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::mss exists loading the mss file  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Opened the sw design from mss  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Adding the swdes entry /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2021-05-29.15:37:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-29.15:37:34::SCWMssOS::Opened the sw design.  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:37:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:37:34::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:37:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-29.15:37:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:34::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:34::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:34::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:34::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:37:34::SCWReader::No isolation master present  
TRACE::2021-05-29.15:37:34::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:34::SCWBDomain::rm -rf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr_init.o  xfsbl_dfu_util.o  xfs
TRACE::2021-05-29.15:37:34::SCWBDomain::bl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_misc.o  xfsbl_misc_drivers.o  xf
TRACE::2021-05-29.15:37:34::SCWBDomain::sbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_ex
TRACE::2021-05-29.15:37:34::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-05-29.15:37:34::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2021-05-29.15:37:34::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:34::SCWBDomain::rm -rf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_extern.o  pm_
TRACE::2021-05-29.15:37:34::SCWBDomain::gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_periph.o  pm_pi
TRACE::2021-05-29.15:37:34::SCWBDomain::nctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_system.o  pm_usb.o
TRACE::2021-05-29.15:37:34::SCWBDomain::  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_main.o 
TRACE::2021-05-29.15:37:34::SCWBDomain:: xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.o  xpfw_mod_s
TRACE::2021-05-29.15:37:34::SCWBDomain::ched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_restart.o  xpfw
TRACE::2021-05-29.15:37:34::SCWBDomain::_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o zynqmp_pmufw_bsp/psu_pmu_0/lib/l
TRACE::2021-05-29.15:37:34::SCWBDomain::ibxil.a pmufw.elf *.o

TRACE::2021-05-29.15:37:34::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2021-05-29.15:37:34::SCWMssOS::cleaning the bsp 
TRACE::2021-05-29.15:37:34::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  clean " 
TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:37:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:37:35::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2021-05-29.15:37:41::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:41::SCWBDomain::rm -rf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr_init.o  xfsbl_dfu_util.o  xfs
TRACE::2021-05-29.15:37:41::SCWBDomain::bl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_misc.o  xfsbl_misc_drivers.o  xf
TRACE::2021-05-29.15:37:41::SCWBDomain::sbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_ex
TRACE::2021-05-29.15:37:41::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-05-29.15:37:41::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2021-05-29.15:37:41::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:41::SCWBDomain::rm -rf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_extern.o  pm_
TRACE::2021-05-29.15:37:41::SCWBDomain::gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_periph.o  pm_pi
TRACE::2021-05-29.15:37:41::SCWBDomain::nctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_system.o  pm_usb.o
TRACE::2021-05-29.15:37:41::SCWBDomain::  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_main.o 
TRACE::2021-05-29.15:37:41::SCWBDomain:: xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.o  xpfw_mod_s
TRACE::2021-05-29.15:37:41::SCWBDomain::ched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_restart.o  xpfw
TRACE::2021-05-29.15:37:41::SCWBDomain::_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o zynqmp_pmufw_bsp/psu_pmu_0/lib/l
TRACE::2021-05-29.15:37:41::SCWBDomain::ibxil.a pmufw.elf *.o

TRACE::2021-05-29.15:37:41::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:37:41::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2021-05-29.15:37:42::SCWMssOS::cleaning the bsp 
TRACE::2021-05-29.15:37:42::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  clean " 
TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:37:42::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

LOG::2021-05-29.15:37:49::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-29.15:37:49::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-29.15:37:49::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-29.15:37:49::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-29.15:37:49::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-29.15:37:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:37:49::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-05-29.15:37:49::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:49::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:49::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:49::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:49::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:49::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:49::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:49::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:37:49::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-05-29.15:37:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-29.15:37:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:37:49::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-05-29.15:37:49::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'　に入ります

TRACE::2021-05-29.15:37:49::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:49::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:49::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:49::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:37:49::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:37:49::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:49::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:49::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:49::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:49::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:37:49::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:37:49::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:49::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:37:49::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:37:49::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:49::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:37:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:49::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:49::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-29.15:37:50::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-29.15:37:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:37:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:50::SCWBDomain::Compiling xilpm library

TRACE::2021-05-29.15:37:51::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:37:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:37:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:51::SCWBDomain::Compiling dpdma

TRACE::2021-05-29.15:37:51::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:37:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:37:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:51::SCWBDomain::Compiling avbuf

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:37:52::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Compiling myip...

TRACE::2021-05-29.15:37:52::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-29.15:37:52::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:52::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:52::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:37:52::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:37:52::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:52::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:52::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:52::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:37:52::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:37:52::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:52::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:37:52::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:37:52::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:37:52::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:37:52::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-29.15:37:52::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:37:52::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:37:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:37:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:37:52::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:37:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:37:52::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:37:52::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:37:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:37:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:37:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:37:52::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:37:55::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-29.15:37:55::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-29.15:37:55::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-29.15:37:55::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-29.15:37:55::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-29.15:37:55::SCWBDomain::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-29.15:37:55::SCWBDomain::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-29.15:37:55::SCWBDomain::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-29.15:37:55::SCWBDomain::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-29.15:37:55::SCWBDomain::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-29.15:37:55::SCWBDomain::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-29.15:37:55::SCWBDomain::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-29.15:37:55::SCWBDomain::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-29.15:37:55::SCWBDomain::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-29.15:37:55::SCWBDomain::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-29.15:37:55::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-29.15:37:55::SCWBDomain::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-29.15:37:55::SCWBDomain::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-29.15:37:55::SCWBDomain::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-29.15:37:55::SCWBDomain::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:37:55::SCWBDomain::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-29.15:37:55::SCWBDomain::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-29.15:37:55::SCWBDomain::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-29.15:37:55::SCWBDomain::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-29.15:37:55::SCWBDomain::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-29.15:37:55::SCWBDomain::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-29.15:37:55::SCWBDomain::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-29.15:37:55::SCWBDomain::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-29.15:37:55::SCWBDomain::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:37:55::SCWBDomain::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-29.15:37:55::SCWBDomain::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-29.15:37:55::SCWBDomain::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-29.15:37:55::SCWBDomain:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-29.15:37:55::SCWBDomain::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-29.15:37:55::SCWBDomain::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-29.15:37:55::SCWBDomain::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-29.15:37:55::SCWBDomain::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-29.15:37:55::SCWBDomain::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-29.15:37:55::SCWBDomain::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:37:55::SCWBDomain::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-29.15:37:55::SCWBDomain::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-29.15:37:55::SCWBDomain::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-29.15:37:55::SCWBDomain::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-29.15:37:55::SCWBDomain::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-29.15:37:55::SCWBDomain::

TRACE::2021-05-29.15:37:55::SCWBDomain::Finished building libraries

TRACE::2021-05-29.15:37:55::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp' から出ます

TRACE::2021-05-29.15:37:55::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-05-29.15:37:55::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:55::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-05-29.15:37:55::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-05-29.15:37:56::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-05-29.15:37:56::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-05-29.15:37:56::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-05-29.15:37:56::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-05-29.15:37:56::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-05-29.15:37:56::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-05-29.15:37:56::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-05-29.15:37:56::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-05-29.15:37:56::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-05-29.15:37:56::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:56::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-05-29.15:37:56::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-05-29.15:37:57::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-05-29.15:37:57::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-05-29.15:37:57::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-05-29.15:37:57::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-05-29.15:37:57::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-05-29.15:37:57::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-05-29.15:37:57::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-05-29.15:37:57::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-05-29.15:37:57::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-05-29.15:37:57::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:37:57::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr
TRACE::2021-05-29.15:37:57::SCWBDomain::_init.o  xfsbl_dfu_util.o  xfsbl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_mi
TRACE::2021-05-29.15:37:57::SCWBDomain::sc.o  xfsbl_misc_drivers.o  xfsbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfs
TRACE::2021-05-29.15:37:57::SCWBDomain::bl_sd.o  xfsbl_usb.o  xfsbl_exit.o  xfsbl_translation_table.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2021-05-29.15:37:57::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2021-05-29.15:37:57::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                         
TRACE::2021-05-29.15:37:57::SCWBDomain::                                                                                 -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_co
TRACE::2021-05-29.15:37:57::SCWBDomain::rtexa53_0/lib -Tlscript.ld

LOG::2021-05-29.15:37:58::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-29.15:37:58::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-29.15:37:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:37:58::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-05-29.15:37:58::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:58::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:58::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:58::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:37:58::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:37:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:37:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:37:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:37:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:37:58::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:58::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:37:58::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:37:58::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-05-29.15:37:58::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-29.15:37:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:37:58::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-05-29.15:37:58::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'　に入ります

TRACE::2021-05-29.15:37:58::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:37:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:37:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:37:58::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:37:58::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:37:58::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:37:58::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:37:58::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:37:58::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:37:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:37:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:37:58::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:37:58::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:37:58::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:37:58::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:37:58::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:37:58::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:37:58::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:37:58::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:37:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:37:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:37:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:37:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-29.15:37:58::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-29.15:37:58::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:37:58::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:37:58::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:37:58::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:37:58::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:37:58::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:37:58::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-29.15:37:58::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-29.15:37:58::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:37:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:37:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:37:58::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:37:58::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:37:58::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:37:58::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:37:58::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:37:58::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-29.15:37:58::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:37:58::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:37:58::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:58::SCWBDomain::Compiling Xilskey Library

TRACE::2021-05-29.15:37:59::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:37:59::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:37:59::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:37:59::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:37:59::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-29.15:38:00::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:00::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:00::SCWBDomain::Compiling dpdma

TRACE::2021-05-29.15:38:00::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:00::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:00::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:00::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:00::SCWBDomain::Compiling avbuf

TRACE::2021-05-29.15:38:00::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:00::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-29.15:38:00::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-29.15:38:00::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:00::SCWBDomain::Compiling myip...

TRACE::2021-05-29.15:38:01::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-29.15:38:01::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-29.15:38:01::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-29.15:38:01::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:38:01::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:38:01::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-29.15:38:01::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-29.15:38:01::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:38:01::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:38:01::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:01::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:01::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-29.15:38:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-29.15:38:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-29.15:38:01::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-29.15:38:01::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:01::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:01::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:01::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:01::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:01::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:01::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-29.15:38:01::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-29.15:38:01::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:01::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:01::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:01::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:01::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:01::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:01::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:03::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2021-05-29.15:38:03::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-29.15:38:03::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-29.15:38:03::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2021-05-29.15:38:03::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2021-05-29.15:38:03::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2021-05-29.15:38:03::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2021-05-29.15:38:03::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2021-05-29.15:38:03::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2021-05-29.15:38:03::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2021-05-29.15:38:03::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2021-05-29.15:38:03::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2021-05-29.15:38:03::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2021-05-29.15:38:03::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:03::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2021-05-29.15:38:03::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xbram.o psu_pmu_0/lib/xbram_g.o psu_pmu_0/lib/xbram_intr.o psu_pmu_0/li
TRACE::2021-05-29.15:38:03::SCWBDomain::b/xbram_selftest.o psu_pmu_0/lib/xbram_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps
TRACE::2021-05-29.15:38:03::SCWBDomain::_fixedfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll
TRACE::2021-05-29.15:38:03::SCWBDomain::.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:03::SCWBDomain::xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o p
TRACE::2021-05-29.15:38:03::SCWBDomain::su_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib
TRACE::2021-05-29.15:38:03::SCWBDomain::/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o 
TRACE::2021-05-29.15:38:03::SCWBDomain::psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0
TRACE::2021-05-29.15:38:03::SCWBDomain::/lib/xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o 
TRACE::2021-05-29.15:38:03::SCWBDomain::psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o p
TRACE::2021-05-29.15:38:03::SCWBDomain::su_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o psu_
TRACE::2021-05-29.15:38:03::SCWBDomain::pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xr
TRACE::2021-05-29.15:38:03::SCWBDomain::esetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/
TRACE::2021-05-29.15:38:03::SCWBDomain::lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_car
TRACE::2021-05-29.15:38:03::SCWBDomain::d.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:03::SCWBDomain::xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_
TRACE::2021-05-29.15:38:03::SCWBDomain::pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:03::SCWBDomain::xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_opt
TRACE::2021-05-29.15:38:03::SCWBDomain::ions.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0
TRACE::2021-05-29.15:38:03::SCWBDomain::/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/x
TRACE::2021-05-29.15:38:03::SCWBDomain::uartps_sinit.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/x
TRACE::2021-05-29.15:38:03::SCWBDomain::usbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0
TRACE::2021-05-29.15:38:03::SCWBDomain::/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/x
TRACE::2021-05-29.15:38:03::SCWBDomain::usbpsu_sinit.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xvidc_parse_edid.o
TRACE::2021-05-29.15:38:03::SCWBDomain:: psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/
TRACE::2021-05-29.15:38:03::SCWBDomain::lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma_selftest.o psu_
TRACE::2021-05-29.15:38:03::SCWBDomain::pmu_0/lib/xzdma_sinit.o

TRACE::2021-05-29.15:38:03::SCWBDomain::Finished building libraries

TRACE::2021-05-29.15:38:03::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp' から出ます

TRACE::2021-05-29.15:38:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-05-29.15:38:03::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-05-29.15:38:03::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-05-29.15:38:03::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:03::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:03::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:03::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:04::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:04::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:04::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:04::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:04::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-05-29.15:38:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:04::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:04::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:04::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:04::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:04::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-05-29.15:38:04::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:05::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-05-29.15:38:05::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-05-29.15:38:05::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:05::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-05-29.15:38:05::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:05::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:05::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:05::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:05::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-05-29.15:38:05::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:05::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:05::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:05::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:06::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:06::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:06::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:06::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:06::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:06::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:06::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-05-29.15:38:06::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-05-29.15:38:06::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-05-29.15:38:06::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-05-29.15:38:06::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:06::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-05-29.15:38:06::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:06::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:06::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-05-29.15:38:06::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-05-29.15:38:07::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-05-29.15:38:07::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-05-29.15:38:07::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-05-29.15:38:07::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-05-29.15:38:07::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-05-29.15:38:07::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-05-29.15:38:07::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-05-29.15:38:07::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-05-29.15:38:07::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-05-29.15:38:07::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-05-29.15:38:07::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-05-29.15:38:07::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-05-29.15:38:07::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-05-29.15:38:07::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-05-29.15:38:07::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-05-29.15:38:07::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:07::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:07::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:07::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-05-29.15:38:07::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:07::SCWBDomain::mb-gcc -o pmufw.elf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_
TRACE::2021-05-29.15:38:07::SCWBDomain::extern.o  pm_gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_pe
TRACE::2021-05-29.15:38:07::SCWBDomain::riph.o  pm_pinctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_syste
TRACE::2021-05-29.15:38:07::SCWBDomain::m.o  pm_usb.o  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o 
TRACE::2021-05-29.15:38:07::SCWBDomain:: xpfw_main.o  xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.
TRACE::2021-05-29.15:38:07::SCWBDomain::o  xpfw_mod_sched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_re
TRACE::2021-05-29.15:38:07::SCWBDomain::start.o  xpfw_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2021-05-29.15:38:07::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2021-05-29.15:38:07::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2021-05-29.15:38:07::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                            
TRACE::2021-05-29.15:38:07::SCWBDomain::                                                  -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/l
TRACE::2021-05-29.15:38:07::SCWBDomain::ib -Tlscript.ld

LOG::2021-05-29.15:38:09::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-29.15:38:09::SCWSystem::Not a boot domain 
LOG::2021-05-29.15:38:09::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-29.15:38:09::SCWDomain::Generating domain artifcats
TRACE::2021-05-29.15:38:09::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-29.15:38:09::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-29.15:38:09::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-29.15:38:09::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-29.15:38:09::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-29.15:38:09::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-29.15:38:09::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:09::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:09::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:09::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:38:09::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:38:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:38:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:38:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:38:09::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:09::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:38:09::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:09::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-29.15:38:09::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-29.15:38:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-29.15:38:09::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-05-29.15:38:09::SCWMssOS::doing bsp build ... 
TRACE::2021-05-29.15:38:09::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-05-29.15:38:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:09::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:09::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:09::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:09::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:38:09::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:09::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:09::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:09::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:09::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:09::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:09::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:09::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:09::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:09::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:38:09::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:09::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:09::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:09::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:09::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:09::SCWMssOS::Compiling dpdma

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:10::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Compiling avbuf

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:38:10::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Compiling myip...

TRACE::2021-05-29.15:38:10::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-05-29.15:38:10::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:10::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:10::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:10::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:38:10::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:10::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:10::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:10::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:10::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:10::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:10::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:10::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:10::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:38:10::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:10::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:10::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:10::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:10::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:38:10::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-29.15:38:10::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:10::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:10::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:10::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:10::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:10::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:11::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:13::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-05-29.15:38:13::SCWMssOS::make --no-print-directory archive

TRACE::2021-05-29.15:38:13::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-29.15:38:13::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-29.15:38:13::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-29.15:38:13::SCWMssOS::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-29.15:38:13::SCWMssOS::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-29.15:38:13::SCWMssOS::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-29.15:38:13::SCWMssOS::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-29.15:38:13::SCWMssOS::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-29.15:38:13::SCWMssOS::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-29.15:38:13::SCWMssOS::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-29.15:38:13::SCWMssOS::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-29.15:38:13::SCWMssOS::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-29.15:38:13::SCWMssOS::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-29.15:38:13::SCWMssOS::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-29.15:38:13::SCWMssOS::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-29.15:38:13::SCWMssOS::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-29.15:38:13::SCWMssOS::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-29.15:38:13::SCWMssOS::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:38:13::SCWMssOS::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-29.15:38:13::SCWMssOS::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-29.15:38:13::SCWMssOS::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-29.15:38:13::SCWMssOS::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-29.15:38:13::SCWMssOS::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-29.15:38:13::SCWMssOS::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-29.15:38:13::SCWMssOS::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-29.15:38:13::SCWMssOS::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-29.15:38:13::SCWMssOS::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:38:13::SCWMssOS::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-29.15:38:13::SCWMssOS::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-29.15:38:13::SCWMssOS::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-29.15:38:13::SCWMssOS:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-29.15:38:13::SCWMssOS::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-29.15:38:13::SCWMssOS::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-29.15:38:13::SCWMssOS::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-29.15:38:13::SCWMssOS::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-29.15:38:13::SCWMssOS::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-29.15:38:13::SCWMssOS::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:38:13::SCWMssOS::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-29.15:38:13::SCWMssOS::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-29.15:38:13::SCWMssOS::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-29.15:38:13::SCWMssOS::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-29.15:38:13::SCWMssOS::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-29.15:38:13::SCWMssOS::

TRACE::2021-05-29.15:38:13::SCWMssOS::Finished building libraries

TRACE::2021-05-29.15:38:13::SCWMssOS::Copying to export directory.
TRACE::2021-05-29.15:38:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-29.15:38:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-29.15:38:13::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-29.15:38:13::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-29.15:38:13::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Started preparing the platform 
TRACE::2021-05-29.15:38:13::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWSystem::dir created 
TRACE::2021-05-29.15:38:13::SCWSystem::Writing the bif 
TRACE::2021-05-29.15:38:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-29.15:38:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-29.15:38:13::SCWPlatform::Completed generating the platform
TRACE::2021-05-29.15:38:13::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:38:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:38:13::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:38:13::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:38:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:38:13::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:38:13::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:38:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:38:13::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:38:13::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:38:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:38:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:38:13::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:38:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:38:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:38:13::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:38:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:38:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0ace5912425907d42133d96698e5ea9c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-29.15:38:13::SCWPlatform::updated the xpfm file.
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:38:13::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:13::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:38:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:38:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:38:13::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:13::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:38:13::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:38:33::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-05-29.15:38:33::SCWBDomain::rm -rf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr_init.o  xfsbl_dfu_util.o  xfs
TRACE::2021-05-29.15:38:33::SCWBDomain::bl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_misc.o  xfsbl_misc_drivers.o  xf
TRACE::2021-05-29.15:38:33::SCWBDomain::sbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_ex
TRACE::2021-05-29.15:38:33::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-05-29.15:38:33::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2021-05-29.15:38:33::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2021-05-29.15:38:33::SCWBDomain::rm -rf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_extern.o  pm_
TRACE::2021-05-29.15:38:33::SCWBDomain::gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_periph.o  pm_pi
TRACE::2021-05-29.15:38:33::SCWBDomain::nctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_system.o  pm_usb.o
TRACE::2021-05-29.15:38:33::SCWBDomain::  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_main.o 
TRACE::2021-05-29.15:38:33::SCWBDomain:: xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.o  xpfw_mod_s
TRACE::2021-05-29.15:38:33::SCWBDomain::ched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_restart.o  xpfw
TRACE::2021-05-29.15:38:33::SCWBDomain::_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o zynqmp_pmufw_bsp/psu_pmu_0/lib/l
TRACE::2021-05-29.15:38:33::SCWBDomain::ibxil.a pmufw.elf *.o

TRACE::2021-05-29.15:38:33::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2021-05-29.15:38:33::SCWMssOS::cleaning the bsp 
TRACE::2021-05-29.15:38:33::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  clean " 
TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:38:33::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

LOG::2021-05-29.15:38:41::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-05-29.15:38:41::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-29.15:38:41::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-05-29.15:38:41::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-05-29.15:38:41::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-05-29.15:38:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:38:41::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-05-29.15:38:41::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:41::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:41::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:41::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:38:41::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:38:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:38:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:38:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:38:41::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:38:41::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:38:41::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:38:41::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-05-29.15:38:41::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-29.15:38:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:38:41::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2021-05-29.15:38:41::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'　に入ります

TRACE::2021-05-29.15:38:41::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:41::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:41::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:41::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:38:41::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:41::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:41::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:41::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:41::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:41::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:41::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:38:41::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:41::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:41::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:38:41::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:41::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-29.15:38:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-29.15:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:42::SCWBDomain::Compiling xilpm library

TRACE::2021-05-29.15:38:42::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:42::SCWBDomain::Compiling dpdma

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Compiling avbuf

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:38:43::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Compiling myip...

TRACE::2021-05-29.15:38:43::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-29.15:38:43::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:38:43::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:43::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:43::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:38:43::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:38:43::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_2/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:38:43::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:38:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Include files for this library have already been copied.

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:38:43::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-29.15:38:43::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:43::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:38:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:38:43::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:38:43::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:43::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:38:43::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:43::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:43::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_4/src

TRACE::2021-05-29.15:38:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:38:44::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:44::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:38:44::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:38:46::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-29.15:38:46::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-29.15:38:46::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-29.15:38:46::SCWBDomain::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-29.15:38:46::SCWBDomain::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-29.15:38:46::SCWBDomain::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-29.15:38:46::SCWBDomain::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-29.15:38:46::SCWBDomain::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-29.15:38:46::SCWBDomain::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-29.15:38:46::SCWBDomain::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-29.15:38:46::SCWBDomain::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-29.15:38:46::SCWBDomain::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-29.15:38:46::SCWBDomain::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-29.15:38:46::SCWBDomain::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-29.15:38:46::SCWBDomain::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-29.15:38:46::SCWBDomain::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-29.15:38:46::SCWBDomain::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-29.15:38:46::SCWBDomain::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-29.15:38:46::SCWBDomain::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-29.15:38:46::SCWBDomain::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:38:46::SCWBDomain::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-29.15:38:46::SCWBDomain::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-29.15:38:46::SCWBDomain::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-29.15:38:46::SCWBDomain::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-29.15:38:46::SCWBDomain::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-29.15:38:46::SCWBDomain::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-29.15:38:46::SCWBDomain::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-29.15:38:46::SCWBDomain::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-29.15:38:46::SCWBDomain::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:38:46::SCWBDomain::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-29.15:38:46::SCWBDomain::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-29.15:38:46::SCWBDomain::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-29.15:38:46::SCWBDomain:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-29.15:38:46::SCWBDomain::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-29.15:38:46::SCWBDomain::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-29.15:38:46::SCWBDomain::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-29.15:38:46::SCWBDomain::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-29.15:38:46::SCWBDomain::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-29.15:38:46::SCWBDomain::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:38:46::SCWBDomain::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-29.15:38:46::SCWBDomain::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-29.15:38:46::SCWBDomain::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-29.15:38:46::SCWBDomain::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-29.15:38:46::SCWBDomain::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-29.15:38:46::SCWBDomain::

TRACE::2021-05-29.15:38:46::SCWBDomain::Finished building libraries

TRACE::2021-05-29.15:38:46::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp' から出ます

TRACE::2021-05-29.15:38:46::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-05-29.15:38:46::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-05-29.15:38:47::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-05-29.15:38:47::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-05-29.15:38:47::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-05-29.15:38:47::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-05-29.15:38:47::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-05-29.15:38:47::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-05-29.15:38:47::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-05-29.15:38:47::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-05-29.15:38:47::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-05-29.15:38:47::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:47::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-05-29.15:38:47::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-05-29.15:38:48::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-05-29.15:38:48::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-05-29.15:38:48::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-05-29.15:38:48::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-05-29.15:38:48::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-05-29.15:38:48::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-05-29.15:38:48::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-05-29.15:38:48::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-05-29.15:38:48::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-05-29.15:38:48::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-05-29.15:38:48::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-05-29.15:38:48::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr
TRACE::2021-05-29.15:38:48::SCWBDomain::_init.o  xfsbl_dfu_util.o  xfsbl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_mi
TRACE::2021-05-29.15:38:48::SCWBDomain::sc.o  xfsbl_misc_drivers.o  xfsbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfs
TRACE::2021-05-29.15:38:48::SCWBDomain::bl_sd.o  xfsbl_usb.o  xfsbl_exit.o  xfsbl_translation_table.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffa
TRACE::2021-05-29.15:38:48::SCWBDomain::t-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--sta
TRACE::2021-05-29.15:38:48::SCWBDomain::rt-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                         
TRACE::2021-05-29.15:38:48::SCWBDomain::                                                                                 -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/psu_co
TRACE::2021-05-29.15:38:48::SCWBDomain::rtexa53_0/lib -Tlscript.ld

LOG::2021-05-29.15:38:49::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-05-29.15:38:49::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-05-29.15:38:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:38:49::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-05-29.15:38:49::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:49::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:49::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:49::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:38:49::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:38:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:38:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:38:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:38:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:38:49::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:38:49::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:38:49::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:38:49::SCWBDomain::Completed writing the mss file at /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:49::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-29.15:38:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-29.15:38:49::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2021-05-29.15:38:49::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'　に入ります

TRACE::2021-05-29.15:38:49::SCWBDomain::make --no-print-directory seq_libs

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-29.15:38:49::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-29.15:38:49::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:38:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:38:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:49::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:49::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-29.15:38:49::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-29.15:38:49::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:38:49::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:38:49::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:49::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:49::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:49::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:49::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-29.15:38:49::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:49::SCWBDomain::Compiling Xilskey Library

TRACE::2021-05-29.15:38:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:38:50::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:50::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:50::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:50::SCWBDomain::Compiling XilSecure Library

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:51::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:51::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Compiling dpdma

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:51::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:51::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Compiling avbuf

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-29.15:38:51::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-29.15:38:51::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Compiling myip...

TRACE::2021-05-29.15:38:51::SCWBDomain::Finished building libraries sequentially.

TRACE::2021-05-29.15:38:51::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:51::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:51::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:51::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:51::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:51::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:51::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:51::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:51::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:51::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:51::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:51::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:51::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:51::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:51::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:51::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:51::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-29.15:38:51::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-29.15:38:51::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:38:51::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:38:51::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:51::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:51::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:51::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:51::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2021-05-29.15:38:51::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2021-05-29.15:38:51::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:51::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:51::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_0/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2021-05-29.15:38:51::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2021-05-29.15:38:51::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-05-29.15:38:51::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-05-29.15:38:51::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-29.15:38:51::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-29.15:38:51::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_12/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-05-29.15:38:51::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-05-29.15:38:51::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:51::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:51::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:51::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:51::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:51::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:51::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:38:51::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2021-05-29.15:38:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2021-05-29.15:38:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-05-29.15:38:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-05-29.15:38:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-05-29.15:38:52::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-05-29.15:38:52::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2021-05-29.15:38:52::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2021-05-29.15:38:52::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_3/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-05-29.15:38:52::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-05-29.15:38:52::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:38:52::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-05-29.15:38:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-05-29.15:38:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-05-29.15:38:53::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2021-05-29.15:38:54::SCWBDomain::Finished building libraries parallelly.

TRACE::2021-05-29.15:38:54::SCWBDomain::make --no-print-directory archive

TRACE::2021-05-29.15:38:54::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/_exit.o psu_pmu_0/lib/errno.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2021-05-29.15:38:54::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2021-05-29.15:38:54::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2021-05-29.15:38:54::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2021-05-29.15:38:54::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2021-05-29.15:38:54::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2021-05-29.15:38:54::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2021-05-29.15:38:54::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2021-05-29.15:38:54::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2021-05-29.15:38:54::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2021-05-29.15:38:54::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:54::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_g.o psu_pmu_0/lib/xaxipmon_
TRACE::2021-05-29.15:38:54::SCWBDomain::selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xbram.o psu_pmu_0/lib/xbram_g.o psu_pmu_0/lib/xbram_intr.o psu_pmu_0/li
TRACE::2021-05-29.15:38:54::SCWBDomain::b/xbram_selftest.o psu_pmu_0/lib/xbram_sinit.o psu_pmu_0/lib/xclockps.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_0/lib/xclockps
TRACE::2021-05-29.15:38:54::SCWBDomain::_fixedfactor.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/lib/xclockps_pll
TRACE::2021-05-29.15:38:54::SCWBDomain::.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:54::SCWBDomain::xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib/xgpiops_hw.o p
TRACE::2021-05-29.15:38:54::SCWBDomain::su_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib
TRACE::2021-05-29.15:38:54::SCWBDomain::/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiicps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps_options.o 
TRACE::2021-05-29.15:38:54::SCWBDomain::psu_pmu_0/lib/xiicps_selftest.o psu_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0
TRACE::2021-05-29.15:38:54::SCWBDomain::/lib/xil_assert.o psu_pmu_0/lib/xil_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o 
TRACE::2021-05-29.15:38:54::SCWBDomain::psu_pmu_0/lib/xil_misc_psreset_api.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o p
TRACE::2021-05-29.15:38:54::SCWBDomain::su_pmu_0/lib/xil_testio.o psu_pmu_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu.o psu_
TRACE::2021-05-29.15:38:54::SCWBDomain::pmu_0/lib/xipipsu_buf.o psu_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xr
TRACE::2021-05-29.15:38:54::SCWBDomain::esetps.o psu_pmu_0/lib/xresetps_g.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/
TRACE::2021-05-29.15:38:54::SCWBDomain::lib/xrtcpsu_intr.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_car
TRACE::2021-05-29.15:38:54::SCWBDomain::d.o psu_pmu_0/lib/xsdps_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:54::SCWBDomain::xspips.o psu_pmu_0/lib/xspips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_
TRACE::2021-05-29.15:38:54::SCWBDomain::pmu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/
TRACE::2021-05-29.15:38:54::SCWBDomain::xsysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps_opt
TRACE::2021-05-29.15:38:54::SCWBDomain::ions.o psu_pmu_0/lib/xttcps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0
TRACE::2021-05-29.15:38:54::SCWBDomain::/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/x
TRACE::2021-05-29.15:38:54::SCWBDomain::uartps_sinit.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/x
TRACE::2021-05-29.15:38:54::SCWBDomain::usbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0
TRACE::2021-05-29.15:38:54::SCWBDomain::/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o psu_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/x
TRACE::2021-05-29.15:38:54::SCWBDomain::usbpsu_sinit.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xvidc_edid_ext.o psu_pmu_0/lib/xvidc_parse_edid.o
TRACE::2021-05-29.15:38:54::SCWBDomain:: psu_pmu_0/lib/xvidc_timings_table.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/
TRACE::2021-05-29.15:38:54::SCWBDomain::lib/xwdtps_sinit.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma_selftest.o psu_
TRACE::2021-05-29.15:38:54::SCWBDomain::pmu_0/lib/xzdma_sinit.o

TRACE::2021-05-29.15:38:54::SCWBDomain::Finished building libraries

TRACE::2021-05-29.15:38:54::SCWBDomain::make: ディレクトリ '/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp' から出ます

TRACE::2021-05-29.15:38:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-05-29.15:38:54::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-05-29.15:38:54::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-05-29.15:38:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:54::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:54::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:54::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:54::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:55::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-05-29.15:38:55::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:55::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:55::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-05-29.15:38:55::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:55::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-05-29.15:38:55::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-05-29.15:38:55::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:55::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:55::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-05-29.15:38:56::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:56::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:56::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:56::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-05-29.15:38:56::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:56::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-05-29.15:38:56::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:56::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:56::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:56::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-05-29.15:38:57::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:57::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:57::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:57::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-05-29.15:38:57::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-05-29.15:38:57::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-05-29.15:38:57::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-05-29.15:38:57::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:57::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-05-29.15:38:57::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-05-29.15:38:57::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-05-29.15:38:57::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-05-29.15:38:57::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-05-29.15:38:57::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-05-29.15:38:57::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:57::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:57::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-05-29.15:38:57::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-05-29.15:38:58::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-05-29.15:38:58::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-05-29.15:38:58::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-05-29.15:38:58::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-05-29.15:38:58::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-05-29.15:38:58::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-05-29.15:38:58::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-05-29.15:38:58::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-05-29.15:38:58::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-05-29.15:38:58::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-05-29.15:38:58::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-05-29.15:38:58::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-05-29.15:38:58::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-05-29.15:38:58::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-05-29.15:38:58::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-05-29.15:38:58::SCWBDomain::mb-gcc -o pmufw.elf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_
TRACE::2021-05-29.15:38:58::SCWBDomain::extern.o  pm_gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_pe
TRACE::2021-05-29.15:38:58::SCWBDomain::riph.o  pm_pinctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_syste
TRACE::2021-05-29.15:38:58::SCWBDomain::m.o  pm_usb.o  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o 
TRACE::2021-05-29.15:38:58::SCWBDomain:: xpfw_main.o  xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.
TRACE::2021-05-29.15:38:58::SCWBDomain::o  xpfw_mod_sched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_re
TRACE::2021-05-29.15:38:58::SCWBDomain::start.o  xpfw_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o -MMD -MP      -mlit
TRACE::2021-05-29.15:38:58::SCWBDomain::tle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lx
TRACE::2021-05-29.15:38:58::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,
TRACE::2021-05-29.15:38:58::SCWBDomain::--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                            
TRACE::2021-05-29.15:38:58::SCWBDomain::                                                  -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/l
TRACE::2021-05-29.15:38:58::SCWBDomain::ib -Tlscript.ld

LOG::2021-05-29.15:39:00::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2021-05-29.15:39:00::SCWSystem::Not a boot domain 
LOG::2021-05-29.15:39:00::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2021-05-29.15:39:00::SCWDomain::Generating domain artifcats
TRACE::2021-05-29.15:39:00::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-29.15:39:00::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-29.15:39:00::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-05-29.15:39:00::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-29.15:39:00::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/y/fpga/project_9_workspace/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2021-05-29.15:39:00::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-29.15:39:00::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:00::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:00::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:00::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:39:00::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:39:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:39:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:39:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:39:00::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:39:00::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:39:00::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:39:00::SCWMssOS::Completed writing the mss file at /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2021-05-29.15:39:00::SCWMssOS::Mss edits present, copying mssfile into export location /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:39:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-29.15:39:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-29.15:39:00::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2021-05-29.15:39:00::SCWMssOS::doing bsp build ... 
TRACE::2021-05-29.15:39:00::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2021-05-29.15:39:00::SCWMssOS::make --no-print-directory seq_libs

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:00::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:00::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:00::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:00::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:39:00::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:39:00::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:00::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:00::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:00::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:00::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:00::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:00::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:00::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:39:00::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:39:00::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:00::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:00::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:39:00::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:00::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:00::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:39:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Compiling dpdma

TRACE::2021-05-29.15:39:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:39:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:39:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:00::SCWMssOS::Compiling avbuf

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:39:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Compiling myip...

TRACE::2021-05-29.15:39:01::SCWMssOS::Finished building libraries sequentially.

TRACE::2021-05-29.15:39:01::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_4/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2021-05-29.15:39:01::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:39:01::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/myip_v1_0/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:39:01::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-05-29.15:39:01::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2021-05-29.15:39:01::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-05-29.15:39:01::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_5/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-05-29.15:39:01::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_7/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2021-05-29.15:39:01::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:39:01::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:39:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:39:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_12/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_7/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:39:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:39:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_4/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:39:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:39:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_5/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:39:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_3/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2021-05-29.15:39:01::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_12/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-05-29.15:39:01::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:39:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-05-29.15:39:01::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_8/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-05-29.15:39:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2021-05-29.15:39:01::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_4/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:39:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_10/src

TRACE::2021-05-29.15:39:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-05-29.15:39:01::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-05-29.15:39:04::SCWMssOS::Finished building libraries parallelly.

TRACE::2021-05-29.15:39:04::SCWMssOS::make --no-print-directory archive

TRACE::2021-05-29.15:39:04::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/_exit.o psu_cortexa53_0/lib/_open.o psu_cortexa53_0/li
TRACE::2021-05-29.15:39:04::SCWMssOS::b/_sbrk.o psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa53_0/lib/boot.o psu_cortexa53_0/lib/close.o 
TRACE::2021-05-29.15:39:04::SCWMssOS::psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cor
TRACE::2021-05-29.15:39:04::SCWMssOS::texa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_cortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.
TRACE::2021-05-29.15:39:04::SCWMssOS::o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53
TRACE::2021-05-29.15:39:04::SCWMssOS::_0/lib/print.o psu_cortexa53_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2021-05-29.15:39:04::SCWMssOS::su_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o psu_cortexa53_0/lib/write.o p
TRACE::2021-05-29.15:39:04::SCWMssOS::su_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_g.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxi
TRACE::2021-05-29.15:39:04::SCWMssOS::pmon_sinit.o psu_cortexa53_0/lib/xbram.o psu_cortexa53_0/lib/xbram_g.o psu_cortexa53_0/lib/xbram_intr.o psu_cortexa53_0/lib/xbr
TRACE::2021-05-29.15:39:04::SCWMssOS::am_selftest.o psu_cortexa53_0/lib/xbram_sinit.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_divider.o psu_corte
TRACE::2021-05-29.15:39:04::SCWMssOS::xa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/lib/xclo
TRACE::2021-05-29.15:39:04::SCWMssOS::ckps_mux.o psu_cortexa53_0/lib/xclockps_pll.o psu_cortexa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_co
TRACE::2021-05-29.15:39:04::SCWMssOS::rtexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_intr.o psu_cortexa53_0/lib/xcsudma_selftest
TRACE::2021-05-29.15:39:04::SCWMssOS::.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53_0/lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiop
TRACE::2021-05-29.15:39:04::SCWMssOS::s_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortex
TRACE::2021-05-29.15:39:04::SCWMssOS::a53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa
TRACE::2021-05-29.15:39:04::SCWMssOS::53_0/lib/xiicps_master.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu_cortexa53_0/lib/xiicps_
TRACE::2021-05-29.15:39:04::SCWMssOS::sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:39:04::SCWMssOS::/xil_assert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil_exception.o psu_cortex
TRACE::2021-05-29.15:39:04::SCWMssOS::a53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/xil_sleepcommon.o psu_co
TRACE::2021-05-29.15:39:04::SCWMssOS::rtexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio
TRACE::2021-05-29.15:39:04::SCWMssOS::.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o psu_cortexa53_0/lib/xipipsu.o psu_cortexa53_0/lib/xipipsu_b
TRACE::2021-05-29.15:39:04::SCWMssOS::uf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/l
TRACE::2021-05-29.15:39:04::SCWMssOS::ib/xresetps.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu.o psu_cortexa53
TRACE::2021-05-29.15:39:04::SCWMssOS::_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.
TRACE::2021-05-29.15:39:04::SCWMssOS::o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscugic_g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_in
TRACE::2021-05-29.15:39:04::SCWMssOS::tr.o psu_cortexa53_0/lib/xscugic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:39:04::SCWMssOS::/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_
TRACE::2021-05-29.15:39:04::SCWMssOS::0/lib/xsdps_sinit.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0
TRACE::2021-05-29.15:39:04::SCWMssOS::/lib/xspips_options.o psu_cortexa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu.o
TRACE::2021-05-29.15:39:04::SCWMssOS:: psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmonpsu_intr.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa
TRACE::2021-05-29.15:39:04::SCWMssOS::53_0/lib/xsysmonpsu_sinit.o psu_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0/lib/xttcps_g.o psu_corte
TRACE::2021-05-29.15:39:04::SCWMssOS::xa53_0/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartp
TRACE::2021-05-29.15:39:04::SCWMssOS::s.o psu_cortexa53_0/lib/xuartps_g.o psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xua
TRACE::2021-05-29.15:39:04::SCWMssOS::rtps_options.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2021-05-29.15:39:04::SCWMssOS::texa53_0/lib/xusbpsu_command.o psu_cortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa5
TRACE::2021-05-29.15:39:04::SCWMssOS::3_0/lib/xusbpsu_endpoint.o psu_cortexa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib
TRACE::2021-05-29.15:39:04::SCWMssOS::/xusbpsu_event.o psu_cortexa53_0/lib/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o p
TRACE::2021-05-29.15:39:04::SCWMssOS::su_cortexa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc_edid_
TRACE::2021-05-29.15:39:04::SCWMssOS::ext.o psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps.o psu_cortexa
TRACE::2021-05-29.15:39:04::SCWMssOS::53_0/lib/xwdtps_g.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma.o psu_co
TRACE::2021-05-29.15:39:04::SCWMssOS::rtexa53_0/lib/xzdma_g.o psu_cortexa53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o
TRACE::2021-05-29.15:39:04::SCWMssOS::

TRACE::2021-05-29.15:39:04::SCWMssOS::Finished building libraries

TRACE::2021-05-29.15:39:04::SCWMssOS::Copying to export directory.
TRACE::2021-05-29.15:39:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-29.15:39:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-29.15:39:04::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2021-05-29.15:39:04::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-05-29.15:39:04::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWPlatform::Started preparing the platform 
TRACE::2021-05-29.15:39:04::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWSystem::dir created 
TRACE::2021-05-29.15:39:04::SCWSystem::Writing the bif 
TRACE::2021-05-29.15:39:04::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-29.15:39:04::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-29.15:39:04::SCWPlatform::Completed generating the platform
TRACE::2021-05-29.15:39:04::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:39:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:39:04::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:39:04::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:39:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:39:04::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:39:04::SCWMssOS::Saving the mss changes /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-05-29.15:39:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-05-29.15:39:04::SCWMssOS::Commit changes completed.
TRACE::2021-05-29.15:39:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:39:04::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:39:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:39:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:39:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:39:04::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:39:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:39:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:39:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:39:04::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:39:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:39:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:39:04::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:39:04::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:39:04::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/y/fpga/project_9/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0ace5912425907d42133d96698e5ea9c",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilsecure:4.3", "xilpm:3.2"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"a432dfa7519f510024c920b4f8c75e71",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.3", "xilsecure:4.3", "xilskey:7.0"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2020.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"cd59cb0b81a7e2749de2fa406ff73192",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-29.15:39:04::SCWPlatform::updated the xpfm file.
TRACE::2021-05-29.15:39:05::SCWPlatform::Trying to open the hw design at /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:05::SCWPlatform::DSA given /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:05::SCWPlatform::DSA absoulate path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:05::SCWPlatform::DSA directory /home/y/fpga/project_9_workspace/design_1_wrapper/hw
TRACE::2021-05-29.15:39:05::SCWPlatform:: Platform Path /home/y/fpga/project_9_workspace/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-05-29.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2021-05-29.15:39:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-05-29.15:39:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-05-29.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-29.15:39:05::SCWMssOS::Checking the sw design at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-05-29.15:39:05::SCWMssOS::Sw design exists and opened at  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2021-05-29.15:42:05::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:05::SCWBDomain::rm -rf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr_init.o  xfsbl_dfu_util.o  xfs
TRACE::2021-05-29.15:42:05::SCWBDomain::bl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_misc.o  xfsbl_misc_drivers.o  xf
TRACE::2021-05-29.15:42:05::SCWBDomain::sbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_ex
TRACE::2021-05-29.15:42:05::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-05-29.15:42:05::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2021-05-29.15:42:05::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:05::SCWBDomain::rm -rf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_extern.o  pm_
TRACE::2021-05-29.15:42:05::SCWBDomain::gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_periph.o  pm_pi
TRACE::2021-05-29.15:42:05::SCWBDomain::nctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_system.o  pm_usb.o
TRACE::2021-05-29.15:42:05::SCWBDomain::  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_main.o 
TRACE::2021-05-29.15:42:05::SCWBDomain:: xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.o  xpfw_mod_s
TRACE::2021-05-29.15:42:05::SCWBDomain::ched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_restart.o  xpfw
TRACE::2021-05-29.15:42:05::SCWBDomain::_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o zynqmp_pmufw_bsp/psu_pmu_0/lib/l
TRACE::2021-05-29.15:42:05::SCWBDomain::ibxil.a pmufw.elf *.o

TRACE::2021-05-29.15:42:05::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2021-05-29.15:42:05::SCWMssOS::cleaning the bsp 
TRACE::2021-05-29.15:42:05::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  clean " 
TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:42:05::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2021-05-29.15:42:11::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:11::SCWBDomain::rm -rf  psu_init.o  xfsbl_authentication.o  xfsbl_board.o  xfsbl_bs.o  xfsbl_csu_dma.o  xfsbl_ddr_init.o  xfsbl_dfu_util.o  xfs
TRACE::2021-05-29.15:42:11::SCWBDomain::bl_handoff.o  xfsbl_hooks.o  xfsbl_image_header.o  xfsbl_initialization.o  xfsbl_main.o  xfsbl_misc.o  xfsbl_misc_drivers.o  xf
TRACE::2021-05-29.15:42:11::SCWBDomain::sbl_nand.o  xfsbl_partition_load.o  xfsbl_plpartition_valid.o  xfsbl_qspi.o  xfsbl_rsa_sha.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_ex
TRACE::2021-05-29.15:42:11::SCWBDomain::it.o  xfsbl_translation_table.o zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a fsbl_a53.elf *.o

TRACE::2021-05-29.15:42:11::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_2/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2021-05-29.15:42:12::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:12::SCWBDomain::rm -rf  idle_hooks.o  pm_binding.o  pm_callbacks.o  pm_clock.o  pm_config.o  pm_core.o  pm_csudma.o  pm_ddr.o  pm_extern.o  pm_
TRACE::2021-05-29.15:42:12::SCWBDomain::gic_proxy.o  pm_gpp.o  pm_hooks.o  pm_master.o  pm_mmio_access.o  pm_node.o  pm_node_reset.o  pm_notifier.o  pm_periph.o  pm_pi
TRACE::2021-05-29.15:42:12::SCWBDomain::nctrl.o  pm_pll.o  pm_power.o  pm_proc.o  pm_qspi.o  pm_requirement.o  pm_reset.o  pm_slave.o  pm_sram.o  pm_system.o  pm_usb.o
TRACE::2021-05-29.15:42:12::SCWBDomain::  xpfw_aib.o  xpfw_core.o  xpfw_crc.o  xpfw_error_manager.o  xpfw_events.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_main.o 
TRACE::2021-05-29.15:42:12::SCWBDomain:: xpfw_mod_common.o  xpfw_mod_dap.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_mod_pm.o  xpfw_mod_rpu.o  xpfw_mod_rtc.o  xpfw_mod_s
TRACE::2021-05-29.15:42:12::SCWBDomain::ched.o  xpfw_mod_stl.o  xpfw_mod_ultra96.o  xpfw_mod_wdt.o  xpfw_module.o  xpfw_platform.o  xpfw_resets.o  xpfw_restart.o  xpfw
TRACE::2021-05-29.15:42:12::SCWBDomain::_rom_interface.o  xpfw_scheduler.o  xpfw_user_startup.o  xpfw_util.o  xpfw_xpu.o  xpfw_start.o zynqmp_pmufw_bsp/psu_pmu_0/lib/l
TRACE::2021-05-29.15:42:12::SCWBDomain::ibxil.a pmufw.elf *.o

TRACE::2021-05-29.15:42:12::SCWBDomain::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_12/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_0/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2021-05-29.15:42:12::SCWMssOS::cleaning the bsp 
TRACE::2021-05-29.15:42:12::SCWMssOS::System Command Ran  cd  /home/y/fpga/project_9_workspace/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  clean " 
TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_5/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_8/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_8/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/myip_v1_0/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_5/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_3/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_12/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_8/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_4/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_10/src -s clean 

TRACE::2021-05-29.15:42:12::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

