$date
	Sat May 11 04:20:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RegisterFile_tb $end
$var wire 32 ! Read_data2 [31:0] $end
$var wire 32 " Read_data1 [31:0] $end
$var reg 32 # Read_register1 [31:0] $end
$var reg 32 $ Read_register2 [31:0] $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 32 ' Read_register1 [31:0] $end
$var wire 32 ( Read_register2 [31:0] $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 32 ) Read_data1 [31:0] $end
$var reg 32 * Read_data2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
b0 (
b0 '
1&
0%
b0 $
b0 #
bx "
bx !
$end
#10
1%
#20
0%
0&
#30
b0 !
b0 *
b0 "
b0 )
1%
#40
0%
b101 #
b101 '
#50
b1010101010101010101010101010101 "
b1010101010101010101010101010101 )
1%
#60
0%
b101 $
b101 (
b1010 #
b1010 '
#70
b1010101010101010101010101010101 !
b1010101010101010101010101010101 *
b10101010101010101010101010101010 "
b10101010101010101010101010101010 )
1%
#80
0%
b1010 $
b1010 (
b1111 #
b1111 '
#90
b10101010101010101010101010101010 !
b10101010101010101010101010101010 *
b11111111111111111111111111111111 "
b11111111111111111111111111111111 )
1%
#100
0%
b1111 $
b1111 (
b10100 #
b10100 '
#110
b11111111111111111111111111111111 !
b11111111111111111111111111111111 *
b1010101010101010101010101010101 "
b1010101010101010101010101010101 )
1%
#120
0%
