verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../MIC_Read_Test.gen/sources_1/bd/design_1/ipshared/6dcf" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
