
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v' to AST representation.
Generating RTLIL representation for module `\rgconfigmemory'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104.5-187.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\spram21x4'.
Generating RTLIL representation for module `\single_port_ram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: single_port_ram     
root of   1 design levels: spram21x4           
root of   2 design levels: rgconfigmemory      
Automatically selected rgconfigmemory as design top module.

2.2. Analyzing design hierarchy..
Top module:  \rgconfigmemory
Used module:     \spram21x4
Used module:         \single_port_ram
Parameter \DATA_WIDTH = 21
Parameter \ADDR_WIDTH = 8

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram'.
Parameter \DATA_WIDTH = 21
Parameter \ADDR_WIDTH = 8
Generating RTLIL representation for module `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \rgconfigmemory
Used module:     \spram21x4
Used module:         $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram

2.5. Analyzing design hierarchy..
Top module:  \rgconfigmemory
Used module:     \spram21x4
Used module:         $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram
Removing unused module `\single_port_ram'.
Removed 1 unused modules.
Mapping positional arguments of cell rgconfigmemory.spraminst (spram21x4).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60 in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7 in module rgconfigmemory.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7 in module rgconfigmemory.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5 in module rgconfigmemory.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 14 redundant assignments.
Promoted 26 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:244$59_EN[20:0]$66
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:244$59_DATA[20:0]$65
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:244$59_ADDR[7:0]$64
     4/4: $0\out[20:0]
Creating decoders for process `\spram21x4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:199$49'.
Creating decoders for process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7'.
     1/108: $3\next_state[0:0]
     2/108: $14\temp_bkcolour[20:0]
     3/108: $13\temp_m33[15:0]
     4/108: $13\temp_bkcolour[20:0]
     5/108: $12\temp_m32[15:0]
     6/108: $12\temp_bkcolour[20:0]
     7/108: $12\temp_m33[15:0]
     8/108: $11\temp_m31[15:0]
     9/108: $11\temp_bkcolour[20:0]
    10/108: $11\temp_m33[15:0]
    11/108: $11\temp_m32[15:0]
    12/108: $10\temp_m23[15:0]
    13/108: $10\temp_bkcolour[20:0]
    14/108: $10\temp_m33[15:0]
    15/108: $10\temp_m32[15:0]
    16/108: $10\temp_m31[15:0]
    17/108: $9\temp_m22[15:0]
    18/108: $9\temp_bkcolour[20:0]
    19/108: $9\temp_m33[15:0]
    20/108: $9\temp_m32[15:0]
    21/108: $9\temp_m31[15:0]
    22/108: $9\temp_m23[15:0]
    23/108: $8\temp_m21[15:0]
    24/108: $8\temp_bkcolour[20:0]
    25/108: $8\temp_m33[15:0]
    26/108: $8\temp_m32[15:0]
    27/108: $8\temp_m31[15:0]
    28/108: $8\temp_m23[15:0]
    29/108: $8\temp_m22[15:0]
    30/108: $7\temp_m13[15:0]
    31/108: $7\temp_bkcolour[20:0]
    32/108: $7\temp_m33[15:0]
    33/108: $7\temp_m32[15:0]
    34/108: $7\temp_m31[15:0]
    35/108: $7\temp_m23[15:0]
    36/108: $7\temp_m22[15:0]
    37/108: $7\temp_m21[15:0]
    38/108: $6\temp_m12[15:0]
    39/108: $6\temp_bkcolour[20:0]
    40/108: $6\temp_m33[15:0]
    41/108: $6\temp_m32[15:0]
    42/108: $6\temp_m31[15:0]
    43/108: $6\temp_m23[15:0]
    44/108: $6\temp_m22[15:0]
    45/108: $6\temp_m21[15:0]
    46/108: $6\temp_m13[15:0]
    47/108: $5\temp_m11[15:0]
    48/108: $5\temp_bkcolour[20:0]
    49/108: $5\temp_m33[15:0]
    50/108: $5\temp_m32[15:0]
    51/108: $5\temp_m31[15:0]
    52/108: $5\temp_m23[15:0]
    53/108: $5\temp_m22[15:0]
    54/108: $5\temp_m21[15:0]
    55/108: $5\temp_m13[15:0]
    56/108: $5\temp_m12[15:0]
    57/108: $4\temp_origz[27:0]
    58/108: $4\temp_bkcolour[20:0]
    59/108: $4\temp_m33[15:0]
    60/108: $4\temp_m32[15:0]
    61/108: $4\temp_m31[15:0]
    62/108: $4\temp_m23[15:0]
    63/108: $4\temp_m22[15:0]
    64/108: $4\temp_m21[15:0]
    65/108: $4\temp_m13[15:0]
    66/108: $4\temp_m12[15:0]
    67/108: $4\temp_m11[15:0]
    68/108: $3\temp_origy[27:0]
    69/108: $3\temp_bkcolour[20:0]
    70/108: $3\temp_m33[15:0]
    71/108: $3\temp_m32[15:0]
    72/108: $3\temp_m31[15:0]
    73/108: $3\temp_m23[15:0]
    74/108: $3\temp_m22[15:0]
    75/108: $3\temp_m21[15:0]
    76/108: $3\temp_m13[15:0]
    77/108: $3\temp_m12[15:0]
    78/108: $3\temp_m11[15:0]
    79/108: $3\temp_origz[27:0]
    80/108: $2\temp_origx[27:0]
    81/108: $2\temp_bkcolour[20:0]
    82/108: $2\temp_m33[15:0]
    83/108: $2\temp_m32[15:0]
    84/108: $2\temp_m31[15:0]
    85/108: $2\temp_m23[15:0]
    86/108: $2\temp_m22[15:0]
    87/108: $2\temp_m21[15:0]
    88/108: $2\temp_m13[15:0]
    89/108: $2\temp_m12[15:0]
    90/108: $2\temp_m11[15:0]
    91/108: $2\temp_origz[27:0]
    92/108: $2\temp_origy[27:0]
    93/108: $2\next_state[0:0]
    94/108: $1\temp_bkcolour[20:0]
    95/108: $1\temp_m33[15:0]
    96/108: $1\temp_m32[15:0]
    97/108: $1\temp_m31[15:0]
    98/108: $1\temp_m23[15:0]
    99/108: $1\temp_m22[15:0]
   100/108: $1\temp_m21[15:0]
   101/108: $1\temp_m13[15:0]
   102/108: $1\temp_m12[15:0]
   103/108: $1\temp_m11[15:0]
   104/108: $1\temp_origz[27:0]
   105/108: $1\temp_origy[27:0]
   106/108: $1\temp_origx[27:0]
   107/108: $1\next_state[0:0]
   108/108: $1\want_CfgData[0:0]
Creating decoders for process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
     1/14: $0\bkcolour[20:0]
     2/14: $0\m33[15:0]
     3/14: $0\m32[15:0]
     4/14: $0\m31[15:0]
     5/14: $0\m23[15:0]
     6/14: $0\m22[15:0]
     7/14: $0\m21[15:0]
     8/14: $0\m13[15:0]
     9/14: $0\m12[15:0]
    10/14: $0\m11[15:0]
    11/14: $0\origz[27:0]
    12/14: $0\origy[27:0]
    13/14: $0\origx[27:0]
    14/14: $0\state[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\rgconfigmemory.\want_CfgData' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7'.
No latch inferred for signal `\rgconfigmemory.\next_state' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7'.
Latch inferred for signal `\rgconfigmemory.\temp_origx' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$1842
Latch inferred for signal `\rgconfigmemory.\temp_origy' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$1895
Latch inferred for signal `\rgconfigmemory.\temp_origz' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$1978
Latch inferred for signal `\rgconfigmemory.\temp_m11' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$2099
Latch inferred for signal `\rgconfigmemory.\temp_m12' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$2266
Latch inferred for signal `\rgconfigmemory.\temp_m13' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$2487
Latch inferred for signal `\rgconfigmemory.\temp_m21' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$2770
Latch inferred for signal `\rgconfigmemory.\temp_m22' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$3123
Latch inferred for signal `\rgconfigmemory.\temp_m23' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$3554
Latch inferred for signal `\rgconfigmemory.\temp_m31' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$4071
Latch inferred for signal `\rgconfigmemory.\temp_m32' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$4682
Latch inferred for signal `\rgconfigmemory.\temp_m33' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$5395
Latch inferred for signal `\rgconfigmemory.\temp_bkcolour' from process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7': $auto$proc_dlatch.cc:427:proc_dlatch$6218

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.\out' using process `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60'.
  created $dff cell `$procdff$6219' with positive edge clock.
Creating register for signal `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:244$59_ADDR' using process `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60'.
  created $dff cell `$procdff$6220' with positive edge clock.
Creating register for signal `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:244$59_DATA' using process `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60'.
  created $dff cell `$procdff$6221' with positive edge clock.
Creating register for signal `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:244$59_EN' using process `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60'.
  created $dff cell `$procdff$6222' with positive edge clock.
Creating register for signal `\spram21x4.\addr' using process `\spram21x4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:199$49'.
  created $dff cell `$procdff$6223' with positive edge clock.
Creating register for signal `\rgconfigmemory.\origx' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6224' with positive edge clock.
Creating register for signal `\rgconfigmemory.\origy' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6225' with positive edge clock.
Creating register for signal `\rgconfigmemory.\origz' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6226' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m11' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6227' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m12' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6228' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m13' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6229' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m21' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6230' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m22' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6231' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m23' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6232' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m31' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6233' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m32' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6234' with positive edge clock.
Creating register for signal `\rgconfigmemory.\m33' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6235' with positive edge clock.
Creating register for signal `\rgconfigmemory.\bkcolour' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6236' with positive edge clock.
Creating register for signal `\rgconfigmemory.\state' using process `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
  created $dff cell `$procdff$6237' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60'.
Removing empty process `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:242$60'.
Removing empty process `spram21x4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:199$49'.
Found and cleaned up 16 empty switches in `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7'.
Removing empty process `rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:104$7'.
Found and cleaned up 1 empty switch in `\rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
Removing empty process `rgconfigmemory.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:65$5'.
Cleaned up 18 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
Optimizing module spram21x4.
Optimizing module rgconfigmemory.
<suppressed ~1804 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
Optimizing module spram21x4.
Optimizing module rgconfigmemory.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram'.
Finding identical cells in module `\spram21x4'.
Finding identical cells in module `\rgconfigmemory'.
<suppressed ~1644 debug messages>
Removed a total of 548 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram21x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rgconfigmemory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1727.
    dead port 2/2 on $mux $procmux$83.
Removed 2 multiplexer ports.
<suppressed ~20 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
    Consolidated identical input bits for $mux cell $procmux$69:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$procmux$69_Y
      New ports: A=1'0, B=1'1, Y=$procmux$69_Y [0]
      New connections: $procmux$69_Y [20:1] = { $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] $procmux$69_Y [0] }
  Optimizing cells in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
  Optimizing cells in module \spram21x4.
  Optimizing cells in module \rgconfigmemory.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram'.
Finding identical cells in module `\spram21x4'.
Finding identical cells in module `\rgconfigmemory'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6219 ($dff) from module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v:247$67_DATA, Q = \out).
Adding SRST signal on $procdff$6237 ($dff) from module rgconfigmemory (D = \next_state, Q = \state, rval = 1'0).
Adding EN signal on $procdff$6236 ($dff) from module rgconfigmemory (D = 21'000000000000000000000, Q = \bkcolour).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$6241 ($dffe) from module rgconfigmemory.
Adding SRST signal on $procdff$6235 ($dff) from module rgconfigmemory (D = \temp_m33, Q = \m33, rval = 16'0000000000000001).
Adding SRST signal on $procdff$6234 ($dff) from module rgconfigmemory (D = \temp_m32, Q = \m32, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6233 ($dff) from module rgconfigmemory (D = \temp_m31, Q = \m31, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6232 ($dff) from module rgconfigmemory (D = \temp_m23, Q = \m23, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6231 ($dff) from module rgconfigmemory (D = \temp_m22, Q = \m22, rval = 16'0000000000000001).
Adding SRST signal on $procdff$6230 ($dff) from module rgconfigmemory (D = \temp_m21, Q = \m21, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6229 ($dff) from module rgconfigmemory (D = \temp_m13, Q = \m13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6228 ($dff) from module rgconfigmemory (D = \temp_m12, Q = \m12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6227 ($dff) from module rgconfigmemory (D = \temp_m11, Q = \m11, rval = 16'0000000000000001).
Adding SRST signal on $procdff$6226 ($dff) from module rgconfigmemory (D = \temp_origz, Q = \origz, rval = 28'0000000000000000000000000000).
Adding SRST signal on $procdff$6225 ($dff) from module rgconfigmemory (D = \temp_origy, Q = \origy, rval = 28'0000000000000000000000000000).
Adding SRST signal on $procdff$6224 ($dff) from module rgconfigmemory (D = \temp_origx, Q = \origx, rval = 28'0000000000000000000000000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
Finding unused cells or wires in module \spram21x4..
Finding unused cells or wires in module \rgconfigmemory..
Removed 153 unused cells and 3008 unused wires.
<suppressed ~157 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
Optimizing module rgconfigmemory.
Optimizing module spram21x4.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rgconfigmemory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram21x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
  Optimizing cells in module \rgconfigmemory.
    New ctrl vector for $pmux cell $procmux$1768: $auto$opt_reduce.cc:134:opt_mux$6255
  Optimizing cells in module \rgconfigmemory.
  Optimizing cells in module \spram21x4.
Performed a total of 1 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram'.
Finding identical cells in module `\rgconfigmemory'.
Finding identical cells in module `\spram21x4'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
Finding unused cells or wires in module \rgconfigmemory..
Finding unused cells or wires in module \spram21x4..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
Optimizing module rgconfigmemory.
<suppressed ~2 debug messages>
Optimizing module spram21x4.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rgconfigmemory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram21x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
  Optimizing cells in module \rgconfigmemory.
  Optimizing cells in module \spram21x4.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram'.
Finding identical cells in module `\rgconfigmemory'.
Finding identical cells in module `\spram21x4'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
Finding unused cells or wires in module \rgconfigmemory..
Finding unused cells or wires in module \spram21x4..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
Optimizing module rgconfigmemory.
Optimizing module spram21x4.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rgconfigmemory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram21x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
  Optimizing cells in module \rgconfigmemory.
  Optimizing cells in module \spram21x4.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram'.
Finding identical cells in module `\rgconfigmemory'.
Finding identical cells in module `\spram21x4'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram..
Finding unused cells or wires in module \rgconfigmemory..
Finding unused cells or wires in module \spram21x4..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram.
Optimizing module rgconfigmemory.
Optimizing module spram21x4.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            123
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               1
   Number of memory bits:          168
   Number of processes:              0
   Number of cells:                  6
     $dffe                          21
     $mux                           30

=== rgconfigmemory ===

   Number of wires:                594
   Number of wire bits:           1096
   Number of public wires:          35
   Number of public wire bits:     537
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                588
     $and                          443
     $dlatch                       228
     $eq                            52
     $logic_and                     12
     $mux                            2
     $not                           13
     $pmux                           1
     $reduce_or                    156
     $sdff                         229

=== spram21x4 ===

   Number of wires:                  5
   Number of wire bits:             52
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            8

=== design hierarchy ===

   rgconfigmemory                    1
     spram21x4                       0
       $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram      0

   Number of wires:                594
   Number of wire bits:           1096
   Number of public wires:          35
   Number of public wire bits:     537
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                588
     $and                          443
     $dlatch                       228
     $eq                            52
     $logic_and                     12
     $mux                            2
     $not                           13
     $pmux                           1
     $reduce_or                    156
     $sdff                         229

End of script. Logfile hash: 7f57432bcf, CPU: user 0.57s system 0.00s, MEM: 26.60 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 6x opt_expr (0 sec), 17% 1x proc_dlatch (0 sec), ...
