digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002290" [label="(Call,op->operands[1].regs[0] % 6)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1003220" [label="(MethodReturn,static int)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002174" [label="(Call,a->bits)"];
"1002290" [label="(Call,op->operands[1].regs[0] % 6)"];
"1002291" [label="(Call,op->operands[1].regs[0])"];
"1002182" [label="(Identifier,op)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002177" [label="(Literal,64)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002300" [label="(Literal,6)"];
"1002288" [label="(Call,SEG_REG_PREFIXES[op->operands[1].regs[0] % 6])"];
"1002358" [label="(Call,a->bits == 64)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002290" -> "1002288"  [label="AST: "];
"1002290" -> "1002300"  [label="CFG: "];
"1002291" -> "1002290"  [label="AST: "];
"1002300" -> "1002290"  [label="AST: "];
"1002288" -> "1002290"  [label="CFG: "];
"1002290" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003220"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003220"  [label="DDG: a->bits"];
"1002173" -> "1002358"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: X86R_UNDEFINED"];
}
