

================================================================
== Vivado HLS Report for 'AES_Encrypt'
================================================================
* Date:           Wed Nov 20 22:18:38 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        aes_full
* Solution:       full
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.10|      4.10|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2047|  2667|  2048|  2668|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+-----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+-----------+-----------+-----------+------+----------+
        |- memcpy..iv          |    17|    17|          3|          1|          1|    16|    yes   |
        |- Loop 2              |    48|    48|          3|          -|          -|    16|    no    |
        |- L_rounds            |  1910|  2530| 191 ~ 253 |          -|          -|    10|    no    |
        | + L_rounds.1         |    80|    80|          5|          -|          -|    16|    no    |
        | + L_rounds.2         |    48|    48|          3|          -|          -|    16|    no    |
        |- Loop 4              |    48|    48|          3|          -|          -|    16|    no    |
        |- memcpy.ciphertext.  |    17|    17|          3|          1|          1|    16|    yes   |
        +----------------------+------+------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1: II = 1, D = 3, States = { 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond_i1)
	9  / (exitcond_i1)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	21  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / (!exitcond_i3)
	15  / (exitcond_i3)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true
15 --> 
	16  / (!tmp_21)
	17  / (tmp_21)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!exitcond_i2)
	9  / (exitcond_i2)
19 --> 
	20  / true
20 --> 
	18  / true
21 --> 
	22  / (!exitcond_i)
	24  / (exitcond_i)
22 --> 
	23  / true
23 --> 
	21  / true
24 --> 
	27  / (exitcond8)
	25  / (!exitcond8)
25 --> 
	26  / true
26 --> 
	24  / true
27 --> 
* FSM state operations: 

 <State 1>: 4.10ns
ST_1: state [1/1] 0.00ns
:6  %state = alloca [16 x i8], align 16

ST_1: iv_rd_req [2/2] 4.10ns
:15  %iv_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i8P(i8* %iv, i32 16)


 <State 2>: 4.10ns
ST_2: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %newState) nounwind, !map !7

ST_2: stg_31 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([176 x i8]* %expandedKey) nounwind, !map !13

ST_2: stg_32 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %Nr) nounwind, !map !19

ST_2: stg_33 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ciphertext), !map !25

ST_2: stg_34 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %iv), !map !29

ST_2: stg_35 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @AES_Encrypt_str) nounwind

ST_2: empty [1/1] 0.00ns
:7  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %newState, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_37 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %newState, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: empty_9 [1/1] 0.00ns
:9  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([176 x i8]* %expandedKey, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_39 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface([176 x i8]* %expandedKey, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_40 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i16 %Nr, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: stg_41 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i8* %ciphertext, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_2: stg_42 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %iv, [7 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

ST_2: stg_43 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

ST_2: iv_rd_req [1/2] 4.10ns
:15  %iv_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i8P(i8* %iv, i32 16)

ST_2: stg_45 [1/1] 1.31ns
:16  br label %burst.rd.header


 <State 3>: 3.15ns
ST_3: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i5 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_3: exitcond1 [1/1] 1.84ns
burst.rd.header:1  %exitcond1 = icmp eq i5 %indvar, -16

ST_3: indvar_next [1/1] 1.50ns
burst.rd.header:2  %indvar_next = add i5 %indvar, 1

ST_3: stg_49 [1/1] 1.31ns
burst.rd.header:3  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body


 <State 4>: 4.10ns
ST_4: iv_read [1/1] 4.10ns
burst.rd.body:5  %iv_read = call i8 @_ssdm_op_Read.ap_bus.i8P(i8* %iv)


 <State 5>: 2.39ns
ST_5: empty_10 [1/1] 0.00ns
burst.rd.body:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_5: burstread_rbegin [1/1] 0.00ns
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_5: stg_53 [1/1] 0.00ns
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

ST_5: stg_54 [1/1] 0.00ns
burst.rd.body:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @memcpy_OC_OC_iv_str)

ST_5: tmp_s [1/1] 0.00ns
burst.rd.body:4  %tmp_s = zext i5 %indvar to i64

ST_5: state_addr [1/1] 0.00ns
burst.rd.body:6  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_s

ST_5: stg_57 [1/1] 2.39ns
burst.rd.body:7  store i8 %iv_read, i8* %state_addr, align 1

ST_5: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_5: stg_59 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 6>: 3.15ns
ST_6: i_0_i1 [1/1] 0.00ns
burst.rd.end:0  %i_0_i1 = phi i5 [ %i, %1 ], [ 0, %burst.rd.header ]

ST_6: exitcond_i1 [1/1] 1.84ns
burst.rd.end:1  %exitcond_i1 = icmp eq i5 %i_0_i1, -16

ST_6: empty_11 [1/1] 0.00ns
burst.rd.end:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_6: i [1/1] 1.50ns
burst.rd.end:3  %i = add i5 %i_0_i1, 1

ST_6: stg_64 [1/1] 1.31ns
burst.rd.end:4  br i1 %exitcond_i1, label %AddRoundKey.exit18, label %1

ST_6: tmp_17 [1/1] 0.00ns
:0  %tmp_17 = zext i5 %i_0_i1 to i64

ST_6: expandedKey_addr [1/1] 0.00ns
:1  %expandedKey_addr = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %tmp_17

ST_6: expandedKey_load [2/2] 2.39ns
:2  %expandedKey_load = load i8* %expandedKey_addr, align 1

ST_6: state_addr_31 [1/1] 0.00ns
:3  %state_addr_31 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_17

ST_6: state_load [2/2] 2.39ns
:4  %state_load = load i8* %state_addr_31, align 1


 <State 7>: 3.54ns
ST_7: expandedKey_load [1/2] 2.39ns
:2  %expandedKey_load = load i8* %expandedKey_addr, align 1

ST_7: state_load [1/2] 2.39ns
:4  %state_load = load i8* %state_addr_31, align 1

ST_7: tmp_18 [1/1] 1.15ns
:5  %tmp_18 = xor i8 %state_load, %expandedKey_load


 <State 8>: 2.39ns
ST_8: stg_73 [1/1] 2.39ns
:6  store i8 %tmp_18, i8* %state_addr_31, align 1

ST_8: stg_74 [1/1] 0.00ns
:7  br label %burst.rd.end


 <State 9>: 3.10ns
ST_9: i4 [1/1] 0.00ns
AddRoundKey.exit18:0  %i4 = phi i4 [ %i_5, %AddRoundKey.exit15 ], [ 0, %burst.rd.end ]

ST_9: exitcond [1/1] 1.79ns
AddRoundKey.exit18:1  %exitcond = icmp eq i4 %i4, -6

ST_9: empty_12 [1/1] 0.00ns
AddRoundKey.exit18:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_9: i_5 [1/1] 0.70ns
AddRoundKey.exit18:3  %i_5 = add i4 %i4, 1

ST_9: stg_79 [1/1] 1.31ns
AddRoundKey.exit18:4  br i1 %exitcond, label %.preheader, label %2

ST_9: stg_80 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind

ST_9: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6) nounwind

ST_9: stg_82 [1/1] 1.31ns
:2  br label %3


 <State 10>: 2.99ns
ST_10: i_i [1/1] 0.00ns
:0  %i_i = phi i5 [ 0, %2 ], [ %i_4, %4 ]

ST_10: exitcond_i3 [1/1] 1.84ns
:1  %exitcond_i3 = icmp eq i5 %i_i, -16

ST_10: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_10: i_4 [1/1] 1.50ns
:3  %i_4 = add i5 %i_i, 1

ST_10: stg_87 [1/1] 0.00ns
:4  br i1 %exitcond_i3, label %SubBytes.exit, label %4

ST_10: tmp_i [1/1] 0.00ns
:0  %tmp_i = zext i5 %i_i to i64

ST_10: state_addr_34 [1/1] 0.00ns
:1  %state_addr_34 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_i

ST_10: state_load_32 [2/2] 2.39ns
:2  %state_load_32 = load i8* %state_addr_34, align 1

ST_10: stg_91 [2/2] 0.00ns
SubBytes.exit:0  call fastcc void @AES_Encrypt_ShiftRows([16 x i8]* %state) nounwind


 <State 11>: 2.39ns
ST_11: state_load_32 [1/2] 2.39ns
:2  %state_load_32 = load i8* %state_addr_34, align 1


 <State 12>: 2.39ns
ST_12: tmp_1_i [1/1] 0.00ns
:3  %tmp_1_i = zext i8 %state_load_32 to i64

ST_12: cipher_addr [1/1] 0.00ns
:4  %cipher_addr = getelementptr [768 x i8]* @cipher, i64 0, i64 %tmp_1_i

ST_12: cipher_load [2/2] 2.39ns
:5  %cipher_load = load i8* %cipher_addr, align 1


 <State 13>: 2.39ns
ST_13: cipher_load [1/2] 2.39ns
:5  %cipher_load = load i8* %cipher_addr, align 1


 <State 14>: 2.39ns
ST_14: stg_97 [1/1] 2.39ns
:6  store i8 %cipher_load, i8* %state_addr_34, align 1

ST_14: stg_98 [1/1] 0.00ns
:7  br label %3


 <State 15>: 1.79ns
ST_15: stg_99 [1/2] 0.00ns
SubBytes.exit:0  call fastcc void @AES_Encrypt_ShiftRows([16 x i8]* %state) nounwind

ST_15: tmp_21 [1/1] 1.79ns
SubBytes.exit:1  %tmp_21 = icmp eq i4 %i4, -7

ST_15: stg_101 [1/1] 0.00ns
SubBytes.exit:2  br i1 %tmp_21, label %._crit_edge, label %5


 <State 16>: 0.00ns
ST_16: stg_102 [2/2] 0.00ns
:0  call fastcc void @AES_Encrypt_MixColumns([16 x i8]* %state) nounwind


 <State 17>: 1.50ns
ST_17: stg_103 [1/2] 0.00ns
:0  call fastcc void @AES_Encrypt_MixColumns([16 x i8]* %state) nounwind

ST_17: stg_104 [1/1] 0.00ns
:1  br label %._crit_edge

ST_17: tmp_23 [1/1] 0.00ns
._crit_edge:0  %tmp_23 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i4, i4 0)

ST_17: tmp_24 [1/1] 1.50ns
._crit_edge:1  %tmp_24 = add i8 %tmp_23, 16

ST_17: stg_107 [1/1] 1.31ns
._crit_edge:2  br label %6


 <State 18>: 3.89ns
ST_18: i_0_i2 [1/1] 0.00ns
:0  %i_0_i2 = phi i5 [ 0, %._crit_edge ], [ %i_6, %7 ]

ST_18: exitcond_i2 [1/1] 1.84ns
:1  %exitcond_i2 = icmp eq i5 %i_0_i2, -16

ST_18: empty_14 [1/1] 0.00ns
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_18: i_6 [1/1] 1.50ns
:3  %i_6 = add i5 %i_0_i2, 1

ST_18: stg_112 [1/1] 0.00ns
:4  br i1 %exitcond_i2, label %AddRoundKey.exit15, label %7

ST_18: tmp_25 [1/1] 0.00ns
:0  %tmp_25 = zext i5 %i_0_i2 to i64

ST_18: tmp_74_cast [1/1] 0.00ns
:1  %tmp_74_cast = zext i5 %i_0_i2 to i8

ST_18: sum5 [1/1] 1.50ns
:2  %sum5 = add i8 %tmp_24, %tmp_74_cast

ST_18: sum5_cast [1/1] 0.00ns
:3  %sum5_cast = zext i8 %sum5 to i64

ST_18: expandedKey_addr_1 [1/1] 0.00ns
:4  %expandedKey_addr_1 = getelementptr [176 x i8]* %expandedKey, i64 0, i64 %sum5_cast

ST_18: expandedKey_load_1 [2/2] 2.39ns
:5  %expandedKey_load_1 = load i8* %expandedKey_addr_1, align 1

ST_18: state_addr_36 [1/1] 0.00ns
:6  %state_addr_36 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_25

ST_18: state_load_34 [2/2] 2.39ns
:7  %state_load_34 = load i8* %state_addr_36, align 1

ST_18: empty_15 [1/1] 0.00ns
AddRoundKey.exit15:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp) nounwind

ST_18: stg_122 [1/1] 0.00ns
AddRoundKey.exit15:1  br label %AddRoundKey.exit18


 <State 19>: 3.54ns
ST_19: expandedKey_load_1 [1/2] 2.39ns
:5  %expandedKey_load_1 = load i8* %expandedKey_addr_1, align 1

ST_19: state_load_34 [1/2] 2.39ns
:7  %state_load_34 = load i8* %state_addr_36, align 1

ST_19: tmp_26 [1/1] 1.15ns
:8  %tmp_26 = xor i8 %state_load_34, %expandedKey_load_1


 <State 20>: 2.39ns
ST_20: stg_126 [1/1] 2.39ns
:9  store i8 %tmp_26, i8* %state_addr_36, align 1

ST_20: stg_127 [1/1] 0.00ns
:10  br label %6


 <State 21>: 3.15ns
ST_21: i_0_i [1/1] 0.00ns
.preheader:0  %i_0_i = phi i5 [ %i_3, %8 ], [ 0, %AddRoundKey.exit18 ]

ST_21: exitcond_i [1/1] 1.84ns
.preheader:1  %exitcond_i = icmp eq i5 %i_0_i, -16

ST_21: empty_16 [1/1] 0.00ns
.preheader:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_21: i_3 [1/1] 1.50ns
.preheader:3  %i_3 = add i5 %i_0_i, 1

ST_21: stg_132 [1/1] 1.31ns
.preheader:4  br i1 %exitcond_i, label %burst.wr.header, label %8

ST_21: tmp_19 [1/1] 0.00ns
:0  %tmp_19 = zext i5 %i_0_i to i64

ST_21: newState_addr [1/1] 0.00ns
:1  %newState_addr = getelementptr [16 x i8]* %newState, i64 0, i64 %tmp_19

ST_21: newState_load [2/2] 2.39ns
:2  %newState_load = load i8* %newState_addr, align 1

ST_21: state_addr_33 [1/1] 0.00ns
:3  %state_addr_33 = getelementptr inbounds [16 x i8]* %state, i64 0, i64 %tmp_19

ST_21: state_load_31 [2/2] 2.39ns
:4  %state_load_31 = load i8* %state_addr_33, align 1


 <State 22>: 3.54ns
ST_22: newState_load [1/2] 2.39ns
:2  %newState_load = load i8* %newState_addr, align 1

ST_22: state_load_31 [1/2] 2.39ns
:4  %state_load_31 = load i8* %state_addr_33, align 1

ST_22: tmp_20 [1/1] 1.15ns
:5  %tmp_20 = xor i8 %state_load_31, %newState_load


 <State 23>: 2.39ns
ST_23: stg_141 [1/1] 2.39ns
:6  store i8 %tmp_20, i8* %state_addr_33, align 1

ST_23: stg_142 [1/1] 0.00ns
:7  br label %.preheader


 <State 24>: 2.99ns
ST_24: indvar6 [1/1] 0.00ns
burst.wr.header:0  %indvar6 = phi i5 [ %indvar_next7, %burstWrDataBB ], [ 0, %.preheader ]

ST_24: exitcond8 [1/1] 1.84ns
burst.wr.header:1  %exitcond8 = icmp eq i5 %indvar6, -16

ST_24: indvar_next7 [1/1] 1.50ns
burst.wr.header:2  %indvar_next7 = add i5 %indvar6, 1

ST_24: stg_146 [1/1] 0.00ns
burst.wr.header:3  br i1 %exitcond8, label %burst.wr.end, label %burst.wr.body

ST_24: tmp_22 [1/1] 0.00ns
burst.wr.body:4  %tmp_22 = zext i5 %indvar6 to i64

ST_24: state_addr_35 [1/1] 0.00ns
burst.wr.body:5  %state_addr_35 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_22

ST_24: state_load_33 [2/2] 2.39ns
burst.wr.body:6  %state_load_33 = load i8* %state_addr_35, align 1

ST_24: is_0iter [1/1] 1.84ns
burst.wr.body:7  %is_0iter = icmp eq i5 %indvar6, 0

ST_24: stg_151 [1/1] 0.00ns
burst.wr.body:8  br i1 %is_0iter, label %burstWrReqBB, label %burstWrDataBB


 <State 25>: 2.39ns
ST_25: state_load_33 [1/2] 2.39ns
burst.wr.body:6  %state_load_33 = load i8* %state_addr_35, align 1


 <State 26>: 4.10ns
ST_26: empty_17 [1/1] 0.00ns
burst.wr.body:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_26: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_26: stg_155 [1/1] 0.00ns
burst.wr.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

ST_26: stg_156 [1/1] 0.00ns
burst.wr.body:3  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memcpy_OC_ciphertext_OC_str)

ST_26: ciphertext_wr_req [1/1] 4.10ns
burstWrReqBB:0  %ciphertext_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.i8P(i8* %ciphertext, i32 16)

ST_26: stg_158 [1/1] 0.00ns
burstWrReqBB:1  br label %burstWrDataBB

ST_26: stg_159 [1/1] 4.10ns
burstWrDataBB:0  call void @_ssdm_op_Write.ap_bus.i8P(i8* %ciphertext, i8 %state_load_33)

ST_26: burstwrite_rend [1/1] 0.00ns
burstWrDataBB:1  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_26: stg_161 [1/1] 0.00ns
burstWrDataBB:2  br label %burst.wr.header


 <State 27>: 0.00ns
ST_27: stg_162 [1/1] 0.00ns
burst.wr.end:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.1ns, clock uncertainty: 0ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
