$date
	Sun Oct 23 09:20:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#242620
b1100 !
1"
#242622
b1100 &
b1100 %
1$
#242623
0"
#242626
b110 &
b110 %
#242630
b11 &
b11 %
#242634
b1010 &
b1010 %
#242638
b101 &
b101 %
#242642
b10000 &
b10000 %
#242646
b1000 &
b1000 %
#242650
b100 &
b100 %
#242654
b10 &
b10 %
#242658
b1 &
b1 %
1#
#242662
b0 &
0#
b0 %
0$
#1236855
b10000 !
1"
#1236858
b10000 &
b10000 %
1$
#1236859
0"
#1236862
b1000 &
b1000 %
#1236866
b100 &
b100 %
#1236870
b10 &
b10 %
#1236874
b1 &
b1 %
1#
#1236878
b0 &
0#
b0 %
0$
#2164043
b1101 !
1"
#2164046
b1101 &
b1101 %
1$
#2164047
0"
#2164050
b101000 &
b101000 %
#2164054
b10100 &
b10100 %
#2164058
b1010 &
b1010 %
#2164062
b101 &
b101 %
#2164066
b10000 &
b10000 %
#2164070
b1000 &
b1000 %
#2164074
b100 &
b100 %
#2164078
b10 &
b10 %
#2164082
b1 &
b1 %
1#
#2164086
b0 &
0#
b0 %
0$
#4500012
