WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 37 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 37 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 37 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 26471148 heartbeat IPC: 0.417169 cumulative IPC: 0.417169 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 50373161 heartbeat IPC: 0.418375 cumulative IPC: 0.417771 (Simulation time: 0 hr 5 min 12 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 74341829 heartbeat IPC: 0.417212 cumulative IPC: 0.417585 (Simulation time: 0 hr 7 min 29 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 98309977 heartbeat IPC: 0.417221 cumulative IPC: 0.417494 (Simulation time: 0 hr 9 min 45 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 122277132 heartbeat IPC: 0.417238 cumulative IPC: 0.417443 (Simulation time: 0 hr 12 min 2 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 119777089 cumulative IPC: 0.417443 (Simulation time: 0 hr 12 min 2 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 119777089 (Simulation time: 0 hr 12 min 2 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.417443 instructions: 50000002 cycles: 119777089
CPU 0 Branch Prediction Accuracy: 87.8417% MPKI: 31.1734 Average ROB Occupancy at Mispredict: 12.9165
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1623
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1085029  HIT:     195175  MISS:     889854
LLC LOAD         ACCESS:    1081355  HIT:     193313  MISS:     888042
LLC RFO          ACCESS:        302  HIT:          0  MISS:        302
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1084  HIT:       1079  MISS:          5
LLC TRANSLATION  ACCESS:       2288  HIT:        783  MISS:       1505
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 78.8382 cycles
cpu0_DTLB TOTAL       ACCESS:   13604627  HIT:   13489649  MISS:     114978
cpu0_DTLB LOAD         ACCESS:   13604627  HIT:   13489649  MISS:     114978
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.0964 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16689408  HIT:   13494282  MISS:    3195126
cpu0_L1D LOAD         ACCESS:   11821594  HIT:    8629203  MISS:    3192391
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4852406  HIT:    4852010  MISS:        396
cpu0_L1D TRANSLATION  ACCESS:      15408  HIT:      13069  MISS:       2339
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.1323 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206652  HIT:     121269  MISS:    1085383
cpu0_L2C LOAD         ACCESS:    1201424  HIT:     120069  MISS:    1081355
cpu0_L2C RFO          ACCESS:        302  HIT:          0  MISS:        302
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       2622  HIT:       1184  MISS:       1438
cpu0_L2C TRANSLATION  ACCESS:       2304  HIT:         16  MISS:       2288
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 85.429 cycles
cpu0_STLB TOTAL       ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB LOAD         ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 232.958 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     838667
  ROW_BUFFER_MISS:      51182
 AVG DBUS CONGESTED CYCLE:     3.8643
 WQ ROW_BUFFER_HIT:        572
  ROW_BUFFER_MISS:        451  FULL:          0

