{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598842583835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598842583835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 21:56:23 2020 " "Processing started: Sun Aug 30 21:56:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598842583835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1598842583835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Leccion -c Leccion --generate_symbol=D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2020_1PAO_1P_Leccion(Resuelto)P7_C5/ffxy.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Leccion -c Leccion --generate_symbol=D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2020_1PAO_1P_Leccion(Resuelto)P7_C5/ffxy.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1598842583835 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ffxy work ffxy3.vhd(11) " "VHDL Primary Unit Declaration error at ffxy3.vhd(11): primary unit \"ffxy\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ffxy3.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2020_1PAO_1P_Leccion(Resuelto)P7_C5/ffxy3.vhd" 11 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1598842588491 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ffxy ffxy4.vhd(11) " "HDL error at ffxy4.vhd(11): see declaration for object \"ffxy\"" {  } { { "ffxy4.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2020_1PAO_1P_Leccion(Resuelto)P7_C5/ffxy4.vhd" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1598842588492 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "ffxy work ffxy2.vhd(11) " "VHDL Primary Unit Declaration error at ffxy2.vhd(11): primary unit \"ffxy\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ffxy2.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2020_1PAO_1P_Leccion(Resuelto)P7_C5/ffxy2.vhd" 11 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1598842588502 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ffxy ffxy4.vhd(11) " "HDL error at ffxy4.vhd(11): see declaration for object \"ffxy\"" {  } { { "ffxy4.vhd" "" { Text "D:/FIEC/F_ESPOL/5.SISTEMAS_DIGITALES_1/3_Leccion/2020_1PAO_1P_Leccion(Resuelto)P7_C5/ffxy4.vhd" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Design Software" 0 -1 1598842588503 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 4 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598842588694 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 30 21:56:28 2020 " "Processing ended: Sun Aug 30 21:56:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598842588694 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598842588694 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598842588694 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1598842588694 ""}
