Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 16 01:13:41 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_BIN_timing_summary_routed.rpt -pb TOP_BIN_timing_summary_routed.pb -rpx TOP_BIN_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_BIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay              20          
TIMING-20  Warning   Non-clocked latch                          1           
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.560        0.000                      0                20178        0.081        0.000                      0                20178        4.500        0.000                       0                 10108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.560        0.000                      0                20178        0.081        0.000                      0                20178        4.500        0.000                       0                 10108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3506/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 0.580ns (6.144%)  route 8.861ns (93.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.861    14.629    fsm_inst/Q[1]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.124    14.753 r  fsm_inst/cell_state[0]_i_2__3505/O
                         net (fo=1, routed)           0.000    14.753    inst_grid/cell3506/next_cell_state_3455
    SLICE_X54Y6          FDRE                                         r  inst_grid/cell3506/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.669    15.091    inst_grid/cell3506/CLK
    SLICE_X54Y6          FDRE                                         r  inst_grid/cell3506/cell_state_reg[0]/C
                         clock pessimism              0.180    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X54Y6          FDRE (Setup_fdre_C_D)        0.077    15.313    inst_grid/cell3506/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -14.753    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4209/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.094ns  (logic 0.580ns (6.378%)  route 8.514ns (93.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.514    14.283    fsm_inst/Q[1]
    SLICE_X48Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.407 r  fsm_inst/cell_state[0]_i_2__3564/O
                         net (fo=1, routed)           0.000    14.407    inst_grid/cell4209/next_cell_state_3514
    SLICE_X48Y10         FDRE                                         r  inst_grid/cell4209/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.676    15.098    inst_grid/cell4209/CLK
    SLICE_X48Y10         FDRE                                         r  inst_grid/cell4209/cell_state_reg[0]/C
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)        0.029    15.272    inst_grid/cell4209/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.407    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4309/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 0.580ns (6.384%)  route 8.505ns (93.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.505    14.273    fsm_inst/Q[1]
    SLICE_X49Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.397 r  fsm_inst/cell_state[0]_i_2__3359/O
                         net (fo=1, routed)           0.000    14.397    inst_grid/cell4309/next_cell_state_3309
    SLICE_X49Y10         FDRE                                         r  inst_grid/cell4309/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.676    15.098    inst_grid/cell4309/CLK
    SLICE_X49Y10         FDRE                                         r  inst_grid/cell4309/cell_state_reg[0]/C
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.029    15.272    inst_grid/cell4309/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.397    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2705/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 0.580ns (6.435%)  route 8.434ns (93.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.434    14.202    fsm_inst/Q[1]
    SLICE_X63Y6          LUT5 (Prop_lut5_I1_O)        0.124    14.326 r  fsm_inst/cell_state[0]_i_2__2704/O
                         net (fo=1, routed)           0.000    14.326    inst_grid/cell2705/next_cell_state_2654
    SLICE_X63Y6          FDRE                                         r  inst_grid/cell2705/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.676    15.098    inst_grid/cell2705/CLK
    SLICE_X63Y6          FDRE                                         r  inst_grid/cell2705/cell_state_reg[0]/C
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X63Y6          FDRE (Setup_fdre_C_D)        0.029    15.272    inst_grid/cell2705/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1802/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 0.580ns (6.401%)  route 8.481ns (93.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.481    14.249    fsm_inst/Q[1]
    SLICE_X72Y2          LUT5 (Prop_lut5_I1_O)        0.124    14.373 r  fsm_inst/cell_state[0]_i_2__7961/O
                         net (fo=1, routed)           0.000    14.373    inst_grid/cell1802/next_cell_state_7861
    SLICE_X72Y2          FDRE                                         r  inst_grid/cell1802/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.728    15.150    inst_grid/cell1802/CLK
    SLICE_X72Y2          FDRE                                         r  inst_grid/cell1802/cell_state_reg[0]/C
                         clock pessimism              0.180    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X72Y2          FDRE (Setup_fdre_C_D)        0.029    15.324    inst_grid/cell1802/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2704/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 0.580ns (6.424%)  route 8.449ns (93.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.449    14.217    fsm_inst/Q[1]
    SLICE_X62Y6          LUT5 (Prop_lut5_I1_O)        0.124    14.341 r  fsm_inst/cell_state[0]_i_2__2703/O
                         net (fo=1, routed)           0.000    14.341    inst_grid/cell2704/next_cell_state_2653
    SLICE_X62Y6          FDRE                                         r  inst_grid/cell2704/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.676    15.098    inst_grid/cell2704/CLK
    SLICE_X62Y6          FDRE                                         r  inst_grid/cell2704/cell_state_reg[0]/C
                         clock pessimism              0.180    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X62Y6          FDRE (Setup_fdre_C_D)        0.077    15.320    inst_grid/cell2704/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1300/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 0.608ns (7.114%)  route 7.938ns (92.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       7.460    13.228    fsm_inst/Q[1]
    SLICE_X78Y1          LUT4 (Prop_lut4_I0_O)        0.152    13.380 r  fsm_inst/cell_state[0]_i_1__7783/O
                         net (fo=1, routed)           0.478    13.858    inst_grid/cell1300/cell_state_reg[0]_3
    SLICE_X79Y0          FDRE                                         r  inst_grid/cell1300/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.728    15.150    inst_grid/cell1300/CLK
    SLICE_X79Y0          FDRE                                         r  inst_grid/cell1300/cell_state_reg[0]/C
                         clock pessimism              0.180    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X79Y0          FDRE (Setup_fdre_C_CE)      -0.429    14.866    inst_grid/cell1300/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4809/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 0.580ns (6.502%)  route 8.341ns (93.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.341    14.109    fsm_inst/Q[1]
    SLICE_X45Y10         LUT5 (Prop_lut5_I1_O)        0.124    14.233 r  fsm_inst/cell_state[0]_i_2__3574/O
                         net (fo=1, routed)           0.000    14.233    inst_grid/cell4809/next_cell_state_3524
    SLICE_X45Y10         FDRE                                         r  inst_grid/cell4809/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.678    15.100    inst_grid/cell4809/CLK
    SLICE_X45Y10         FDRE                                         r  inst_grid/cell4809/cell_state_reg[0]/C
                         clock pessimism              0.180    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)        0.029    15.274    inst_grid/cell4809/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2401/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 0.580ns (6.510%)  route 8.330ns (93.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.330    14.098    fsm_inst/Q[1]
    SLICE_X67Y0          LUT5 (Prop_lut5_I1_O)        0.124    14.222 r  fsm_inst/cell_state[0]_i_2__2597/O
                         net (fo=1, routed)           0.000    14.222    inst_grid/cell2401/next_cell_state_2547
    SLICE_X67Y0          FDRE                                         r  inst_grid/cell2401/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.678    15.100    inst_grid/cell2401/CLK
    SLICE_X67Y0          FDRE                                         r  inst_grid/cell2401/cell_state_reg[0]/C
                         clock pessimism              0.180    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X67Y0          FDRE (Setup_fdre_C_D)        0.029    15.274    inst_grid/cell2401/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell5012/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 0.580ns (6.518%)  route 8.319ns (93.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X3Y100         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  fsm_inst/operation_reg[1]/Q
                         net (fo=20000, routed)       8.319    14.087    fsm_inst/Q[1]
    SLICE_X44Y14         LUT5 (Prop_lut5_I1_O)        0.124    14.211 r  fsm_inst/cell_state[0]_i_2__2463/O
                         net (fo=1, routed)           0.000    14.211    inst_grid/cell5012/next_cell_state_2413
    SLICE_X44Y14         FDRE                                         r  inst_grid/cell5012/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.675    15.097    inst_grid/cell5012/CLK
    SLICE_X44Y14         FDRE                                         r  inst_grid/cell5012/cell_state_reg[0]/C
                         clock pessimism              0.180    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.029    15.271    inst_grid/cell5012/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -14.211    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_grid/cell4438/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4538/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.976%)  route 0.327ns (61.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.566     1.485    inst_grid/cell4438/CLK
    SLICE_X50Y50         FDRE                                         r  inst_grid/cell4438/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_grid/cell4438/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.327     1.977    fsm_inst/cell_state_reg[0]_9132
    SLICE_X50Y48         LUT5 (Prop_lut5_I0_O)        0.045     2.022 r  fsm_inst/cell_state[0]_i_2__3372/O
                         net (fo=1, routed)           0.000     2.022    inst_grid/cell4538/next_cell_state_3322
    SLICE_X50Y48         FDRE                                         r  inst_grid/cell4538/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.906     2.071    inst_grid/cell4538/CLK
    SLICE_X50Y48         FDRE                                         r  inst_grid/cell4538/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.820    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.120     1.940    inst_grid/cell4538/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 inst_grid/cell3924/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4024/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.142%)  route 0.266ns (58.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.622     1.542    inst_grid/cell3924/CLK
    SLICE_X52Y30         FDRE                                         r  inst_grid/cell3924/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  inst_grid/cell3924/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.266     1.949    fsm_inst/cell_state_reg[0]_11626
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.994 r  fsm_inst/cell_state[0]_i_2__3894/O
                         net (fo=1, routed)           0.000     1.994    inst_grid/cell4024/next_cell_state_3844
    SLICE_X51Y30         FDRE                                         r  inst_grid/cell4024/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.895     2.060    inst_grid/cell4024/CLK
    SLICE_X51Y30         FDRE                                         r  inst_grid/cell4024/cell_state_reg[0]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.091     1.897    inst_grid/cell4024/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 inst_grid/cell3801/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3901/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.907%)  route 0.269ns (59.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.631     1.551    inst_grid/cell3801/CLK
    SLICE_X52Y2          FDRE                                         r  inst_grid/cell3801/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.141     1.692 r  inst_grid/cell3801/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.269     1.961    fsm_inst/cell_state_reg[0]_11365
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.045     2.006 r  fsm_inst/cell_state[0]_i_2__3900/O
                         net (fo=1, routed)           0.000     2.006    inst_grid/cell3901/next_cell_state_3850
    SLICE_X51Y2          FDRE                                         r  inst_grid/cell3901/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.906     2.071    inst_grid/cell3901/CLK
    SLICE_X51Y2          FDRE                                         r  inst_grid/cell3901/cell_state_reg[0]/C
                         clock pessimism             -0.254     1.817    
    SLICE_X51Y2          FDRE (Hold_fdre_C_D)         0.091     1.908    inst_grid/cell3901/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 inst_grid/cell4655/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4755/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.802%)  route 0.270ns (59.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.554     1.473    inst_grid/cell4655/CLK
    SLICE_X52Y72         FDRE                                         r  inst_grid/cell4655/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_grid/cell4655/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.270     1.884    fsm_inst/cell_state_reg[0]_28580
    SLICE_X51Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  fsm_inst/cell_state[0]_i_2__9756/O
                         net (fo=1, routed)           0.000     1.929    inst_grid/cell4755/next_cell_state_9656
    SLICE_X51Y72         FDRE                                         r  inst_grid/cell4755/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.822     1.987    inst_grid/cell4755/CLK
    SLICE_X51Y72         FDRE                                         r  inst_grid/cell4755/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.091     1.827    inst_grid/cell4755/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 inst_grid/cell2134/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2234/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.760%)  route 0.349ns (65.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.569     1.488    inst_grid/cell2134/CLK
    SLICE_X68Y50         FDRE                                         r  inst_grid/cell2134/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  inst_grid/cell2134/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.349     1.978    fsm_inst/cell_state_reg[0]_8241
    SLICE_X68Y48         LUT5 (Prop_lut5_I0_O)        0.045     2.023 r  fsm_inst/cell_state[0]_i_2__2764/O
                         net (fo=1, routed)           0.000     2.023    inst_grid/cell2234/next_cell_state_2714
    SLICE_X68Y48         FDRE                                         r  inst_grid/cell2234/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.911     2.076    inst_grid/cell2234/CLK
    SLICE_X68Y48         FDRE                                         r  inst_grid/cell2234/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.825    
    SLICE_X68Y48         FDRE (Hold_fdre_C_D)         0.091     1.916    inst_grid/cell2234/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inst_grid/cell6677/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6777/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.816%)  route 0.281ns (60.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.569     1.488    inst_grid/cell6677/CLK
    SLICE_X39Y99         FDRE                                         r  inst_grid/cell6677/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  inst_grid/cell6677/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.281     1.910    fsm_inst/cell_state_reg[0]_25065
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.955 r  fsm_inst/cell_state[0]_i_2__8576/O
                         net (fo=1, routed)           0.000     1.955    inst_grid/cell6777/next_cell_state_8476
    SLICE_X39Y100        FDRE                                         r  inst_grid/cell6777/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.835     2.000    inst_grid/cell6777/CLK
    SLICE_X39Y100        FDRE                                         r  inst_grid/cell6777/cell_state_reg[0]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.091     1.845    inst_grid/cell6777/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 inst_grid/cell6242/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6342/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.472%)  route 0.354ns (65.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.571     1.490    inst_grid/cell6242/CLK
    SLICE_X37Y50         FDRE                                         r  inst_grid/cell6242/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_grid/cell6242/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.354     1.985    fsm_inst/cell_state_reg[0]_3754
    SLICE_X37Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.030 r  fsm_inst/cell_state[0]_i_2__1341/O
                         net (fo=1, routed)           0.000     2.030    inst_grid/cell6342/next_cell_state_1314
    SLICE_X37Y49         FDRE                                         r  inst_grid/cell6342/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.912     2.077    inst_grid/cell6342/CLK
    SLICE_X37Y49         FDRE                                         r  inst_grid/cell6342/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.826    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.917    inst_grid/cell6342/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 inst_grid/cell4638/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4738/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.996%)  route 0.361ns (66.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.566     1.485    inst_grid/cell4638/CLK
    SLICE_X51Y50         FDRE                                         r  inst_grid/cell4638/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell4638/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.361     1.987    fsm_inst/cell_state_reg[0]_11068
    SLICE_X48Y49         LUT5 (Prop_lut5_I0_O)        0.045     2.032 r  fsm_inst/cell_state[0]_i_2__3695/O
                         net (fo=1, routed)           0.000     2.032    inst_grid/cell4738/next_cell_state_3645
    SLICE_X48Y49         FDRE                                         r  inst_grid/cell4738/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.908     2.073    inst_grid/cell4738/CLK
    SLICE_X48Y49         FDRE                                         r  inst_grid/cell4738/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.822    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     1.913    inst_grid/cell4738/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_grid/cell4540/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4640/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.850%)  route 0.279ns (57.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.566     1.485    inst_grid/cell4540/CLK
    SLICE_X50Y51         FDRE                                         r  inst_grid/cell4540/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_grid/cell4540/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.279     1.928    fsm_inst/cell_state_reg[0]_10111
    SLICE_X52Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.973 r  fsm_inst/cell_state[0]_i_2__3974/O
                         net (fo=1, routed)           0.000     1.973    inst_grid/cell4640/next_cell_state_3924
    SLICE_X52Y52         FDRE                                         r  inst_grid/cell4640/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.835     2.000    inst_grid/cell4640/CLK
    SLICE_X52Y52         FDRE                                         r  inst_grid/cell4640/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.091     1.840    inst_grid/cell4640/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 inst_grid/cell5576/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell5676/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.534%)  route 0.282ns (57.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.567     1.486    inst_grid/cell5576/CLK
    SLICE_X46Y99         FDRE                                         r  inst_grid/cell5576/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  inst_grid/cell5576/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.282     1.933    fsm_inst/cell_state_reg[0]_25499
    SLICE_X47Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.978 r  fsm_inst/cell_state[0]_i_2__8622/O
                         net (fo=1, routed)           0.000     1.978    inst_grid/cell5676/next_cell_state_8522
    SLICE_X47Y100        FDRE                                         r  inst_grid/cell5676/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.832     1.997    inst_grid/cell5676/CLK
    SLICE_X47Y100        FDRE                                         r  inst_grid/cell5676/cell_state_reg[0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.091     1.842    inst_grid/cell5676/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     BTN/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     BTN/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y97     BTN/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     BTN/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     BTN/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     BTN/PB_sync_aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     BTN/PB_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     BTN/delay_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     BTN/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y97     BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     BTN/FSM_onehot_state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.338ns  (logic 1.604ns (48.038%)  route 1.735ns (51.962%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           1.735     3.214    uart_inst/uart_tx_blk/SW_IBUF[0]
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.124     3.338 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.000     3.338    uart_inst_n_0
    SLICE_X1Y100         LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.055ns  (logic 0.292ns (27.719%)  route 0.763ns (72.281%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.763     1.010    uart_inst/uart_tx_blk/SW_IBUF[0]
    SLICE_X1Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.055 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.000     1.055    uart_inst_n_0
    SLICE_X1Y100         LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/uart_tx_blk/tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 4.135ns (46.570%)  route 4.744ns (53.430%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.707     5.309    uart_inst/uart_tx_blk/CLK
    SLICE_X1Y109         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.800     6.565    uart_inst/uart_tx_blk/tx_data_reg[0]
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  uart_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.944    10.634    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.189 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    14.189    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 4.271ns (57.205%)  route 3.195ns (42.795%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.726     5.329    fsm_inst/CLK
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.419     5.748 r  fsm_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.895     6.643    fsm_inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.299     6.942 r  fsm_inst/LED_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           2.300     9.242    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.794 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.794    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 4.100ns (56.895%)  route 3.107ns (43.105%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.726     5.329    fsm_inst/CLK
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  fsm_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=19, routed)          1.043     6.828    fsm_inst/FSM_onehot_state_reg[3]_0[1]
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.124     6.952 r  fsm_inst/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     9.015    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.536 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.536    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.405ns (61.443%)  route 2.764ns (38.557%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.710     5.312    fsm_inst/CLK
    SLICE_X2Y100         FDRE                                         r  fsm_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  fsm_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.951     6.781    fsm_inst/FSM_onehot_state_reg[3]_0[0]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.150     6.931 r  fsm_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.745    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    12.482 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.482    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 4.007ns (70.418%)  route 1.683ns (29.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.717     5.320    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  LED_reg[3]/Q
                         net (fo=2, routed)           1.683     7.459    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.009 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.009    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.886ns  (logic 0.704ns (24.396%)  route 2.182ns (75.604%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.708     5.310    uart_inst/uart_tx_blk/CLK
    SLICE_X1Y108         FDRE                                         r  uart_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 f  uart_inst/uart_tx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.477     6.244    uart_inst/uart_tx_blk/state[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.124     6.368 r  uart_inst/uart_tx_blk/acc[18]_i_1/O
                         net (fo=21, routed)          1.704     8.072    uart_inst/uart_tx_blk/FSM_sequential_state_reg[0]_0[0]
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.124     8.196 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.000     8.196    uart_inst_n_0
    SLICE_X1Y100         LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.186ns (30.843%)  route 0.417ns (69.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.605     1.524    fsm_inst/CLK
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fsm_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=19, routed)          0.417     2.082    uart_inst/uart_tx_blk/LED_reg[3][1]
    SLICE_X1Y100         LUT5 (Prop_lut5_I1_O)        0.045     2.127 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.000     2.127    uart_inst_n_0
    SLICE_X1Y100         LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.392ns (80.647%)  route 0.334ns (19.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  LED_reg[3]/Q
                         net (fo=2, routed)           0.334     1.993    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.245 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.245    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.430ns (63.637%)  route 0.817ns (36.363%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.599     1.518    fsm_inst/CLK
    SLICE_X2Y100         FDRE                                         r  fsm_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  fsm_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.309     1.991    fsm_inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     2.036 r  fsm_inst/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.508     2.545    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.766 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.766    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.487ns (64.701%)  route 0.811ns (35.299%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.605     1.524    fsm_inst/CLK
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fsm_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=19, routed)          0.417     2.082    fsm_inst/FSM_onehot_state_reg[3]_0[1]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.048     2.130 r  fsm_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.525    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     3.823 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.823    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.439ns (60.008%)  route 0.959ns (39.992%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.605     1.524    fsm_inst/CLK
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  fsm_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.340     2.006    fsm_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.051 r  fsm_inst/LED_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.619     2.670    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.923 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.923    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.893ns  (logic 1.442ns (49.837%)  route 1.451ns (50.163%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.597     1.516    uart_inst/uart_tx_blk/CLK
    SLICE_X0Y108         FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  uart_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=3, routed)           0.065     1.722    uart_inst/uart_tx_blk/counter[1]
    SLICE_X1Y108         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  uart_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.386     3.154    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.410 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     4.410    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         10088 Endpoints
Min Delay         10088 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1201/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.204ns  (logic 1.631ns (12.352%)  route 11.573ns (87.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.194    13.204    inst_grid/cell1201/cell_state_reg[0]_2
    SLICE_X79Y1          FDRE                                         r  inst_grid/cell1201/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.728     5.150    inst_grid/cell1201/CLK
    SLICE_X79Y1          FDRE                                         r  inst_grid/cell1201/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1202/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.204ns  (logic 1.631ns (12.352%)  route 11.573ns (87.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.194    13.204    inst_grid/cell1202/cell_state_reg[0]_3
    SLICE_X78Y1          FDRE                                         r  inst_grid/cell1202/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.728     5.150    inst_grid/cell1202/CLK
    SLICE_X78Y1          FDRE                                         r  inst_grid/cell1202/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1401/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.193ns  (logic 1.631ns (12.363%)  route 11.562ns (87.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.182    13.193    inst_grid/cell1401/cell_state_reg[0]_2
    SLICE_X81Y2          FDRE                                         r  inst_grid/cell1401/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.728     5.150    inst_grid/cell1401/CLK
    SLICE_X81Y2          FDRE                                         r  inst_grid/cell1401/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell901/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.193ns  (logic 1.631ns (12.363%)  route 11.562ns (87.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.182    13.193    inst_grid/cell901/cell_state_reg[0]_2
    SLICE_X80Y2          FDRE                                         r  inst_grid/cell901/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.728     5.150    inst_grid/cell901/CLK
    SLICE_X80Y2          FDRE                                         r  inst_grid/cell901/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell602/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.068ns  (logic 1.631ns (12.481%)  route 11.437ns (87.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.057    13.068    inst_grid/cell602/cell_state_reg[0]_3
    SLICE_X79Y5          FDRE                                         r  inst_grid/cell602/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.727     5.149    inst_grid/cell602/CLK
    SLICE_X79Y5          FDRE                                         r  inst_grid/cell602/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell702/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.068ns  (logic 1.631ns (12.481%)  route 11.437ns (87.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.057    13.068    inst_grid/cell702/cell_state_reg[0]_3
    SLICE_X78Y5          FDRE                                         r  inst_grid/cell702/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.727     5.149    inst_grid/cell702/CLK
    SLICE_X78Y5          FDRE                                         r  inst_grid/cell702/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1002/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.057ns  (logic 1.631ns (12.492%)  route 11.426ns (87.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.046    13.057    inst_grid/cell1002/cell_state_reg[0]_3
    SLICE_X77Y3          FDRE                                         r  inst_grid/cell1002/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.726     5.148    inst_grid/cell1002/CLK
    SLICE_X77Y3          FDRE                                         r  inst_grid/cell1002/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1103/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.057ns  (logic 1.631ns (12.492%)  route 11.426ns (87.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.046    13.057    inst_grid/cell1103/cell_state_reg[0]_3
    SLICE_X76Y3          FDRE                                         r  inst_grid/cell1103/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.726     5.148    inst_grid/cell1103/CLK
    SLICE_X76Y3          FDRE                                         r  inst_grid/cell1103/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1402/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.048ns  (logic 1.631ns (12.500%)  route 11.417ns (87.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.038    13.048    inst_grid/cell1402/cell_state_reg[0]_3
    SLICE_X74Y2          FDRE                                         r  inst_grid/cell1402/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.727     5.149    inst_grid/cell1402/CLK
    SLICE_X74Y2          FDRE                                         r  inst_grid/cell1402/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1503/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.048ns  (logic 1.631ns (12.500%)  route 11.417ns (87.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.379     2.886    inst_grid/cell1/CPU_RESETN_IBUF
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.124     3.010 r  inst_grid/cell1/cell_state[0]_i_1__8048/O
                         net (fo=10049, routed)      10.038    13.048    inst_grid/cell1503/cell_state_reg[0]_3
    SLICE_X75Y2          FDRE                                         r  inst_grid/cell1503/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       1.727     5.149    inst_grid/cell1503/CLK
    SLICE_X75Y2          FDRE                                         r  inst_grid/cell1503/cell_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.225ns (34.425%)  route 0.429ns (65.575%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y100         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  trigger_reg/Q
                         net (fo=4, routed)           0.429     0.654    trigger
    SLICE_X0Y83          FDRE                                         r  LED_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  LED_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm_inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.292ns (39.666%)  route 0.445ns (60.334%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.445     0.692    fsm_inst/SW_IBUF[1]
    SLICE_X0Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.737 r  fsm_inst/FSM_onehot_state[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.737    fsm_inst/FSM_onehot_state[4]_i_1__1_n_0
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.878     2.043    fsm_inst/CLK
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            BTN/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.244ns (32.733%)  route 0.502ns (67.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.502     0.747    BTN/BTNC_IBUF
    SLICE_X0Y92          FDRE                                         r  BTN/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.876     2.041    BTN/CLK
    SLICE_X0Y92          FDRE                                         r  BTN/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.290ns (35.547%)  route 0.527ns (64.453%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.527     0.772    fsm_inst/SW_IBUF[0]
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.045     0.817 r  fsm_inst/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.817    fsm_inst/FSM_onehot_state[2]_i_1__1_n_0
    SLICE_X2Y100         FDRE                                         r  fsm_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.872     2.037    fsm_inst/CLK
    SLICE_X2Y100         FDRE                                         r  fsm_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_inst/uart_tx_blk/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.315ns (37.916%)  route 0.516ns (62.084%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y100         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  trigger_reg/Q
                         net (fo=4, routed)           0.307     0.532    fsm_inst/trigger
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.577 r  fsm_inst/tx_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.209     0.786    uart_inst/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I0_O)        0.045     0.831 r  uart_inst/uart_tx_blk/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.831    uart_inst/uart_tx_blk/state_next[0]
    SLICE_X1Y108         FDRE                                         r  uart_inst/uart_tx_blk/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.870     2.035    uart_inst/uart_tx_blk/CLK
    SLICE_X1Y108         FDRE                                         r  uart_inst/uart_tx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_inst/uart_tx_blk/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.270ns (31.932%)  route 0.576ns (68.068%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y100         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  trigger_reg/Q
                         net (fo=4, routed)           0.307     0.532    fsm_inst/trigger
    SLICE_X1Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.577 r  fsm_inst/tx_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.269     0.846    uart_inst/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X1Y109         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.870     2.035    uart_inst/uart_tx_blk/CLK
    SLICE_X1Y109         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm_inst/operation_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.290ns (33.574%)  route 0.575ns (66.426%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.458     0.704    fsm_inst/SW_IBUF[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.045     0.749 r  fsm_inst/FSM_onehot_state[5]_i_1/O
                         net (fo=2, routed)           0.116     0.865    fsm_inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  fsm_inst/operation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.878     2.043    fsm_inst/CLK
    SLICE_X1Y99          FDRE                                         r  fsm_inst/operation_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.290ns (32.383%)  route 0.606ns (67.617%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.606     0.852    fsm_inst/SW_IBUF[0]
    SLICE_X0Y100         LUT6 (Prop_lut6_I4_O)        0.045     0.897 r  fsm_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.897    fsm_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X0Y100         FDSE                                         r  fsm_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.872     2.037    fsm_inst/CLK
    SLICE_X0Y100         FDSE                                         r  fsm_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.315ns (34.115%)  route 0.608ns (65.885%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y100         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 f  trigger_reg/Q
                         net (fo=4, routed)           0.436     0.661    fsm_inst/trigger
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.045     0.706 f  fsm_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.172     0.878    fsm_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.045     0.923 r  fsm_inst/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.923    fsm_inst/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X2Y100         FDRE                                         r  fsm_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.872     2.037    fsm_inst/CLK
    SLICE_X2Y100         FDRE                                         r  fsm_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            fsm_inst/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.290ns (31.190%)  route 0.641ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.458     0.704    fsm_inst/SW_IBUF[0]
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.045     0.749 r  fsm_inst/FSM_onehot_state[5]_i_1/O
                         net (fo=2, routed)           0.182     0.931    fsm_inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=10107, routed)       0.878     2.043    fsm_inst/CLK
    SLICE_X0Y99          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[5]/C





