

================================================================
== Vivado HLS Report for 'neural_network'
================================================================
* Date:           Sun Apr  1 01:10:31 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                               |                     |  Latency  |  Interval | Pipeline|
        |            Instance           |        Module       | min | max | min | max |   Type  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_multiply_accumulate_fu_10  |multiply_accumulate  |   39|   39|   39|   39|   none  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     700|    605|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|     516|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|    1216|    635|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+-----+-----+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+---------------------+---------+-------+-----+-----+
    |grp_multiply_accumulate_fu_10  |multiply_accumulate  |        0|      1|  700|  605|
    +-------------------------------+---------------------+---------+-------+-----+-----+
    |Total                          |                     |        0|      1|  700|  605|
    +-------------------------------+---------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |cr_m_cr_V  |   9|          2|  512|       1024|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          6|  513|       1028|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+-----+----+-----+-----------+
    |                      Name                     |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                      |    3|   0|    3|          0|
    |ap_reg_grp_multiply_accumulate_fu_10_ap_start  |    1|   0|    1|          0|
    |cr_m_cr_V                                      |  512|   0|  512|          0|
    +-----------------------------------------------+-----+----+-----+-----------+
    |Total                                          |  516|   0|  516|          0|
    +-----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+----------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------+-----+-----+------------+----------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | neural_network | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | neural_network | return value |
|ap_start  |  in |    1| ap_ctrl_hs | neural_network | return value |
|ap_done   | out |    1| ap_ctrl_hs | neural_network | return value |
|ap_idle   | out |    1| ap_ctrl_hs | neural_network | return value |
|ap_ready  | out |    1| ap_ctrl_hs | neural_network | return value |
+----------+-----+-----+------------+----------------+--------------+

