-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_atan2_generic_float_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    y_in : IN STD_LOGIC_VECTOR (31 downto 0);
    x_in : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of qpsk_hls_top_atan2_generic_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv39_6487ED5111 : STD_LOGIC_VECTOR (38 downto 0) := "110010010000111111011010101000100010001";
    constant ap_const_lv39_3B58CE0AC3 : STD_LOGIC_VECTOR (38 downto 0) := "011101101011000110011100000101011000011";
    constant ap_const_lv39_1F5B75F92D : STD_LOGIC_VECTOR (38 downto 0) := "001111101011011011101011111100100101101";
    constant ap_const_lv39_FEADD4D56 : STD_LOGIC_VECTOR (38 downto 0) := "000111111101010110111010100110101010110";
    constant ap_const_lv39_7FD56EDCB : STD_LOGIC_VECTOR (38 downto 0) := "000011111111101010101101110110111001011";
    constant ap_const_lv39_3FFAAB775 : STD_LOGIC_VECTOR (38 downto 0) := "000001111111111101010101011011101110101";
    constant ap_const_lv39_1FFF555BC : STD_LOGIC_VECTOR (38 downto 0) := "000000111111111111101010101010110111100";
    constant ap_const_lv39_FFFEAAAE : STD_LOGIC_VECTOR (38 downto 0) := "000000011111111111111101010101010101110";
    constant ap_const_lv39_7FFFD555 : STD_LOGIC_VECTOR (38 downto 0) := "000000001111111111111111101010101010101";
    constant ap_const_lv39_3FFFFAAB : STD_LOGIC_VECTOR (38 downto 0) := "000000000111111111111111111101010101011";
    constant ap_const_lv39_1FFFFF55 : STD_LOGIC_VECTOR (38 downto 0) := "000000000011111111111111111111101010101";
    constant ap_const_lv39_FFFFFEB : STD_LOGIC_VECTOR (38 downto 0) := "000000000001111111111111111111111101011";
    constant ap_const_lv39_7FFFFFD : STD_LOGIC_VECTOR (38 downto 0) := "000000000000111111111111111111111111101";
    constant ap_const_lv39_4000000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000100000000000000000000000000";
    constant ap_const_lv39_2000000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000010000000000000000000000000";
    constant ap_const_lv39_1000000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000001000000000000000000000000";
    constant ap_const_lv39_800000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000100000000000000000000000";
    constant ap_const_lv39_400000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000010000000000000000000000";
    constant ap_const_lv39_200000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000001000000000000000000000";
    constant ap_const_lv39_100000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000100000000000000000000";
    constant ap_const_lv39_80000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000010000000000000000000";
    constant ap_const_lv39_40000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000001000000000000000000";
    constant ap_const_lv39_20000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000100000000000000000";
    constant ap_const_lv39_10000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000010000000000000000";
    constant ap_const_lv39_8000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000001000000000000000";
    constant ap_const_lv39_4000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000100000000000000";
    constant ap_const_lv39_2000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000010000000000000";
    constant ap_const_lv39_1000 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000001000000000000";
    constant ap_const_lv39_800 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000100000000000";
    constant ap_const_lv39_400 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000010000000000";
    constant ap_const_lv39_200 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000001000000000";
    constant ap_const_lv39_100 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000100000000";
    constant ap_const_lv39_80 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000010000000";
    constant ap_const_lv39_40 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000001000000";
    constant ap_const_lv39_20 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000100000";
    constant ap_const_lv39_10 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000010000";
    constant ap_const_lv39_8 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000001000";
    constant ap_const_lv39_4 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000100";
    constant ap_const_lv39_2 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000010";
    constant ap_const_lv39_1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv40_FFFFFFFFFF : STD_LOGIC_VECTOR (39 downto 0) := "1111111111111111111111111111111111111111";
    constant ap_const_lv40_1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1026_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1026_reg_3474_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1018_reg_3478_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_115_fu_1358_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Result_115_reg_3482 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_41_fu_1422_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_41_reg_3487 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_84_reg_3493 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_reg_3499_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln_reg_3504 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_1_reg_3509 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_85_fu_1463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_reg_3514 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_1_reg_3519_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_reg_3525 : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln1340_1_reg_3530 : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_3_reg_3535 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_2_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_2_reg_3540_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_2_reg_3546 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_7_reg_3551 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_87_reg_3556 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_4_reg_3562 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_3_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_3_reg_3567_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_9_reg_3572 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_s_reg_3577 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_88_reg_3582 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_6_reg_3588 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln1340_7_reg_3593 : STD_LOGIC_VECTOR (38 downto 0);
    signal xor_ln182_4_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_4_reg_3598_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_11_reg_3603 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_12_reg_3608 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_89_fu_1630_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_reg_3613 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_5_reg_3618_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_8_reg_3624 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln1340_9_reg_3629 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_14_reg_3634 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_6_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_6_reg_3639_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_s_reg_3645 : STD_LOGIC_VECTOR (36 downto 0);
    signal trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_18_reg_3650 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_91_reg_3655 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_11_reg_3661 : STD_LOGIC_VECTOR (35 downto 0);
    signal xor_ln182_7_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_7_reg_3666_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_20_reg_3671 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_21_reg_3676 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_92_reg_3681 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_13_reg_3687 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln1340_14_reg_3692 : STD_LOGIC_VECTOR (34 downto 0);
    signal xor_ln182_8_fu_1787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_8_reg_3697_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_23_reg_3702 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_24_reg_3707 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_93_fu_1801_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_reg_3712 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_9_reg_3717_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_15_reg_3723 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln1340_16_reg_3728 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_26_reg_3733 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_10_fu_1852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_10_reg_3738_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_17_reg_3744 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_30_reg_3749 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_95_reg_3754 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_19_reg_3760 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln182_11_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_reg_3765 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_reg_3765_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_reg_3765_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_reg_3765_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_reg_3765_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_reg_3765_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_11_reg_3765_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_32_reg_3770 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_33_reg_3775 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_96_reg_3780 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_21_reg_3786 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1340_22_reg_3791 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln182_12_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3796 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3796_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3796_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3796_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3796_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3796_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_12_reg_3796_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_35_reg_3801 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_36_reg_3806 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_97_fu_1972_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_reg_3811 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_fu_1980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_reg_3816_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_reg_3816_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_reg_3816_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_reg_3816_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_reg_3816_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_13_reg_3816_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_23_reg_3822 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln1340_24_reg_3827 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_5_reg_3832 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_38_reg_3837 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_14_fu_2023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_reg_3842 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_reg_3842_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_reg_3842_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_reg_3842_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_reg_3842_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_reg_3842_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_14_reg_3842_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_25_reg_3848 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_42_reg_3853 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_99_reg_3858 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_27_reg_3864 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_1292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_reg_3869 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_10_reg_3874 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_15_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_15_reg_3879 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_15_reg_3879_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_15_reg_3879_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_15_reg_3879_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_15_reg_3879_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_15_reg_3879_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_44_reg_3884 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_45_reg_3889 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_100_reg_3894 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_29_reg_3900 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1340_30_reg_3905 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_16_reg_3910 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_16_fu_2129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_16_reg_3915 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_16_reg_3915_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_16_reg_3915_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_16_reg_3915_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_16_reg_3915_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_16_reg_3915_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_47_reg_3920 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_48_reg_3925 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_101_fu_2143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_reg_3930 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_reg_3935 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_reg_3935_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_reg_3935_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_reg_3935_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_reg_3935_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_17_reg_3935_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_31_reg_3941 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1340_32_reg_3946 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_22_reg_3951 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_50_reg_3956 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_18_fu_2194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_18_reg_3961 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_18_reg_3961_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_18_reg_3961_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_18_reg_3961_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_18_reg_3961_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_18_reg_3961_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_33_reg_3967 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_54_reg_3972 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_103_reg_3977 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_35_reg_3983 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_28_reg_3988 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_19_fu_2247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_19_reg_3993 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_19_reg_3993_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_19_reg_3993_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_19_reg_3993_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_19_reg_3993_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_56_reg_3998 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_57_reg_4003 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_104_reg_4008 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_37_reg_4014 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln1340_38_reg_4019 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_34_reg_4024 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_20_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_20_reg_4029 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_20_reg_4029_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_20_reg_4029_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_20_reg_4029_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_20_reg_4029_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_59_reg_4034 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_60_reg_4039 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_105_fu_2314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_reg_4044 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_21_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_21_reg_4049 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_21_reg_4049_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_21_reg_4049_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_21_reg_4049_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_21_reg_4049_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_39_reg_4055 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1340_40_reg_4060 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_40_reg_4065 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_62_reg_4070 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_22_fu_2365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_22_reg_4075 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_22_reg_4075_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_22_reg_4075_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_22_reg_4075_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_22_reg_4075_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_41_reg_4081 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_66_reg_4086 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_107_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_43_reg_4097 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_46_reg_4102 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_23_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_23_reg_4107 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_23_reg_4107_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_23_reg_4107_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_23_reg_4107_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_68_reg_4112 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_69_reg_4117 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_108_reg_4122 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_45_reg_4128 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln1340_46_reg_4133 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_52_reg_4138 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_24_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_24_reg_4143 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_24_reg_4143_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_24_reg_4143_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_24_reg_4143_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_71_reg_4148 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_72_reg_4153 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_109_fu_2485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_reg_4158 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_25_fu_2493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_25_reg_4163 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_25_reg_4163_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_25_reg_4163_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_25_reg_4163_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_47_reg_4169 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln1340_48_reg_4174 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_58_reg_4179 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_74_reg_4184 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_26_fu_2536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_26_reg_4189 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_26_reg_4189_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_26_reg_4189_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_26_reg_4189_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_49_reg_4195 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_78_reg_4200 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_111_reg_4205 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_51_reg_4211 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_64_reg_4216 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_27_fu_2589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_27_reg_4221 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_27_reg_4221_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_27_reg_4221_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_80_reg_4226 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_81_reg_4231 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_112_reg_4236 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_53_reg_4242 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1340_54_reg_4247 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_70_reg_4252 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_28_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_28_reg_4257 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_28_reg_4257_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_28_reg_4257_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_83_reg_4262 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_84_reg_4267 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_113_fu_2656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_reg_4272 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_29_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_29_reg_4277 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_29_reg_4277_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_29_reg_4277_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_55_reg_4283 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1340_56_reg_4288 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_76_reg_4293 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_86_reg_4298 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_30_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_30_reg_4303 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_30_reg_4303_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_30_reg_4303_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_57_reg_4309 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_90_reg_4314 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_115_reg_4319 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_59_reg_4325 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_82_reg_4330 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_31_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_31_reg_4335 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_31_reg_4335_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_92_reg_4340 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_93_reg_4345 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_116_reg_4350 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_61_reg_4356 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1340_62_reg_4361 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_88_reg_4366 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_32_fu_2813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_32_reg_4371 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_32_reg_4371_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_95_reg_4376 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_96_reg_4381 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_117_fu_2827_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_117_reg_4386 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_33_fu_2835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_33_reg_4391 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_33_reg_4391_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_63_reg_4397 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1340_64_reg_4402 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_94_reg_4407 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_98_reg_4412 : STD_LOGIC_VECTOR (42 downto 0);
    signal xor_ln182_34_fu_2878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_34_reg_4417 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_34_reg_4417_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_65_reg_4423 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_102_reg_4428 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_119_reg_4433 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_67_reg_4439 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_100_reg_4444 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_35_fu_2931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_35_reg_4449 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_104_reg_4454 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_105_reg_4459 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_120_reg_4464 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_69_reg_4470 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1340_70_reg_4475 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_106_reg_4480 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_36_fu_2984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_36_reg_4485 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_107_reg_4490 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_108_reg_4495 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_121_fu_2998_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_reg_4500 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_37_fu_3006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_37_reg_4505 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_71_reg_4511 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1340_72_reg_4516 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_110_reg_4521 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_112_reg_4526 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_38_fu_3049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_38_reg_4531 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_73_reg_4537 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_114_reg_4542 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_123_reg_4547 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_75_reg_4553 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_117_reg_4558 : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_118_reg_4563 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_124_reg_4568 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1340_77_reg_4574 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_120_reg_4579 : STD_LOGIC_VECTOR (39 downto 0);
    signal xor_ln182_41_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln182_41_reg_4584 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_121_reg_4589 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln942_fu_3170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln942_reg_4596 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln942_reg_4596_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln942_reg_4596_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_fu_3176_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_reg_4600 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_reg_4600_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_12_fu_3188_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_V_12_reg_4605 : STD_LOGIC_VECTOR (39 downto 0);
    signal sub_ln951_fu_3225_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln951_reg_4612 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_3231_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_reg_4618 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_127_reg_4625 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln954_fu_3251_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln954_reg_4630 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_119_fu_3257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_119_reg_4635 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln950_fu_3265_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln950_reg_4641 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln950_reg_4641_pp0_iter34_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal m_s_reg_4646 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_113_reg_4651 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_ready : STD_LOGIC;
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_ready : STD_LOGIC;
    signal trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_ready : STD_LOGIC;
    signal trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_ready : STD_LOGIC;
    signal trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_ready : STD_LOGIC;
    signal trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_ready : STD_LOGIC;
    signal trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_ready : STD_LOGIC;
    signal trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_ready : STD_LOGIC;
    signal trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_ready : STD_LOGIC;
    signal trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_ready : STD_LOGIC;
    signal trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_ready : STD_LOGIC;
    signal trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_ready : STD_LOGIC;
    signal trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_ready : STD_LOGIC;
    signal trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_ready : STD_LOGIC;
    signal trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_ready : STD_LOGIC;
    signal trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_ready : STD_LOGIC;
    signal trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_ready : STD_LOGIC;
    signal trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_ready : STD_LOGIC;
    signal trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_ready : STD_LOGIC;
    signal trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_ready : STD_LOGIC;
    signal trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_ready : STD_LOGIC;
    signal trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_ready : STD_LOGIC;
    signal trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_ready : STD_LOGIC;
    signal trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_ready : STD_LOGIC;
    signal trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_ready : STD_LOGIC;
    signal trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_ready : STD_LOGIC;
    signal trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_ready : STD_LOGIC;
    signal trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_ready : STD_LOGIC;
    signal trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_ready : STD_LOGIC;
    signal trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_ready : STD_LOGIC;
    signal trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_ready : STD_LOGIC;
    signal trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_ready : STD_LOGIC;
    signal trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_ready : STD_LOGIC;
    signal trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_ready : STD_LOGIC;
    signal trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_ready : STD_LOGIC;
    signal trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_ready : STD_LOGIC;
    signal trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_ready : STD_LOGIC;
    signal trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_ready : STD_LOGIC;
    signal trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_ready : STD_LOGIC;
    signal trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_ready : STD_LOGIC;
    signal trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_b : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_ready : STD_LOGIC;
    signal trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_add : STD_LOGIC;
    signal trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_ready : STD_LOGIC;
    signal trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_add : STD_LOGIC;
    signal trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_ready : STD_LOGIC;
    signal trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_add : STD_LOGIC;
    signal trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_ready : STD_LOGIC;
    signal trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_add : STD_LOGIC;
    signal trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_ready : STD_LOGIC;
    signal trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_add : STD_LOGIC;
    signal trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_ready : STD_LOGIC;
    signal trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_add : STD_LOGIC;
    signal trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_ready : STD_LOGIC;
    signal trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_add : STD_LOGIC;
    signal trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_ready : STD_LOGIC;
    signal trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_add : STD_LOGIC;
    signal trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_ready : STD_LOGIC;
    signal trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_add : STD_LOGIC;
    signal trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_ready : STD_LOGIC;
    signal trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add : STD_LOGIC;
    signal trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_ready : STD_LOGIC;
    signal trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add : STD_LOGIC;
    signal trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_ready : STD_LOGIC;
    signal trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add : STD_LOGIC;
    signal trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_ready : STD_LOGIC;
    signal trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_add : STD_LOGIC;
    signal trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_ready : STD_LOGIC;
    signal trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_add : STD_LOGIC;
    signal trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_ready : STD_LOGIC;
    signal trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_add : STD_LOGIC;
    signal trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_ready : STD_LOGIC;
    signal trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_add : STD_LOGIC;
    signal trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_ready : STD_LOGIC;
    signal trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_add : STD_LOGIC;
    signal trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_ready : STD_LOGIC;
    signal trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_add : STD_LOGIC;
    signal trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_ready : STD_LOGIC;
    signal trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_add : STD_LOGIC;
    signal trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_ready : STD_LOGIC;
    signal trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_add : STD_LOGIC;
    signal trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_ready : STD_LOGIC;
    signal trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_add : STD_LOGIC;
    signal trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_ready : STD_LOGIC;
    signal trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_add : STD_LOGIC;
    signal trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_ready : STD_LOGIC;
    signal trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_add : STD_LOGIC;
    signal trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_ready : STD_LOGIC;
    signal trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_add : STD_LOGIC;
    signal trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_ready : STD_LOGIC;
    signal trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_add : STD_LOGIC;
    signal trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_ready : STD_LOGIC;
    signal trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add : STD_LOGIC;
    signal trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_ready : STD_LOGIC;
    signal trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_add : STD_LOGIC;
    signal trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_ready : STD_LOGIC;
    signal trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add : STD_LOGIC;
    signal trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_ready : STD_LOGIC;
    signal trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_add : STD_LOGIC;
    signal trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_ready : STD_LOGIC;
    signal trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_add : STD_LOGIC;
    signal trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_ready : STD_LOGIC;
    signal trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_add : STD_LOGIC;
    signal trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_ready : STD_LOGIC;
    signal trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_add : STD_LOGIC;
    signal trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_ready : STD_LOGIC;
    signal trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_add : STD_LOGIC;
    signal trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_ready : STD_LOGIC;
    signal trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_add : STD_LOGIC;
    signal trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_ready : STD_LOGIC;
    signal trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_add : STD_LOGIC;
    signal trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_ready : STD_LOGIC;
    signal trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_add : STD_LOGIC;
    signal trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_ready : STD_LOGIC;
    signal trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_add : STD_LOGIC;
    signal trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_ready : STD_LOGIC;
    signal trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_add : STD_LOGIC;
    signal trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_ready : STD_LOGIC;
    signal trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_add : STD_LOGIC;
    signal trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_ready : STD_LOGIC;
    signal trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_add : STD_LOGIC;
    signal trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_ready : STD_LOGIC;
    signal trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_b : STD_LOGIC_VECTOR (41 downto 0);
    signal trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_add : STD_LOGIC;
    signal trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_return : STD_LOGIC_VECTOR (42 downto 0);
    signal trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_ready : STD_LOGIC;
    signal trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_ready : STD_LOGIC;
    signal trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_ready : STD_LOGIC;
    signal trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_ready : STD_LOGIC;
    signal trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_ready : STD_LOGIC;
    signal trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_ready : STD_LOGIC;
    signal trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_ready : STD_LOGIC;
    signal trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_ready : STD_LOGIC;
    signal trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_ready : STD_LOGIC;
    signal trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_ready : STD_LOGIC;
    signal trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_ready : STD_LOGIC;
    signal trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_ready : STD_LOGIC;
    signal trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_ready : STD_LOGIC;
    signal trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_ready : STD_LOGIC;
    signal trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_ready : STD_LOGIC;
    signal trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_ready : STD_LOGIC;
    signal trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_ready : STD_LOGIC;
    signal trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_ready : STD_LOGIC;
    signal trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready : STD_LOGIC;
    signal trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_ready : STD_LOGIC;
    signal trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_ready : STD_LOGIC;
    signal trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_ready : STD_LOGIC;
    signal trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_ready : STD_LOGIC;
    signal trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_ready : STD_LOGIC;
    signal trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_ready : STD_LOGIC;
    signal trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_ready : STD_LOGIC;
    signal trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_ready : STD_LOGIC;
    signal trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_ready : STD_LOGIC;
    signal trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_ready : STD_LOGIC;
    signal trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_ready : STD_LOGIC;
    signal trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_ready : STD_LOGIC;
    signal trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_ready : STD_LOGIC;
    signal trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_ready : STD_LOGIC;
    signal trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_ready : STD_LOGIC;
    signal trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_ready : STD_LOGIC;
    signal trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_ready : STD_LOGIC;
    signal trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_ready : STD_LOGIC;
    signal trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_ready : STD_LOGIC;
    signal trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_ready : STD_LOGIC;
    signal trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_ready : STD_LOGIC;
    signal trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_ready : STD_LOGIC;
    signal trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_add : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_ready : STD_LOGIC;
    signal ap_phi_mux_retval_0_phi_fu_336_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_retval_0_reg_332 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln756_fu_3459_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal xor_ln182_39_fu_3102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_1501_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_1672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_1843_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_2014_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_2185_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_2356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_2527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_fu_2698_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_2869_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_3040_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_V_fu_1298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_V_1_fu_1312_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_131_fu_1316_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1494_fu_1326_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_130_fu_1302_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_1330_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1026_fu_1336_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_116_fu_1362_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal y_V_fu_1366_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal ret_9_fu_1352_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal isNeg_fu_1380_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1374_fu_1388_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ush_fu_1394_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1306_fu_1402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln710_2_fu_1376_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal zext_ln1306_fu_1406_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_fu_1410_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal r_V_39_fu_1416_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal x_V_fu_1438_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1340_3_fu_1526_p4 : STD_LOGIC_VECTOR (40 downto 0);
    signal trunc_ln1340_5_fu_1573_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln1340_10_fu_1697_p4 : STD_LOGIC_VECTOR (36 downto 0);
    signal trunc_ln1340_12_fu_1744_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln1340_18_fu_1868_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln1340_20_fu_1915_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1340_26_fu_2039_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln1340_28_fu_2086_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1340_34_fu_2210_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1340_36_fu_2257_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln1340_42_fu_2381_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln1340_44_fu_2428_p4 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1340_50_fu_2552_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1340_52_fu_2599_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1340_58_fu_2723_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1340_60_fu_2770_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1340_66_fu_2894_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln1340_68_fu_2941_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1340_74_fu_3065_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1340_76_fu_3113_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_125_fu_3156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_3183_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_s_fu_3195_p4 : STD_LOGIC_VECTOR (39 downto 0);
    signal p_Result_118_fu_3205_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_3213_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal l_fu_3221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln954_fu_3247_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln954_fu_3274_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal zext_ln956_fu_3283_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal lshr_ln954_fu_3277_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln956_fu_3286_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln956_1_fu_3292_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal and_ln956_fu_3298_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_128_fu_3309_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln956_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln962_fu_3332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln962_fu_3337_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln953_fu_3269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln956_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln961_fu_3353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln961_fu_3358_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln961_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln953_fu_3346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln956_1_fu_3327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln961_fu_3362_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal shl_ln962_fu_3341_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal m_fu_3375_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal select_ln961_fu_3367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln958_fu_3383_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln968_fu_3387_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal m_22_fu_3391_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sub_ln971_fu_3425_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln950_fu_3418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln971_fu_3430_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln958_1_fu_3415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_3436_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_120_fu_3443_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_3455_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1292_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal y_in_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_1681 : BOOLEAN;

    component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (42 downto 0);
        b : IN STD_LOGIC_VECTOR (42 downto 0);
        add : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (42 downto 0);
        b : IN STD_LOGIC_VECTOR (41 downto 0);
        add : IN STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (39 downto 0);
        b : IN STD_LOGIC_VECTOR (38 downto 0);
        add : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_ready,
        a => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a,
        b => r_V_41_reg_3487,
        add => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add,
        ap_return => trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return);

    trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_ready,
        a => trunc_ln_reg_3504,
        b => trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b,
        add => xor_ln182_1_reg_3519,
        ap_return => trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return);

    trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_ready,
        a => trunc_ln666_3_reg_3535,
        b => trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_b,
        add => xor_ln182_2_reg_3540,
        ap_return => trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return);

    trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_ready,
        a => trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return,
        b => trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_b,
        add => trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_add,
        ap_return => trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return);

    trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_ready,
        a => trunc_ln666_9_reg_3572,
        b => trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_b,
        add => trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_add,
        ap_return => trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return);

    trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_ready,
        a => trunc_ln666_11_reg_3603,
        b => trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_b,
        add => xor_ln182_5_reg_3618,
        ap_return => trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return);

    trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_ready,
        a => trunc_ln666_14_reg_3634,
        b => trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_b,
        add => xor_ln182_6_reg_3639,
        ap_return => trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return);

    trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_ready,
        a => trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return,
        b => trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_b,
        add => trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_add,
        ap_return => trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return);

    trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_ready,
        a => trunc_ln666_20_reg_3671,
        b => trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_b,
        add => trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_add,
        ap_return => trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return);

    trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_ready,
        a => trunc_ln666_23_reg_3702,
        b => trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_b,
        add => xor_ln182_9_reg_3717,
        ap_return => trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return);

    trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_ready,
        a => trunc_ln666_26_reg_3733,
        b => trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_b,
        add => xor_ln182_10_reg_3738,
        ap_return => trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return);

    trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_ready,
        a => trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return,
        b => trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_b,
        add => trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_add,
        ap_return => trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return);

    trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_ready,
        a => trunc_ln666_32_reg_3770,
        b => trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_b,
        add => trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_add,
        ap_return => trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return);

    trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_ready,
        a => trunc_ln666_35_reg_3801,
        b => trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_b,
        add => xor_ln182_13_reg_3816,
        ap_return => trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return);

    trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_ready,
        a => trunc_ln666_38_reg_3837,
        b => trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_b,
        add => xor_ln182_14_reg_3842,
        ap_return => trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return);

    trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_ready,
        a => trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return,
        b => trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b,
        add => trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_add,
        ap_return => trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return);

    trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_ready,
        a => trunc_ln666_44_reg_3884,
        b => trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_b,
        add => trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_add,
        ap_return => trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return);

    trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_ready,
        a => trunc_ln666_47_reg_3920,
        b => trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b,
        add => xor_ln182_17_reg_3935,
        ap_return => trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return);

    trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_ready,
        a => trunc_ln666_50_reg_3956,
        b => trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_b,
        add => xor_ln182_18_reg_3961,
        ap_return => trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return);

    trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_ready,
        a => trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return,
        b => trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_b,
        add => trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_add,
        ap_return => trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return);

    trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_ready,
        a => trunc_ln666_56_reg_3998,
        b => trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_b,
        add => trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_add,
        ap_return => trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return);

    trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_ready,
        a => trunc_ln666_59_reg_4034,
        b => trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_b,
        add => xor_ln182_21_reg_4049,
        ap_return => trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return);

    trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_ready,
        a => trunc_ln666_62_reg_4070,
        b => trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_b,
        add => xor_ln182_22_reg_4075,
        ap_return => trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return);

    trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_ready,
        a => trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return,
        b => trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_b,
        add => trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_add,
        ap_return => trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return);

    trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_ready,
        a => trunc_ln666_68_reg_4112,
        b => trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_b,
        add => trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_add,
        ap_return => trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return);

    trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_ready,
        a => trunc_ln666_71_reg_4148,
        b => trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_b,
        add => xor_ln182_25_reg_4163,
        ap_return => trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return);

    trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_ready,
        a => trunc_ln666_74_reg_4184,
        b => trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_b,
        add => xor_ln182_26_reg_4189,
        ap_return => trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return);

    trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_ready,
        a => trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return,
        b => trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_b,
        add => trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_add,
        ap_return => trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return);

    trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_ready,
        a => trunc_ln666_80_reg_4226,
        b => trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_b,
        add => trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_add,
        ap_return => trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return);

    trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_ready,
        a => trunc_ln666_83_reg_4262,
        b => trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_b,
        add => xor_ln182_29_reg_4277,
        ap_return => trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return);

    trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_ready,
        a => trunc_ln666_86_reg_4298,
        b => trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_b,
        add => xor_ln182_30_reg_4303,
        ap_return => trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return);

    trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_ready,
        a => trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return,
        b => trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b,
        add => trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_add,
        ap_return => trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return);

    trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_ready,
        a => trunc_ln666_92_reg_4340,
        b => trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b,
        add => trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_add,
        ap_return => trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return);

    trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_ready,
        a => trunc_ln666_95_reg_4376,
        b => trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b,
        add => xor_ln182_33_reg_4391,
        ap_return => trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return);

    trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_ready,
        a => trunc_ln666_98_reg_4412,
        b => trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_b,
        add => xor_ln182_34_reg_4417,
        ap_return => trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return);

    trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_ready,
        a => trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return,
        b => trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_b,
        add => trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_add,
        ap_return => trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return);

    trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_ready,
        a => trunc_ln666_104_reg_4454,
        b => trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_b,
        add => trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_add,
        ap_return => trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return);

    trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_ready,
        a => trunc_ln666_107_reg_4490,
        b => trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_b,
        add => xor_ln182_37_reg_4505,
        ap_return => trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return);

    trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_ready,
        a => trunc_ln666_110_reg_4521,
        b => trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_b,
        add => xor_ln182_38_reg_4531,
        ap_return => trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return);

    trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_ready,
        a => trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return,
        b => trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_b,
        add => xor_ln182_39_fu_3102_p2,
        ap_return => trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_return);

    trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_ready,
        a => r_V_41_reg_3487,
        b => trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_b,
        add => trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_add,
        ap_return => trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return);

    trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_ready,
        a => trunc_ln666_1_reg_3509,
        b => trunc_ln1340_1_reg_3530,
        add => trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_add,
        ap_return => trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return);

    trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_ready,
        a => trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return,
        b => trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_b,
        add => trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_add,
        ap_return => trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return);

    trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_ready,
        a => trunc_ln666_7_reg_3551,
        b => trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_b,
        add => trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_add,
        ap_return => trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return);

    trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_ready,
        a => trunc_ln666_s_reg_3577,
        b => trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_b,
        add => trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_add,
        ap_return => trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return);

    trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_ready,
        a => trunc_ln666_12_reg_3608,
        b => trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_b,
        add => trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_add,
        ap_return => trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return);

    trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_ready,
        a => trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return,
        b => trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_b,
        add => trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_add,
        ap_return => trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return);

    trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_ready,
        a => trunc_ln666_18_reg_3650,
        b => trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_b,
        add => trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_add,
        ap_return => trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return);

    trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_ready,
        a => trunc_ln666_21_reg_3676,
        b => trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_b,
        add => trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_add,
        ap_return => trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return);

    trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_ready,
        a => trunc_ln666_24_reg_3707,
        b => trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b,
        add => trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add,
        ap_return => trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return);

    trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_ready,
        a => trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return,
        b => trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b,
        add => trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add,
        ap_return => trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return);

    trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_ready,
        a => trunc_ln666_30_reg_3749,
        b => trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b,
        add => trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add,
        ap_return => trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return);

    trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_ready,
        a => trunc_ln666_33_reg_3775,
        b => trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_b,
        add => trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_add,
        ap_return => trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return);

    trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_ready,
        a => trunc_ln666_36_reg_3806,
        b => trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_b,
        add => trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_add,
        ap_return => trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return);

    trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_ready,
        a => trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return,
        b => trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_b,
        add => trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_add,
        ap_return => trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return);

    trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_ready,
        a => trunc_ln666_42_reg_3853,
        b => trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_b,
        add => trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_add,
        ap_return => trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return);

    trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_ready,
        a => trunc_ln666_45_reg_3889,
        b => trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_b,
        add => trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_add,
        ap_return => trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return);

    trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_ready,
        a => trunc_ln666_48_reg_3925,
        b => trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_b,
        add => trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_add,
        ap_return => trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return);

    trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_ready,
        a => trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return,
        b => trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_b,
        add => trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_add,
        ap_return => trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return);

    trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_ready,
        a => trunc_ln666_54_reg_3972,
        b => trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_b,
        add => trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_add,
        ap_return => trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return);

    trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_ready,
        a => trunc_ln666_57_reg_4003,
        b => trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_b,
        add => trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_add,
        ap_return => trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return);

    trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_ready,
        a => trunc_ln666_60_reg_4039,
        b => trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_b,
        add => trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_add,
        ap_return => trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return);

    trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_ready,
        a => trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return,
        b => trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_b,
        add => trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_add,
        ap_return => trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return);

    trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_ready,
        a => trunc_ln666_66_reg_4086,
        b => trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_b,
        add => trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_add,
        ap_return => trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return);

    trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_ready,
        a => trunc_ln666_69_reg_4117,
        b => trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_b,
        add => trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_add,
        ap_return => trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return);

    trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_ready,
        a => trunc_ln666_72_reg_4153,
        b => trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b,
        add => trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add,
        ap_return => trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return);

    trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_ready,
        a => trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return,
        b => trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_b,
        add => trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_add,
        ap_return => trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return);

    trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_ready,
        a => trunc_ln666_78_reg_4200,
        b => trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b,
        add => trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add,
        ap_return => trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return);

    trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_ready,
        a => trunc_ln666_81_reg_4231,
        b => trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_b,
        add => trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_add,
        ap_return => trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return);

    trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_ready,
        a => trunc_ln666_84_reg_4267,
        b => trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_b,
        add => trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_add,
        ap_return => trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return);

    trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_ready,
        a => trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return,
        b => trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_b,
        add => trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_add,
        ap_return => trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return);

    trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_ready,
        a => trunc_ln666_90_reg_4314,
        b => trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_b,
        add => trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_add,
        ap_return => trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return);

    trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_ready,
        a => trunc_ln666_93_reg_4345,
        b => trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_b,
        add => trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_add,
        ap_return => trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return);

    trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_ready,
        a => trunc_ln666_96_reg_4381,
        b => trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_b,
        add => trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_add,
        ap_return => trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return);

    trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_ready,
        a => trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return,
        b => trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_b,
        add => trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_add,
        ap_return => trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return);

    trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_ready,
        a => trunc_ln666_102_reg_4428,
        b => trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_b,
        add => trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_add,
        ap_return => trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return);

    trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_ready,
        a => trunc_ln666_105_reg_4459,
        b => trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_b,
        add => trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_add,
        ap_return => trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return);

    trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_ready,
        a => trunc_ln666_108_reg_4495,
        b => trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_b,
        add => trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_add,
        ap_return => trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return);

    trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_ready,
        a => trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return,
        b => trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_b,
        add => trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_add,
        ap_return => trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return);

    trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_ready,
        a => trunc_ln666_114_reg_4542,
        b => trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_b,
        add => trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_add,
        ap_return => trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return);

    trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928 : component qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s
    port map (
        ap_ready => trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_ready,
        a => trunc_ln666_117_reg_4558,
        b => trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_b,
        add => trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_add,
        ap_return => trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_return);

    trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_ready,
        a => ap_const_lv40_0,
        b => ap_const_lv39_6487ED5111,
        add => xor_ln182_reg_3499_pp0_iter10_reg,
        ap_return => trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_return);

    trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_ready,
        a => trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_return,
        b => ap_const_lv39_3B58CE0AC3,
        add => xor_ln182_1_reg_3519_pp0_iter10_reg,
        ap_return => trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_return);

    trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_ready,
        a => trunc_ln666_5_reg_3832,
        b => ap_const_lv39_1F5B75F92D,
        add => xor_ln182_2_reg_3540_pp0_iter11_reg,
        ap_return => trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return);

    trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_ready,
        a => trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return,
        b => ap_const_lv39_FEADD4D56,
        add => xor_ln182_3_reg_3567_pp0_iter11_reg,
        ap_return => trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return);

    trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_ready,
        a => trunc_ln666_10_reg_3874,
        b => ap_const_lv39_7FD56EDCB,
        add => xor_ln182_4_reg_3598_pp0_iter12_reg,
        ap_return => trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_return);

    trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_ready,
        a => trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_return,
        b => ap_const_lv39_3FFAAB775,
        add => xor_ln182_5_reg_3618_pp0_iter12_reg,
        ap_return => trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return);

    trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_ready,
        a => trunc_ln666_16_reg_3910,
        b => ap_const_lv39_1FFF555BC,
        add => xor_ln182_6_reg_3639_pp0_iter13_reg,
        ap_return => trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return);

    trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_ready,
        a => trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return,
        b => ap_const_lv39_FFFEAAAE,
        add => xor_ln182_7_reg_3666_pp0_iter13_reg,
        ap_return => trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_return);

    trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_ready,
        a => trunc_ln666_22_reg_3951,
        b => ap_const_lv39_7FFFD555,
        add => xor_ln182_8_reg_3697_pp0_iter14_reg,
        ap_return => trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return);

    trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_ready,
        a => trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return,
        b => ap_const_lv39_3FFFFAAB,
        add => xor_ln182_9_reg_3717_pp0_iter14_reg,
        ap_return => trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return);

    trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_ready,
        a => trunc_ln666_28_reg_3988,
        b => ap_const_lv39_1FFFFF55,
        add => xor_ln182_10_reg_3738_pp0_iter15_reg,
        ap_return => trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_return);

    trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_ready,
        a => trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_return,
        b => ap_const_lv39_FFFFFEB,
        add => xor_ln182_11_reg_3765_pp0_iter15_reg,
        ap_return => trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_return);

    trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_ready,
        a => trunc_ln666_34_reg_4024,
        b => ap_const_lv39_7FFFFFD,
        add => xor_ln182_12_reg_3796_pp0_iter16_reg,
        ap_return => trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_return);

    trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_ready,
        a => trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_return,
        b => ap_const_lv39_4000000,
        add => xor_ln182_13_reg_3816_pp0_iter16_reg,
        ap_return => trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_return);

    trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_ready,
        a => trunc_ln666_40_reg_4065,
        b => ap_const_lv39_2000000,
        add => xor_ln182_14_reg_3842_pp0_iter17_reg,
        ap_return => trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_return);

    trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_ready,
        a => trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_return,
        b => ap_const_lv39_1000000,
        add => xor_ln182_15_reg_3879_pp0_iter17_reg,
        ap_return => trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return);

    trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_ready,
        a => trunc_ln666_46_reg_4102,
        b => ap_const_lv39_800000,
        add => xor_ln182_16_reg_3915_pp0_iter18_reg,
        ap_return => trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_return);

    trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_ready,
        a => trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_return,
        b => ap_const_lv39_400000,
        add => xor_ln182_17_reg_3935_pp0_iter18_reg,
        ap_return => trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return);

    trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready,
        a => trunc_ln666_52_reg_4138,
        b => ap_const_lv39_200000,
        add => xor_ln182_18_reg_3961_pp0_iter19_reg,
        ap_return => trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return);

    trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_ready,
        a => trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return,
        b => ap_const_lv39_100000,
        add => xor_ln182_19_reg_3993_pp0_iter19_reg,
        ap_return => trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return);

    trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_ready,
        a => trunc_ln666_58_reg_4179,
        b => ap_const_lv39_80000,
        add => xor_ln182_20_reg_4029_pp0_iter20_reg,
        ap_return => trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_return);

    trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_ready,
        a => trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_return,
        b => ap_const_lv39_40000,
        add => xor_ln182_21_reg_4049_pp0_iter20_reg,
        ap_return => trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_return);

    trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_ready,
        a => trunc_ln666_64_reg_4216,
        b => ap_const_lv39_20000,
        add => xor_ln182_22_reg_4075_pp0_iter21_reg,
        ap_return => trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_return);

    trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_ready,
        a => trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_return,
        b => ap_const_lv39_10000,
        add => xor_ln182_23_reg_4107_pp0_iter21_reg,
        ap_return => trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_return);

    trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_ready,
        a => trunc_ln666_70_reg_4252,
        b => ap_const_lv39_8000,
        add => xor_ln182_24_reg_4143_pp0_iter22_reg,
        ap_return => trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return);

    trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_ready,
        a => trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return,
        b => ap_const_lv39_4000,
        add => xor_ln182_25_reg_4163_pp0_iter22_reg,
        ap_return => trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return);

    trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_ready,
        a => trunc_ln666_76_reg_4293,
        b => ap_const_lv39_2000,
        add => xor_ln182_26_reg_4189_pp0_iter23_reg,
        ap_return => trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_return);

    trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_ready,
        a => trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_return,
        b => ap_const_lv39_1000,
        add => xor_ln182_27_reg_4221_pp0_iter23_reg,
        ap_return => trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_return);

    trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_ready,
        a => trunc_ln666_82_reg_4330,
        b => ap_const_lv39_800,
        add => xor_ln182_28_reg_4257_pp0_iter24_reg,
        ap_return => trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_return);

    trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_ready,
        a => trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_return,
        b => ap_const_lv39_400,
        add => xor_ln182_29_reg_4277_pp0_iter24_reg,
        ap_return => trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return);

    trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_ready,
        a => trunc_ln666_88_reg_4366,
        b => ap_const_lv39_200,
        add => xor_ln182_30_reg_4303_pp0_iter25_reg,
        ap_return => trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_return);

    trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_ready,
        a => trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_return,
        b => ap_const_lv39_100,
        add => xor_ln182_31_reg_4335_pp0_iter25_reg,
        ap_return => trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return);

    trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_ready,
        a => trunc_ln666_94_reg_4407,
        b => ap_const_lv39_80,
        add => xor_ln182_32_reg_4371_pp0_iter26_reg,
        ap_return => trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return);

    trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_ready,
        a => trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return,
        b => ap_const_lv39_40,
        add => xor_ln182_33_reg_4391_pp0_iter26_reg,
        ap_return => trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_return);

    trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_ready,
        a => trunc_ln666_100_reg_4444,
        b => ap_const_lv39_20,
        add => xor_ln182_34_reg_4417_pp0_iter27_reg,
        ap_return => trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return);

    trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_ready,
        a => trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return,
        b => ap_const_lv39_10,
        add => xor_ln182_35_reg_4449,
        ap_return => trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return);

    trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_ready,
        a => trunc_ln666_106_reg_4480,
        b => ap_const_lv39_8,
        add => xor_ln182_36_reg_4485,
        ap_return => trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_return);

    trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_ready,
        a => trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_return,
        b => ap_const_lv39_4,
        add => xor_ln182_37_reg_4505,
        ap_return => trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_return);

    trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_ready,
        a => trunc_ln666_112_reg_4526,
        b => ap_const_lv39_2,
        add => xor_ln182_38_reg_4531,
        ap_return => trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_return);

    trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_ready,
        a => trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_return,
        b => ap_const_lv39_1,
        add => xor_ln182_39_fu_3102_p2,
        ap_return => trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_return);

    trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_ready,
        a => trunc_ln666_118_reg_4563,
        b => ap_const_lv39_0,
        add => trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_add,
        ap_return => trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_return);

    trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284 : component qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s
    port map (
        ap_ready => trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_ready,
        a => trunc_ln666_120_reg_4579,
        b => ap_const_lv39_0,
        add => xor_ln182_41_reg_4584,
        ap_return => trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return);

    fdiv_32ns_32ns_32_12_no_dsp_0_U109 : component qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_0
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => y_in_int_reg,
        din1 => x_in_int_reg,
        ce => grp_fu_1292_ce,
        dout => grp_fu_1292_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;

    ap_phi_reg_pp0_iter13_retval_0_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((icmp_ln1026_reg_3474_pp0_iter11_reg = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter13_retval_0_reg_332 <= div_i_reg_3869;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter13_retval_0_reg_332 <= ap_phi_reg_pp0_iter12_retval_0_reg_332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_retval_0_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if (((icmp_ln1026_fu_1340_p2 = ap_const_lv1_0) and (icmp_ln1018_fu_1346_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_retval_0_reg_332 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_retval_0_reg_332 <= ap_phi_reg_pp0_iter0_retval_0_reg_332;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter33_retval_0_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                if ((ap_const_boolean_1 = ap_condition_1681)) then 
                    ap_phi_reg_pp0_iter33_retval_0_reg_332 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter33_retval_0_reg_332 <= ap_phi_reg_pp0_iter32_retval_0_reg_332;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                ap_phi_reg_pp0_iter10_retval_0_reg_332 <= ap_phi_reg_pp0_iter9_retval_0_reg_332;
                ap_phi_reg_pp0_iter11_retval_0_reg_332 <= ap_phi_reg_pp0_iter10_retval_0_reg_332;
                ap_phi_reg_pp0_iter12_retval_0_reg_332 <= ap_phi_reg_pp0_iter11_retval_0_reg_332;
                ap_phi_reg_pp0_iter14_retval_0_reg_332 <= ap_phi_reg_pp0_iter13_retval_0_reg_332;
                ap_phi_reg_pp0_iter15_retval_0_reg_332 <= ap_phi_reg_pp0_iter14_retval_0_reg_332;
                ap_phi_reg_pp0_iter16_retval_0_reg_332 <= ap_phi_reg_pp0_iter15_retval_0_reg_332;
                ap_phi_reg_pp0_iter17_retval_0_reg_332 <= ap_phi_reg_pp0_iter16_retval_0_reg_332;
                ap_phi_reg_pp0_iter18_retval_0_reg_332 <= ap_phi_reg_pp0_iter17_retval_0_reg_332;
                ap_phi_reg_pp0_iter19_retval_0_reg_332 <= ap_phi_reg_pp0_iter18_retval_0_reg_332;
                ap_phi_reg_pp0_iter20_retval_0_reg_332 <= ap_phi_reg_pp0_iter19_retval_0_reg_332;
                ap_phi_reg_pp0_iter21_retval_0_reg_332 <= ap_phi_reg_pp0_iter20_retval_0_reg_332;
                ap_phi_reg_pp0_iter22_retval_0_reg_332 <= ap_phi_reg_pp0_iter21_retval_0_reg_332;
                ap_phi_reg_pp0_iter23_retval_0_reg_332 <= ap_phi_reg_pp0_iter22_retval_0_reg_332;
                ap_phi_reg_pp0_iter24_retval_0_reg_332 <= ap_phi_reg_pp0_iter23_retval_0_reg_332;
                ap_phi_reg_pp0_iter25_retval_0_reg_332 <= ap_phi_reg_pp0_iter24_retval_0_reg_332;
                ap_phi_reg_pp0_iter26_retval_0_reg_332 <= ap_phi_reg_pp0_iter25_retval_0_reg_332;
                ap_phi_reg_pp0_iter27_retval_0_reg_332 <= ap_phi_reg_pp0_iter26_retval_0_reg_332;
                ap_phi_reg_pp0_iter28_retval_0_reg_332 <= ap_phi_reg_pp0_iter27_retval_0_reg_332;
                ap_phi_reg_pp0_iter29_retval_0_reg_332 <= ap_phi_reg_pp0_iter28_retval_0_reg_332;
                ap_phi_reg_pp0_iter2_retval_0_reg_332 <= ap_phi_reg_pp0_iter1_retval_0_reg_332;
                ap_phi_reg_pp0_iter30_retval_0_reg_332 <= ap_phi_reg_pp0_iter29_retval_0_reg_332;
                ap_phi_reg_pp0_iter31_retval_0_reg_332 <= ap_phi_reg_pp0_iter30_retval_0_reg_332;
                ap_phi_reg_pp0_iter32_retval_0_reg_332 <= ap_phi_reg_pp0_iter31_retval_0_reg_332;
                ap_phi_reg_pp0_iter34_retval_0_reg_332 <= ap_phi_reg_pp0_iter33_retval_0_reg_332;
                ap_phi_reg_pp0_iter35_retval_0_reg_332 <= ap_phi_reg_pp0_iter34_retval_0_reg_332;
                ap_phi_reg_pp0_iter3_retval_0_reg_332 <= ap_phi_reg_pp0_iter2_retval_0_reg_332;
                ap_phi_reg_pp0_iter4_retval_0_reg_332 <= ap_phi_reg_pp0_iter3_retval_0_reg_332;
                ap_phi_reg_pp0_iter5_retval_0_reg_332 <= ap_phi_reg_pp0_iter4_retval_0_reg_332;
                ap_phi_reg_pp0_iter6_retval_0_reg_332 <= ap_phi_reg_pp0_iter5_retval_0_reg_332;
                ap_phi_reg_pp0_iter7_retval_0_reg_332 <= ap_phi_reg_pp0_iter6_retval_0_reg_332;
                ap_phi_reg_pp0_iter8_retval_0_reg_332 <= ap_phi_reg_pp0_iter7_retval_0_reg_332;
                ap_phi_reg_pp0_iter9_retval_0_reg_332 <= ap_phi_reg_pp0_iter8_retval_0_reg_332;
                icmp_ln1018_reg_3478_pp0_iter10_reg <= icmp_ln1018_reg_3478_pp0_iter9_reg;
                icmp_ln1018_reg_3478_pp0_iter11_reg <= icmp_ln1018_reg_3478_pp0_iter10_reg;
                icmp_ln1018_reg_3478_pp0_iter12_reg <= icmp_ln1018_reg_3478_pp0_iter11_reg;
                icmp_ln1018_reg_3478_pp0_iter13_reg <= icmp_ln1018_reg_3478_pp0_iter12_reg;
                icmp_ln1018_reg_3478_pp0_iter14_reg <= icmp_ln1018_reg_3478_pp0_iter13_reg;
                icmp_ln1018_reg_3478_pp0_iter15_reg <= icmp_ln1018_reg_3478_pp0_iter14_reg;
                icmp_ln1018_reg_3478_pp0_iter16_reg <= icmp_ln1018_reg_3478_pp0_iter15_reg;
                icmp_ln1018_reg_3478_pp0_iter17_reg <= icmp_ln1018_reg_3478_pp0_iter16_reg;
                icmp_ln1018_reg_3478_pp0_iter18_reg <= icmp_ln1018_reg_3478_pp0_iter17_reg;
                icmp_ln1018_reg_3478_pp0_iter19_reg <= icmp_ln1018_reg_3478_pp0_iter18_reg;
                icmp_ln1018_reg_3478_pp0_iter1_reg <= icmp_ln1018_reg_3478;
                icmp_ln1018_reg_3478_pp0_iter20_reg <= icmp_ln1018_reg_3478_pp0_iter19_reg;
                icmp_ln1018_reg_3478_pp0_iter21_reg <= icmp_ln1018_reg_3478_pp0_iter20_reg;
                icmp_ln1018_reg_3478_pp0_iter22_reg <= icmp_ln1018_reg_3478_pp0_iter21_reg;
                icmp_ln1018_reg_3478_pp0_iter23_reg <= icmp_ln1018_reg_3478_pp0_iter22_reg;
                icmp_ln1018_reg_3478_pp0_iter24_reg <= icmp_ln1018_reg_3478_pp0_iter23_reg;
                icmp_ln1018_reg_3478_pp0_iter25_reg <= icmp_ln1018_reg_3478_pp0_iter24_reg;
                icmp_ln1018_reg_3478_pp0_iter26_reg <= icmp_ln1018_reg_3478_pp0_iter25_reg;
                icmp_ln1018_reg_3478_pp0_iter27_reg <= icmp_ln1018_reg_3478_pp0_iter26_reg;
                icmp_ln1018_reg_3478_pp0_iter28_reg <= icmp_ln1018_reg_3478_pp0_iter27_reg;
                icmp_ln1018_reg_3478_pp0_iter29_reg <= icmp_ln1018_reg_3478_pp0_iter28_reg;
                icmp_ln1018_reg_3478_pp0_iter2_reg <= icmp_ln1018_reg_3478_pp0_iter1_reg;
                icmp_ln1018_reg_3478_pp0_iter30_reg <= icmp_ln1018_reg_3478_pp0_iter29_reg;
                icmp_ln1018_reg_3478_pp0_iter31_reg <= icmp_ln1018_reg_3478_pp0_iter30_reg;
                icmp_ln1018_reg_3478_pp0_iter32_reg <= icmp_ln1018_reg_3478_pp0_iter31_reg;
                icmp_ln1018_reg_3478_pp0_iter33_reg <= icmp_ln1018_reg_3478_pp0_iter32_reg;
                icmp_ln1018_reg_3478_pp0_iter34_reg <= icmp_ln1018_reg_3478_pp0_iter33_reg;
                icmp_ln1018_reg_3478_pp0_iter3_reg <= icmp_ln1018_reg_3478_pp0_iter2_reg;
                icmp_ln1018_reg_3478_pp0_iter4_reg <= icmp_ln1018_reg_3478_pp0_iter3_reg;
                icmp_ln1018_reg_3478_pp0_iter5_reg <= icmp_ln1018_reg_3478_pp0_iter4_reg;
                icmp_ln1018_reg_3478_pp0_iter6_reg <= icmp_ln1018_reg_3478_pp0_iter5_reg;
                icmp_ln1018_reg_3478_pp0_iter7_reg <= icmp_ln1018_reg_3478_pp0_iter6_reg;
                icmp_ln1018_reg_3478_pp0_iter8_reg <= icmp_ln1018_reg_3478_pp0_iter7_reg;
                icmp_ln1018_reg_3478_pp0_iter9_reg <= icmp_ln1018_reg_3478_pp0_iter8_reg;
                icmp_ln1026_reg_3474 <= icmp_ln1026_fu_1340_p2;
                icmp_ln1026_reg_3474_pp0_iter10_reg <= icmp_ln1026_reg_3474_pp0_iter9_reg;
                icmp_ln1026_reg_3474_pp0_iter11_reg <= icmp_ln1026_reg_3474_pp0_iter10_reg;
                icmp_ln1026_reg_3474_pp0_iter12_reg <= icmp_ln1026_reg_3474_pp0_iter11_reg;
                icmp_ln1026_reg_3474_pp0_iter13_reg <= icmp_ln1026_reg_3474_pp0_iter12_reg;
                icmp_ln1026_reg_3474_pp0_iter14_reg <= icmp_ln1026_reg_3474_pp0_iter13_reg;
                icmp_ln1026_reg_3474_pp0_iter15_reg <= icmp_ln1026_reg_3474_pp0_iter14_reg;
                icmp_ln1026_reg_3474_pp0_iter16_reg <= icmp_ln1026_reg_3474_pp0_iter15_reg;
                icmp_ln1026_reg_3474_pp0_iter17_reg <= icmp_ln1026_reg_3474_pp0_iter16_reg;
                icmp_ln1026_reg_3474_pp0_iter18_reg <= icmp_ln1026_reg_3474_pp0_iter17_reg;
                icmp_ln1026_reg_3474_pp0_iter19_reg <= icmp_ln1026_reg_3474_pp0_iter18_reg;
                icmp_ln1026_reg_3474_pp0_iter1_reg <= icmp_ln1026_reg_3474;
                icmp_ln1026_reg_3474_pp0_iter20_reg <= icmp_ln1026_reg_3474_pp0_iter19_reg;
                icmp_ln1026_reg_3474_pp0_iter21_reg <= icmp_ln1026_reg_3474_pp0_iter20_reg;
                icmp_ln1026_reg_3474_pp0_iter22_reg <= icmp_ln1026_reg_3474_pp0_iter21_reg;
                icmp_ln1026_reg_3474_pp0_iter23_reg <= icmp_ln1026_reg_3474_pp0_iter22_reg;
                icmp_ln1026_reg_3474_pp0_iter24_reg <= icmp_ln1026_reg_3474_pp0_iter23_reg;
                icmp_ln1026_reg_3474_pp0_iter25_reg <= icmp_ln1026_reg_3474_pp0_iter24_reg;
                icmp_ln1026_reg_3474_pp0_iter26_reg <= icmp_ln1026_reg_3474_pp0_iter25_reg;
                icmp_ln1026_reg_3474_pp0_iter27_reg <= icmp_ln1026_reg_3474_pp0_iter26_reg;
                icmp_ln1026_reg_3474_pp0_iter28_reg <= icmp_ln1026_reg_3474_pp0_iter27_reg;
                icmp_ln1026_reg_3474_pp0_iter29_reg <= icmp_ln1026_reg_3474_pp0_iter28_reg;
                icmp_ln1026_reg_3474_pp0_iter2_reg <= icmp_ln1026_reg_3474_pp0_iter1_reg;
                icmp_ln1026_reg_3474_pp0_iter30_reg <= icmp_ln1026_reg_3474_pp0_iter29_reg;
                icmp_ln1026_reg_3474_pp0_iter31_reg <= icmp_ln1026_reg_3474_pp0_iter30_reg;
                icmp_ln1026_reg_3474_pp0_iter32_reg <= icmp_ln1026_reg_3474_pp0_iter31_reg;
                icmp_ln1026_reg_3474_pp0_iter33_reg <= icmp_ln1026_reg_3474_pp0_iter32_reg;
                icmp_ln1026_reg_3474_pp0_iter34_reg <= icmp_ln1026_reg_3474_pp0_iter33_reg;
                icmp_ln1026_reg_3474_pp0_iter3_reg <= icmp_ln1026_reg_3474_pp0_iter2_reg;
                icmp_ln1026_reg_3474_pp0_iter4_reg <= icmp_ln1026_reg_3474_pp0_iter3_reg;
                icmp_ln1026_reg_3474_pp0_iter5_reg <= icmp_ln1026_reg_3474_pp0_iter4_reg;
                icmp_ln1026_reg_3474_pp0_iter6_reg <= icmp_ln1026_reg_3474_pp0_iter5_reg;
                icmp_ln1026_reg_3474_pp0_iter7_reg <= icmp_ln1026_reg_3474_pp0_iter6_reg;
                icmp_ln1026_reg_3474_pp0_iter8_reg <= icmp_ln1026_reg_3474_pp0_iter7_reg;
                icmp_ln1026_reg_3474_pp0_iter9_reg <= icmp_ln1026_reg_3474_pp0_iter8_reg;
                icmp_ln942_reg_4596_pp0_iter33_reg <= icmp_ln942_reg_4596;
                icmp_ln942_reg_4596_pp0_iter34_reg <= icmp_ln942_reg_4596_pp0_iter33_reg;
                p_Result_117_reg_4600_pp0_iter34_reg <= p_Result_117_reg_4600;
                trunc_ln950_reg_4641_pp0_iter34_reg <= trunc_ln950_reg_4641;
                xor_ln182_10_reg_3738_pp0_iter10_reg <= xor_ln182_10_reg_3738_pp0_iter9_reg;
                xor_ln182_10_reg_3738_pp0_iter11_reg <= xor_ln182_10_reg_3738_pp0_iter10_reg;
                xor_ln182_10_reg_3738_pp0_iter12_reg <= xor_ln182_10_reg_3738_pp0_iter11_reg;
                xor_ln182_10_reg_3738_pp0_iter13_reg <= xor_ln182_10_reg_3738_pp0_iter12_reg;
                xor_ln182_10_reg_3738_pp0_iter14_reg <= xor_ln182_10_reg_3738_pp0_iter13_reg;
                xor_ln182_10_reg_3738_pp0_iter15_reg <= xor_ln182_10_reg_3738_pp0_iter14_reg;
                xor_ln182_10_reg_3738_pp0_iter9_reg <= xor_ln182_10_reg_3738;
                xor_ln182_11_reg_3765_pp0_iter10_reg <= xor_ln182_11_reg_3765;
                xor_ln182_11_reg_3765_pp0_iter11_reg <= xor_ln182_11_reg_3765_pp0_iter10_reg;
                xor_ln182_11_reg_3765_pp0_iter12_reg <= xor_ln182_11_reg_3765_pp0_iter11_reg;
                xor_ln182_11_reg_3765_pp0_iter13_reg <= xor_ln182_11_reg_3765_pp0_iter12_reg;
                xor_ln182_11_reg_3765_pp0_iter14_reg <= xor_ln182_11_reg_3765_pp0_iter13_reg;
                xor_ln182_11_reg_3765_pp0_iter15_reg <= xor_ln182_11_reg_3765_pp0_iter14_reg;
                xor_ln182_12_reg_3796_pp0_iter11_reg <= xor_ln182_12_reg_3796;
                xor_ln182_12_reg_3796_pp0_iter12_reg <= xor_ln182_12_reg_3796_pp0_iter11_reg;
                xor_ln182_12_reg_3796_pp0_iter13_reg <= xor_ln182_12_reg_3796_pp0_iter12_reg;
                xor_ln182_12_reg_3796_pp0_iter14_reg <= xor_ln182_12_reg_3796_pp0_iter13_reg;
                xor_ln182_12_reg_3796_pp0_iter15_reg <= xor_ln182_12_reg_3796_pp0_iter14_reg;
                xor_ln182_12_reg_3796_pp0_iter16_reg <= xor_ln182_12_reg_3796_pp0_iter15_reg;
                xor_ln182_13_reg_3816_pp0_iter11_reg <= xor_ln182_13_reg_3816;
                xor_ln182_13_reg_3816_pp0_iter12_reg <= xor_ln182_13_reg_3816_pp0_iter11_reg;
                xor_ln182_13_reg_3816_pp0_iter13_reg <= xor_ln182_13_reg_3816_pp0_iter12_reg;
                xor_ln182_13_reg_3816_pp0_iter14_reg <= xor_ln182_13_reg_3816_pp0_iter13_reg;
                xor_ln182_13_reg_3816_pp0_iter15_reg <= xor_ln182_13_reg_3816_pp0_iter14_reg;
                xor_ln182_13_reg_3816_pp0_iter16_reg <= xor_ln182_13_reg_3816_pp0_iter15_reg;
                xor_ln182_14_reg_3842_pp0_iter12_reg <= xor_ln182_14_reg_3842;
                xor_ln182_14_reg_3842_pp0_iter13_reg <= xor_ln182_14_reg_3842_pp0_iter12_reg;
                xor_ln182_14_reg_3842_pp0_iter14_reg <= xor_ln182_14_reg_3842_pp0_iter13_reg;
                xor_ln182_14_reg_3842_pp0_iter15_reg <= xor_ln182_14_reg_3842_pp0_iter14_reg;
                xor_ln182_14_reg_3842_pp0_iter16_reg <= xor_ln182_14_reg_3842_pp0_iter15_reg;
                xor_ln182_14_reg_3842_pp0_iter17_reg <= xor_ln182_14_reg_3842_pp0_iter16_reg;
                xor_ln182_15_reg_3879_pp0_iter13_reg <= xor_ln182_15_reg_3879;
                xor_ln182_15_reg_3879_pp0_iter14_reg <= xor_ln182_15_reg_3879_pp0_iter13_reg;
                xor_ln182_15_reg_3879_pp0_iter15_reg <= xor_ln182_15_reg_3879_pp0_iter14_reg;
                xor_ln182_15_reg_3879_pp0_iter16_reg <= xor_ln182_15_reg_3879_pp0_iter15_reg;
                xor_ln182_15_reg_3879_pp0_iter17_reg <= xor_ln182_15_reg_3879_pp0_iter16_reg;
                xor_ln182_16_reg_3915_pp0_iter14_reg <= xor_ln182_16_reg_3915;
                xor_ln182_16_reg_3915_pp0_iter15_reg <= xor_ln182_16_reg_3915_pp0_iter14_reg;
                xor_ln182_16_reg_3915_pp0_iter16_reg <= xor_ln182_16_reg_3915_pp0_iter15_reg;
                xor_ln182_16_reg_3915_pp0_iter17_reg <= xor_ln182_16_reg_3915_pp0_iter16_reg;
                xor_ln182_16_reg_3915_pp0_iter18_reg <= xor_ln182_16_reg_3915_pp0_iter17_reg;
                xor_ln182_17_reg_3935_pp0_iter14_reg <= xor_ln182_17_reg_3935;
                xor_ln182_17_reg_3935_pp0_iter15_reg <= xor_ln182_17_reg_3935_pp0_iter14_reg;
                xor_ln182_17_reg_3935_pp0_iter16_reg <= xor_ln182_17_reg_3935_pp0_iter15_reg;
                xor_ln182_17_reg_3935_pp0_iter17_reg <= xor_ln182_17_reg_3935_pp0_iter16_reg;
                xor_ln182_17_reg_3935_pp0_iter18_reg <= xor_ln182_17_reg_3935_pp0_iter17_reg;
                xor_ln182_18_reg_3961_pp0_iter15_reg <= xor_ln182_18_reg_3961;
                xor_ln182_18_reg_3961_pp0_iter16_reg <= xor_ln182_18_reg_3961_pp0_iter15_reg;
                xor_ln182_18_reg_3961_pp0_iter17_reg <= xor_ln182_18_reg_3961_pp0_iter16_reg;
                xor_ln182_18_reg_3961_pp0_iter18_reg <= xor_ln182_18_reg_3961_pp0_iter17_reg;
                xor_ln182_18_reg_3961_pp0_iter19_reg <= xor_ln182_18_reg_3961_pp0_iter18_reg;
                xor_ln182_19_reg_3993_pp0_iter16_reg <= xor_ln182_19_reg_3993;
                xor_ln182_19_reg_3993_pp0_iter17_reg <= xor_ln182_19_reg_3993_pp0_iter16_reg;
                xor_ln182_19_reg_3993_pp0_iter18_reg <= xor_ln182_19_reg_3993_pp0_iter17_reg;
                xor_ln182_19_reg_3993_pp0_iter19_reg <= xor_ln182_19_reg_3993_pp0_iter18_reg;
                xor_ln182_1_reg_3519_pp0_iter10_reg <= xor_ln182_1_reg_3519_pp0_iter9_reg;
                xor_ln182_1_reg_3519_pp0_iter2_reg <= xor_ln182_1_reg_3519;
                xor_ln182_1_reg_3519_pp0_iter3_reg <= xor_ln182_1_reg_3519_pp0_iter2_reg;
                xor_ln182_1_reg_3519_pp0_iter4_reg <= xor_ln182_1_reg_3519_pp0_iter3_reg;
                xor_ln182_1_reg_3519_pp0_iter5_reg <= xor_ln182_1_reg_3519_pp0_iter4_reg;
                xor_ln182_1_reg_3519_pp0_iter6_reg <= xor_ln182_1_reg_3519_pp0_iter5_reg;
                xor_ln182_1_reg_3519_pp0_iter7_reg <= xor_ln182_1_reg_3519_pp0_iter6_reg;
                xor_ln182_1_reg_3519_pp0_iter8_reg <= xor_ln182_1_reg_3519_pp0_iter7_reg;
                xor_ln182_1_reg_3519_pp0_iter9_reg <= xor_ln182_1_reg_3519_pp0_iter8_reg;
                xor_ln182_20_reg_4029_pp0_iter17_reg <= xor_ln182_20_reg_4029;
                xor_ln182_20_reg_4029_pp0_iter18_reg <= xor_ln182_20_reg_4029_pp0_iter17_reg;
                xor_ln182_20_reg_4029_pp0_iter19_reg <= xor_ln182_20_reg_4029_pp0_iter18_reg;
                xor_ln182_20_reg_4029_pp0_iter20_reg <= xor_ln182_20_reg_4029_pp0_iter19_reg;
                xor_ln182_21_reg_4049_pp0_iter17_reg <= xor_ln182_21_reg_4049;
                xor_ln182_21_reg_4049_pp0_iter18_reg <= xor_ln182_21_reg_4049_pp0_iter17_reg;
                xor_ln182_21_reg_4049_pp0_iter19_reg <= xor_ln182_21_reg_4049_pp0_iter18_reg;
                xor_ln182_21_reg_4049_pp0_iter20_reg <= xor_ln182_21_reg_4049_pp0_iter19_reg;
                xor_ln182_22_reg_4075_pp0_iter18_reg <= xor_ln182_22_reg_4075;
                xor_ln182_22_reg_4075_pp0_iter19_reg <= xor_ln182_22_reg_4075_pp0_iter18_reg;
                xor_ln182_22_reg_4075_pp0_iter20_reg <= xor_ln182_22_reg_4075_pp0_iter19_reg;
                xor_ln182_22_reg_4075_pp0_iter21_reg <= xor_ln182_22_reg_4075_pp0_iter20_reg;
                xor_ln182_23_reg_4107_pp0_iter19_reg <= xor_ln182_23_reg_4107;
                xor_ln182_23_reg_4107_pp0_iter20_reg <= xor_ln182_23_reg_4107_pp0_iter19_reg;
                xor_ln182_23_reg_4107_pp0_iter21_reg <= xor_ln182_23_reg_4107_pp0_iter20_reg;
                xor_ln182_24_reg_4143_pp0_iter20_reg <= xor_ln182_24_reg_4143;
                xor_ln182_24_reg_4143_pp0_iter21_reg <= xor_ln182_24_reg_4143_pp0_iter20_reg;
                xor_ln182_24_reg_4143_pp0_iter22_reg <= xor_ln182_24_reg_4143_pp0_iter21_reg;
                xor_ln182_25_reg_4163_pp0_iter20_reg <= xor_ln182_25_reg_4163;
                xor_ln182_25_reg_4163_pp0_iter21_reg <= xor_ln182_25_reg_4163_pp0_iter20_reg;
                xor_ln182_25_reg_4163_pp0_iter22_reg <= xor_ln182_25_reg_4163_pp0_iter21_reg;
                xor_ln182_26_reg_4189_pp0_iter21_reg <= xor_ln182_26_reg_4189;
                xor_ln182_26_reg_4189_pp0_iter22_reg <= xor_ln182_26_reg_4189_pp0_iter21_reg;
                xor_ln182_26_reg_4189_pp0_iter23_reg <= xor_ln182_26_reg_4189_pp0_iter22_reg;
                xor_ln182_27_reg_4221_pp0_iter22_reg <= xor_ln182_27_reg_4221;
                xor_ln182_27_reg_4221_pp0_iter23_reg <= xor_ln182_27_reg_4221_pp0_iter22_reg;
                xor_ln182_28_reg_4257_pp0_iter23_reg <= xor_ln182_28_reg_4257;
                xor_ln182_28_reg_4257_pp0_iter24_reg <= xor_ln182_28_reg_4257_pp0_iter23_reg;
                xor_ln182_29_reg_4277_pp0_iter23_reg <= xor_ln182_29_reg_4277;
                xor_ln182_29_reg_4277_pp0_iter24_reg <= xor_ln182_29_reg_4277_pp0_iter23_reg;
                xor_ln182_2_reg_3540_pp0_iter10_reg <= xor_ln182_2_reg_3540_pp0_iter9_reg;
                xor_ln182_2_reg_3540_pp0_iter11_reg <= xor_ln182_2_reg_3540_pp0_iter10_reg;
                xor_ln182_2_reg_3540_pp0_iter3_reg <= xor_ln182_2_reg_3540;
                xor_ln182_2_reg_3540_pp0_iter4_reg <= xor_ln182_2_reg_3540_pp0_iter3_reg;
                xor_ln182_2_reg_3540_pp0_iter5_reg <= xor_ln182_2_reg_3540_pp0_iter4_reg;
                xor_ln182_2_reg_3540_pp0_iter6_reg <= xor_ln182_2_reg_3540_pp0_iter5_reg;
                xor_ln182_2_reg_3540_pp0_iter7_reg <= xor_ln182_2_reg_3540_pp0_iter6_reg;
                xor_ln182_2_reg_3540_pp0_iter8_reg <= xor_ln182_2_reg_3540_pp0_iter7_reg;
                xor_ln182_2_reg_3540_pp0_iter9_reg <= xor_ln182_2_reg_3540_pp0_iter8_reg;
                xor_ln182_30_reg_4303_pp0_iter24_reg <= xor_ln182_30_reg_4303;
                xor_ln182_30_reg_4303_pp0_iter25_reg <= xor_ln182_30_reg_4303_pp0_iter24_reg;
                xor_ln182_31_reg_4335_pp0_iter25_reg <= xor_ln182_31_reg_4335;
                xor_ln182_32_reg_4371_pp0_iter26_reg <= xor_ln182_32_reg_4371;
                xor_ln182_33_reg_4391_pp0_iter26_reg <= xor_ln182_33_reg_4391;
                xor_ln182_34_reg_4417_pp0_iter27_reg <= xor_ln182_34_reg_4417;
                xor_ln182_3_reg_3567_pp0_iter10_reg <= xor_ln182_3_reg_3567_pp0_iter9_reg;
                xor_ln182_3_reg_3567_pp0_iter11_reg <= xor_ln182_3_reg_3567_pp0_iter10_reg;
                xor_ln182_3_reg_3567_pp0_iter4_reg <= xor_ln182_3_reg_3567;
                xor_ln182_3_reg_3567_pp0_iter5_reg <= xor_ln182_3_reg_3567_pp0_iter4_reg;
                xor_ln182_3_reg_3567_pp0_iter6_reg <= xor_ln182_3_reg_3567_pp0_iter5_reg;
                xor_ln182_3_reg_3567_pp0_iter7_reg <= xor_ln182_3_reg_3567_pp0_iter6_reg;
                xor_ln182_3_reg_3567_pp0_iter8_reg <= xor_ln182_3_reg_3567_pp0_iter7_reg;
                xor_ln182_3_reg_3567_pp0_iter9_reg <= xor_ln182_3_reg_3567_pp0_iter8_reg;
                xor_ln182_4_reg_3598_pp0_iter10_reg <= xor_ln182_4_reg_3598_pp0_iter9_reg;
                xor_ln182_4_reg_3598_pp0_iter11_reg <= xor_ln182_4_reg_3598_pp0_iter10_reg;
                xor_ln182_4_reg_3598_pp0_iter12_reg <= xor_ln182_4_reg_3598_pp0_iter11_reg;
                xor_ln182_4_reg_3598_pp0_iter5_reg <= xor_ln182_4_reg_3598;
                xor_ln182_4_reg_3598_pp0_iter6_reg <= xor_ln182_4_reg_3598_pp0_iter5_reg;
                xor_ln182_4_reg_3598_pp0_iter7_reg <= xor_ln182_4_reg_3598_pp0_iter6_reg;
                xor_ln182_4_reg_3598_pp0_iter8_reg <= xor_ln182_4_reg_3598_pp0_iter7_reg;
                xor_ln182_4_reg_3598_pp0_iter9_reg <= xor_ln182_4_reg_3598_pp0_iter8_reg;
                xor_ln182_5_reg_3618_pp0_iter10_reg <= xor_ln182_5_reg_3618_pp0_iter9_reg;
                xor_ln182_5_reg_3618_pp0_iter11_reg <= xor_ln182_5_reg_3618_pp0_iter10_reg;
                xor_ln182_5_reg_3618_pp0_iter12_reg <= xor_ln182_5_reg_3618_pp0_iter11_reg;
                xor_ln182_5_reg_3618_pp0_iter5_reg <= xor_ln182_5_reg_3618;
                xor_ln182_5_reg_3618_pp0_iter6_reg <= xor_ln182_5_reg_3618_pp0_iter5_reg;
                xor_ln182_5_reg_3618_pp0_iter7_reg <= xor_ln182_5_reg_3618_pp0_iter6_reg;
                xor_ln182_5_reg_3618_pp0_iter8_reg <= xor_ln182_5_reg_3618_pp0_iter7_reg;
                xor_ln182_5_reg_3618_pp0_iter9_reg <= xor_ln182_5_reg_3618_pp0_iter8_reg;
                xor_ln182_6_reg_3639_pp0_iter10_reg <= xor_ln182_6_reg_3639_pp0_iter9_reg;
                xor_ln182_6_reg_3639_pp0_iter11_reg <= xor_ln182_6_reg_3639_pp0_iter10_reg;
                xor_ln182_6_reg_3639_pp0_iter12_reg <= xor_ln182_6_reg_3639_pp0_iter11_reg;
                xor_ln182_6_reg_3639_pp0_iter13_reg <= xor_ln182_6_reg_3639_pp0_iter12_reg;
                xor_ln182_6_reg_3639_pp0_iter6_reg <= xor_ln182_6_reg_3639;
                xor_ln182_6_reg_3639_pp0_iter7_reg <= xor_ln182_6_reg_3639_pp0_iter6_reg;
                xor_ln182_6_reg_3639_pp0_iter8_reg <= xor_ln182_6_reg_3639_pp0_iter7_reg;
                xor_ln182_6_reg_3639_pp0_iter9_reg <= xor_ln182_6_reg_3639_pp0_iter8_reg;
                xor_ln182_7_reg_3666_pp0_iter10_reg <= xor_ln182_7_reg_3666_pp0_iter9_reg;
                xor_ln182_7_reg_3666_pp0_iter11_reg <= xor_ln182_7_reg_3666_pp0_iter10_reg;
                xor_ln182_7_reg_3666_pp0_iter12_reg <= xor_ln182_7_reg_3666_pp0_iter11_reg;
                xor_ln182_7_reg_3666_pp0_iter13_reg <= xor_ln182_7_reg_3666_pp0_iter12_reg;
                xor_ln182_7_reg_3666_pp0_iter7_reg <= xor_ln182_7_reg_3666;
                xor_ln182_7_reg_3666_pp0_iter8_reg <= xor_ln182_7_reg_3666_pp0_iter7_reg;
                xor_ln182_7_reg_3666_pp0_iter9_reg <= xor_ln182_7_reg_3666_pp0_iter8_reg;
                xor_ln182_8_reg_3697_pp0_iter10_reg <= xor_ln182_8_reg_3697_pp0_iter9_reg;
                xor_ln182_8_reg_3697_pp0_iter11_reg <= xor_ln182_8_reg_3697_pp0_iter10_reg;
                xor_ln182_8_reg_3697_pp0_iter12_reg <= xor_ln182_8_reg_3697_pp0_iter11_reg;
                xor_ln182_8_reg_3697_pp0_iter13_reg <= xor_ln182_8_reg_3697_pp0_iter12_reg;
                xor_ln182_8_reg_3697_pp0_iter14_reg <= xor_ln182_8_reg_3697_pp0_iter13_reg;
                xor_ln182_8_reg_3697_pp0_iter8_reg <= xor_ln182_8_reg_3697;
                xor_ln182_8_reg_3697_pp0_iter9_reg <= xor_ln182_8_reg_3697_pp0_iter8_reg;
                xor_ln182_9_reg_3717_pp0_iter10_reg <= xor_ln182_9_reg_3717_pp0_iter9_reg;
                xor_ln182_9_reg_3717_pp0_iter11_reg <= xor_ln182_9_reg_3717_pp0_iter10_reg;
                xor_ln182_9_reg_3717_pp0_iter12_reg <= xor_ln182_9_reg_3717_pp0_iter11_reg;
                xor_ln182_9_reg_3717_pp0_iter13_reg <= xor_ln182_9_reg_3717_pp0_iter12_reg;
                xor_ln182_9_reg_3717_pp0_iter14_reg <= xor_ln182_9_reg_3717_pp0_iter13_reg;
                xor_ln182_9_reg_3717_pp0_iter8_reg <= xor_ln182_9_reg_3717;
                xor_ln182_9_reg_3717_pp0_iter9_reg <= xor_ln182_9_reg_3717_pp0_iter8_reg;
                xor_ln182_reg_3499_pp0_iter10_reg <= xor_ln182_reg_3499_pp0_iter9_reg;
                xor_ln182_reg_3499_pp0_iter2_reg <= xor_ln182_reg_3499;
                xor_ln182_reg_3499_pp0_iter3_reg <= xor_ln182_reg_3499_pp0_iter2_reg;
                xor_ln182_reg_3499_pp0_iter4_reg <= xor_ln182_reg_3499_pp0_iter3_reg;
                xor_ln182_reg_3499_pp0_iter5_reg <= xor_ln182_reg_3499_pp0_iter4_reg;
                xor_ln182_reg_3499_pp0_iter6_reg <= xor_ln182_reg_3499_pp0_iter5_reg;
                xor_ln182_reg_3499_pp0_iter7_reg <= xor_ln182_reg_3499_pp0_iter6_reg;
                xor_ln182_reg_3499_pp0_iter8_reg <= xor_ln182_reg_3499_pp0_iter7_reg;
                xor_ln182_reg_3499_pp0_iter9_reg <= xor_ln182_reg_3499_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= ap_phi_mux_retval_0_phi_fu_336_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                div_i_reg_3869 <= grp_fu_1292_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_fu_1340_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                icmp_ln1018_reg_3478 <= icmp_ln1018_fu_1346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter31_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter31_reg = ap_const_lv1_0))) then
                icmp_ln942_reg_4596 <= icmp_ln942_fu_3170_p2;
                trunc_ln666_121_reg_4589 <= trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln942_reg_4596 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter32_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter32_reg = ap_const_lv1_0))) then
                lsb_index_reg_4618 <= lsb_index_fu_3231_p2;
                p_Result_117_reg_4600 <= trunc_ln666_121_reg_4589(39 downto 39);
                p_Result_119_reg_4635 <= p_Result_119_fu_3257_p3;
                sub_ln951_reg_4612 <= sub_ln951_fu_3225_p2;
                sub_ln954_reg_4630 <= sub_ln954_fu_3251_p2;
                tmp_127_reg_4625 <= lsb_index_fu_3231_p2(31 downto 1);
                tmp_V_12_reg_4605 <= tmp_V_12_fu_3188_p3;
                trunc_ln950_reg_4641 <= trunc_ln950_fu_3265_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln942_reg_4596_pp0_iter33_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter33_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter33_reg = ap_const_lv1_0))) then
                m_s_reg_4646 <= m_22_fu_3391_p2(40 downto 1);
                p_Result_113_reg_4651 <= m_22_fu_3391_p2(25 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_fu_1340_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_fu_1346_p2 = ap_const_lv1_0))) then
                p_Result_115_reg_3482 <= p_Result_115_fu_1358_p1;
                r_V_41_reg_3487 <= r_V_41_fu_1422_p3;
                tmp_84_reg_3493 <= r_V_41_fu_1422_p3(42 downto 42);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter11_reg = ap_const_lv1_0))) then
                tmp_100_reg_3894 <= trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return(42 downto 42);
                trunc_ln1340_29_reg_3900 <= trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return(42 downto 16);
                trunc_ln1340_30_reg_3905 <= trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return(42 downto 16);
                trunc_ln666_10_reg_3874 <= trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return;
                trunc_ln666_44_reg_3884 <= trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return;
                trunc_ln666_45_reg_3889 <= trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return;
                xor_ln182_15_reg_3879 <= xor_ln182_15_fu_2076_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter12_reg = ap_const_lv1_0))) then
                tmp_101_reg_3930 <= trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return(42 downto 42);
                trunc_ln1340_31_reg_3941 <= trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return(42 downto 17);
                trunc_ln1340_32_reg_3946 <= trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return(42 downto 17);
                trunc_ln666_16_reg_3910 <= trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return;
                trunc_ln666_47_reg_3920 <= trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return;
                trunc_ln666_48_reg_3925 <= trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return;
                xor_ln182_16_reg_3915 <= xor_ln182_16_fu_2129_p2;
                xor_ln182_17_reg_3935 <= xor_ln182_17_fu_2151_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter13_reg = ap_const_lv1_0))) then
                tmp_103_reg_3977 <= trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return(42 downto 42);
                trunc_ln1340_33_reg_3967 <= trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return(42 downto 18);
                trunc_ln1340_35_reg_3983 <= trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return(42 downto 19);
                trunc_ln666_22_reg_3951 <= trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_return;
                trunc_ln666_50_reg_3956 <= trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return;
                trunc_ln666_54_reg_3972 <= trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return;
                xor_ln182_18_reg_3961 <= xor_ln182_18_fu_2194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter14_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter14_reg = ap_const_lv1_0))) then
                tmp_104_reg_4008 <= trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return(42 downto 42);
                trunc_ln1340_37_reg_4014 <= trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return(42 downto 20);
                trunc_ln1340_38_reg_4019 <= trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return(42 downto 20);
                trunc_ln666_28_reg_3988 <= trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return;
                trunc_ln666_56_reg_3998 <= trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return;
                trunc_ln666_57_reg_4003 <= trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return;
                xor_ln182_19_reg_3993 <= xor_ln182_19_fu_2247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter15_reg = ap_const_lv1_0))) then
                tmp_105_reg_4044 <= trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return(42 downto 42);
                trunc_ln1340_39_reg_4055 <= trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return(42 downto 21);
                trunc_ln1340_40_reg_4060 <= trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return(42 downto 21);
                trunc_ln666_34_reg_4024 <= trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_return;
                trunc_ln666_59_reg_4034 <= trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return;
                trunc_ln666_60_reg_4039 <= trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return;
                xor_ln182_20_reg_4029 <= xor_ln182_20_fu_2300_p2;
                xor_ln182_21_reg_4049 <= xor_ln182_21_fu_2322_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter16_reg = ap_const_lv1_0))) then
                tmp_107_reg_4091 <= trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return(42 downto 42);
                trunc_ln1340_41_reg_4081 <= trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return(42 downto 22);
                trunc_ln1340_43_reg_4097 <= trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return(42 downto 23);
                trunc_ln666_40_reg_4065 <= trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_return;
                trunc_ln666_62_reg_4070 <= trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return;
                trunc_ln666_66_reg_4086 <= trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return;
                xor_ln182_22_reg_4075 <= xor_ln182_22_fu_2365_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter17_reg = ap_const_lv1_0))) then
                tmp_108_reg_4122 <= trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return(42 downto 42);
                trunc_ln1340_45_reg_4128 <= trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return(42 downto 24);
                trunc_ln1340_46_reg_4133 <= trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return(42 downto 24);
                trunc_ln666_46_reg_4102 <= trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return;
                trunc_ln666_68_reg_4112 <= trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return;
                trunc_ln666_69_reg_4117 <= trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return;
                xor_ln182_23_reg_4107 <= xor_ln182_23_fu_2418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter18_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter18_reg = ap_const_lv1_0))) then
                tmp_109_reg_4158 <= trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return(42 downto 42);
                trunc_ln1340_47_reg_4169 <= trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return(42 downto 25);
                trunc_ln1340_48_reg_4174 <= trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return(42 downto 25);
                trunc_ln666_52_reg_4138 <= trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return;
                trunc_ln666_71_reg_4148 <= trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return;
                trunc_ln666_72_reg_4153 <= trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return;
                xor_ln182_24_reg_4143 <= xor_ln182_24_fu_2471_p2;
                xor_ln182_25_reg_4163 <= xor_ln182_25_fu_2493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter19_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter19_reg = ap_const_lv1_0))) then
                tmp_111_reg_4205 <= trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return(42 downto 42);
                trunc_ln1340_49_reg_4195 <= trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return(42 downto 26);
                trunc_ln1340_51_reg_4211 <= trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return(42 downto 27);
                trunc_ln666_58_reg_4179 <= trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return;
                trunc_ln666_74_reg_4184 <= trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return;
                trunc_ln666_78_reg_4200 <= trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return;
                xor_ln182_26_reg_4189 <= xor_ln182_26_fu_2536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter20_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter20_reg = ap_const_lv1_0))) then
                tmp_112_reg_4236 <= trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return(42 downto 42);
                trunc_ln1340_53_reg_4242 <= trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return(42 downto 28);
                trunc_ln1340_54_reg_4247 <= trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return(42 downto 28);
                trunc_ln666_64_reg_4216 <= trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_return;
                trunc_ln666_80_reg_4226 <= trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return;
                trunc_ln666_81_reg_4231 <= trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return;
                xor_ln182_27_reg_4221 <= xor_ln182_27_fu_2589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter21_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter21_reg = ap_const_lv1_0))) then
                tmp_113_reg_4272 <= trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return(42 downto 42);
                trunc_ln1340_55_reg_4283 <= trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return(42 downto 29);
                trunc_ln1340_56_reg_4288 <= trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return(42 downto 29);
                trunc_ln666_70_reg_4252 <= trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_return;
                trunc_ln666_83_reg_4262 <= trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return;
                trunc_ln666_84_reg_4267 <= trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return;
                xor_ln182_28_reg_4257 <= xor_ln182_28_fu_2642_p2;
                xor_ln182_29_reg_4277 <= xor_ln182_29_fu_2664_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter22_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter22_reg = ap_const_lv1_0))) then
                tmp_115_reg_4319 <= trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return(42 downto 42);
                trunc_ln1340_57_reg_4309 <= trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return(42 downto 30);
                trunc_ln1340_59_reg_4325 <= trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return(42 downto 31);
                trunc_ln666_76_reg_4293 <= trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return;
                trunc_ln666_86_reg_4298 <= trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return;
                trunc_ln666_90_reg_4314 <= trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return;
                xor_ln182_30_reg_4303 <= xor_ln182_30_fu_2707_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter23_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter23_reg = ap_const_lv1_0))) then
                tmp_116_reg_4350 <= trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return(42 downto 42);
                trunc_ln1340_61_reg_4356 <= trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return(42 downto 32);
                trunc_ln1340_62_reg_4361 <= trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return(42 downto 32);
                trunc_ln666_82_reg_4330 <= trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_return;
                trunc_ln666_92_reg_4340 <= trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return;
                trunc_ln666_93_reg_4345 <= trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return;
                xor_ln182_31_reg_4335 <= xor_ln182_31_fu_2760_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter24_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter24_reg = ap_const_lv1_0))) then
                tmp_117_reg_4386 <= trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return(42 downto 42);
                trunc_ln1340_63_reg_4397 <= trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return(42 downto 33);
                trunc_ln1340_64_reg_4402 <= trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return(42 downto 33);
                trunc_ln666_88_reg_4366 <= trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return;
                trunc_ln666_95_reg_4376 <= trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return;
                trunc_ln666_96_reg_4381 <= trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return;
                xor_ln182_32_reg_4371 <= xor_ln182_32_fu_2813_p2;
                xor_ln182_33_reg_4391 <= xor_ln182_33_fu_2835_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter25_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter25_reg = ap_const_lv1_0))) then
                tmp_119_reg_4433 <= trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return(42 downto 42);
                trunc_ln1340_65_reg_4423 <= trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return(42 downto 34);
                trunc_ln1340_67_reg_4439 <= trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return(42 downto 35);
                trunc_ln666_102_reg_4428 <= trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return;
                trunc_ln666_94_reg_4407 <= trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return;
                trunc_ln666_98_reg_4412 <= trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return;
                xor_ln182_34_reg_4417 <= xor_ln182_34_fu_2878_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter26_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter26_reg = ap_const_lv1_0))) then
                tmp_120_reg_4464 <= trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return(42 downto 42);
                trunc_ln1340_69_reg_4470 <= trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return(42 downto 36);
                trunc_ln1340_70_reg_4475 <= trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return(42 downto 36);
                trunc_ln666_100_reg_4444 <= trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_return;
                trunc_ln666_104_reg_4454 <= trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return;
                trunc_ln666_105_reg_4459 <= trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return;
                xor_ln182_35_reg_4449 <= xor_ln182_35_fu_2931_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter27_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter27_reg = ap_const_lv1_0))) then
                tmp_121_reg_4500 <= trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return(42 downto 42);
                trunc_ln1340_71_reg_4511 <= trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return(42 downto 37);
                trunc_ln1340_72_reg_4516 <= trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return(42 downto 37);
                trunc_ln666_106_reg_4480 <= trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return;
                trunc_ln666_107_reg_4490 <= trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return;
                trunc_ln666_108_reg_4495 <= trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return;
                xor_ln182_36_reg_4485 <= xor_ln182_36_fu_2984_p2;
                xor_ln182_37_reg_4505 <= xor_ln182_37_fu_3006_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter28_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter28_reg = ap_const_lv1_0))) then
                tmp_123_reg_4547 <= trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return(42 downto 42);
                trunc_ln1340_73_reg_4537 <= trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return(42 downto 38);
                trunc_ln1340_75_reg_4553 <= trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return(42 downto 39);
                trunc_ln666_110_reg_4521 <= trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return;
                trunc_ln666_112_reg_4526 <= trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_return;
                trunc_ln666_114_reg_4542 <= trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return;
                xor_ln182_38_reg_4531 <= xor_ln182_38_fu_3049_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter29_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter29_reg = ap_const_lv1_0))) then
                tmp_124_reg_4568 <= trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return(42 downto 42);
                trunc_ln1340_77_reg_4574 <= trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_return(42 downto 40);
                trunc_ln666_117_reg_4558 <= trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return;
                trunc_ln666_118_reg_4563 <= trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478 = ap_const_lv1_0))) then
                tmp_85_reg_3514 <= trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return(42 downto 42);
                trunc_ln1340_1_reg_3530 <= trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return(42 downto 1);
                trunc_ln1_reg_3525 <= trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return(42 downto 1);
                trunc_ln666_1_reg_3509 <= trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return;
                trunc_ln_reg_3504 <= trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return;
                xor_ln182_1_reg_3519 <= xor_ln182_1_fu_1471_p2;
                xor_ln182_reg_3499 <= xor_ln182_fu_1457_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_87_reg_3556 <= trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return(42 downto 42);
                trunc_ln1340_2_reg_3546 <= trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return(42 downto 2);
                trunc_ln1340_4_reg_3562 <= trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return(42 downto 3);
                trunc_ln666_3_reg_3535 <= trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return;
                trunc_ln666_7_reg_3551 <= trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return;
                xor_ln182_2_reg_3540 <= xor_ln182_2_fu_1510_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_88_reg_3582 <= trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return(42 downto 42);
                trunc_ln1340_6_reg_3588 <= trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return(42 downto 4);
                trunc_ln1340_7_reg_3593 <= trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return(42 downto 4);
                trunc_ln666_9_reg_3572 <= trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return;
                trunc_ln666_s_reg_3577 <= trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return;
                xor_ln182_3_reg_3567 <= xor_ln182_3_fu_1563_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter3_reg = ap_const_lv1_0))) then
                tmp_89_reg_3613 <= trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return(42 downto 42);
                trunc_ln1340_8_reg_3624 <= trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return(42 downto 5);
                trunc_ln1340_9_reg_3629 <= trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return(42 downto 5);
                trunc_ln666_11_reg_3603 <= trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return;
                trunc_ln666_12_reg_3608 <= trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return;
                xor_ln182_4_reg_3598 <= xor_ln182_4_fu_1616_p2;
                xor_ln182_5_reg_3618 <= xor_ln182_5_fu_1638_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter4_reg = ap_const_lv1_0))) then
                tmp_91_reg_3655 <= trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return(42 downto 42);
                trunc_ln1340_11_reg_3661 <= trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return(42 downto 7);
                trunc_ln1340_s_reg_3645 <= trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return(42 downto 6);
                trunc_ln666_14_reg_3634 <= trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return;
                trunc_ln666_18_reg_3650 <= trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return;
                xor_ln182_6_reg_3639 <= xor_ln182_6_fu_1681_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter5_reg = ap_const_lv1_0))) then
                tmp_92_reg_3681 <= trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return(42 downto 42);
                trunc_ln1340_13_reg_3687 <= trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return(42 downto 8);
                trunc_ln1340_14_reg_3692 <= trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return(42 downto 8);
                trunc_ln666_20_reg_3671 <= trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return;
                trunc_ln666_21_reg_3676 <= trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return;
                xor_ln182_7_reg_3666 <= xor_ln182_7_fu_1734_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter6_reg = ap_const_lv1_0))) then
                tmp_93_reg_3712 <= trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return(42 downto 42);
                trunc_ln1340_15_reg_3723 <= trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return(42 downto 9);
                trunc_ln1340_16_reg_3728 <= trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return(42 downto 9);
                trunc_ln666_23_reg_3702 <= trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return;
                trunc_ln666_24_reg_3707 <= trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return;
                xor_ln182_8_reg_3697 <= xor_ln182_8_fu_1787_p2;
                xor_ln182_9_reg_3717 <= xor_ln182_9_fu_1809_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter7_reg = ap_const_lv1_0))) then
                tmp_95_reg_3754 <= trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return(42 downto 42);
                trunc_ln1340_17_reg_3744 <= trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return(42 downto 10);
                trunc_ln1340_19_reg_3760 <= trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return(42 downto 11);
                trunc_ln666_26_reg_3733 <= trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return;
                trunc_ln666_30_reg_3749 <= trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return;
                xor_ln182_10_reg_3738 <= xor_ln182_10_fu_1852_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter8_reg = ap_const_lv1_0))) then
                tmp_96_reg_3780 <= trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return(42 downto 42);
                trunc_ln1340_21_reg_3786 <= trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return(42 downto 12);
                trunc_ln1340_22_reg_3791 <= trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return(42 downto 12);
                trunc_ln666_32_reg_3770 <= trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return;
                trunc_ln666_33_reg_3775 <= trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return;
                xor_ln182_11_reg_3765 <= xor_ln182_11_fu_1905_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter9_reg = ap_const_lv1_0))) then
                tmp_97_reg_3811 <= trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return(42 downto 42);
                trunc_ln1340_23_reg_3822 <= trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return(42 downto 13);
                trunc_ln1340_24_reg_3827 <= trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return(42 downto 13);
                trunc_ln666_35_reg_3801 <= trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return;
                trunc_ln666_36_reg_3806 <= trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return;
                xor_ln182_12_reg_3796 <= xor_ln182_12_fu_1958_p2;
                xor_ln182_13_reg_3816 <= xor_ln182_13_fu_1980_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1026_reg_3474_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter10_reg = ap_const_lv1_0))) then
                tmp_99_reg_3858 <= trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return(42 downto 42);
                trunc_ln1340_25_reg_3848 <= trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return(42 downto 14);
                trunc_ln1340_27_reg_3864 <= trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return(42 downto 15);
                trunc_ln666_38_reg_3837 <= trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return;
                trunc_ln666_42_reg_3853 <= trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return;
                trunc_ln666_5_reg_3832 <= trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_return;
                xor_ln182_14_reg_3842 <= xor_ln182_14_fu_2023_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg) and (icmp_ln1018_reg_3478_pp0_iter30_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter30_reg = ap_const_lv1_0))) then
                trunc_ln666_120_reg_4579 <= trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_return;
                xor_ln182_41_reg_4584 <= xor_ln182_41_fu_3164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                x_in_int_reg <= x_in;
                y_in_int_reg <= y_in;
            end if;
        end if;
    end process;
    LD_fu_3455_p1 <= p_Result_120_fu_3443_p5(32 - 1 downto 0);
    add_ln961_fu_3353_p2 <= std_logic_vector(unsigned(sub_ln951_reg_4612) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln971_fu_3430_p2 <= std_logic_vector(unsigned(sub_ln971_fu_3425_p2) + unsigned(select_ln950_fu_3418_p3));
    and_ln956_1_fu_3327_p2 <= (xor_ln956_fu_3316_p2 and p_Result_119_reg_4635);
    and_ln956_fu_3298_p2 <= (tmp_V_12_reg_4605 and or_ln956_1_fu_3292_p2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1681_assign_proc : process(icmp_ln1026_reg_3474_pp0_iter31_reg, icmp_ln1018_reg_3478_pp0_iter31_reg, icmp_ln942_fu_3170_p2)
    begin
                ap_condition_1681 <= ((icmp_ln942_fu_3170_p2 = ap_const_lv1_1) and (icmp_ln1018_reg_3478_pp0_iter31_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter31_reg = ap_const_lv1_0));
    end process;


    ap_phi_mux_retval_0_phi_fu_336_p8_assign_proc : process(icmp_ln1026_reg_3474_pp0_iter34_reg, icmp_ln1018_reg_3478_pp0_iter34_reg, icmp_ln942_reg_4596_pp0_iter34_reg, ap_phi_reg_pp0_iter35_retval_0_reg_332, bitcast_ln756_fu_3459_p1)
    begin
        if (((icmp_ln942_reg_4596_pp0_iter34_reg = ap_const_lv1_0) and (icmp_ln1018_reg_3478_pp0_iter34_reg = ap_const_lv1_0) and (icmp_ln1026_reg_3474_pp0_iter34_reg = ap_const_lv1_0))) then 
            ap_phi_mux_retval_0_phi_fu_336_p8 <= bitcast_ln756_fu_3459_p1;
        else 
            ap_phi_mux_retval_0_phi_fu_336_p8 <= ap_phi_reg_pp0_iter35_retval_0_reg_332;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_retval_0_reg_332 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_return_assign_proc : process(ap_phi_mux_retval_0_phi_fu_336_p8, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= ap_phi_mux_retval_0_phi_fu_336_p8;
        else 
            ap_return <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    bitcast_ln756_fu_3459_p1 <= LD_fu_3455_p1;
    data_V_1_fu_1312_p1 <= y_in_int_reg;
    data_V_fu_1298_p1 <= x_in_int_reg;

    grp_fu_1292_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_1292_ce <= ap_const_logic_1;
        else 
            grp_fu_1292_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1018_fu_1346_p2 <= "1" when (tmp_131_fu_1316_p4 = ap_const_lv8_0) else "0";
    icmp_ln1026_fu_1340_p2 <= "1" when (unsigned(ret_fu_1330_p2) < unsigned(zext_ln1026_fu_1336_p1)) else "0";
    icmp_ln942_fu_3170_p2 <= "1" when (trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return = ap_const_lv40_0) else "0";
    icmp_ln953_fu_3269_p2 <= "1" when (signed(tmp_127_reg_4625) > signed(ap_const_lv31_0)) else "0";
    icmp_ln956_fu_3303_p2 <= "0" when (and_ln956_fu_3298_p2 = ap_const_lv40_0) else "1";
    icmp_ln961_fu_3322_p2 <= "1" when (signed(lsb_index_reg_4618) > signed(ap_const_lv32_0)) else "0";
    isNeg_fu_1380_p3 <= ret_9_fu_1352_p2(8 downto 8);
    l_fu_3221_p1 <= tmp_fu_3213_p3(32 - 1 downto 0);
    lsb_index_fu_3231_p2 <= std_logic_vector(unsigned(sub_ln951_fu_3225_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln954_fu_3277_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv40_FFFFFFFFFF),to_integer(unsigned('0' & zext_ln954_fu_3274_p1(31-1 downto 0)))));
    lshr_ln961_fu_3362_p2 <= std_logic_vector(shift_right(unsigned(tmp_V_12_reg_4605),to_integer(unsigned('0' & zext_ln961_fu_3358_p1(31-1 downto 0)))));
    m_22_fu_3391_p2 <= std_logic_vector(unsigned(zext_ln958_fu_3383_p1) + unsigned(zext_ln968_fu_3387_p1));
    m_fu_3375_p3 <= 
        lshr_ln961_fu_3362_p2 when (icmp_ln961_fu_3322_p2(0) = '1') else 
        shl_ln962_fu_3341_p2;
    or_ln956_1_fu_3292_p2 <= (shl_ln956_fu_3286_p2 or lshr_ln954_fu_3277_p2);
    p_Result_115_fu_1358_p1 <= data_V_fu_1298_p1(23 - 1 downto 0);
    p_Result_116_fu_1362_p1 <= data_V_1_fu_1312_p1(23 - 1 downto 0);
    p_Result_117_fu_3176_p3 <= trunc_ln666_121_reg_4589(39 downto 39);
    p_Result_118_fu_3205_p3 <= (ap_const_lv24_FFFFFF & p_Result_s_fu_3195_p4);
    p_Result_119_fu_3257_p3 <= tmp_V_12_fu_3188_p3(to_integer(unsigned(lsb_index_fu_3231_p2)) downto to_integer(unsigned(lsb_index_fu_3231_p2))) when (to_integer(unsigned(lsb_index_fu_3231_p2)) >= 0 and to_integer(unsigned(lsb_index_fu_3231_p2)) <=39) else "-";
    p_Result_120_fu_3443_p5 <= (zext_ln958_1_fu_3415_p1(63 downto 32) & tmp_s_fu_3436_p3 & zext_ln958_1_fu_3415_p1(22 downto 0));
    
    p_Result_s_fu_3195_p4_proc : process(tmp_V_12_fu_3188_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(40+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(40+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable p_Result_s_fu_3195_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(40 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(40 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_27(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := tmp_V_12_fu_3188_p3;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(40-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(40-1-unsigned(ap_const_lv32_27(6-1 downto 0)));
            for p_Result_s_fu_3195_p4_i in 0 to 40-1 loop
                v0_cpy(p_Result_s_fu_3195_p4_i) := tmp_V_12_fu_3188_p3(40-1-p_Result_s_fu_3195_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(40-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_3195_p4 <= resvalue(40-1 downto 0);
    end process;

    r_V_39_fu_1416_p2 <= std_logic_vector(shift_right(unsigned(zext_ln710_2_fu_1376_p1),to_integer(unsigned('0' & zext_ln1306_fu_1406_p1(31-1 downto 0)))));
    r_V_41_fu_1422_p3 <= 
        r_V_fu_1410_p2 when (isNeg_fu_1380_p3(0) = '1') else 
        r_V_39_fu_1416_p2;
    r_V_fu_1410_p2 <= std_logic_vector(shift_left(unsigned(zext_ln710_2_fu_1376_p1),to_integer(unsigned('0' & zext_ln1306_fu_1406_p1(31-1 downto 0)))));
    ret_9_fu_1352_p2 <= std_logic_vector(unsigned(zext_ln1026_fu_1336_p1) - unsigned(zext_ln1494_fu_1326_p1));
    ret_fu_1330_p2 <= std_logic_vector(unsigned(zext_ln1494_fu_1326_p1) + unsigned(ap_const_lv9_B));
    select_ln950_fu_3418_p3 <= 
        ap_const_lv8_7F when (p_Result_113_reg_4651(0) = '1') else 
        ap_const_lv8_7E;
    select_ln953_fu_3346_p3 <= 
        icmp_ln956_fu_3303_p2 when (icmp_ln953_fu_3269_p2(0) = '1') else 
        p_Result_119_reg_4635;
    select_ln961_fu_3367_p3 <= 
        select_ln953_fu_3346_p3 when (icmp_ln961_fu_3322_p2(0) = '1') else 
        and_ln956_1_fu_3327_p2;
        sext_ln1306_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ush_fu_1394_p3),32));

    shl_ln956_fu_3286_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv40_1),to_integer(unsigned('0' & zext_ln956_fu_3283_p1(31-1 downto 0)))));
    shl_ln962_fu_3341_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_12_reg_4605),to_integer(unsigned('0' & zext_ln962_fu_3337_p1(31-1 downto 0)))));
    sub_ln1374_fu_1388_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(ret_9_fu_1352_p2));
    sub_ln951_fu_3225_p2 <= std_logic_vector(unsigned(ap_const_lv32_28) - unsigned(l_fu_3221_p1));
    sub_ln954_fu_3251_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) - unsigned(trunc_ln954_fu_3247_p1));
    sub_ln962_fu_3332_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln951_reg_4612));
    sub_ln971_fu_3425_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) - unsigned(trunc_ln950_reg_4641_pp0_iter34_reg));
    tmp_101_fu_2143_p3 <= trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return(42 downto 42);
    tmp_102_fu_2185_p3 <= trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return(42 downto 42);
    tmp_105_fu_2314_p3 <= trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return(42 downto 42);
    tmp_106_fu_2356_p3 <= trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return(42 downto 42);
    tmp_109_fu_2485_p3 <= trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return(42 downto 42);
    tmp_110_fu_2527_p3 <= trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return(42 downto 42);
    tmp_113_fu_2656_p3 <= trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return(42 downto 42);
    tmp_114_fu_2698_p3 <= trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return(42 downto 42);
    tmp_117_fu_2827_p3 <= trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return(42 downto 42);
    tmp_118_fu_2869_p3 <= trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return(42 downto 42);
    tmp_121_fu_2998_p3 <= trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return(42 downto 42);
    tmp_122_fu_3040_p3 <= trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return(42 downto 42);
    tmp_125_fu_3156_p3 <= trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_return(42 downto 42);
    tmp_128_fu_3309_p3 <= lsb_index_reg_4618(31 downto 31);
    tmp_130_fu_1302_p4 <= data_V_fu_1298_p1(30 downto 23);
    tmp_131_fu_1316_p4 <= data_V_1_fu_1312_p1(30 downto 23);
    tmp_85_fu_1463_p3 <= trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return(42 downto 42);
    tmp_86_fu_1501_p3 <= trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return(42 downto 42);
    tmp_89_fu_1630_p3 <= trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return(42 downto 42);
    tmp_90_fu_1672_p3 <= trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return(42 downto 42);
    tmp_93_fu_1801_p3 <= trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return(42 downto 42);
    tmp_94_fu_1843_p3 <= trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return(42 downto 42);
    tmp_97_fu_1972_p3 <= trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return(42 downto 42);
    tmp_98_fu_2014_p3 <= trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return(42 downto 42);
    tmp_V_12_fu_3188_p3 <= 
        tmp_V_fu_3183_p2 when (p_Result_117_fu_3176_p3(0) = '1') else 
        trunc_ln666_121_reg_4589;
    tmp_V_fu_3183_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(trunc_ln666_121_reg_4589));
    
    tmp_fu_3213_p3_proc : process(p_Result_118_fu_3205_p3)
    begin
        tmp_fu_3213_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 0 to 64 - 1 loop
            if p_Result_118_fu_3205_p3(i) = '1' then
                tmp_fu_3213_p3 <= std_logic_vector(to_unsigned(i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_s_fu_3436_p3 <= (p_Result_117_reg_4600_pp0_iter34_reg & add_ln971_fu_3430_p2);
    trunc_ln1340_10_fu_1697_p4 <= trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return(42 downto 6);
    trunc_ln1340_12_fu_1744_p4 <= trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return(42 downto 7);
    trunc_ln1340_18_fu_1868_p4 <= trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return(42 downto 10);
    trunc_ln1340_20_fu_1915_p4 <= trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return(42 downto 11);
    trunc_ln1340_26_fu_2039_p4 <= trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return(42 downto 14);
    trunc_ln1340_28_fu_2086_p4 <= trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return(42 downto 15);
    trunc_ln1340_34_fu_2210_p4 <= trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return(42 downto 18);
    trunc_ln1340_36_fu_2257_p4 <= trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return(42 downto 19);
    trunc_ln1340_3_fu_1526_p4 <= trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return(42 downto 2);
    trunc_ln1340_42_fu_2381_p4 <= trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return(42 downto 22);
    trunc_ln1340_44_fu_2428_p4 <= trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return(42 downto 23);
    trunc_ln1340_50_fu_2552_p4 <= trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return(42 downto 26);
    trunc_ln1340_52_fu_2599_p4 <= trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return(42 downto 27);
    trunc_ln1340_58_fu_2723_p4 <= trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return(42 downto 30);
    trunc_ln1340_5_fu_1573_p4 <= trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return(42 downto 3);
    trunc_ln1340_60_fu_2770_p4 <= trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return(42 downto 31);
    trunc_ln1340_66_fu_2894_p4 <= trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return(42 downto 34);
    trunc_ln1340_68_fu_2941_p4 <= trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return(42 downto 35);
    trunc_ln1340_74_fu_3065_p4 <= trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return(42 downto 38);
    trunc_ln1340_76_fu_3113_p4 <= trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return(42 downto 39);
        trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_65_reg_4423),43));

    trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_add <= trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return(42);
        trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_66_fu_2894_p4),42));

    trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_add <= (tmp_119_reg_4433 xor ap_const_lv1_1);
        trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_67_reg_4439),43));

    trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_add <= tmp_119_reg_4433(0);
        trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_68_fu_2941_p4),42));

    trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_add <= (tmp_120_reg_4464 xor ap_const_lv1_1);
        trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_69_reg_4470),43));

    trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_add <= tmp_120_reg_4464(0);
        trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_70_reg_4475),42));

        trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_71_reg_4511),43));

    trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_add <= tmp_121_reg_4500(0);
        trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_72_reg_4516),42));

        trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_73_reg_4537),43));

    trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_add <= trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return(42);
        trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_74_fu_3065_p4),42));

        trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_75_reg_4553),43));

    trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_add <= tmp_123_reg_4547(0);
        trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_76_fu_3113_p4),42));

    trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_add <= tmp_124_reg_4568(0);
        trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_77_reg_4574),42));

    trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_add <= (tmp_88_reg_3582 xor ap_const_lv1_1);
        trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_6_reg_3588),43));

    trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_add <= (tmp_124_reg_4568 xor ap_const_lv1_1);
    trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_add <= tmp_88_reg_3582(0);
        trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_7_reg_3593),42));

        trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_8_reg_3624),43));

    trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_add <= tmp_89_reg_3613(0);
        trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_9_reg_3629),42));

        trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_s_reg_3645),43));

    trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_add <= trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return(42);
        trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_10_fu_1697_p4),42));

    trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_add <= tmp_84_reg_3493(0);
    trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_b <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_V_fu_1438_p4),42));
    trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_add <= (tmp_91_reg_3655 xor ap_const_lv1_1);
        trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_11_reg_3661),43));

    trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_add <= tmp_91_reg_3655(0);
        trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_12_fu_1744_p4),42));

    trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_add <= (tmp_92_reg_3681 xor ap_const_lv1_1);
        trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_13_reg_3687),43));

    trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_add <= tmp_92_reg_3681(0);
        trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_14_reg_3692),42));

        trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_15_reg_3723),43));

    trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add <= tmp_93_reg_3712(0);
        trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_16_reg_3728),42));

        trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_17_reg_3744),43));

    trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add <= trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return(42);
        trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_18_fu_1868_p4),42));

    trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_add <= (tmp_95_reg_3754 xor ap_const_lv1_1);
        trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_19_reg_3760),43));

    trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add <= tmp_95_reg_3754(0);
        trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_20_fu_1915_p4),42));

    trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_add <= (tmp_96_reg_3780 xor ap_const_lv1_1);
        trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_21_reg_3786),43));

    trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_add <= tmp_96_reg_3780(0);
        trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_22_reg_3791),42));

        trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_23_reg_3822),43));

    trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_add <= tmp_97_reg_3811(0);
        trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_24_reg_3827),42));

        trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_3525),43));

        trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_25_reg_3848),43));

    trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_add <= trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return(42);
        trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_26_fu_2039_p4),42));

    trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_add <= (tmp_99_reg_3858 xor ap_const_lv1_1);
        trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_27_reg_3864),43));

    trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_add <= tmp_99_reg_3858(0);
        trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_28_fu_2086_p4),42));

    trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_add <= (tmp_100_reg_3894 xor ap_const_lv1_1);
        trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_29_reg_3900),43));

    trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_add <= tmp_100_reg_3894(0);
        trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_30_reg_3905),42));

    trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_add <= tmp_85_reg_3514(0);
        trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_31_reg_3941),43));

    trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_add <= tmp_101_reg_3930(0);
        trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_32_reg_3946),42));

        trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_33_reg_3967),43));

    trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_add <= trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return(42);
        trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_34_fu_2210_p4),42));

    trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_add <= (tmp_103_reg_3977 xor ap_const_lv1_1);
        trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_35_reg_3983),43));

    trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_add <= tmp_103_reg_3977(0);
        trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_36_fu_2257_p4),42));

    trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_add <= (tmp_104_reg_4008 xor ap_const_lv1_1);
        trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_37_reg_4014),43));

    trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_add <= tmp_104_reg_4008(0);
        trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_38_reg_4019),42));

        trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_39_reg_4055),43));

    trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_add <= tmp_105_reg_4044(0);
        trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_40_reg_4060),42));

        trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_41_reg_4081),43));

    trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_add <= trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return(42);
        trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_42_fu_2381_p4),42));

    trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_add <= (tmp_107_reg_4091 xor ap_const_lv1_1);
        trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_43_reg_4097),43));

    trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_add <= tmp_107_reg_4091(0);
        trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_44_fu_2428_p4),42));

        trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_2_reg_3546),43));

    trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_add <= (tmp_108_reg_4122 xor ap_const_lv1_1);
        trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_45_reg_4128),43));

    trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_add <= tmp_108_reg_4122(0);
        trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_46_reg_4133),42));

        trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_47_reg_4169),43));

    trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add <= tmp_109_reg_4158(0);
        trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_48_reg_4174),42));

        trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_49_reg_4195),43));

    trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_add <= trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return(42);
        trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_50_fu_2552_p4),42));

    trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_add <= trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return(42);
        trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_3_fu_1526_p4),42));

    trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_add <= (tmp_111_reg_4205 xor ap_const_lv1_1);
        trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_51_reg_4211),43));

    trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add <= tmp_111_reg_4205(0);
        trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_52_fu_2599_p4),42));

    trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_add <= (tmp_112_reg_4236 xor ap_const_lv1_1);
        trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_53_reg_4242),43));

    trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_add <= tmp_112_reg_4236(0);
        trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_54_reg_4247),42));

        trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_55_reg_4283),43));

    trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_add <= tmp_113_reg_4272(0);
        trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_56_reg_4288),42));

        trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_57_reg_4309),43));

    trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_add <= trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return(42);
        trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_58_fu_2723_p4),42));

    trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_add <= (tmp_115_reg_4319 xor ap_const_lv1_1);
        trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_59_reg_4325),43));

    trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_add <= tmp_115_reg_4319(0);
        trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_60_fu_2770_p4),42));

    trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_add <= (tmp_116_reg_4350 xor ap_const_lv1_1);
        trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_61_reg_4356),43));

    trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_add <= tmp_116_reg_4350(0);
        trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_62_reg_4361),42));

        trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_63_reg_4397),43));

    trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_add <= tmp_117_reg_4386(0);
        trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_64_reg_4402),42));

    trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_add <= (tmp_87_reg_3556 xor ap_const_lv1_1);
        trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_4_reg_3562),43));

    trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_add <= tmp_87_reg_3556(0);
        trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_b <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1340_5_fu_1573_p4),42));

    trunc_ln950_fu_3265_p1 <= tmp_fu_3213_p3(8 - 1 downto 0);
    trunc_ln954_fu_3247_p1 <= sub_ln951_fu_3225_p2(6 - 1 downto 0);
    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_V_fu_1438_p4),43));
    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add <= (tmp_84_reg_3493 xor ap_const_lv1_1);
    ush_fu_1394_p3 <= 
        sub_ln1374_fu_1388_p2 when (isNeg_fu_1380_p3(0) = '1') else 
        ret_9_fu_1352_p2;
    x_V_fu_1438_p4 <= ((ap_const_lv1_1 & p_Result_115_reg_3482) & ap_const_lv16_0);
    xor_ln182_10_fu_1852_p2 <= (tmp_94_fu_1843_p3 xor ap_const_lv1_1);
    xor_ln182_11_fu_1905_p2 <= (tmp_95_reg_3754 xor ap_const_lv1_1);
    xor_ln182_12_fu_1958_p2 <= (tmp_96_reg_3780 xor ap_const_lv1_1);
    xor_ln182_13_fu_1980_p2 <= (tmp_97_fu_1972_p3 xor ap_const_lv1_1);
    xor_ln182_14_fu_2023_p2 <= (tmp_98_fu_2014_p3 xor ap_const_lv1_1);
    xor_ln182_15_fu_2076_p2 <= (tmp_99_reg_3858 xor ap_const_lv1_1);
    xor_ln182_16_fu_2129_p2 <= (tmp_100_reg_3894 xor ap_const_lv1_1);
    xor_ln182_17_fu_2151_p2 <= (tmp_101_fu_2143_p3 xor ap_const_lv1_1);
    xor_ln182_18_fu_2194_p2 <= (tmp_102_fu_2185_p3 xor ap_const_lv1_1);
    xor_ln182_19_fu_2247_p2 <= (tmp_103_reg_3977 xor ap_const_lv1_1);
    xor_ln182_1_fu_1471_p2 <= (tmp_85_fu_1463_p3 xor ap_const_lv1_1);
    xor_ln182_20_fu_2300_p2 <= (tmp_104_reg_4008 xor ap_const_lv1_1);
    xor_ln182_21_fu_2322_p2 <= (tmp_105_fu_2314_p3 xor ap_const_lv1_1);
    xor_ln182_22_fu_2365_p2 <= (tmp_106_fu_2356_p3 xor ap_const_lv1_1);
    xor_ln182_23_fu_2418_p2 <= (tmp_107_reg_4091 xor ap_const_lv1_1);
    xor_ln182_24_fu_2471_p2 <= (tmp_108_reg_4122 xor ap_const_lv1_1);
    xor_ln182_25_fu_2493_p2 <= (tmp_109_fu_2485_p3 xor ap_const_lv1_1);
    xor_ln182_26_fu_2536_p2 <= (tmp_110_fu_2527_p3 xor ap_const_lv1_1);
    xor_ln182_27_fu_2589_p2 <= (tmp_111_reg_4205 xor ap_const_lv1_1);
    xor_ln182_28_fu_2642_p2 <= (tmp_112_reg_4236 xor ap_const_lv1_1);
    xor_ln182_29_fu_2664_p2 <= (tmp_113_fu_2656_p3 xor ap_const_lv1_1);
    xor_ln182_2_fu_1510_p2 <= (tmp_86_fu_1501_p3 xor ap_const_lv1_1);
    xor_ln182_30_fu_2707_p2 <= (tmp_114_fu_2698_p3 xor ap_const_lv1_1);
    xor_ln182_31_fu_2760_p2 <= (tmp_115_reg_4319 xor ap_const_lv1_1);
    xor_ln182_32_fu_2813_p2 <= (tmp_116_reg_4350 xor ap_const_lv1_1);
    xor_ln182_33_fu_2835_p2 <= (tmp_117_fu_2827_p3 xor ap_const_lv1_1);
    xor_ln182_34_fu_2878_p2 <= (tmp_118_fu_2869_p3 xor ap_const_lv1_1);
    xor_ln182_35_fu_2931_p2 <= (tmp_119_reg_4433 xor ap_const_lv1_1);
    xor_ln182_36_fu_2984_p2 <= (tmp_120_reg_4464 xor ap_const_lv1_1);
    xor_ln182_37_fu_3006_p2 <= (tmp_121_fu_2998_p3 xor ap_const_lv1_1);
    xor_ln182_38_fu_3049_p2 <= (tmp_122_fu_3040_p3 xor ap_const_lv1_1);
    xor_ln182_39_fu_3102_p2 <= (tmp_123_reg_4547 xor ap_const_lv1_1);
    xor_ln182_3_fu_1563_p2 <= (tmp_87_reg_3556 xor ap_const_lv1_1);
    xor_ln182_41_fu_3164_p2 <= (tmp_125_fu_3156_p3 xor ap_const_lv1_1);
    xor_ln182_4_fu_1616_p2 <= (tmp_88_reg_3582 xor ap_const_lv1_1);
    xor_ln182_5_fu_1638_p2 <= (tmp_89_fu_1630_p3 xor ap_const_lv1_1);
    xor_ln182_6_fu_1681_p2 <= (tmp_90_fu_1672_p3 xor ap_const_lv1_1);
    xor_ln182_7_fu_1734_p2 <= (tmp_91_reg_3655 xor ap_const_lv1_1);
    xor_ln182_8_fu_1787_p2 <= (tmp_92_reg_3681 xor ap_const_lv1_1);
    xor_ln182_9_fu_1809_p2 <= (tmp_93_fu_1801_p3 xor ap_const_lv1_1);
    xor_ln182_fu_1457_p2 <= (tmp_84_reg_3493 xor ap_const_lv1_1);
    xor_ln956_fu_3316_p2 <= (tmp_128_fu_3309_p3 xor ap_const_lv1_1);
    y_V_fu_1366_p4 <= ((ap_const_lv1_1 & p_Result_116_fu_1362_p1) & ap_const_lv16_0);
    zext_ln1026_fu_1336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_130_fu_1302_p4),9));
    zext_ln1306_fu_1406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1306_fu_1402_p1),43));
    zext_ln1494_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_131_fu_1316_p4),9));
    zext_ln710_2_fu_1376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_V_fu_1366_p4),43));
    zext_ln954_fu_3274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln954_reg_4630),40));
    zext_ln956_fu_3283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lsb_index_reg_4618),40));
    zext_ln958_1_fu_3415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_s_reg_4646),64));
    zext_ln958_fu_3383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_3375_p3),41));
    zext_ln961_fu_3358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln961_fu_3353_p2),40));
    zext_ln962_fu_3337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln962_fu_3332_p2),40));
    zext_ln968_fu_3387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln961_fu_3367_p3),41));
end behav;
