/*
 * Copyright (c) 2023 Chen Xingyu <hi@xingrz.me>
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef __HI3861_SOC_CLDO_CTL_H__
#define __HI3861_SOC_CLDO_CTL_H__

#define CLDO_CTL_SOFT_RESET_OFFSET      (0x20)
#define CLDO_CTL_WDG_RST_SEL_OFFSET     (0x28)
#define CLDO_CTL_CLKEN_OFFSET           (0x30)
#define CLDO_CTL_CLKEN1_OFFSET          (0x34)
#define CLDO_CTL_CLK_SEL_OFFSET         (0x38)
#define CLDO_CTL_SOFT_RESET2_OFFSET     (0x3C)
#define CLDO_CTL_CLKEN2_OFFSET          (0x48)
#define CLDO_CTL_WDG_RST_SEL1_OFFSET    (0x4C)
#define CLDO_CTL_CLKMUX_STS_OFFSET      (0x64)
#define CLDO_CTL_CLK_DIV1_OFFSET        (0x78)
#define CLDO_CTL_PKT_CPU_MEM_SEL_OFFSET (0x100)
#define CLDO_CTL_UART_JTAG_CFG_OFFSET   (0x250)

#endif /* __HI3861_SOC_CLDO_CTL_H__ */
