Analysis & Synthesis report for Problema2
Tue Aug 27 00:50:03 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |Main
 12. Parameter Settings for User Entity Instance: FlipFlop_in:ff1_inst
 13. Parameter Settings for User Entity Instance: Alu:alu_inst
 14. Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_modulus:modu_op
 15. Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_divider:div_op
 16. Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_subtractor:sub_op
 17. Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_multiplier:mult_op
 18. Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_adder:adder_op
 19. Parameter Settings for User Entity Instance: FlipFlop_out:ff2_inst
 20. Parameter Settings for Inferred Entity Instance: Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0
 22. Port Connectivity Checks: "Alu:alu_inst|n_bit_adder:adder_op"
 23. Port Connectivity Checks: "Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[0].fs"
 24. Port Connectivity Checks: "Alu:alu_inst|n_bit_divider:div_op"
 25. Port Connectivity Checks: "FlipFlop_in:ff1_inst"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 27 00:50:02 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Problema2                                   ;
; Top-level Entity Name           ; Main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 136                                         ;
; Total pins                      ; 166                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Main               ; Problema2          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; FlipFlop_in.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv             ;         ;
; Alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv                     ;         ;
; n_bit_adder.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_adder.sv             ;         ;
; full_adder.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_adder.sv              ;         ;
; n_bit_multiplier.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_multiplier.sv        ;         ;
; n_bit_subtractor.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_subtractor.sv        ;         ;
; n_bit_divider.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv           ;         ;
; n_bit_modulus.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv           ;         ;
; FlipFlop_out.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_out.sv            ;         ;
; Main.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv                    ;         ;
; full_subtractor.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_subtractor.sv         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                               ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                           ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                ;         ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_3dm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/alt_u_div_o2f.tdf       ;         ;
; db/lpm_divide_65m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_65m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2359                                   ;
;                                             ;                                        ;
; Combinational ALUT usage for logic          ; 4577                                   ;
;     -- 7 input functions                    ; 11                                     ;
;     -- 6 input functions                    ; 122                                    ;
;     -- 5 input functions                    ; 1267                                   ;
;     -- 4 input functions                    ; 1875                                   ;
;     -- <=3 input functions                  ; 1302                                   ;
;                                             ;                                        ;
; Dedicated logic registers                   ; 136                                    ;
;                                             ;                                        ;
; I/O pins                                    ; 166                                    ;
;                                             ;                                        ;
; Total DSP Blocks                            ; 0                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; FlipFlop_in:ff1_inst|Output_B_numf1[0] ;
; Maximum fan-out                             ; 167                                    ;
; Total fan-out                               ; 20750                                  ;
; Average fan-out                             ; 4.11                                   ;
+---------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Main                                             ; 4577 (0)            ; 136 (0)                   ; 0                 ; 0          ; 166  ; 0            ; |Main                                                                                                                                    ; Main                ; work         ;
;    |Alu:alu_inst|                                 ; 4574 (214)          ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst                                                                                                                       ; Alu                 ; work         ;
;       |n_bit_adder:adder_op|                      ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op                                                                                                  ; n_bit_adder         ; work         ;
;          |full_adder:adder_loop[11].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[11].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[13].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[13].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[15].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[15].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[17].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[17].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[19].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[19].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[1].fa|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[1].fa                                                                      ; full_adder          ; work         ;
;          |full_adder:adder_loop[21].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[21].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[23].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[23].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[25].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[25].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[27].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[27].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[29].fa|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[29].fa                                                                     ; full_adder          ; work         ;
;          |full_adder:adder_loop[3].fa|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[3].fa                                                                      ; full_adder          ; work         ;
;          |full_adder:adder_loop[5].fa|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[5].fa                                                                      ; full_adder          ; work         ;
;          |full_adder:adder_loop[7].fa|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[7].fa                                                                      ; full_adder          ; work         ;
;          |full_adder:adder_loop[9].fa|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[9].fa                                                                      ; full_adder          ; work         ;
;       |n_bit_divider:div_op|                      ; 1110 (10)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_divider:div_op                                                                                                  ; n_bit_divider       ; work         ;
;          |lpm_divide:Div0|                        ; 1100 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;             |lpm_divide_3dm:auto_generated|       ; 1100 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0|lpm_divide_3dm:auto_generated                                                    ; lpm_divide_3dm      ; work         ;
;                |sign_div_unsign_9nh:divider|      ; 1100 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                        ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_o2f:divider|         ; 1100 (1100)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f       ; work         ;
;       |n_bit_modulus:modu_op|                     ; 1221 (88)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_modulus:modu_op                                                                                                 ; n_bit_modulus       ; work         ;
;          |lpm_divide:Mod0|                        ; 1133 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_65m:auto_generated|       ; 1133 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                   ; lpm_divide_65m      ; work         ;
;                |sign_div_unsign_9nh:divider|      ; 1133 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_o2f:divider|         ; 1133 (1133)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f       ; work         ;
;       |n_bit_multiplier:mult_op|                  ; 1956 (1956)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_multiplier:mult_op                                                                                              ; n_bit_multiplier    ; work         ;
;       |n_bit_subtractor:sub_op|                   ; 58 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op                                                                                               ; n_bit_subtractor    ; work         ;
;          |full_subtractor:subtractor_loop[10].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[10].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[11].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[11].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[12].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[12].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[13].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[13].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[14].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[14].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[15].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[15].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[16].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[16].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[17].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[17].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[18].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[18].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[19].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[19].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[1].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[1].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[20].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[20].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[21].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[21].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[22].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[22].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[23].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[23].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[24].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[24].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[25].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[25].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[26].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[26].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[27].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[27].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[28].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[28].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[29].fs| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[29].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[2].fs|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[2].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[30].fs| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[30].fs                                                        ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[3].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[3].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[4].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[4].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[5].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[5].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[6].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[6].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[7].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[7].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[8].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[8].fs                                                         ; full_subtractor     ; work         ;
;          |full_subtractor:subtractor_loop[9].fs|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Main|Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[9].fs                                                         ; full_subtractor     ; work         ;
;    |FlipFlop_in:ff1_inst|                         ; 0 (0)               ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|FlipFlop_in:ff1_inst                                                                                                               ; FlipFlop_in         ; work         ;
;    |FlipFlop_out:ff2_inst|                        ; 3 (3)               ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |Main|FlipFlop_out:ff2_inst                                                                                                              ; FlipFlop_out        ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                       ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Alu:alu_inst|n_bit_divider:div_op|zero_flag        ; Alu:alu_inst|n_bit_modulus:modu_op|Equal0 ; yes                    ;
; Alu:alu_inst|n_bit_modulus:modu_op|negative_flag   ; Alu:alu_inst|n_bit_modulus:modu_op|Equal0 ; yes                    ;
; Alu:alu_inst|n_bit_modulus:modu_op|zero_flag       ; Alu:alu_inst|n_bit_modulus:modu_op|Equal0 ; yes                    ;
; Alu:alu_inst|n_bit_divider:div_op|negative_flag    ; Alu:alu_inst|n_bit_modulus:modu_op|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                           ;                        ;
+----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 136   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 136   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 14:1               ; 29 bits   ; 261 LEs       ; 174 LEs              ; 87 LEs                 ; Yes        ; |Main|FlipFlop_out:ff2_inst|Output_result[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Main ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FlipFlop_in:ff1_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu:alu_inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_modulus:modu_op ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_divider:div_op ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_subtractor:sub_op ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_multiplier:mult_op ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu:alu_inst|n_bit_adder:adder_op ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FlipFlop_out:ff2_inst ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; N              ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 32             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu:alu_inst|n_bit_adder:adder_op"                                                                                                                                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sum           ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum[31..1]" have no fanouts                                                           ;
; overflow_flag ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; negative_flag ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[0].fs" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; bin  ; Input ; Info     ; Stuck at VCC                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alu:alu_inst|n_bit_divider:div_op"                                                                                                   ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; remainder  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "remainder[31..1]" have no fanouts ;
; carry_flag ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FlipFlop_in:ff1_inst"                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_f1 ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 136                         ;
;     CLR               ; 76                          ;
;     CLR SCLR          ; 60                          ;
; arriav_lcell_comb     ; 4577                        ;
;     arith             ; 2183                        ;
;         0 data inputs ; 147                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 869                         ;
;         5 data inputs ; 1046                        ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 2365                        ;
;         2 data inputs ; 83                          ;
;         3 data inputs ; 939                         ;
;         4 data inputs ; 1000                        ;
;         5 data inputs ; 221                         ;
;         6 data inputs ; 122                         ;
;     shared            ; 18                          ;
;         0 data inputs ; 6                           ;
;         2 data inputs ; 6                           ;
;         4 data inputs ; 6                           ;
; boundary_port         ; 166                         ;
;                       ;                             ;
; Max LUT depth         ; 95.60                       ;
; Average LUT depth     ; 65.69                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Aug 27 00:49:28 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file flipflop_in.sv
    Info (12023): Found entity 1: FlipFlop_in File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: Alu File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_adder.sv
    Info (12023): Found entity 1: n_bit_adder File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_multiplier.sv
    Info (12023): Found entity 1: n_bit_multiplier File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_multiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_subtractor.sv
    Info (12023): Found entity 1: n_bit_subtractor File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_subtractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_divider.sv
    Info (12023): Found entity 1: n_bit_divider File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_bit_modulus.sv
    Info (12023): Found entity 1: n_bit_modulus File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflop_out.sv
    Info (12023): Found entity 1: FlipFlop_out File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_out.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: Main File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor.sv
    Info (12023): Found entity 1: full_subtractor File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/full_subtractor.sv Line: 1
Info (12127): Elaborating entity "Main" for the top level hierarchy
Info (12128): Elaborating entity "FlipFlop_in" for hierarchy "FlipFlop_in:ff1_inst" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 36
Info (12128): Elaborating entity "Alu" for hierarchy "Alu:alu_inst" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 47
Info (12128): Elaborating entity "n_bit_modulus" for hierarchy "Alu:alu_inst|n_bit_modulus:modu_op" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv Line: 53
Warning (10240): Verilog HDL Always Construct warning at n_bit_modulus.sv(13): inferring latch(es) for variable "zero_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 13
Warning (10240): Verilog HDL Always Construct warning at n_bit_modulus.sv(13): inferring latch(es) for variable "negative_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 13
Info (10041): Inferred latch for "negative_flag" at n_bit_modulus.sv(24) File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 24
Info (10041): Inferred latch for "zero_flag" at n_bit_modulus.sv(24) File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 24
Info (12128): Elaborating entity "n_bit_divider" for hierarchy "Alu:alu_inst|n_bit_divider:div_op" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv Line: 54
Warning (10240): Verilog HDL Always Construct warning at n_bit_divider.sv(14): inferring latch(es) for variable "zero_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 14
Warning (10240): Verilog HDL Always Construct warning at n_bit_divider.sv(14): inferring latch(es) for variable "negative_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 14
Info (10041): Inferred latch for "negative_flag" at n_bit_divider.sv(26) File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 26
Info (10041): Inferred latch for "zero_flag" at n_bit_divider.sv(26) File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 26
Info (12128): Elaborating entity "n_bit_subtractor" for hierarchy "Alu:alu_inst|n_bit_subtractor:sub_op" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv Line: 55
Info (12128): Elaborating entity "full_subtractor" for hierarchy "Alu:alu_inst|n_bit_subtractor:sub_op|full_subtractor:subtractor_loop[0].fs" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_subtractor.sv Line: 26
Info (12128): Elaborating entity "n_bit_multiplier" for hierarchy "Alu:alu_inst|n_bit_multiplier:mult_op" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv Line: 56
Info (12128): Elaborating entity "n_bit_adder" for hierarchy "Alu:alu_inst|n_bit_adder:adder_op" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Alu.sv Line: 57
Info (12128): Elaborating entity "full_adder" for hierarchy "Alu:alu_inst|n_bit_adder:adder_op|full_adder:adder_loop[0].fa" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_adder.sv Line: 28
Info (12128): Elaborating entity "FlipFlop_out" for hierarchy "FlipFlop_out:ff2_inst" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 62
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alu:alu_inst|n_bit_divider:div_op|Div0" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alu:alu_inst|n_bit_modulus:modu_op|Mod0" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 24
Info (12130): Elaborated megafunction instantiation "Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 26
Info (12133): Instantiated megafunction "Alu:alu_inst|n_bit_divider:div_op|lpm_divide:Div0" with the following parameter: File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info (12023): Found entity 1: lpm_divide_3dm File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_3dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/alt_u_div_o2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 24
Info (12133): Instantiated megafunction "Alu:alu_inst|n_bit_modulus:modu_op|lpm_divide:Mod0" with the following parameter: File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/db/lpm_divide_65m.tdf Line: 25
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Alu:alu_inst|n_bit_divider:div_op|zero_flag has unsafe behavior File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst|Output_B_numf1[31] File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv Line: 20
Warning (13012): Latch Alu:alu_inst|n_bit_modulus:modu_op|negative_flag has unsafe behavior File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst|Output_B_numf1[31] File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv Line: 20
Warning (13012): Latch Alu:alu_inst|n_bit_modulus:modu_op|zero_flag has unsafe behavior File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_modulus.sv Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst|Output_B_numf1[31] File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv Line: 20
Warning (13012): Latch Alu:alu_inst|n_bit_divider:div_op|negative_flag has unsafe behavior File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/n_bit_divider.sv Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FlipFlop_in:ff1_inst|Output_B_numf1[1] File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/FlipFlop_in.sv Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Sel[4]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[5]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[6]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[7]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[8]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[9]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[10]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[11]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[12]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[13]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[14]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[15]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[16]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[17]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[18]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[19]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[20]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[21]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[22]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[23]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[24]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[25]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[26]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[27]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[28]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[29]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[30]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
    Warning (15610): No output dependent on input pin "Sel[31]" File: C:/Users/User/Documents/GitHub/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema2/Main.sv Line: 5
Info (21057): Implemented 4842 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 98 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 4676 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Tue Aug 27 00:50:03 2024
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:55


