Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:18:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_11_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 Sum12_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.922ns (29.288%)  route 2.226ns (70.712%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 7.037 - 4.000 ) 
    Source Clock Delay      (SCD):    3.605ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.620ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.471ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=12006, routed)       2.668     3.605    Sum12_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X116Y206       FDRE                                         r  Sum12_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y206       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.684 r  Sum12_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/Q
                         net (fo=1, routed)           0.249     3.933    Sum12_impl_instance/FPAddSubOp_instance/LZC_component/Q[2]
    SLICE_X114Y203       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.023 r  Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_4__3/O
                         net (fo=1, routed)           0.143     4.166    Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_4__3_n_0
    SLICE_X115Y204       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.218 r  Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__3/O
                         net (fo=1, routed)           0.048     4.266    Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__3_n_0
    SLICE_X115Y204       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.319 r  Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__3/O
                         net (fo=4, routed)           0.198     4.517    Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X116Y200       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     4.567 r  Sum12_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__3/O
                         net (fo=1, routed)           0.009     4.576    Sum12_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X116Y200       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.766 r  Sum12_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.792    Sum12_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X116Y201       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.807 r  Sum12_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.833    Sum12_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X116Y202       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     4.949 f  Sum12_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/O[7]
                         net (fo=6, routed)           0.629     5.578    Sum12_impl_instance/FPAddSubOp_instance/fracAdder/level5[24]
    SLICE_X117Y202       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.104     5.682 f  Sum12_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__3/O
                         net (fo=1, routed)           0.173     5.855    Sum12_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__3_n_0
    SLICE_X117Y202       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.905 f  Sum12_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__3/O
                         net (fo=6, routed)           0.110     6.015    Sum12_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__3_n_0
    SLICE_X117Y201       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     6.138 r  Sum12_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__3/O
                         net (fo=13, routed)          0.615     6.753    Sum12_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X116Y200       FDRE                                         r  Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=12006, routed)       2.390     7.037    Sum12_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X116Y200       FDRE                                         r  Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.543     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X116Y200       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     7.471    Sum12_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.717    




