

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Tue Jul 11 11:48:07 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.794 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6404|     6404| 64.040 us | 64.040 us |  6404|  6404|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop  |     6402|     6402|         4|          1|          1|  6400|    yes   |
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     567|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|      66|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     165|    -|
|Register         |        0|      -|     330|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|     396|     862|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |cnn_fcmp_32ns_32neOg_U61  |cnn_fcmp_32ns_32neOg  |        0|      0|  66|  66|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |Total                     |                      |        0|      0|  66|  66|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5ng8j_U62  |cnn_mac_muladd_5ng8j  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_701_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln15_1_fu_687_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln19_fu_673_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln29_1_fu_609_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln32_1_fu_782_p2     |     +    |      0|  0|  21|          14|          14|
    |add_ln39_1_fu_744_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln39_2_fu_758_p2     |     +    |      0|  0|  19|          12|          12|
    |add_ln39_fu_735_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln9_fu_267_p2        |     +    |      0|  0|  20|          13|           1|
    |c_fu_485_p2              |     +    |      0|  0|  12|           1|           3|
    |f_fu_273_p2              |     +    |      0|  0|  15|           1|           7|
    |i_fu_255_p2              |     +    |      0|  0|  13|           4|           4|
    |j_fu_649_p2              |     +    |      0|  0|  13|           4|           4|
    |mpc_fu_667_p2            |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_567_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_381_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln12_1_fu_467_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln12_2_fu_473_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln12_3_fu_479_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln12_fu_453_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln15_1_fu_555_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln15_2_fu_561_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln15_fu_541_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln32_1_fu_886_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_2_fu_319_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_3_fu_339_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_4_fu_351_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_5_fu_363_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_6_fu_375_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln32_fu_880_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln37_fu_661_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_279_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln15_fu_369_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_fu_357_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln22_fu_345_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln32_1_fu_850_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_2_fu_862_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln32_3_fu_868_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_fu_844_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln37_1_fu_655_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln37_2_fu_623_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln37_fu_333_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln9_fu_261_p2       |   icmp   |      0|  0|  13|          13|          12|
    |or_ln12_1_fu_447_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln12_fu_387_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln15_1_fu_497_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln15_fu_491_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_1_fu_579_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_573_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln24_fu_796_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln32_1_fu_874_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln32_fu_856_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_238_p1            |  select  |      0|  0|  32|           1|          32|
    |max_1_fu_892_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln12_1_fu_409_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln12_2_fu_417_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln12_3_fu_433_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln12_4_fu_459_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln12_5_fu_707_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln12_fu_393_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln15_1_fu_519_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln15_2_fu_527_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_3_fu_547_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln15_4_fu_693_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln15_fu_503_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln19_1_fu_597_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln19_2_fu_615_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln19_3_fu_629_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln19_4_fu_637_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln19_5_fu_679_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln19_fu_585_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln32_1_fu_293_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln32_2_fu_301_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln32_3_fu_325_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln32_fu_285_p3    |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln12_fu_441_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln15_fu_535_p2       |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_309_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 567|         242|         252|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_186_p4    |   9|          2|    3|          6|
    |ap_phi_mux_f_0_phi_fu_142_p4    |   9|          2|    7|         14|
    |ap_phi_mux_max_4_phi_fu_219_p4  |   9|          2|   32|         64|
    |ap_phi_mux_r_0_phi_fu_164_p4    |   9|          2|    3|          6|
    |c_0_reg_182                     |   9|          2|    3|          6|
    |f_0_reg_138                     |   9|          2|    7|         14|
    |indvar_flatten117_reg_127       |   9|          2|   13|         26|
    |indvar_flatten24_reg_171        |   9|          2|    6|         12|
    |indvar_flatten63_reg_149        |   9|          2|    8|         16|
    |indvar_flatten_reg_193          |   9|          2|    4|          8|
    |max_4_reg_215                   |   9|          2|   32|         64|
    |mpc_0_reg_227                   |   9|          2|    2|          4|
    |mpr_0_reg_204                   |   9|          2|    2|          4|
    |r_0_reg_160                     |   9|          2|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 165|         36|  128|        258|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln37_reg_962                         |   1|   0|    1|          0|
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |c_0_reg_182                              |   3|   0|    3|          0|
    |f_0_reg_138                              |   7|   0|    7|          0|
    |icmp_ln9_reg_908                         |   1|   0|    1|          0|
    |indvar_flatten117_reg_127                |  13|   0|   13|          0|
    |indvar_flatten24_reg_171                 |   6|   0|    6|          0|
    |indvar_flatten63_reg_149                 |   8|   0|    8|          0|
    |indvar_flatten_reg_193                   |   4|   0|    4|          0|
    |j_reg_957                                |   4|   0|    4|          0|
    |max_4_reg_215                            |  32|   0|   32|          0|
    |max_pool_out_addr_reg_986                |  11|   0|   11|          0|
    |max_pool_out_addr_reg_986_pp0_iter2_reg  |  11|   0|   11|          0|
    |max_reg_1003                             |  32|   0|   32|          0|
    |mpc_0_reg_227                            |   2|   0|    2|          0|
    |mpr_0_reg_204                            |   2|   0|    2|          0|
    |r_0_reg_160                              |   3|   0|    3|          0|
    |select_ln12_2_reg_924                    |   3|   0|    3|          0|
    |select_ln15_2_reg_931                    |   3|   0|    3|          0|
    |select_ln19_1_reg_942                    |   1|   0|    1|          0|
    |select_ln19_1_reg_942_pp0_iter1_reg      |   1|   0|    1|          0|
    |select_ln19_2_reg_947                    |   4|   0|    4|          0|
    |select_ln19_reg_937                      |   2|   0|    2|          0|
    |select_ln19_reg_937_pp0_iter1_reg        |   2|   0|    2|          0|
    |select_ln24_reg_996                      |  32|   0|   32|          0|
    |select_ln32_1_reg_917                    |   7|   0|    7|          0|
    |and_ln37_reg_962                         |  64|  32|    1|          0|
    |icmp_ln9_reg_908                         |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 330|  64|  204|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  max_pool_2  | return value |
|conv_out_address0      | out |   13|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   11|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

