#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 12 02:50:30 2021
# Process ID: 342256
# Current directory: /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch6/1DDR/verif/scripts
# Command line: vivado
# Log file: /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch6/1DDR/verif/scripts/vivado.log
# Journal file: /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch6/1DDR/verif/scripts/vivado.jou
#-----------------------------------------------------------
start_gui
source ./open_waves.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 7071.250 ; gain = 21.035 ; free physical = 899 ; free virtual = 8246
# open_wave_database ../sim/vivado/tpch_c/tb.wdb
open_wave_config /home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch6/1DDR/verif/scripts/tb.wcfg
WARNING: Simulation object /tb/card/fpga/CL/FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_Nucleus_inst/Forecast_inst/\parallel_pu_gen(0)\/processing_unit_0/reduce_out_ready was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_Nucleus_inst/Forecast_inst/\parallel_pu_gen(0)\/processing_unit_0/reduce_out_data was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_Nucleus_inst/Forecast_inst/\parallel_pu_gen(0)\/processing_unit_0/reduce_out_valid was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_Nucleus_inst/Forecast_inst/\parallel_pu_gen(0)\/processing_unit_0/reduce_out_last was not found in the design.
WARNING: Simulation object /tb/card/fpga/CL/FLETCHER_TOP_INST/Forecast_Mantle_inst/Forecast_Nucleus_inst/Forecast_inst/\parallel_pu_gen(0)\/processing_unit_0/reduce_out_dvalid was not found in the design.
save_wave_config {/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch6/1DDR/verif/scripts/tb.wcfg}
save_wave_config {/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch6/1DDR/verif/scripts/tb.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 12 03:50:07 2021...
