\hypertarget{classMIPS_1_1InstructionI}{}\section{M\+I\+PS\+:\+:InstructionI Class Reference}
\label{classMIPS_1_1InstructionI}\index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}


{\ttfamily \#include $<$instruction\+\_\+\+I.\+hpp$>$}

Inheritance diagram for M\+I\+PS\+:\+:InstructionI\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=12.000000cm]{classMIPS_1_1InstructionI}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classMIPS_1_1InstructionI_a57bdbde86da12b395952eea141867ec2}{InstructionI} (\hyperlink{core_8hpp_a6074bae122ae7b527864eec42c728c3c}{bit8\+\_\+t} \hyperlink{classMIPS_1_1Instruction_a45cc6808b5dde8a5d41067d148b55476}{opcode}, \hyperlink{classMIPS_1_1Register}{Register} $\ast$\hyperlink{classMIPS_1_1InstructionI_a2be191d5b3dce505e2e626ec02eb4d62}{rs}, \hyperlink{classMIPS_1_1Register}{Register} $\ast$\hyperlink{classMIPS_1_1InstructionI_add1db07a5c954f35271de8c8a5737487}{rt}, \hyperlink{core_8hpp_a6074bae122ae7b527864eec42c728c3c}{bit8\+\_\+t} \hyperlink{classMIPS_1_1InstructionI_aa9b6da37c374c2ec8d96448d341e5e7d}{shamt}, \hyperlink{core_8hpp_a6074bae122ae7b527864eec42c728c3c}{bit8\+\_\+t} \hyperlink{classMIPS_1_1InstructionI_a5c6efcbbd233a7447c1fe24ea0a1e558}{funct})
\item 
virtual \hyperlink{classMIPS_1_1InstructionI_ae330e8a6a7d5820b0e559a7845867518}{$\sim$\+InstructionI} ()
\item 
virtual \hyperlink{core_8hpp_adc265a970bc35995b5879784bbb3f1b7}{bit16\+\_\+t} \hyperlink{classMIPS_1_1InstructionI_ae60fca5801bf5415cdff06d2aa11764f}{execute} ()=0
\item 
void \hyperlink{classMIPS_1_1InstructionI_a6aa4adb045591333e8f693bd4782cb0b}{update\+Control} (\hyperlink{classMIPS_1_1ControlUnit}{Control\+Unit} \&control)
\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classMIPS_1_1Register}{Register} $\ast$ \hyperlink{classMIPS_1_1InstructionI_a2be191d5b3dce505e2e626ec02eb4d62}{rs}
\item 
\hyperlink{classMIPS_1_1Register}{Register} $\ast$ \hyperlink{classMIPS_1_1InstructionI_add1db07a5c954f35271de8c8a5737487}{rt}
\item 
\hyperlink{core_8hpp_a6074bae122ae7b527864eec42c728c3c}{bit8\+\_\+t} \hyperlink{classMIPS_1_1InstructionI_aa9b6da37c374c2ec8d96448d341e5e7d}{shamt}
\item 
\hyperlink{core_8hpp_a6074bae122ae7b527864eec42c728c3c}{bit8\+\_\+t} \hyperlink{classMIPS_1_1InstructionI_a5c6efcbbd233a7447c1fe24ea0a1e558}{funct}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Classe que representa uma instrução do tipo (R)egister.

\begin{DoxyAuthor}{Author}
Matheus Nogueira 
\end{DoxyAuthor}


\subsection{Constructor \& Destructor Documentation}
\index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!InstructionI@{InstructionI}}
\index{InstructionI@{InstructionI}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{Instruction\+I(bit8\+\_\+t opcode, Register $\ast$rs, Register $\ast$rt, bit8\+\_\+t shamt, bit8\+\_\+t funct)}{InstructionI(bit8_t opcode, Register *rs, Register *rt, bit8_t shamt, bit8_t funct)}}]{\setlength{\rightskip}{0pt plus 5cm}M\+I\+P\+S\+::\+Instruction\+I\+::\+InstructionI (
\begin{DoxyParamCaption}
\item[{{\bf bit8\+\_\+t}}]{opcode, }
\item[{{\bf Register} $\ast$}]{rs, }
\item[{{\bf Register} $\ast$}]{rt, }
\item[{{\bf bit8\+\_\+t}}]{shamt, }
\item[{{\bf bit8\+\_\+t}}]{funct}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}\hypertarget{classMIPS_1_1InstructionI_a57bdbde86da12b395952eea141867ec2}{}\label{classMIPS_1_1InstructionI_a57bdbde86da12b395952eea141867ec2}
Cria uma nova instrução do formato I.


\begin{DoxyParams}{Parameters}
{\em opcode} & codigo da operação \\
\hline
{\em rs} & registrador source \\
\hline
{\em rt} & registrador target \\
\hline
{\em shamt} & quantidade de shift \\
\hline
{\em funct} & bits para escolha da função da instrução \\
\hline
\end{DoxyParams}
\index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!````~InstructionI@{$\sim$\+InstructionI}}
\index{````~InstructionI@{$\sim$\+InstructionI}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{$\sim$\+Instruction\+I()}{~InstructionI()}}]{\setlength{\rightskip}{0pt plus 5cm}virtual M\+I\+P\+S\+::\+Instruction\+I\+::$\sim$\+InstructionI (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}\hypertarget{classMIPS_1_1InstructionI_ae330e8a6a7d5820b0e559a7845867518}{}\label{classMIPS_1_1InstructionI_ae330e8a6a7d5820b0e559a7845867518}
Destroi a instrução. 

\subsection{Member Function Documentation}
\index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!execute@{execute}}
\index{execute@{execute}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{execute()=0}{execute()=0}}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf bit16\+\_\+t} M\+I\+P\+S\+::\+Instruction\+I\+::execute (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [pure virtual]}}\hypertarget{classMIPS_1_1InstructionI_ae60fca5801bf5415cdff06d2aa11764f}{}\label{classMIPS_1_1InstructionI_ae60fca5801bf5415cdff06d2aa11764f}
Executa a instrução.

\begin{DoxyReturn}{Returns}
resultado da instrução 
\end{DoxyReturn}


Implements \hyperlink{classMIPS_1_1Instruction_a88668dfaf49dd8608f210ba13948d242}{M\+I\+P\+S\+::\+Instruction}.



Implemented in \hyperlink{classMIPS_1_1AddInstruction_aa699dc00fdcd4250944f8afaa2fa89eb}{M\+I\+P\+S\+::\+Add\+Instruction}, \hyperlink{classMIPS_1_1AddIncInstruction_aa63fcaf17a9afc2f1b5d09a6291a70d6}{M\+I\+P\+S\+::\+Add\+Inc\+Instruction}, \hyperlink{classMIPS_1_1AndnotaInstruction_afdc3b2836318f4adaa32dfa3bcdf7c45}{M\+I\+P\+S\+::\+Andnota\+Instruction}, \hyperlink{classMIPS_1_1AslInstruction_adafc2d1f549cda9bdf757dc2bac03ca9}{M\+I\+P\+S\+::\+Asl\+Instruction}, \hyperlink{classMIPS_1_1AsrInstruction_aad46283e10517abf6bf5e527ca020d53}{M\+I\+P\+S\+::\+Asr\+Instruction}, \hyperlink{classMIPS_1_1DecaInstruction_a82c3d685d910d2c52163f5faa1750aca}{M\+I\+P\+S\+::\+Deca\+Instruction}, \hyperlink{classMIPS_1_1IncaInstruction_ac78e4a0b037ab4b6b419f4f5a34413c7}{M\+I\+P\+S\+::\+Inca\+Instruction}, \hyperlink{classMIPS_1_1LslInstruction_af6483e18e765310b9900c7fd8322b0c8}{M\+I\+P\+S\+::\+Lsl\+Instruction}, \hyperlink{classMIPS_1_1LsrInstruction_ae4417a1e7d66faec1361f8884f69c9b2}{M\+I\+P\+S\+::\+Lsr\+Instruction}, \hyperlink{classMIPS_1_1NandInstruction_a2e0266ebee3819e7b4d9bfb44f0e70ac}{M\+I\+P\+S\+::\+Nand\+Instruction}, \hyperlink{classMIPS_1_1NorInstruction_a68bb5cc9920bd63229f4c16c4edb5ab6}{M\+I\+P\+S\+::\+Nor\+Instruction}, \hyperlink{classMIPS_1_1OnesInstruction_aeab25fd32df5c092d4f426371f3f1ff3}{M\+I\+P\+S\+::\+Ones\+Instruction}, \hyperlink{classMIPS_1_1PassaInstruction_ae23b43bfb84d2ef69fa25e50fb5b6072}{M\+I\+P\+S\+::\+Passa\+Instruction}, \hyperlink{classMIPS_1_1PassNotAInstruction_a30b9bdb1feac1adb44e70a3a0eb85cb4}{M\+I\+P\+S\+::\+Pass\+Not\+A\+Instruction}, \hyperlink{classMIPS_1_1SubInstruction_a2b10f6bfda0e7d9651600b530cfccf62}{M\+I\+P\+S\+::\+Sub\+Instruction}, \hyperlink{classMIPS_1_1XnorInstruction_a4b5ae9a875883902c0ed1e237e753f31}{M\+I\+P\+S\+::\+Xnor\+Instruction}, \hyperlink{classMIPS_1_1XorInstruction_aaebc7dc8723627871ba2caf85f01fbea}{M\+I\+P\+S\+::\+Xor\+Instruction}, \hyperlink{classMIPS_1_1ZeroInstruction_a9596a96b4bf7a51672ab14386d111bad}{M\+I\+P\+S\+::\+Zero\+Instruction}, \hyperlink{classMIPS_1_1SubdecInstruction_a6d9e86774b950a584b60d9a48402af2a}{M\+I\+P\+S\+::\+Subdec\+Instruction}, \hyperlink{classMIPS_1_1AndInstruction_a24b2fdb68ff022275db4181e502b7a48}{M\+I\+P\+S\+::\+And\+Instruction}, \hyperlink{classMIPS_1_1OrInstruction_a89859e0bcb3e5ed7f1c53f33f627f041}{M\+I\+P\+S\+::\+Or\+Instruction}, and \hyperlink{classMIPS_1_1OrnotbInstruction_a47aac4ac3ef0ee8c6a694189f26bd80e}{M\+I\+P\+S\+::\+Ornotb\+Instruction}.

\index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!update\+Control@{update\+Control}}
\index{update\+Control@{update\+Control}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{update\+Control(\+Control\+Unit \&control)}{updateControl(ControlUnit &control)}}]{\setlength{\rightskip}{0pt plus 5cm}void M\+I\+P\+S\+::\+Instruction\+I\+::update\+Control (
\begin{DoxyParamCaption}
\item[{{\bf Control\+Unit} \&}]{control}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}\hypertarget{classMIPS_1_1InstructionI_a6aa4adb045591333e8f693bd4782cb0b}{}\label{classMIPS_1_1InstructionI_a6aa4adb045591333e8f693bd4782cb0b}
Método utilizado para atualizar os sinais de controle do processador.


\begin{DoxyParams}{Parameters}
{\em control} & unidade de controle do processador. \\
\hline
\end{DoxyParams}


Reimplemented from \hyperlink{classMIPS_1_1Instruction_a7df847adef2997446ffca9b71c2f3112}{M\+I\+P\+S\+::\+Instruction}.



\subsection{Member Data Documentation}
\index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!funct@{funct}}
\index{funct@{funct}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{funct}{funct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit8\+\_\+t} M\+I\+P\+S\+::\+Instruction\+I\+::funct\hspace{0.3cm}{\ttfamily [protected]}}\hypertarget{classMIPS_1_1InstructionI_a5c6efcbbd233a7447c1fe24ea0a1e558}{}\label{classMIPS_1_1InstructionI_a5c6efcbbd233a7447c1fe24ea0a1e558}
Valor da funct da instrução. \index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!rs@{rs}}
\index{rs@{rs}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{rs}{rs}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ M\+I\+P\+S\+::\+Instruction\+I\+::rs\hspace{0.3cm}{\ttfamily [protected]}}\hypertarget{classMIPS_1_1InstructionI_a2be191d5b3dce505e2e626ec02eb4d62}{}\label{classMIPS_1_1InstructionI_a2be191d5b3dce505e2e626ec02eb4d62}
Registrador source (Rs) da instrução. \index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!rt@{rt}}
\index{rt@{rt}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{rt}{rt}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ M\+I\+P\+S\+::\+Instruction\+I\+::rt\hspace{0.3cm}{\ttfamily [protected]}}\hypertarget{classMIPS_1_1InstructionI_add1db07a5c954f35271de8c8a5737487}{}\label{classMIPS_1_1InstructionI_add1db07a5c954f35271de8c8a5737487}
Registrador target (Rt) da instrução. \index{M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}!shamt@{shamt}}
\index{shamt@{shamt}!M\+I\+P\+S\+::\+InstructionI@{M\+I\+P\+S\+::\+InstructionI}}
\subsubsection[{\texorpdfstring{shamt}{shamt}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit8\+\_\+t} M\+I\+P\+S\+::\+Instruction\+I\+::shamt\hspace{0.3cm}{\ttfamily [protected]}}\hypertarget{classMIPS_1_1InstructionI_aa9b6da37c374c2ec8d96448d341e5e7d}{}\label{classMIPS_1_1InstructionI_aa9b6da37c374c2ec8d96448d341e5e7d}
Valor do shamt (shift amount) da instrução. 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/mips/instructions/\hyperlink{instruction__I_8hpp}{instruction\+\_\+\+I.\+hpp}\end{DoxyCompactItemize}
