#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov  6 19:37:10 2018
# Process ID: 13732
# Current directory: C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.runs/synth_1/top.vds
# Journal file: C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 387.508 ; gain = 98.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/top.vhd:13]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/clk_divider.vhd:6' bound to instance 'clk_div' of component 'clk_divider' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/clk_divider.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/clk_divider.vhd:11]
INFO: [Synth 8-3491] module 'bcd2_to_bin' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd2_to_bin.vhd:5' bound to instance 'bcd_to_bin' of component 'bcd2_to_bin' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/top.vhd:43]
INFO: [Synth 8-638] synthesizing module 'bcd2_to_bin' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd2_to_bin.vhd:10]
INFO: [Synth 8-3491] module 'adder_CLA_8bit' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/adder_CLA_8bit.vhd:5' bound to instance 'mul10' of component 'adder_CLA_8bit' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd2_to_bin.vhd:20]
INFO: [Synth 8-638] synthesizing module 'adder_CLA_8bit' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/adder_CLA_8bit.vhd:12]
INFO: [Synth 8-3491] module 'CLA_4' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:34' bound to instance 'sum1' of component 'CLA_4' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/adder_CLA_8bit.vhd:35]
INFO: [Synth 8-638] synthesizing module 'CLA_4' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'CLA_4' (2#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:40]
INFO: [Synth 8-3491] module 'CLA_4' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:34' bound to instance 'sum2' of component 'CLA_4' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/adder_CLA_8bit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'adder_CLA_8bit' (3#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/adder_CLA_8bit.vhd:12]
INFO: [Synth 8-3491] module 'adder_CLA_8bit' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/adder_CLA_8bit.vhd:5' bound to instance 'add_bcd1' of component 'adder_CLA_8bit' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd2_to_bin.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'bcd2_to_bin' (4#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd2_to_bin.vhd:10]
INFO: [Synth 8-3491] module 'fibonacci' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:7' bound to instance 'compute_fib' of component 'fibonacci' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'fibonacci' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:13]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:6' bound to instance 'reg1' of component 'reg' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:38]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:14]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (5#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:14]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:6' bound to instance 'reg2' of component 'reg' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:39]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:6' bound to instance 'reg3' of component 'reg' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:40]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:6' bound to instance 'reg_fib' of component 'reg' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:50]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized2' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:14]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized2' (5#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/register.vhd:14]
INFO: [Synth 8-3491] module 'adder_CLA_16bit' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/LCU.vhd:4' bound to instance 'compute_next_nr' of component 'adder_CLA_16bit' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:55]
INFO: [Synth 8-638] synthesizing module 'adder_CLA_16bit' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/LCU.vhd:11]
INFO: [Synth 8-3491] module 'CLA_4' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:34' bound to instance 'sum1' of component 'CLA_4' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/LCU.vhd:40]
INFO: [Synth 8-3491] module 'CLA_4' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:34' bound to instance 'sum2' of component 'CLA_4' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/LCU.vhd:41]
INFO: [Synth 8-3491] module 'CLA_4' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:34' bound to instance 'sum3' of component 'CLA_4' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/LCU.vhd:42]
INFO: [Synth 8-3491] module 'CLA_4' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/CLA_4.vhd:34' bound to instance 'sum4' of component 'CLA_4' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/LCU.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'adder_CLA_16bit' (6#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/LCU.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'fibonacci' (7#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:13]
INFO: [Synth 8-3491] module 'display_7seg' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/display_7seg.vhd:7' bound to instance 'display_nr_7seg' of component 'display_7seg' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/top.vhd:47]
INFO: [Synth 8-638] synthesizing module 'display_7seg' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/display_7seg.vhd:14]
INFO: [Synth 8-3491] module 'bin_to_bcd_16' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bin_to_bcd_10.vhd:6' bound to instance 'convert_int_to_bcd' of component 'bin_to_bcd_16' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/display_7seg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'bin_to_bcd_16' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bin_to_bcd_10.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'bin_to_bcd_16' (8#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bin_to_bcd_10.vhd:11]
INFO: [Synth 8-3491] module 'bcd_to_cathodes' declared at 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd_to_cathodes.vhd:4' bound to instance 'display' of component 'bcd_to_cathodes' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/display_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'bcd_to_cathodes' [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd_to_cathodes.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_cathodes' (9#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/bcd_to_cathodes.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'display_7seg' (10#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/display_7seg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/top.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 441.625 ; gain = 152.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 441.625 ; gain = 152.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gabri/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/gabri/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gabri/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 795.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 795.242 ; gain = 506.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 795.242 ; gain = 506.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 795.242 ; gain = 506.082
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/clk_divider.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element count_inc_reg was removed.  [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 795.242 ; gain = 506.082
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'compute_fib/reg1' (\reg ) to 'compute_fib/reg3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 30    
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      4 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fibonacci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
Module bin_to_bcd_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 30    
	   2 Input      3 Bit       Adders := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 2     
Module display_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div/counter_reg was removed.  [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/clk_divider.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element compute_fib/count_inc_reg was removed.  [C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.srcs/sources_1/new/fibonacci.vhd:60]
WARNING: [Synth 8-3917] design top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 795.242 ; gain = 506.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+-----------------------------+---------------+----------------+
|Module Name     | RTL Object                  | Depth x Width | Implemented As | 
+----------------+-----------------------------+---------------+----------------+
|bcd_to_cathodes | seg                         | 32x7          | LUT            | 
|top             | display_nr_7seg/display/seg | 32x7          | LUT            | 
+----------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 811.043 ; gain = 521.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 983.238 ; gain = 694.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT2   |    43|
|5     |LUT3   |    20|
|6     |LUT4   |    34|
|7     |LUT5   |    28|
|8     |LUT6   |   105|
|9     |FDCE   |    59|
|10    |FDRE   |    17|
|11    |IBUF   |    10|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |   341|
|2     |  clk_div         |clk_divider         |    23|
|3     |  compute_fib     |fibonacci           |   274|
|4     |    reg1          |\reg                |    32|
|5     |    reg2          |reg_0               |    25|
|6     |    reg_fib       |reg__parameterized2 |   208|
|7     |  display_nr_7seg |display_7seg        |    17|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 984.254 ; gain = 341.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 984.254 ; gain = 695.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 984.254 ; gain = 707.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/gabri/Desktop/CN/fibonacci_fpga/fibonacci_fpga.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 984.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  6 19:38:19 2018...
