Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Feb 17 20:53:28 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/cpu_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                     Instance                    |                     Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                    |                                         (top) |       1325 |       1325 |       0 |    0 | 687 |      1 |      0 |          8 |
|   bd_0_i                                        |                                          bd_0 |       1325 |       1325 |       0 |    0 | 687 |      1 |      0 |          8 |
|     hls_inst                                    |                               bd_0_hls_inst_0 |       1325 |       1325 |       0 |    0 | 687 |      1 |      0 |          8 |
|       inst                                      |                           bd_0_hls_inst_0_cpu |       1325 |       1325 |       0 |    0 | 687 |      1 |      0 |          8 |
|         grp_cpu_Pipeline_PROGRAM_LOOP_fu_58     | bd_0_hls_inst_0_cpu_cpu_Pipeline_PROGRAM_LOOP |       1310 |       1310 |       0 |    0 | 672 |      0 |      0 |          8 |
|           (grp_cpu_Pipeline_PROGRAM_LOOP_fu_58) | bd_0_hls_inst_0_cpu_cpu_Pipeline_PROGRAM_LOOP |       1169 |       1169 |       0 |    0 | 621 |      0 |      0 |          0 |
|           mul_32ns_32s_64_2_1_U3                |       bd_0_hls_inst_0_cpu_mul_32ns_32s_64_2_1 |         94 |         94 |       0 |    0 |   0 |      0 |      0 |          2 |
+-------------------------------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


