// Seed: 3415827919
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3
);
  assign id_0 = id_2;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input uwire id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input tri id_12,
    output supply0 id_13,
    output tri id_14,
    input wor id_15,
    input wire id_16,
    output tri id_17,
    input uwire id_18,
    output wor id_19,
    output tri1 id_20,
    input tri1 id_21,
    input wand id_22,
    input uwire id_23,
    input supply0 id_24
);
  wire id_26;
  genvar id_27, id_28;
  module_0 modCall_1 (
      id_3,
      id_22,
      id_16,
      id_13
  );
  wire id_29;
endmodule
