## 计算机对HDL的处理包含逻辑仿真和逻辑综合。



### Verilog的4种基本逻辑值：

![image-20230228164201341](../../DailyMenuscript/images/image-20230228164201341.png)





### Verilog中数据类型：

1. 线网类型 net type
2. 寄存器类型 register type

![image-20230228164616149](../../DailyMenuscript/images/image-20230228164616149.png)



![image-20230228164630330](../../DailyMenuscript/images/image-20230228164630330.png)



![image-20230228164712276](../../DailyMenuscript/images/image-20230228164712276.png)



### Verilog程序基本结构

![image-20230228164852416](../../DailyMenuscript/images/image-20230228164852416.png)

三种不同的模块描述方法：

1. 结构描述方式：使用基本门级元器件，或者低层模块描述
2. 数据流描述方式：使用连续赋值语句对电路功能机芯工描述
3. 行为描述方式：

简单门电路举例

![image-20230301083100653](../../DailyMenuscript/images/image-20230301083100653.png)

![image-20230301083123594](../../DailyMenuscript/images/image-20230301083123594.png)

![image-20230301083242693](../../DailyMenuscript/images/image-20230301083242693.png)