\doxysection{GPIO\+\_\+typedef Struct Reference}
\hypertarget{struct_g_p_i_o__typedef}{}\label{struct_g_p_i_o__typedef}\index{GPIO\_typedef@{GPIO\_typedef}}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{struct_g_p_i_o__typedef_ac821b979bc9fe7e47b735d41e66bd9fc}\label{struct_g_p_i_o__typedef_ac821b979bc9fe7e47b735d41e66bd9fc} 
volatile uint32\+\_\+t {\bfseries CRL}
\item 
\Hypertarget{struct_g_p_i_o__typedef_ab9f44380196e059b426997857ab2f95f}\label{struct_g_p_i_o__typedef_ab9f44380196e059b426997857ab2f95f} 
volatile uint32\+\_\+t {\bfseries CRH}
\item 
\Hypertarget{struct_g_p_i_o__typedef_a985fb0f1a4c77967497282c40e6acb3c}\label{struct_g_p_i_o__typedef_a985fb0f1a4c77967497282c40e6acb3c} 
volatile uint32\+\_\+t {\bfseries IDR}
\item 
\Hypertarget{struct_g_p_i_o__typedef_aa385c4d06b04c9dd81d6bd9c9300e07f}\label{struct_g_p_i_o__typedef_aa385c4d06b04c9dd81d6bd9c9300e07f} 
volatile uint32\+\_\+t {\bfseries ODR}
\item 
\Hypertarget{struct_g_p_i_o__typedef_a98d3f181d8cab9123749b8e35239cc45}\label{struct_g_p_i_o__typedef_a98d3f181d8cab9123749b8e35239cc45} 
volatile uint32\+\_\+t {\bfseries BSRR}
\item 
\Hypertarget{struct_g_p_i_o__typedef_a83113a5cf6daacecb47460d69bc81cf3}\label{struct_g_p_i_o__typedef_a83113a5cf6daacecb47460d69bc81cf3} 
volatile uint32\+\_\+t {\bfseries BRR}
\item 
\Hypertarget{struct_g_p_i_o__typedef_ac7b1ada91991f6f2536d5fcd6a019412}\label{struct_g_p_i_o__typedef_ac7b1ada91991f6f2536d5fcd6a019412} 
volatile uint32\+\_\+t {\bfseries LCKR}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/o0115/\+STM32\+Cube\+IDE/workspace\+\_\+3/stm32f103c6\+\_\+drivers/stm32f103\+\_\+c6\+\_\+drivers/inc/STM32\+F103\+Cx.\+h\end{DoxyCompactItemize}
