{"vcs1":{"timestamp_begin":1700310679.985981082, "rt":9.79, "ut":8.80, "st":0.47}}
{"vcselab":{"timestamp_begin":1700310689.845431174, "rt":1.10, "ut":0.34, "st":0.14}}
{"link":{"timestamp_begin":1700310691.013182928, "rt":0.37, "ut":0.10, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700310679.367000685}
{"VCS_COMP_START_TIME": 1700310679.367000685}
{"VCS_COMP_END_TIME": 1700310746.938127098}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370228}}
{"stitch_vcselab": {"peak_mem": 240020}}
