$date
	Fri May  6 23:42:00 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module adder_udp_tb $end
$var wire 1 ! res $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut $end
$var wire 1 # cin $end
$var wire 1 " cout $end
$var wire 1 ! res $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#200
1!
1$
#400
0!
1"
1%
#600
1!
0"
0$
#800
0!
1"
1#
#1000
1!
0"
0%
#1200
0!
1"
1$
#1400
1!
1%
#1800
