<root versionMajor="1" versionMinor="5">
    <kernel name="mmult_fpga" language="c" vlnv="xilinx.com:hls:mmult_fpga:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions="-g -I /mnt/castor/seas_home/s/sheils/ese532_code/hw6/apps/mmult/fpga/hls" profileType="none" hwControlProtocol="ap_ctrl_chain" interrupt="true">
        <ports>
            <port name="M_AXI_GMEM" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
            <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
        </ports>
        <args>
            <arg id="0" name="A" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x10" size="0x8" type="void*"/>
            <arg id="1" name="B" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x1C" size="0x8" type="void*"/>
            <arg id="2" name="C" addressQualifier="1" port="M_AXI_GMEM" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x8" type="void*"/>
        </args>
        <compileWorkGroupSize x="1" y="1" z="1"/>
        <maxWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
</root>

