/* ###
 * IP: GHIDRA
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#ifndef RISCV_HH_
#define RISCV_HH_

#include <string>
#include <map>
#include <climits>

#include "spdlog/spdlog.h"

namespace ghidra{

extern std::shared_ptr<spdlog::logger> riscvVectorLogger;

static const int TRANSFORM_LIMIT = INT_MAX; ///<@brief maximum number of transforms to execute
//static const int TRANSFORM_LIMIT = 22; ///<@brief maximum number of transforms to execute
extern int transformCount;
extern Architecture* arch;
extern AddrSpace* registerAddrSpace;

/**
 * @brief Group RISC-V user pcodes according to their generic roles
 * in common vector sequences
 */
class RiscvUserPcode {
    public:
        const std::string& asmOpcode;    ///<@brief the name of this opcode as it appears in SLEIGH semantics
        int ghidraOp;                    ///<@brief the index by which Ghidra identifies this User Pcode
        int elementSize;                 ///<@brief number of bytes per vector element
        int multiplier;                  ///<@brief vset multiplier if >= 1
        bool isVset;                     ///<@brief true if this is a vsetvli* instruction
        bool isVseti;                    ///<@brief true if this is a vsetivli* instruction
        bool isLoad;                     ///<@brief true if this is a simple vector load from memory
        bool isStore;                    ///<@brief true if this is a simple vector store
        bool isLoadImmediate;            ///<@brief true if this is a simple vector load immediate
        bool isVectorOp;                 ///<@brief true if this op depends on a prior vset* instruction

        /**
         * @brief Construct a new Riscv User Pcode object
         * 
         * @param op the name of this opcode as it appears in SLEIGH semantics
         * @param index the index by which Ghidra identifies this User Pcode
         */
        RiscvUserPcode(const std::string& op, int index);
        /**
         * @brief Get the User Pcode object from a Ghidra PcodeOp
         * 
         * @param op 
         * @return a RiscvUserPcode* describing the UserPcodeOp
         */
        static const RiscvUserPcode* getUserPcode(PcodeOp& op);
};
/**
 * @brief Map providing RiscvUserPcode information given the ghidra identifier as a key
 */
extern std::map<int, RiscvUserPcode*> riscvPcodeMap;

// Begin identifiers for *typed* user pcode builtins
static const uint4 VECTOR_MEMSET = 0x11000000;
static const uint4 VECTOR_MEMCPY = 0x11000001;
}
#endif /* RISCV_HH_ */