# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tache_1.srcs/sources_1/new/MAE.vhd" \
"../../../../tache_1.srcs/sources_1/new/clk20hz.vhd" \
"../../../../tache_1.srcs/sources_1/new/compteur_5b.vhd" \
"../../../../tache_1.srcs/sources_1/new/Moving_Colors.vhd" \
"../../../../tache_1.srcs/sim_1/new/simu.vhd" \

# Do not sort compile order
nosort
