0.6
2018.3
Dec  7 2018
00:33:28
D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/project_1/project_1.srcs/sim_1/new/testbench.v,1551849115,verilog,,,,testbench,,,,,,,,
D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/project_1/project_1.srcs/sources_1/new/test.v,1551849125,verilog,,D:/fpga/Digital_Logic_Lab_fpga_a7_20170217/run_vivido/1_mux4_1/project_1/project_1.srcs/sim_1/new/testbench.v,,test,,,,,,,,
